TimeQuest Timing Analyzer report for DE1_D5M
Mon Jun 04 08:12:13 2018
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'GPIO_1[0]'
 12. Slow Model Setup: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
 13. Slow Model Setup: 'rClk[0]'
 14. Slow Model Setup: 'u6|altpll_component|pll|clk[0]'
 15. Slow Model Setup: 'CLOCK_50'
 16. Slow Model Hold: 'CLOCK_50'
 17. Slow Model Hold: 'GPIO_1[0]'
 18. Slow Model Hold: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
 19. Slow Model Hold: 'rClk[0]'
 20. Slow Model Hold: 'u6|altpll_component|pll|clk[0]'
 21. Slow Model Recovery: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
 22. Slow Model Recovery: 'rClk[0]'
 23. Slow Model Recovery: 'u6|altpll_component|pll|clk[0]'
 24. Slow Model Recovery: 'GPIO_1[0]'
 25. Slow Model Recovery: 'CLOCK_50'
 26. Slow Model Removal: 'GPIO_1[0]'
 27. Slow Model Removal: 'rClk[0]'
 28. Slow Model Removal: 'CLOCK_50'
 29. Slow Model Removal: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
 30. Slow Model Removal: 'u6|altpll_component|pll|clk[0]'
 31. Slow Model Minimum Pulse Width: 'GPIO_1[0]'
 32. Slow Model Minimum Pulse Width: 'rClk[0]'
 33. Slow Model Minimum Pulse Width: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
 34. Slow Model Minimum Pulse Width: 'u6|altpll_component|pll|clk[0]'
 35. Slow Model Minimum Pulse Width: 'CLOCK_50'
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Propagation Delay
 41. Minimum Propagation Delay
 42. Output Enable Times
 43. Minimum Output Enable Times
 44. Output Disable Times
 45. Minimum Output Disable Times
 46. Fast Model Setup Summary
 47. Fast Model Hold Summary
 48. Fast Model Recovery Summary
 49. Fast Model Removal Summary
 50. Fast Model Minimum Pulse Width Summary
 51. Fast Model Setup: 'GPIO_1[0]'
 52. Fast Model Setup: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
 53. Fast Model Setup: 'rClk[0]'
 54. Fast Model Setup: 'u6|altpll_component|pll|clk[0]'
 55. Fast Model Setup: 'CLOCK_50'
 56. Fast Model Hold: 'CLOCK_50'
 57. Fast Model Hold: 'GPIO_1[0]'
 58. Fast Model Hold: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
 59. Fast Model Hold: 'rClk[0]'
 60. Fast Model Hold: 'u6|altpll_component|pll|clk[0]'
 61. Fast Model Recovery: 'rClk[0]'
 62. Fast Model Recovery: 'GPIO_1[0]'
 63. Fast Model Recovery: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
 64. Fast Model Recovery: 'u6|altpll_component|pll|clk[0]'
 65. Fast Model Recovery: 'CLOCK_50'
 66. Fast Model Removal: 'GPIO_1[0]'
 67. Fast Model Removal: 'CLOCK_50'
 68. Fast Model Removal: 'rClk[0]'
 69. Fast Model Removal: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
 70. Fast Model Removal: 'u6|altpll_component|pll|clk[0]'
 71. Fast Model Minimum Pulse Width: 'GPIO_1[0]'
 72. Fast Model Minimum Pulse Width: 'rClk[0]'
 73. Fast Model Minimum Pulse Width: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
 74. Fast Model Minimum Pulse Width: 'u6|altpll_component|pll|clk[0]'
 75. Fast Model Minimum Pulse Width: 'CLOCK_50'
 76. Setup Times
 77. Hold Times
 78. Clock to Output Times
 79. Minimum Clock to Output Times
 80. Propagation Delay
 81. Minimum Propagation Delay
 82. Output Enable Times
 83. Minimum Output Enable Times
 84. Output Disable Times
 85. Minimum Output Disable Times
 86. Multicorner Timing Analysis Summary
 87. Setup Times
 88. Hold Times
 89. Clock to Output Times
 90. Minimum Clock to Output Times
 91. Progagation Delay
 92. Minimum Progagation Delay
 93. Setup Transfers
 94. Hold Transfers
 95. Recovery Transfers
 96. Removal Transfers
 97. Report TCCS
 98. Report RSKM
 99. Unconstrained Paths
100. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name      ; DE1_D5M                                          ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C20F484C7                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                               ;
+---------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+----------------------------------+-------------------------------------+
; Clock Name                      ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                           ; Targets                             ;
+---------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+----------------------------------+-------------------------------------+
; CLOCK_50                        ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                  ; { CLOCK_50 }                        ;
; GPIO_1[0]                       ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                  ; { GPIO_1[0] }                       ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                  ; { I2C_CCD_Config:u8|mI2C_CTRL_CLK } ;
; rClk[0]                         ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                  ; { rClk[0] }                         ;
; u6|altpll_component|pll|clk[0]  ; Generated ; 8.000  ; 125.0 MHz  ; 0.000  ; 4.000  ; 50.00      ; 2         ; 5           ;        ;        ;           ;            ; false    ; CLOCK_50 ; u6|altpll_component|pll|inclk[0] ; { u6|altpll_component|pll|clk[0] }  ;
; u6|altpll_component|pll|clk[1]  ; Generated ; 8.000  ; 125.0 MHz  ; -3.000 ; 1.000  ; 50.00      ; 2         ; 5           ; -135.0 ;        ;           ;            ; false    ; CLOCK_50 ; u6|altpll_component|pll|inclk[0] ; { u6|altpll_component|pll|clk[1] }  ;
+---------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+----------------------------------+-------------------------------------+


+-----------------------------------------------------------------------+
; Slow Model Fmax Summary                                               ;
+------------+-----------------+---------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                      ; Note ;
+------------+-----------------+---------------------------------+------+
; 73.44 MHz  ; 73.44 MHz       ; GPIO_1[0]                       ;      ;
; 138.2 MHz  ; 138.2 MHz       ; rClk[0]                         ;      ;
; 146.63 MHz ; 146.63 MHz      ; u6|altpll_component|pll|clk[0]  ;      ;
; 159.92 MHz ; 159.92 MHz      ; CLOCK_50                        ;      ;
; 219.25 MHz ; 219.25 MHz      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;      ;
+------------+-----------------+---------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------+
; Slow Model Setup Summary                                 ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; GPIO_1[0]                       ; -6.836 ; -1814.419     ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -4.715 ; -272.759      ;
; rClk[0]                         ; -4.518 ; -357.035      ;
; u6|altpll_component|pll|clk[0]  ; -3.064 ; -191.167      ;
; CLOCK_50                        ; 2.955  ; 0.000         ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow Model Hold Summary                                  ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; CLOCK_50                        ; -2.703 ; -5.406        ;
; GPIO_1[0]                       ; 0.445  ; 0.000         ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.445  ; 0.000         ;
; rClk[0]                         ; 0.445  ; 0.000         ;
; u6|altpll_component|pll|clk[0]  ; 0.445  ; 0.000         ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow Model Recovery Summary                              ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -4.573 ; -106.787      ;
; rClk[0]                         ; -3.910 ; -353.492      ;
; u6|altpll_component|pll|clk[0]  ; -2.554 ; -551.702      ;
; GPIO_1[0]                       ; -2.027 ; -165.566      ;
; CLOCK_50                        ; 13.594 ; 0.000         ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow Model Removal Summary                              ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; GPIO_1[0]                       ; 0.141 ; 0.000         ;
; rClk[0]                         ; 1.675 ; 0.000         ;
; CLOCK_50                        ; 2.436 ; 0.000         ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 3.673 ; 0.000         ;
; u6|altpll_component|pll|clk[0]  ; 5.179 ; 0.000         ;
+---------------------------------+-------+---------------+


+----------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; GPIO_1[0]                       ; -2.333 ; -2025.171     ;
; rClk[0]                         ; -2.064 ; -269.258      ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -0.611 ; -87.984       ;
; u6|altpll_component|pll|clk[0]  ; 1.436  ; 0.000         ;
; CLOCK_50                        ; 8.889  ; 0.000         ;
+---------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'GPIO_1[0]'                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.836 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.000      ; 7.874      ;
; -6.830 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.000      ; 7.868      ;
; -6.804 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.001      ; 7.843      ;
; -6.791 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; -0.006     ; 7.823      ;
; -6.785 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; -0.006     ; 7.817      ;
; -6.776 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; -0.001     ; 7.813      ;
; -6.770 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; -0.001     ; 7.807      ;
; -6.769 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; -0.083     ; 7.724      ;
; -6.763 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.000      ; 7.801      ;
; -6.763 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; -0.083     ; 7.718      ;
; -6.761 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.204      ; 7.925      ;
; -6.761 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.204      ; 7.925      ;
; -6.761 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.204      ; 7.925      ;
; -6.761 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.204      ; 7.925      ;
; -6.761 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.204      ; 7.925      ;
; -6.761 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.204      ; 7.925      ;
; -6.761 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.204      ; 7.925      ;
; -6.761 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.204      ; 7.925      ;
; -6.761 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.222      ; 7.943      ;
; -6.761 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.222      ; 7.943      ;
; -6.761 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.222      ; 7.943      ;
; -6.761 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.222      ; 7.943      ;
; -6.761 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.222      ; 7.943      ;
; -6.761 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.222      ; 7.943      ;
; -6.761 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.222      ; 7.943      ;
; -6.761 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.222      ; 7.943      ;
; -6.761 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.222      ; 7.943      ;
; -6.761 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.204      ; 7.925      ;
; -6.761 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.222      ; 7.943      ;
; -6.757 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.000      ; 7.795      ;
; -6.744 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.000      ; 7.782      ;
; -6.737 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; -0.082     ; 7.693      ;
; -6.731 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.001      ; 7.770      ;
; -6.701 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.000      ; 7.739      ;
; -6.701 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.203      ; 7.864      ;
; -6.701 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.203      ; 7.864      ;
; -6.701 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.203      ; 7.864      ;
; -6.701 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.203      ; 7.864      ;
; -6.701 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.203      ; 7.864      ;
; -6.701 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.203      ; 7.864      ;
; -6.701 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.203      ; 7.864      ;
; -6.701 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.203      ; 7.864      ;
; -6.701 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.221      ; 7.882      ;
; -6.701 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.221      ; 7.882      ;
; -6.701 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.221      ; 7.882      ;
; -6.701 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.221      ; 7.882      ;
; -6.701 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.221      ; 7.882      ;
; -6.701 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.221      ; 7.882      ;
; -6.701 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.221      ; 7.882      ;
; -6.701 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.221      ; 7.882      ;
; -6.701 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.221      ; 7.882      ;
; -6.701 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.203      ; 7.864      ;
; -6.701 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.221      ; 7.882      ;
; -6.695 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.000      ; 7.733      ;
; -6.694 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.121      ; 7.775      ;
; -6.694 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.121      ; 7.775      ;
; -6.694 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.121      ; 7.775      ;
; -6.694 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.121      ; 7.775      ;
; -6.694 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.121      ; 7.775      ;
; -6.694 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.121      ; 7.775      ;
; -6.694 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.121      ; 7.775      ;
; -6.694 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.121      ; 7.775      ;
; -6.694 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.139      ; 7.793      ;
; -6.694 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.139      ; 7.793      ;
; -6.694 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.139      ; 7.793      ;
; -6.694 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.139      ; 7.793      ;
; -6.694 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.139      ; 7.793      ;
; -6.694 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.139      ; 7.793      ;
; -6.694 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.139      ; 7.793      ;
; -6.694 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.139      ; 7.793      ;
; -6.694 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.139      ; 7.793      ;
; -6.694 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.121      ; 7.775      ;
; -6.694 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.139      ; 7.793      ;
; -6.688 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.204      ; 7.852      ;
; -6.688 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.204      ; 7.852      ;
; -6.688 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.204      ; 7.852      ;
; -6.688 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.204      ; 7.852      ;
; -6.688 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.204      ; 7.852      ;
; -6.688 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.204      ; 7.852      ;
; -6.688 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.204      ; 7.852      ;
; -6.688 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.204      ; 7.852      ;
; -6.688 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.222      ; 7.870      ;
; -6.688 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.222      ; 7.870      ;
; -6.688 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.222      ; 7.870      ;
; -6.688 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.222      ; 7.870      ;
; -6.688 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.222      ; 7.870      ;
; -6.688 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.222      ; 7.870      ;
; -6.688 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.222      ; 7.870      ;
; -6.688 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.222      ; 7.870      ;
; -6.688 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.222      ; 7.870      ;
; -6.688 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.204      ; 7.852      ;
; -6.688 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.222      ; 7.870      ;
; -6.623 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; -0.001     ; 7.660      ;
; -6.617 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; -0.001     ; 7.654      ;
; -6.591 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.000      ; 7.629      ;
; -6.548 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; -0.006     ; 7.580      ;
; -6.548 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.203      ; 7.711      ;
; -6.548 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.203      ; 7.711      ;
; -6.548 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.203      ; 7.711      ;
; -6.548 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.203      ; 7.711      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                                                             ;
+--------+---------------------------------+--------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                    ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+--------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; -4.715 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.159      ;
; -4.715 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.159      ;
; -4.715 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.159      ;
; -4.715 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.159      ;
; -4.715 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.159      ;
; -4.715 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.159      ;
; -4.715 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.159      ;
; -4.715 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.159      ;
; -4.715 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.159      ;
; -4.715 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.159      ;
; -4.715 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.159      ;
; -4.687 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.593     ; 5.132      ;
; -4.687 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.593     ; 5.132      ;
; -4.687 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.593     ; 5.132      ;
; -4.687 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.593     ; 5.132      ;
; -4.676 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.120      ;
; -4.676 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.120      ;
; -4.676 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.120      ;
; -4.676 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.120      ;
; -4.676 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.120      ;
; -4.676 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.120      ;
; -4.676 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.120      ;
; -4.676 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.120      ;
; -4.676 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.120      ;
; -4.676 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.120      ;
; -4.676 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.120      ;
; -4.662 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.106      ;
; -4.662 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.106      ;
; -4.662 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.106      ;
; -4.662 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.106      ;
; -4.662 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.106      ;
; -4.662 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.106      ;
; -4.662 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.106      ;
; -4.662 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.106      ;
; -4.662 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.106      ;
; -4.662 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.106      ;
; -4.662 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.106      ;
; -4.648 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.593     ; 5.093      ;
; -4.648 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.593     ; 5.093      ;
; -4.648 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.593     ; 5.093      ;
; -4.648 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.593     ; 5.093      ;
; -4.645 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.089      ;
; -4.645 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.089      ;
; -4.645 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.089      ;
; -4.645 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.089      ;
; -4.645 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.089      ;
; -4.645 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.089      ;
; -4.645 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.089      ;
; -4.645 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.089      ;
; -4.645 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.089      ;
; -4.645 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.089      ;
; -4.645 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.089      ;
; -4.634 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.593     ; 5.079      ;
; -4.634 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.593     ; 5.079      ;
; -4.634 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.593     ; 5.079      ;
; -4.634 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.593     ; 5.079      ;
; -4.617 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.593     ; 5.062      ;
; -4.617 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.593     ; 5.062      ;
; -4.617 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.593     ; 5.062      ;
; -4.617 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.593     ; 5.062      ;
; -4.597 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.041      ;
; -4.597 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.041      ;
; -4.597 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.041      ;
; -4.597 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.041      ;
; -4.597 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.041      ;
; -4.597 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.041      ;
; -4.597 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.041      ;
; -4.597 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.041      ;
; -4.597 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.041      ;
; -4.597 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.041      ;
; -4.597 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.041      ;
; -4.569 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_DATA[2]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.598     ; 5.009      ;
; -4.569 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_DATA[0]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.598     ; 5.009      ;
; -4.569 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_DATA[9]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.598     ; 5.009      ;
; -4.569 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_DATA[14]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.598     ; 5.009      ;
; -4.569 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_DATA[13]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.598     ; 5.009      ;
; -4.569 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.593     ; 5.014      ;
; -4.569 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.593     ; 5.014      ;
; -4.569 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.593     ; 5.014      ;
; -4.569 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.593     ; 5.014      ;
; -4.564 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_DATA[3]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.597     ; 5.005      ;
; -4.564 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_DATA[1]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.597     ; 5.005      ;
; -4.564 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_DATA[12]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.597     ; 5.005      ;
; -4.564 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_DATA[15]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.597     ; 5.005      ;
; -4.560 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_DATA[5]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.607     ; 4.991      ;
; -4.560 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_DATA[10]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.607     ; 4.991      ;
; -4.560 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_DATA[6]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.607     ; 4.991      ;
; -4.560 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_DATA[8]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.607     ; 4.991      ;
; -4.550 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.602     ; 4.986      ;
; -4.550 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.602     ; 4.986      ;
; -4.550 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.602     ; 4.986      ;
; -4.550 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.602     ; 4.986      ;
; -4.550 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.602     ; 4.986      ;
; -4.550 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.602     ; 4.986      ;
; -4.550 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.602     ; 4.986      ;
; -4.550 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.602     ; 4.986      ;
; -4.550 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.602     ; 4.986      ;
; -4.550 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.602     ; 4.986      ;
; -4.550 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.602     ; 4.986      ;
; -4.533 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.602     ; 4.969      ;
+--------+---------------------------------+--------------------------------------------+--------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'rClk[0]'                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                   ; To Node                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.518 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.009     ; 5.547      ;
; -4.517 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.009     ; 5.546      ;
; -4.394 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.009     ; 5.423      ;
; -4.393 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.009     ; 5.422      ;
; -4.360 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.009     ; 5.389      ;
; -4.359 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.009     ; 5.388      ;
; -4.327 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.365      ;
; -4.327 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.365      ;
; -4.326 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.364      ;
; -4.326 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.364      ;
; -4.296 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.009     ; 5.325      ;
; -4.295 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.009     ; 5.324      ;
; -4.287 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.325      ;
; -4.286 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.324      ;
; -4.252 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.009     ; 5.281      ;
; -4.251 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.009     ; 5.280      ;
; -4.140 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.178      ;
; -4.139 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.177      ;
; -4.125 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.009     ; 5.154      ;
; -4.124 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.009     ; 5.153      ;
; -4.120 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.009     ; 5.149      ;
; -4.119 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.009     ; 5.148      ;
; -4.118 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.156      ;
; -4.117 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.155      ;
; -4.107 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.001     ; 5.144      ;
; -4.106 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.001     ; 5.143      ;
; -4.100 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.010     ; 5.128      ;
; -4.099 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.010     ; 5.127      ;
; -4.054 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.001     ; 5.091      ;
; -4.053 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.001     ; 5.090      ;
; -4.045 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                               ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.001      ; 5.084      ;
; -4.045 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                               ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.001      ; 5.084      ;
; -4.025 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.009     ; 5.054      ;
; -4.010 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.009     ; 5.039      ;
; -4.009 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.009     ; 5.038      ;
; -3.977 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.009     ; 5.006      ;
; -3.975 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.009     ; 5.004      ;
; -3.954 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 4.992      ;
; -3.951 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 4.989      ;
; -3.933 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 4.971      ;
; -3.932 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 4.970      ;
; -3.932 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 4.970      ;
; -3.929 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 4.967      ;
; -3.921 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                               ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.001      ; 4.960      ;
; -3.921 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                               ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.001      ; 4.960      ;
; -3.921 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.001     ; 4.958      ;
; -3.918 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.001     ; 4.955      ;
; -3.901 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.009     ; 4.930      ;
; -3.887 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                               ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.001      ; 4.926      ;
; -3.887 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                               ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.001      ; 4.926      ;
; -3.885 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.010     ; 4.913      ;
; -3.884 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.010     ; 4.912      ;
; -3.868 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.001     ; 4.905      ;
; -3.867 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.009     ; 4.896      ;
; -3.865 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.001     ; 4.902      ;
; -3.854 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                               ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.010      ; 4.902      ;
; -3.854 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                               ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.010      ; 4.902      ;
; -3.854 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                               ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.010      ; 4.902      ;
; -3.854 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                               ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.010      ; 4.902      ;
; -3.853 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.009     ; 4.882      ;
; -3.851 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.009     ; 4.880      ;
; -3.834 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 4.872      ;
; -3.834 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 4.872      ;
; -3.829 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                               ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 4.867      ;
; -3.829 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                               ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 4.867      ;
; -3.829 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                               ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 4.867      ;
; -3.829 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                               ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 4.867      ;
; -3.829 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.009     ; 4.858      ;
; -3.828 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.009     ; 4.857      ;
; -3.825 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                               ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.001      ; 4.864      ;
; -3.825 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                               ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.001      ; 4.864      ;
; -3.825 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                               ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.001      ; 4.864      ;
; -3.825 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                               ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.001      ; 4.864      ;
; -3.825 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                               ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.001      ; 4.864      ;
; -3.825 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                               ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.001      ; 4.864      ;
; -3.823 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                               ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.001      ; 4.862      ;
; -3.823 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                               ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.001      ; 4.862      ;
; -3.819 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.009     ; 4.848      ;
; -3.817 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.009     ; 4.846      ;
; -3.815 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.001     ; 4.852      ;
; -3.814 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.001     ; 4.851      ;
; -3.814 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                               ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.010      ; 4.862      ;
; -3.814 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                               ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.010      ; 4.862      ;
; -3.807 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                               ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 4.845      ;
; -3.807 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                               ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 4.845      ;
; -3.807 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                               ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 4.845      ;
; -3.807 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                               ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 4.845      ;
; -3.803 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.009     ; 4.832      ;
; -3.803 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                               ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.001      ; 4.842      ;
; -3.803 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                               ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.001      ; 4.842      ;
; -3.803 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                               ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.001      ; 4.842      ;
; -3.803 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                               ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.001      ; 4.842      ;
; -3.803 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                               ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.001      ; 4.842      ;
; -3.803 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                               ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.001      ; 4.842      ;
; -3.796 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                               ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.001     ; 4.833      ;
; -3.796 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                               ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.001     ; 4.833      ;
; -3.796 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                               ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.001     ; 4.833      ;
; -3.796 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                               ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.001     ; 4.833      ;
; -3.794 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 4.832      ;
; -3.792 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                               ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 4.830      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'u6|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                              ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -3.064 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[15]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.750     ; 4.352      ;
; -3.064 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[21]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.750     ; 4.352      ;
; -3.060 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[19]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 4.349      ;
; -3.060 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[20]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 4.349      ;
; -2.778 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[12]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.755     ; 4.061      ;
; -2.778 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[13]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.755     ; 4.061      ;
; -2.778 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[14]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.755     ; 4.061      ;
; -2.778 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[17]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.755     ; 4.061      ;
; -2.747 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[8]      ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.756     ; 4.029      ;
; -2.747 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[9]      ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.756     ; 4.029      ;
; -2.747 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[10]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.756     ; 4.029      ;
; -2.747 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[11]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.756     ; 4.029      ;
; -2.747 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[16]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.756     ; 4.029      ;
; -2.747 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[18]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.756     ; 4.029      ;
; -2.747 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[22]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.756     ; 4.029      ;
; -2.499 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|WR_MASK[1]    ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.755     ; 3.782      ;
; -2.499 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mWR           ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.755     ; 3.782      ;
; -2.499 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|WR_MASK[0]    ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.755     ; 3.782      ;
; -2.499 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[9]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.746     ; 3.791      ;
; -2.499 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[10] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.746     ; 3.791      ;
; -2.499 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[11] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.746     ; 3.791      ;
; -2.499 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[12] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.746     ; 3.791      ;
; -2.499 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[13] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.746     ; 3.791      ;
; -2.499 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[14] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.746     ; 3.791      ;
; -2.499 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[15] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.746     ; 3.791      ;
; -2.499 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[16] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.746     ; 3.791      ;
; -2.499 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[17] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.746     ; 3.791      ;
; -2.499 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[18] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.746     ; 3.791      ;
; -2.499 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[19] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.746     ; 3.791      ;
; -2.499 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[20] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.746     ; 3.791      ;
; -2.499 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[21] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.746     ; 3.791      ;
; -2.499 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[22] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.746     ; 3.791      ;
; -2.499 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[8]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.746     ; 3.791      ;
; -2.492 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|RD_MASK[0]    ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.755     ; 3.775      ;
; -2.492 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|RD_MASK[1]    ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.755     ; 3.775      ;
; -2.492 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mRD           ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.755     ; 3.775      ;
; -2.315 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[9]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.599      ;
; -2.315 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[10] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.599      ;
; -2.315 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[11] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.599      ;
; -2.315 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[12] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.599      ;
; -2.315 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[13] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.599      ;
; -2.315 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[14] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.599      ;
; -2.315 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[15] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.599      ;
; -2.315 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[16] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.599      ;
; -2.315 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[17] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.599      ;
; -2.315 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[18] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.599      ;
; -2.315 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[19] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.599      ;
; -2.315 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[20] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.599      ;
; -2.315 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[21] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.599      ;
; -2.315 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[22] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.599      ;
; -2.315 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[8]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.599      ;
; -2.303 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[9]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.750     ; 3.591      ;
; -2.303 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[10] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.750     ; 3.591      ;
; -2.303 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[11] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.750     ; 3.591      ;
; -2.303 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[12] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.750     ; 3.591      ;
; -2.303 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[13] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.750     ; 3.591      ;
; -2.303 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[14] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.750     ; 3.591      ;
; -2.303 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[15] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.750     ; 3.591      ;
; -2.303 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[16] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.750     ; 3.591      ;
; -2.303 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[17] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.750     ; 3.591      ;
; -2.303 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[18] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.750     ; 3.591      ;
; -2.303 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[19] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.750     ; 3.591      ;
; -2.303 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[20] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.750     ; 3.591      ;
; -2.303 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[21] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.750     ; 3.591      ;
; -2.303 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[22] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.750     ; 3.591      ;
; -2.303 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[8]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.750     ; 3.591      ;
; -1.790 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[9]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 3.079      ;
; -1.790 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[10] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 3.079      ;
; -1.790 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[11] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 3.079      ;
; -1.790 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[12] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 3.079      ;
; -1.790 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[13] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 3.079      ;
; -1.790 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[14] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 3.079      ;
; -1.790 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[15] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 3.079      ;
; -1.790 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[16] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 3.079      ;
; -1.790 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[17] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 3.079      ;
; -1.790 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[18] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 3.079      ;
; -1.790 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[19] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 3.079      ;
; -1.790 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[20] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 3.079      ;
; -1.790 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[21] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 3.079      ;
; -1.790 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[22] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 3.079      ;
; -1.790 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[8]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 3.079      ;
; 1.180  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; Sdram_Control_4Port:u7|mADDR[15]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.001     ; 6.857      ;
; 1.180  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; Sdram_Control_4Port:u7|mADDR[21]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.001     ; 6.857      ;
; 1.184  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; Sdram_Control_4Port:u7|mADDR[19]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; 0.000      ; 6.854      ;
; 1.184  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; Sdram_Control_4Port:u7|mADDR[20]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; 0.000      ; 6.854      ;
; 1.230  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2] ; Sdram_Control_4Port:u7|mADDR[15]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.012     ; 6.796      ;
; 1.230  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2] ; Sdram_Control_4Port:u7|mADDR[21]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.012     ; 6.796      ;
; 1.234  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2] ; Sdram_Control_4Port:u7|mADDR[19]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.011     ; 6.793      ;
; 1.234  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2] ; Sdram_Control_4Port:u7|mADDR[20]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.011     ; 6.793      ;
; 1.255  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2] ; Sdram_Control_4Port:u7|mADDR[15]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.001     ; 6.782      ;
; 1.255  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2] ; Sdram_Control_4Port:u7|mADDR[21]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.001     ; 6.782      ;
; 1.259  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2] ; Sdram_Control_4Port:u7|mADDR[19]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; 0.000      ; 6.779      ;
; 1.259  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2] ; Sdram_Control_4Port:u7|mADDR[20]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; 0.000      ; 6.779      ;
; 1.309  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[15]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.012     ; 6.717      ;
; 1.309  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[21]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.012     ; 6.717      ;
; 1.313  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[19]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.011     ; 6.714      ;
; 1.313  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[20]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.011     ; 6.714      ;
; 1.333  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[15]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.001     ; 6.704      ;
; 1.333  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[21]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.001     ; 6.704      ;
; 1.337  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[19]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; 0.000      ; 6.701      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                        ;
+--------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+
; 2.955  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; CLOCK_50    ; 0.500        ; 2.871      ; 0.731      ;
; 2.955  ; rClk[0]                         ; rClk[0]                         ; rClk[0]                         ; CLOCK_50    ; 0.500        ; 2.871      ; 0.731      ;
; 3.455  ; rClk[0]                         ; rClk[0]                         ; rClk[0]                         ; CLOCK_50    ; 1.000        ; 2.871      ; 0.731      ;
; 3.455  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; CLOCK_50    ; 1.000        ; 2.871      ; 0.731      ;
; 13.747 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[16]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.291      ;
; 13.747 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[17]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.291      ;
; 13.747 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[18]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.291      ;
; 13.747 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[19]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.291      ;
; 13.747 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[20]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.291      ;
; 13.747 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[21]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.291      ;
; 13.747 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[22]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.291      ;
; 13.747 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[23]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.291      ;
; 13.747 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[24]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.291      ;
; 13.747 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[25]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.291      ;
; 13.747 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[26]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.291      ;
; 13.747 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[27]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.291      ;
; 13.747 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[28]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.291      ;
; 13.747 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[29]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.291      ;
; 13.747 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[30]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.291      ;
; 13.747 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[31]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.291      ;
; 13.975 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.003      ; 6.066      ;
; 14.056 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[16]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 5.982      ;
; 14.056 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[17]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 5.982      ;
; 14.056 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[18]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 5.982      ;
; 14.056 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[19]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 5.982      ;
; 14.056 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[20]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 5.982      ;
; 14.056 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[21]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 5.982      ;
; 14.056 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[22]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 5.982      ;
; 14.056 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[23]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 5.982      ;
; 14.056 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[24]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 5.982      ;
; 14.056 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[25]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 5.982      ;
; 14.056 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[26]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 5.982      ;
; 14.056 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[27]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 5.982      ;
; 14.056 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[28]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 5.982      ;
; 14.056 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[29]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 5.982      ;
; 14.056 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[30]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 5.982      ;
; 14.056 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[31]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 5.982      ;
; 14.067 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[1]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.006     ; 5.965      ;
; 14.067 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[2]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.006     ; 5.965      ;
; 14.067 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[3]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.006     ; 5.965      ;
; 14.067 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[4]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.006     ; 5.965      ;
; 14.067 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[5]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.006     ; 5.965      ;
; 14.067 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[6]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.006     ; 5.965      ;
; 14.067 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[7]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.006     ; 5.965      ;
; 14.067 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[8]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.006     ; 5.965      ;
; 14.067 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[9]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.006     ; 5.965      ;
; 14.067 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[10]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.006     ; 5.965      ;
; 14.067 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[11]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.006     ; 5.965      ;
; 14.067 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[12]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.006     ; 5.965      ;
; 14.067 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[13]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.006     ; 5.965      ;
; 14.067 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[14]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.006     ; 5.965      ;
; 14.067 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[15]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.006     ; 5.965      ;
; 14.181 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[16]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 5.857      ;
; 14.181 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[17]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 5.857      ;
; 14.181 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[18]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 5.857      ;
; 14.181 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[19]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 5.857      ;
; 14.181 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[20]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 5.857      ;
; 14.181 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[21]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 5.857      ;
; 14.181 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[22]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 5.857      ;
; 14.181 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[23]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 5.857      ;
; 14.181 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[24]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 5.857      ;
; 14.181 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[25]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 5.857      ;
; 14.181 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[26]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 5.857      ;
; 14.181 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[27]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 5.857      ;
; 14.181 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[28]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 5.857      ;
; 14.181 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[29]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 5.857      ;
; 14.181 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[30]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 5.857      ;
; 14.181 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[31]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 5.857      ;
; 14.284 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.003      ; 5.757      ;
; 14.290 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.011      ; 5.759      ;
; 14.332 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[16]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 5.706      ;
; 14.332 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[17]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 5.706      ;
; 14.332 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[18]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 5.706      ;
; 14.332 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[19]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 5.706      ;
; 14.332 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[20]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 5.706      ;
; 14.332 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[21]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 5.706      ;
; 14.332 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[22]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 5.706      ;
; 14.332 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[23]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 5.706      ;
; 14.332 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[24]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 5.706      ;
; 14.332 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[25]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 5.706      ;
; 14.332 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[26]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 5.706      ;
; 14.332 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[27]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 5.706      ;
; 14.332 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[28]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 5.706      ;
; 14.332 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[29]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 5.706      ;
; 14.332 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[30]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 5.706      ;
; 14.332 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[31]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 5.706      ;
; 14.376 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[1]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.006     ; 5.656      ;
; 14.376 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[2]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.006     ; 5.656      ;
; 14.376 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[3]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.006     ; 5.656      ;
; 14.376 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[4]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.006     ; 5.656      ;
; 14.376 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[5]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.006     ; 5.656      ;
; 14.376 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[6]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.006     ; 5.656      ;
; 14.376 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[7]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.006     ; 5.656      ;
; 14.376 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[8]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.006     ; 5.656      ;
; 14.376 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[9]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.006     ; 5.656      ;
; 14.376 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[10]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.006     ; 5.656      ;
; 14.376 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[11]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.006     ; 5.656      ;
; 14.376 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[12]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.006     ; 5.656      ;
; 14.376 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[13]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.006     ; 5.656      ;
; 14.376 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[14]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.006     ; 5.656      ;
+--------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                           ;
+--------+------------------------------------------+------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -2.703 ; rClk[0]                                  ; rClk[0]                                  ; rClk[0]                         ; CLOCK_50    ; 0.000        ; 2.871      ; 0.731      ;
; -2.703 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; CLOCK_50    ; 0.000        ; 2.871      ; 0.731      ;
; -2.203 ; rClk[0]                                  ; rClk[0]                                  ; rClk[0]                         ; CLOCK_50    ; -0.500       ; 2.871      ; 0.731      ;
; -2.203 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; CLOCK_50    ; -0.500       ; 2.871      ; 0.731      ;
; 0.445  ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Reset_Delay:u2|oRST_0                    ; Reset_Delay:u2|oRST_0                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Reset_Delay:u2|oRST_1                    ; Reset_Delay:u2|oRST_1                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; I2C_CCD_Config:u8|senosr_exposure[2]     ; I2C_CCD_Config:u8|senosr_exposure[2]     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.629  ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.629  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.637  ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.923      ;
; 0.849  ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.135      ;
; 0.964  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.250      ;
; 0.967  ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.253      ;
; 0.967  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.253      ;
; 0.968  ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.254      ;
; 0.971  ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.257      ;
; 0.972  ; I2C_CCD_Config:u8|senosr_exposure[10]    ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.258      ;
; 0.975  ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.261      ;
; 0.975  ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.261      ;
; 0.975  ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.261      ;
; 0.976  ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; I2C_CCD_Config:u8|senosr_exposure[3]     ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; I2C_CCD_Config:u8|senosr_exposure[12]    ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.977  ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; I2C_CCD_Config:u8|senosr_exposure[8]     ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; I2C_CCD_Config:u8|senosr_exposure[5]     ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.980  ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.266      ;
; 0.981  ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.267      ;
; 0.982  ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.268      ;
; 0.984  ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.270      ;
; 0.984  ; I2C_CCD_Config:u8|senosr_exposure[14]    ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.270      ;
; 0.985  ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.271      ;
; 0.986  ; I2C_CCD_Config:u8|senosr_exposure[15]    ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.272      ;
; 1.011  ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.297      ;
; 1.012  ; I2C_CCD_Config:u8|senosr_exposure[7]     ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.298      ;
; 1.014  ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.300      ;
; 1.014  ; I2C_CCD_Config:u8|senosr_exposure[6]     ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.300      ;
; 1.015  ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.301      ;
; 1.015  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.301      ;
; 1.016  ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.018  ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.304      ;
; 1.018  ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.304      ;
; 1.018  ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.304      ;
; 1.018  ; I2C_CCD_Config:u8|senosr_exposure[11]    ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.304      ;
; 1.019  ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.305      ;
; 1.021  ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.307      ;
; 1.022  ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.308      ;
; 1.022  ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.308      ;
; 1.023  ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.309      ;
; 1.023  ; I2C_CCD_Config:u8|senosr_exposure[9]     ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.309      ;
; 1.024  ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.310      ;
; 1.027  ; I2C_CCD_Config:u8|senosr_exposure[13]    ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.313      ;
; 1.087  ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.373      ;
; 1.087  ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.373      ;
; 1.087  ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.373      ;
; 1.087  ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.373      ;
; 1.087  ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.373      ;
; 1.087  ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.373      ;
; 1.087  ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.373      ;
; 1.087  ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.373      ;
; 1.087  ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.373      ;
; 1.087  ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.373      ;
; 1.087  ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.373      ;
; 1.087  ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.373      ;
; 1.087  ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.373      ;
; 1.183  ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.469      ;
+--------+------------------------------------------+------------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'GPIO_1[0]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CCD_Capture:u3|mSTART                                                                                                                                        ; CCD_Capture:u3|mSTART                                                                                                                                        ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.612 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.898      ;
; 0.614 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.900      ;
; 0.618 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.904      ;
; 0.621 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.907      ;
; 0.625 ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.911      ;
; 0.629 ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; CCD_Capture:u3|X_Cont[15]                                                                                                                                    ; CCD_Capture:u3|X_Cont[15]                                                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.915      ;
; 0.707 ; rCCD_DATA[2]                                                                                                                                                 ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.051      ; 2.044      ;
; 0.761 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.047      ;
; 0.763 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.049      ;
; 0.764 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.050      ;
; 0.764 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.050      ;
; 0.766 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.052      ;
; 0.770 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.056      ;
; 0.791 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[0]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_datain_reg1     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.018      ; 1.059      ;
; 0.791 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[1]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a1~porta_datain_reg1     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.018      ; 1.059      ;
; 0.791 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[9]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a9~porta_datain_reg1     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.018      ; 1.059      ;
; 0.791 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[11]                            ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a11~porta_datain_reg1    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.018      ; 1.059      ;
; 0.794 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[6]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a6~porta_datain_reg1     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.018      ; 1.062      ;
; 0.795 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[5]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a5~porta_datain_reg1     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.018      ; 1.063      ;
; 0.801 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.042      ; 1.129      ;
; 0.802 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[7]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a7~porta_datain_reg1     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.018      ; 1.070      ;
; 0.804 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[3]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a3~porta_datain_reg1     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.018      ; 1.072      ;
; 0.806 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.037      ; 1.129      ;
; 0.810 ; CCD_Capture:u3|mSTART                                                                                                                                        ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.096      ;
; 0.810 ; CCD_Capture:u3|mSTART                                                                                                                                        ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.096      ;
; 0.812 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[8]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a8~porta_datain_reg1     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.018      ; 1.080      ;
; 0.862 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.005      ; 1.153      ;
; 0.887 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.042      ; 1.215      ;
; 0.887 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.274      ; 1.447      ;
; 0.887 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.274      ; 1.447      ;
; 0.887 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.274      ; 1.447      ;
; 0.887 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.274      ; 1.447      ;
; 0.887 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.274      ; 1.447      ;
; 0.887 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.274      ; 1.447      ;
; 0.887 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.274      ; 1.447      ;
; 0.887 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.274      ; 1.447      ;
; 0.923 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; -0.028     ; 1.181      ;
; 0.932 ; rCCD_DATA[9]                                                                                                                                                 ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.997      ; 2.215      ;
; 0.949 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.037      ; 1.272      ;
; 0.954 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; -0.102     ; 1.138      ;
; 0.967 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.253      ;
; 0.968 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.254      ;
; 0.968 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.254      ;
; 0.972 ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.258      ;
; 0.975 ; CCD_Capture:u3|Frame_Cont[1]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[1]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.261      ;
; 0.975 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.261      ;
; 0.976 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; CCD_Capture:u3|Frame_Cont[2]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[2]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; CCD_Capture:u3|Frame_Cont[9]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[9]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|cntr_3rf:cntr1|safe_q[5]                                       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|cntr_3rf:cntr1|safe_q[5]                                       ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.262      ;
; 0.977 ; CCD_Capture:u3|Frame_Cont[4]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[4]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; CCD_Capture:u3|Frame_Cont[7]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[7]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; CCD_Capture:u3|Frame_Cont[11]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[11]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; CCD_Capture:u3|Frame_Cont[13]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[13]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; CCD_Capture:u3|Frame_Cont[14]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[14]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; CCD_Capture:u3|X_Cont[11]                                                                                                                                    ; CCD_Capture:u3|X_Cont[11]                                                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; CCD_Capture:u3|X_Cont[13]                                                                                                                                    ; CCD_Capture:u3|X_Cont[13]                                                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; CCD_Capture:u3|X_Cont[14]                                                                                                                                    ; CCD_Capture:u3|X_Cont[14]                                                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|cntr_3rf:cntr1|safe_q[7]                                       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|cntr_3rf:cntr1|safe_q[7]                                       ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.263      ;
; 0.981 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.267      ;
; 0.981 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|cntr_3rf:cntr1|safe_q[0]                                       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|cntr_3rf:cntr1|safe_q[0]                                       ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.267      ;
; 0.982 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.268      ;
; 0.984 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|cntr_3rf:cntr1|safe_q[3]                                       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|cntr_3rf:cntr1|safe_q[3]                                       ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.270      ;
; 0.986 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.272      ;
; 0.988 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|cntr_3rf:cntr1|safe_q[10]                                      ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|cntr_3rf:cntr1|safe_q[10]                                      ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.274      ;
; 0.995 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.281      ;
; 0.997 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.283      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                                                                                                         ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.445 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.625 ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.911      ;
; 0.635 ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.921      ;
; 0.662 ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.948      ;
; 0.790 ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.076      ;
; 0.794 ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.080      ;
; 0.841 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[20]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.127      ;
; 0.849 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[17]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.135      ;
; 0.851 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[18]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.137      ;
; 0.851 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[11]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.137      ;
; 0.935 ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.221      ;
; 0.952 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[20]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.001     ; 1.237      ;
; 0.988 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_DATA[18]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.274      ;
; 0.989 ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.275      ;
; 0.990 ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.276      ;
; 1.013 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_DATA[20]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.299      ;
; 1.037 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.323      ;
; 1.039 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.325      ;
; 1.049 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[18]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.335      ;
; 1.052 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[17]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.338      ;
; 1.074 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.360      ;
; 1.077 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[20]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.363      ;
; 1.086 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[16]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.372      ;
; 1.163 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_DATA[20]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.449      ;
; 1.167 ; I2C_CCD_Config:u8|mI2C_DATA[3]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.004      ; 1.457      ;
; 1.177 ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.463      ;
; 1.183 ; I2C_CCD_Config:u8|mI2C_DATA[13]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.004      ; 1.473      ;
; 1.197 ; I2C_CCD_Config:u8|mI2C_DATA[16]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.012      ; 1.495      ;
; 1.205 ; I2C_CCD_Config:u8|mI2C_DATA[4]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.002      ; 1.493      ;
; 1.250 ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.536      ;
; 1.251 ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.537      ;
; 1.255 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.541      ;
; 1.261 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[17]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.001     ; 1.546      ;
; 1.300 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.001     ; 1.585      ;
; 1.302 ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_DATA[7]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 1.589      ;
; 1.304 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_DATA[16]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.590      ;
; 1.316 ; I2C_CCD_Config:u8|mI2C_DATA[1]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[1]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.004      ; 1.606      ;
; 1.317 ; I2C_CCD_Config:u8|mI2C_DATA[17]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.012      ; 1.615      ;
; 1.321 ; I2C_CCD_Config:u8|mI2C_DATA[6]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.013      ; 1.620      ;
; 1.324 ; I2C_CCD_Config:u8|mI2C_DATA[18]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.012      ; 1.622      ;
; 1.326 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.001     ; 1.611      ;
; 1.326 ; I2C_CCD_Config:u8|mI2C_DATA[0]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[0]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.005      ; 1.617      ;
; 1.326 ; I2C_CCD_Config:u8|mI2C_DATA[14]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.004      ; 1.616      ;
; 1.335 ; I2C_CCD_Config:u8|mI2C_DATA[21]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.012      ; 1.633      ;
; 1.335 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_DATA[18]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.621      ;
; 1.337 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.002     ; 1.621      ;
; 1.340 ; I2C_CCD_Config:u8|mI2C_DATA[9]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.004      ; 1.630      ;
; 1.340 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[6]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.002     ; 1.624      ;
; 1.341 ; I2C_CCD_Config:u8|mI2C_DATA[15]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.004      ; 1.631      ;
; 1.347 ; I2C_CCD_Config:u8|mI2C_DATA[11]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.012      ; 1.645      ;
; 1.348 ; I2C_CCD_Config:u8|mI2C_DATA[2]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.005      ; 1.639      ;
; 1.352 ; I2C_CCD_Config:u8|mI2C_DATA[7]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[7]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.007      ; 1.645      ;
; 1.364 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.011      ; 1.661      ;
; 1.364 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.011      ; 1.661      ;
; 1.365 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.011      ; 1.662      ;
; 1.366 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.011      ; 1.663      ;
; 1.403 ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_DATA[0]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.008      ; 1.697      ;
; 1.411 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[16]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.001     ; 1.696      ;
; 1.419 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[22]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.705      ;
; 1.436 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[18]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.001     ; 1.721      ;
; 1.447 ; I2C_CCD_Config:u8|mI2C_DATA[12]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.003      ; 1.736      ;
; 1.456 ; I2C_CCD_Config:u8|mI2C_DATA[22]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.012      ; 1.754      ;
; 1.464 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[23]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 1.751      ;
; 1.469 ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.755      ;
; 1.469 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.755      ;
; 1.471 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.757      ;
; 1.474 ; I2C_CCD_Config:u8|mI2C_DATA[10]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.013      ; 1.773      ;
; 1.477 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.763      ;
; 1.485 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_DATA[16]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.771      ;
; 1.500 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[19]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.786      ;
; 1.504 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[10]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.002     ; 1.788      ;
; 1.507 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.793      ;
; 1.507 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_DATA[19]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 1.794      ;
; 1.511 ; I2C_CCD_Config:u8|senosr_exposure[13]             ; I2C_CCD_Config:u8|mI2C_DATA[13]                   ; CLOCK_50                        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.610     ; 1.187      ;
; 1.534 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_DATA[23]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 1.821      ;
; 1.541 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[11]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.001     ; 1.826      ;
; 1.551 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.837      ;
; 1.584 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[10]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.001     ; 1.869      ;
; 1.587 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.873      ;
; 1.593 ; I2C_CCD_Config:u8|mI2C_DATA[19]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.011      ; 1.890      ;
; 1.600 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.011      ; 1.897      ;
; 1.601 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.011      ; 1.898      ;
; 1.604 ; I2C_CCD_Config:u8|mI2C_DATA[5]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.014      ; 1.904      ;
; 1.604 ; I2C_CCD_Config:u8|mI2C_DATA[8]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.014      ; 1.904      ;
; 1.605 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.011      ; 1.902      ;
; 1.606 ; I2C_CCD_Config:u8|mI2C_DATA[20]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.013      ; 1.905      ;
; 1.631 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.917      ;
; 1.651 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[4]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.011      ; 1.948      ;
; 1.668 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_DATA[17]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.954      ;
; 1.686 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.972      ;
; 1.698 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[13]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.008      ; 1.992      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'rClk[0]'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                               ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                          ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.613 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.899      ;
; 0.616 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.902      ;
; 0.617 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.903      ;
; 0.619 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.905      ;
; 0.620 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.906      ;
; 0.622 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.908      ;
; 0.629 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.915      ;
; 0.631 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.917      ;
; 0.633 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                           ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.919      ;
; 0.633 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.919      ;
; 0.638 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.924      ;
; 0.640 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.926      ;
; 0.645 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                           ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.931      ;
; 0.660 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.946      ;
; 0.759 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.045      ;
; 0.759 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.045      ;
; 0.761 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.047      ;
; 0.762 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.048      ;
; 0.770 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.056      ;
; 0.771 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.057      ;
; 0.775 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.061      ;
; 0.786 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.072      ;
; 0.790 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.076      ;
; 0.801 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.087      ;
; 0.801 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.079      ; 1.130      ;
; 0.808 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; -0.001     ; 1.093      ;
; 0.809 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.079      ; 1.138      ;
; 0.810 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.079      ; 1.139      ;
; 0.823 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.084      ; 1.157      ;
; 0.837 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.079      ; 1.166      ;
; 0.849 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.135      ;
; 0.850 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; -0.001     ; 1.135      ;
; 0.855 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.009      ; 1.150      ;
; 0.859 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; -0.001     ; 1.144      ;
; 0.867 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.009      ; 1.162      ;
; 0.876 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.162      ;
; 0.876 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.162      ;
; 0.877 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; -0.001     ; 1.162      ;
; 0.879 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.001      ; 1.166      ;
; 0.883 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.169      ;
; 0.913 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.001      ; 1.200      ;
; 0.949 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; -0.009     ; 1.226      ;
; 0.950 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; -0.001     ; 1.235      ;
; 0.969 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.255      ;
; 0.970 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.256      ;
; 0.972 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.258      ;
; 0.972 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.258      ;
; 0.972 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.258      ;
; 0.980 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.266      ;
; 0.980 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                           ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.266      ;
; 0.980 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.266      ;
; 0.981 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.267      ;
; 0.982 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.268      ;
; 0.983 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.269      ;
; 0.985 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.271      ;
; 0.985 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.271      ;
; 0.987 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.273      ;
; 0.987 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.273      ;
; 0.990 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.276      ;
; 0.990 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.276      ;
; 0.990 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.276      ;
; 0.991 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                           ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.277      ;
; 0.992 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.278      ;
; 0.993 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.279      ;
; 0.993 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; -0.001     ; 1.278      ;
; 0.997 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.009      ; 1.292      ;
; 1.005 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.291      ;
; 1.006 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.292      ;
; 1.008 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; -0.009     ; 1.285      ;
; 1.012 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.298      ;
; 1.012 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.298      ;
; 1.016 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.302      ;
; 1.017 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.303      ;
; 1.018 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.304      ;
; 1.023 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.309      ;
; 1.024 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.310      ;
; 1.026 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.312      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'u6|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                               ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                              ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                                       ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                              ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                                                       ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                              ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                                                       ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                              ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                                                       ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                             ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                                                      ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                         ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                              ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                                                       ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                         ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                                                        ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                    ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                                          ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Read                                                                                                                                  ; Sdram_Control_4Port:u7|Read                                                                                                                                                           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                             ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                                                      ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                  ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                                           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                              ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                                                       ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.612 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                          ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.898      ;
; 0.614 ; Sdram_Control_4Port:u7|command:command1|rw_shift[1]                                                                                                          ; Sdram_Control_4Port:u7|command:command1|rw_shift[0]                                                                                                                                   ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.900      ;
; 0.616 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                   ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.902      ;
; 0.617 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]                          ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]                           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.903      ;
; 0.618 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]                          ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]                           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.904      ;
; 0.619 ; Sdram_Control_4Port:u7|control_interface:control1|REFRESH                                                                                                    ; Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                                                                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; Sdram_Control_4Port:u7|mADDR[14]                                                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[14]                                                                                                                           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.905      ;
; 0.620 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]                           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]                           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.906      ;
; 0.621 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.907      ;
; 0.624 ; Sdram_Control_4Port:u7|command:command1|rw_shift[0]                                                                                                          ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.910      ;
; 0.627 ; Sdram_Control_4Port:u7|command:command1|rp_shift[2]                                                                                                          ; Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                                                                                   ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.913      ;
; 0.628 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                                                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.914      ;
; 0.629 ; Sdram_Control_4Port:u7|control_interface:control1|timer[15]                                                                                                  ; Sdram_Control_4Port:u7|control_interface:control1|timer[15]                                                                                                                           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; Sdram_Control_4Port:u7|rRD2_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u7|rRD2_ADDR[22]                                                                                                                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; Sdram_Control_4Port:u7|rWR2_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u7|rWR2_ADDR[22]                                                                                                                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.915      ;
; 0.630 ; Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                                                          ; Sdram_Control_4Port:u7|command:command1|rp_shift[0]                                                                                                                                   ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.916      ;
; 0.631 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]                           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.917      ;
; 0.632 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                   ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.918      ;
; 0.632 ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                                                      ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.918      ;
; 0.634 ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.920      ;
; 0.634 ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                                                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.920      ;
; 0.634 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.920      ;
; 0.636 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.922      ;
; 0.642 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]                           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.928      ;
; 0.643 ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                         ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                                           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.929      ;
; 0.644 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.930      ;
; 0.644 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.930      ;
; 0.645 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.931      ;
; 0.646 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.932      ;
; 0.648 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.934      ;
; 0.650 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[8]                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.936      ;
; 0.651 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.937      ;
; 0.654 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.940      ;
; 0.654 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.940      ;
; 0.655 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.941      ;
; 0.659 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.945      ;
; 0.729 ; Sdram_Control_4Port:u7|mDATAOUT[14]                                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg7 ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.102      ; 1.081      ;
; 0.737 ; Sdram_Control_4Port:u7|command:command1|CS_N[0]                                                                                                              ; Sdram_Control_4Port:u7|CS_N[0]                                                                                                                                                        ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.023      ;
; 0.740 ; Sdram_Control_4Port:u7|mDATAOUT[13]                                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg6 ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.102      ; 1.092      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                                                                 ;
+--------+---------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                           ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; -4.573 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.593     ; 5.018      ;
; -4.561 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.593     ; 5.006      ;
; -4.557 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.001      ;
; -4.557 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.001      ;
; -4.557 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.001      ;
; -4.557 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.001      ;
; -4.557 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.001      ;
; -4.557 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.001      ;
; -4.557 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 5.001      ;
; -4.537 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.597     ; 4.978      ;
; -4.537 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.597     ; 4.978      ;
; -4.537 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.597     ; 4.978      ;
; -4.537 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.597     ; 4.978      ;
; -4.534 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.593     ; 4.979      ;
; -4.522 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.593     ; 4.967      ;
; -4.520 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.593     ; 4.965      ;
; -4.518 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 4.962      ;
; -4.518 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 4.962      ;
; -4.518 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 4.962      ;
; -4.518 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 4.962      ;
; -4.518 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 4.962      ;
; -4.518 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 4.962      ;
; -4.518 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 4.962      ;
; -4.508 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.593     ; 4.953      ;
; -4.504 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 4.948      ;
; -4.504 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 4.948      ;
; -4.504 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 4.948      ;
; -4.504 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 4.948      ;
; -4.504 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 4.948      ;
; -4.504 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 4.948      ;
; -4.504 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 4.948      ;
; -4.503 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.593     ; 4.948      ;
; -4.498 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.597     ; 4.939      ;
; -4.498 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.597     ; 4.939      ;
; -4.498 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.597     ; 4.939      ;
; -4.498 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.597     ; 4.939      ;
; -4.491 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.593     ; 4.936      ;
; -4.487 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 4.931      ;
; -4.487 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 4.931      ;
; -4.487 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 4.931      ;
; -4.487 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 4.931      ;
; -4.487 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 4.931      ;
; -4.487 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 4.931      ;
; -4.487 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 4.931      ;
; -4.484 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.597     ; 4.925      ;
; -4.484 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.597     ; 4.925      ;
; -4.484 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.597     ; 4.925      ;
; -4.484 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.597     ; 4.925      ;
; -4.474 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.606     ; 4.906      ;
; -4.474 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.606     ; 4.906      ;
; -4.474 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.606     ; 4.906      ;
; -4.474 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.606     ; 4.906      ;
; -4.474 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.606     ; 4.906      ;
; -4.467 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.597     ; 4.908      ;
; -4.467 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.597     ; 4.908      ;
; -4.467 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.597     ; 4.908      ;
; -4.467 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.597     ; 4.908      ;
; -4.455 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.593     ; 4.900      ;
; -4.447 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.601     ; 4.884      ;
; -4.443 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.593     ; 4.888      ;
; -4.439 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 4.883      ;
; -4.439 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 4.883      ;
; -4.439 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 4.883      ;
; -4.439 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 4.883      ;
; -4.439 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 4.883      ;
; -4.439 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 4.883      ;
; -4.439 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.594     ; 4.883      ;
; -4.435 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.601     ; 4.872      ;
; -4.435 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.606     ; 4.867      ;
; -4.435 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.606     ; 4.867      ;
; -4.435 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.606     ; 4.867      ;
; -4.435 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.606     ; 4.867      ;
; -4.435 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.606     ; 4.867      ;
; -4.431 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.602     ; 4.867      ;
; -4.431 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.602     ; 4.867      ;
; -4.431 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.602     ; 4.867      ;
; -4.431 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.602     ; 4.867      ;
; -4.431 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.602     ; 4.867      ;
; -4.431 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.602     ; 4.867      ;
; -4.431 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.602     ; 4.867      ;
; -4.430 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.601     ; 4.867      ;
; -4.421 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.606     ; 4.853      ;
; -4.421 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.606     ; 4.853      ;
; -4.421 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.606     ; 4.853      ;
; -4.421 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.606     ; 4.853      ;
; -4.421 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.606     ; 4.853      ;
; -4.419 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.597     ; 4.860      ;
; -4.419 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.597     ; 4.860      ;
; -4.419 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.597     ; 4.860      ;
; -4.419 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.597     ; 4.860      ;
; -4.418 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.601     ; 4.855      ;
; -4.414 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.602     ; 4.850      ;
; -4.414 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.602     ; 4.850      ;
; -4.414 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.602     ; 4.850      ;
; -4.414 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.602     ; 4.850      ;
; -4.414 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.602     ; 4.850      ;
; -4.414 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.602     ; 4.850      ;
; -4.414 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.602     ; 4.850      ;
; -4.411 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.605     ; 4.844      ;
; -4.411 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.605     ; 4.844      ;
+--------+---------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'rClk[0]'                                                                                                                                                                                                                                       ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.910 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.542     ; 3.828      ;
; -3.910 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.542     ; 3.828      ;
; -3.910 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.542     ; 3.828      ;
; -3.910 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.542     ; 3.828      ;
; -3.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.543     ; 3.826      ;
; -3.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.543     ; 3.826      ;
; -3.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.543     ; 3.826      ;
; -3.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.543     ; 3.826      ;
; -3.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.543     ; 3.826      ;
; -3.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.543     ; 3.826      ;
; -3.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.543     ; 3.826      ;
; -3.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.543     ; 3.826      ;
; -3.473 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.598     ; 3.413      ;
; -3.473 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.598     ; 3.413      ;
; -3.473 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.598     ; 3.413      ;
; -3.473 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.598     ; 3.413      ;
; -3.473 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.598     ; 3.413      ;
; -3.473 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.598     ; 3.413      ;
; -3.473 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.598     ; 3.413      ;
; -3.473 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.598     ; 3.413      ;
; -3.473 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.598     ; 3.413      ;
; -3.473 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.598     ; 3.413      ;
; -3.473 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.598     ; 3.413      ;
; -3.473 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.598     ; 3.413      ;
; -3.473 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.598     ; 3.413      ;
; -3.473 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.595     ; 3.416      ;
; -3.473 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.595     ; 3.416      ;
; -3.473 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.595     ; 3.416      ;
; -3.473 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.595     ; 3.416      ;
; -3.473 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.595     ; 3.416      ;
; -3.473 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.595     ; 3.416      ;
; -3.473 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.595     ; 3.416      ;
; -3.473 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.595     ; 3.416      ;
; -3.473 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.595     ; 3.416      ;
; -3.473 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.595     ; 3.416      ;
; -3.473 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.595     ; 3.416      ;
; -3.473 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.595     ; 3.416      ;
; -3.473 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.595     ; 3.416      ;
; -3.473 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.595     ; 3.416      ;
; -3.473 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.595     ; 3.416      ;
; -3.473 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.604     ; 3.407      ;
; -3.473 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.604     ; 3.407      ;
; -3.473 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.604     ; 3.407      ;
; -3.473 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.604     ; 3.407      ;
; -3.473 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.595     ; 3.416      ;
; -3.473 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.604     ; 3.407      ;
; -3.473 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.595     ; 3.416      ;
; -3.473 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.595     ; 3.416      ;
; -3.473 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.604     ; 3.407      ;
; -3.472 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.597     ; 3.413      ;
; -3.472 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.597     ; 3.413      ;
; -3.472 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.599     ; 3.411      ;
; -3.472 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.599     ; 3.411      ;
; -3.472 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.599     ; 3.411      ;
; -3.472 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.599     ; 3.411      ;
; -3.472 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.597     ; 3.413      ;
; -3.472 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.597     ; 3.413      ;
; -3.472 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.597     ; 3.413      ;
; -3.472 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.599     ; 3.411      ;
; -3.472 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.597     ; 3.413      ;
; -3.472 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.597     ; 3.413      ;
; -3.472 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.597     ; 3.413      ;
; -3.472 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.597     ; 3.413      ;
; -3.472 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.599     ; 3.411      ;
; -3.472 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.599     ; 3.411      ;
; -3.472 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.599     ; 3.411      ;
; -3.472 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.594     ; 3.416      ;
; -3.472 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.594     ; 3.416      ;
; -3.472 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.594     ; 3.416      ;
; -3.472 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.594     ; 3.416      ;
; -3.471 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.594     ; 3.415      ;
; -3.471 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.594     ; 3.415      ;
; -2.973 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.603     ; 3.408      ;
; -2.972 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.598     ; 3.412      ;
; -2.844 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                    ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.615     ; 3.267      ;
; -2.252 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.611     ; 2.679      ;
; -2.252 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.611     ; 2.679      ;
; -2.243 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.611     ; 2.670      ;
; -2.243 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.611     ; 2.670      ;
; -2.243 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.611     ; 2.670      ;
; -2.243 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.611     ; 2.670      ;
; -2.243 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.611     ; 2.670      ;
; -2.243 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.611     ; 2.670      ;
; -2.243 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.611     ; 2.670      ;
; -2.243 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.611     ; 2.670      ;
; -2.243 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.611     ; 2.670      ;
; -2.243 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.611     ; 2.670      ;
; -2.243 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                  ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.611     ; 2.670      ;
; -2.243 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                  ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.611     ; 2.670      ;
; -2.236 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.612     ; 2.662      ;
; -2.236 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.612     ; 2.662      ;
; -2.236 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.612     ; 2.662      ;
; -2.236 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.612     ; 2.662      ;
; -2.236 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.612     ; 2.662      ;
; -2.236 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.612     ; 2.662      ;
; -2.236 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.612     ; 2.662      ;
; -2.236 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.612     ; 2.662      ;
; -2.236 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.612     ; 2.662      ;
; -2.236 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                  ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.612     ; 2.662      ;
; -2.236 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                  ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.612     ; 2.662      ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'u6|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                    ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                        ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; -2.554 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.690     ; 3.824      ;
; -2.554 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.690     ; 3.824      ;
; -2.554 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.690     ; 3.824      ;
; -2.554 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.690     ; 3.824      ;
; -2.554 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.690     ; 3.824      ;
; -2.554 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.690     ; 3.824      ;
; -2.554 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.690     ; 3.824      ;
; -2.554 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.701     ; 3.813      ;
; -2.554 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.701     ; 3.813      ;
; -2.554 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.701     ; 3.813      ;
; -2.554 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.701     ; 3.813      ;
; -2.554 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.701     ; 3.813      ;
; -2.554 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.701     ; 3.813      ;
; -2.554 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.701     ; 3.813      ;
; -2.554 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.695     ; 3.819      ;
; -2.554 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.695     ; 3.819      ;
; -2.554 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.695     ; 3.819      ;
; -2.554 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.695     ; 3.819      ;
; -2.554 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.695     ; 3.819      ;
; -2.554 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.695     ; 3.819      ;
; -2.554 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.695     ; 3.819      ;
; -2.554 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.695     ; 3.819      ;
; -2.554 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.695     ; 3.819      ;
; -2.554 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.687     ; 3.827      ;
; -2.554 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.687     ; 3.827      ;
; -2.554 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.687     ; 3.827      ;
; -2.554 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.687     ; 3.827      ;
; -2.554 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.687     ; 3.827      ;
; -2.554 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.687     ; 3.827      ;
; -2.554 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.687     ; 3.827      ;
; -2.554 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.687     ; 3.827      ;
; -2.554 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.687     ; 3.827      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.745     ; 3.410      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.755     ; 3.400      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.738     ; 3.417      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.739     ; 3.416      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.738     ; 3.417      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.739     ; 3.416      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.401      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.401      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.401      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.401      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.401      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.401      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.401      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.401      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.401      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.401      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.401      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.401      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.401      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.401      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.401      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.401      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.401      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.401      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.401      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.401      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.748     ; 3.407      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.401      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.401      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.401      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.401      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.401      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 3.406      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.755     ; 3.400      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.401      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.401      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 3.406      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 3.406      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 3.406      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 3.406      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 3.406      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 3.406      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 3.406      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[3]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 3.406      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[4]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 3.406      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[4]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 3.406      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[5]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 3.406      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[5]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 3.406      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[6]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 3.406      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[6]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 3.406      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[7]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 3.406      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 3.406      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 3.406      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[8]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 3.406      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.739     ; 3.416      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.739     ; 3.416      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.739     ; 3.416      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.739     ; 3.416      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.739     ; 3.416      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.739     ; 3.416      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.739     ; 3.416      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.739     ; 3.416      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.739     ; 3.416      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.738     ; 3.417      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.739     ; 3.416      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.738     ; 3.417      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.739     ; 3.416      ;
; -2.117 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.738     ; 3.417      ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'GPIO_1[0]'                                                                                                                                                                                                                                    ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.027 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.847      ; 3.412      ;
; -2.024 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.852      ; 3.414      ;
; -2.024 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.852      ; 3.414      ;
; -2.021 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.852      ; 3.411      ;
; -2.021 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.852      ; 3.411      ;
; -2.021 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.852      ; 3.411      ;
; -2.017 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.858      ; 3.413      ;
; -2.017 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.858      ; 3.413      ;
; -2.017 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.858      ; 3.413      ;
; -2.017 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.858      ; 3.413      ;
; -2.017 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.858      ; 3.413      ;
; -2.017 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.858      ; 3.413      ;
; -2.017 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.858      ; 3.413      ;
; -2.017 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.858      ; 3.413      ;
; -1.994 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.880      ; 3.412      ;
; -1.994 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.880      ; 3.412      ;
; -1.994 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.880      ; 3.412      ;
; -1.994 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.879      ; 3.411      ;
; -1.994 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.879      ; 3.411      ;
; -1.994 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.879      ; 3.411      ;
; -1.994 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.879      ; 3.411      ;
; -1.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.962      ; 3.407      ;
; -1.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.962      ; 3.407      ;
; -1.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.962      ; 3.407      ;
; -1.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.962      ; 3.407      ;
; -1.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.962      ; 3.407      ;
; -1.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.962      ; 3.407      ;
; -1.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.962      ; 3.407      ;
; -1.883 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.994      ; 3.415      ;
; -1.883 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.994      ; 3.415      ;
; -1.883 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.994      ; 3.415      ;
; -1.883 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.994      ; 3.415      ;
; -1.883 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.994      ; 3.415      ;
; -1.883 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.994      ; 3.415      ;
; -1.883 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.994      ; 3.415      ;
; -1.883 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.994      ; 3.415      ;
; -1.883 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.994      ; 3.415      ;
; -1.883 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.994      ; 3.415      ;
; -1.883 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.994      ; 3.415      ;
; -1.883 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.994      ; 3.415      ;
; -1.883 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.994      ; 3.415      ;
; -1.883 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.994      ; 3.415      ;
; -1.883 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.994      ; 3.415      ;
; -1.880 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.001      ; 3.419      ;
; -1.880 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.001      ; 3.419      ;
; -1.880 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.001      ; 3.419      ;
; -1.880 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.001      ; 3.419      ;
; -1.880 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.001      ; 3.419      ;
; -1.880 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.001      ; 3.419      ;
; -1.880 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.001      ; 3.419      ;
; -1.880 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.001      ; 3.419      ;
; -1.880 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.001      ; 3.419      ;
; -1.880 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.001      ; 3.419      ;
; -1.880 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.001      ; 3.419      ;
; -1.880 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.001      ; 3.419      ;
; -1.880 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.001      ; 3.419      ;
; -1.880 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.001      ; 3.419      ;
; -1.880 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.001      ; 3.419      ;
; -1.880 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.001      ; 3.419      ;
; -1.839 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.043      ; 3.420      ;
; -1.839 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.043      ; 3.420      ;
; -1.839 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.043      ; 3.420      ;
; -1.839 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.043      ; 3.420      ;
; -1.839 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.043      ; 3.420      ;
; -1.839 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.043      ; 3.420      ;
; -1.839 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.043      ; 3.420      ;
; -1.839 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.043      ; 3.420      ;
; -1.839 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.043      ; 3.420      ;
; -1.839 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.043      ; 3.420      ;
; -1.839 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.043      ; 3.420      ;
; -1.802 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.080      ; 3.420      ;
; -1.802 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.080      ; 3.420      ;
; -1.802 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.080      ; 3.420      ;
; -1.735 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.145      ; 3.418      ;
; -1.735 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.145      ; 3.418      ;
; -1.735 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.145      ; 3.418      ;
; -1.735 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.145      ; 3.418      ;
; -1.735 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.145      ; 3.418      ;
; -1.735 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.145      ; 3.418      ;
; -1.735 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.145      ; 3.418      ;
; -1.735 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.145      ; 3.418      ;
; -1.735 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.145      ; 3.418      ;
; -1.735 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.145      ; 3.418      ;
; -1.735 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.145      ; 3.418      ;
; -1.735 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.145      ; 3.418      ;
; -1.735 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.145      ; 3.418      ;
; -1.735 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.145      ; 3.418      ;
; -1.735 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.145      ; 3.418      ;
; 0.119  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 1.058      ; 1.977      ;
; 0.288  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.965      ; 1.715      ;
; 0.288  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.965      ; 1.715      ;
; 0.288  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.965      ; 1.715      ;
; 0.288  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.965      ; 1.715      ;
; 0.288  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.965      ; 1.715      ;
; 0.288  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.965      ; 1.715      ;
; 0.288  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.965      ; 1.715      ;
; 0.288  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.965      ; 1.715      ;
; 0.288  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.965      ; 1.715      ;
; 0.288  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[10]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.965      ; 1.715      ;
; 0.288  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[11]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.965      ; 1.715      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CLOCK_50'                                                                                                                     ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.594 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.031      ; 6.475      ;
; 13.633 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.031      ; 6.436      ;
; 13.647 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.031      ; 6.422      ;
; 13.664 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.031      ; 6.405      ;
; 13.712 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.031      ; 6.357      ;
; 13.720 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.023      ; 6.341      ;
; 13.727 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.324      ;
; 13.727 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.324      ;
; 13.727 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.324      ;
; 13.727 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.324      ;
; 13.727 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.324      ;
; 13.727 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.324      ;
; 13.727 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.324      ;
; 13.727 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.324      ;
; 13.727 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.324      ;
; 13.727 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.324      ;
; 13.727 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.324      ;
; 13.727 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.324      ;
; 13.727 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.324      ;
; 13.727 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.324      ;
; 13.727 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.324      ;
; 13.727 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.324      ;
; 13.737 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.023      ; 6.324      ;
; 13.766 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.285      ;
; 13.766 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.285      ;
; 13.766 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.285      ;
; 13.766 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.285      ;
; 13.766 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.285      ;
; 13.766 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.285      ;
; 13.766 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.285      ;
; 13.766 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.285      ;
; 13.766 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.285      ;
; 13.766 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.285      ;
; 13.766 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.285      ;
; 13.766 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.285      ;
; 13.766 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.285      ;
; 13.766 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.285      ;
; 13.766 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.285      ;
; 13.766 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.285      ;
; 13.780 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.271      ;
; 13.780 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.271      ;
; 13.780 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.271      ;
; 13.780 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.271      ;
; 13.780 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.271      ;
; 13.780 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.271      ;
; 13.780 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.271      ;
; 13.780 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.271      ;
; 13.780 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.271      ;
; 13.780 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.271      ;
; 13.780 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.271      ;
; 13.780 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.271      ;
; 13.780 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.271      ;
; 13.780 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.271      ;
; 13.780 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.271      ;
; 13.780 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.271      ;
; 13.797 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.254      ;
; 13.797 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.254      ;
; 13.797 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.254      ;
; 13.797 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.254      ;
; 13.797 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.254      ;
; 13.797 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.254      ;
; 13.797 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.254      ;
; 13.797 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.254      ;
; 13.797 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.254      ;
; 13.797 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.254      ;
; 13.797 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.254      ;
; 13.797 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.254      ;
; 13.797 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.254      ;
; 13.797 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.254      ;
; 13.797 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.254      ;
; 13.797 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.254      ;
; 13.845 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.206      ;
; 13.845 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.206      ;
; 13.845 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.206      ;
; 13.845 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.206      ;
; 13.845 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.206      ;
; 13.845 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.206      ;
; 13.845 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.206      ;
; 13.845 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.206      ;
; 13.845 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.206      ;
; 13.845 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.206      ;
; 13.845 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.206      ;
; 13.845 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.206      ;
; 13.845 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.206      ;
; 13.845 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.206      ;
; 13.845 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.206      ;
; 13.845 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 6.206      ;
; 13.853 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 6.190      ;
; 13.853 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 6.190      ;
; 13.853 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 6.190      ;
; 13.853 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 6.190      ;
; 13.853 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 6.190      ;
; 13.853 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 6.190      ;
; 13.853 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 6.190      ;
; 13.853 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 6.190      ;
; 13.853 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 6.190      ;
; 13.853 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 6.190      ;
; 13.853 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 6.190      ;
; 13.853 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 6.190      ;
; 13.853 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 6.190      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'GPIO_1[0]'                                                                                                                                                                                                                                    ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.141 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.278      ; 1.705      ;
; 0.141 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.278      ; 1.705      ;
; 0.141 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.278      ; 1.705      ;
; 0.141 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.278      ; 1.705      ;
; 0.141 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.278      ; 1.705      ;
; 0.141 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.278      ; 1.705      ;
; 0.141 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.278      ; 1.705      ;
; 0.141 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.278      ; 1.705      ;
; 0.145 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[1]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.284      ; 1.715      ;
; 0.145 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[2]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.284      ; 1.715      ;
; 0.145 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[3]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.284      ; 1.715      ;
; 0.145 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[4]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.284      ; 1.715      ;
; 0.145 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[5]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.284      ; 1.715      ;
; 0.145 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[6]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.284      ; 1.715      ;
; 0.145 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[7]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.284      ; 1.715      ;
; 0.145 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[8]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.284      ; 1.715      ;
; 0.145 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[9]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.284      ; 1.715      ;
; 0.145 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[10]                                                                                                                                ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.284      ; 1.715      ;
; 0.145 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[11]                                                                                                                                ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.284      ; 1.715      ;
; 0.145 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[12]                                                                                                                                ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.284      ; 1.715      ;
; 0.145 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[13]                                                                                                                                ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.284      ; 1.715      ;
; 0.145 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[14]                                                                                                                                ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.284      ; 1.715      ;
; 0.145 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                                ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.284      ; 1.715      ;
; 0.187 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mSTART                                                                                                                                        ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.004      ; 1.477      ;
; 0.187 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.004      ; 1.477      ;
; 0.187 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.004      ; 1.477      ;
; 0.187 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_LVAL                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.004      ; 1.477      ;
; 0.187 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.004      ; 1.477      ;
; 0.187 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.004      ; 1.477      ;
; 0.187 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.004      ; 1.477      ;
; 0.187 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.004      ; 1.477      ;
; 0.187 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.004      ; 1.477      ;
; 0.187 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.004      ; 1.477      ;
; 0.187 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.004      ; 1.477      ;
; 0.187 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.004      ; 1.477      ;
; 0.187 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.004      ; 1.477      ;
; 0.187 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[10]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.004      ; 1.477      ;
; 0.187 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[11]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.004      ; 1.477      ;
; 0.371 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.058      ; 1.715      ;
; 0.464 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.965      ; 1.715      ;
; 0.464 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.965      ; 1.715      ;
; 0.464 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.965      ; 1.715      ;
; 0.464 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.965      ; 1.715      ;
; 0.464 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.965      ; 1.715      ;
; 0.464 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.965      ; 1.715      ;
; 0.464 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.965      ; 1.715      ;
; 0.464 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.965      ; 1.715      ;
; 0.464 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.965      ; 1.715      ;
; 0.464 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[10]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.965      ; 1.715      ;
; 0.464 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[11]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.965      ; 1.715      ;
; 0.464 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[12]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.965      ; 1.715      ;
; 0.464 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[13]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.965      ; 1.715      ;
; 0.464 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[14]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.965      ; 1.715      ;
; 0.464 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[15]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.965      ; 1.715      ;
; 0.464 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.965      ; 1.715      ;
; 0.633 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.058      ; 1.977      ;
; 2.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.145      ; 3.418      ;
; 2.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.145      ; 3.418      ;
; 2.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.145      ; 3.418      ;
; 2.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.145      ; 3.418      ;
; 2.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.145      ; 3.418      ;
; 2.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.145      ; 3.418      ;
; 2.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.145      ; 3.418      ;
; 2.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.145      ; 3.418      ;
; 2.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.145      ; 3.418      ;
; 2.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.145      ; 3.418      ;
; 2.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.145      ; 3.418      ;
; 2.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.145      ; 3.418      ;
; 2.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.145      ; 3.418      ;
; 2.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.145      ; 3.418      ;
; 2.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.145      ; 3.418      ;
; 2.554 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.080      ; 3.420      ;
; 2.554 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.080      ; 3.420      ;
; 2.554 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.080      ; 3.420      ;
; 2.591 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.043      ; 3.420      ;
; 2.591 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.043      ; 3.420      ;
; 2.591 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.043      ; 3.420      ;
; 2.591 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.043      ; 3.420      ;
; 2.591 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.043      ; 3.420      ;
; 2.591 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.043      ; 3.420      ;
; 2.591 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.043      ; 3.420      ;
; 2.591 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.043      ; 3.420      ;
; 2.591 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.043      ; 3.420      ;
; 2.591 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.043      ; 3.420      ;
; 2.591 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.043      ; 3.420      ;
; 2.632 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.001      ; 3.419      ;
; 2.632 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.001      ; 3.419      ;
; 2.632 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.001      ; 3.419      ;
; 2.632 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.001      ; 3.419      ;
; 2.632 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.001      ; 3.419      ;
; 2.632 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.001      ; 3.419      ;
; 2.632 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.001      ; 3.419      ;
; 2.632 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.001      ; 3.419      ;
; 2.632 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.001      ; 3.419      ;
; 2.632 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.001      ; 3.419      ;
; 2.632 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.001      ; 3.419      ;
; 2.632 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.001      ; 3.419      ;
; 2.632 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.001      ; 3.419      ;
; 2.632 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.001      ; 3.419      ;
; 2.632 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.001      ; 3.419      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'rClk[0]'                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.675 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.461      ;
; 1.675 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.461      ;
; 1.675 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.461      ;
; 1.675 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.461      ;
; 1.675 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.461      ;
; 1.680 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.466      ;
; 1.680 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.466      ;
; 1.680 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.466      ;
; 1.680 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.466      ;
; 1.680 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.466      ;
; 1.845 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                      ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 1.630      ;
; 1.845 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 1.630      ;
; 1.845 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 1.630      ;
; 1.845 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 1.630      ;
; 1.845 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 1.630      ;
; 1.845 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 1.630      ;
; 1.845 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 1.630      ;
; 1.845 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 1.630      ;
; 1.845 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 1.630      ;
; 1.845 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 1.630      ;
; 1.847 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.633      ;
; 1.847 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.633      ;
; 1.847 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.633      ;
; 1.854 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                      ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 1.639      ;
; 1.854 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 1.639      ;
; 1.854 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 1.639      ;
; 1.854 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 1.639      ;
; 1.854 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 1.639      ;
; 1.854 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 1.639      ;
; 1.854 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 1.639      ;
; 2.988 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.612     ; 2.662      ;
; 2.988 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.612     ; 2.662      ;
; 2.988 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.612     ; 2.662      ;
; 2.988 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.612     ; 2.662      ;
; 2.988 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.612     ; 2.662      ;
; 2.988 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.612     ; 2.662      ;
; 2.988 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.612     ; 2.662      ;
; 2.988 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.612     ; 2.662      ;
; 2.988 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.612     ; 2.662      ;
; 2.988 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[10]                                                                                                                                ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.612     ; 2.662      ;
; 2.988 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[11]                                                                                                                                ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.612     ; 2.662      ;
; 2.988 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[3]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.612     ; 2.662      ;
; 2.995 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.611     ; 2.670      ;
; 2.995 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.611     ; 2.670      ;
; 2.995 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.611     ; 2.670      ;
; 2.995 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.611     ; 2.670      ;
; 2.995 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[4]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.611     ; 2.670      ;
; 2.995 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.611     ; 2.670      ;
; 2.995 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[6]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.611     ; 2.670      ;
; 2.995 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.611     ; 2.670      ;
; 2.995 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[8]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.611     ; 2.670      ;
; 2.995 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.611     ; 2.670      ;
; 2.995 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[10]                                                                                                                                ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.611     ; 2.670      ;
; 2.995 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[11]                                                                                                                                ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.611     ; 2.670      ;
; 3.004 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                               ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.611     ; 2.679      ;
; 3.004 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                               ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.611     ; 2.679      ;
; 3.596 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|oRequest                                                                                                                                  ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.615     ; 3.267      ;
; 3.724 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                               ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.598     ; 3.412      ;
; 3.725 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                               ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.603     ; 3.408      ;
; 4.223 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.594     ; 3.415      ;
; 4.223 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.594     ; 3.415      ;
; 4.224 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.597     ; 3.413      ;
; 4.224 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.597     ; 3.413      ;
; 4.224 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.599     ; 3.411      ;
; 4.224 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.599     ; 3.411      ;
; 4.224 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.599     ; 3.411      ;
; 4.224 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.599     ; 3.411      ;
; 4.224 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.597     ; 3.413      ;
; 4.224 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.597     ; 3.413      ;
; 4.224 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.597     ; 3.413      ;
; 4.224 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.599     ; 3.411      ;
; 4.224 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.597     ; 3.413      ;
; 4.224 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.597     ; 3.413      ;
; 4.224 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.597     ; 3.413      ;
; 4.224 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.597     ; 3.413      ;
; 4.224 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.599     ; 3.411      ;
; 4.224 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.599     ; 3.411      ;
; 4.224 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.599     ; 3.411      ;
; 4.224 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.594     ; 3.416      ;
; 4.224 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.594     ; 3.416      ;
; 4.224 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.594     ; 3.416      ;
; 4.224 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.594     ; 3.416      ;
; 4.225 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.598     ; 3.413      ;
; 4.225 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.598     ; 3.413      ;
; 4.225 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.598     ; 3.413      ;
; 4.225 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.598     ; 3.413      ;
; 4.225 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.598     ; 3.413      ;
; 4.225 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.598     ; 3.413      ;
; 4.225 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.598     ; 3.413      ;
; 4.225 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.598     ; 3.413      ;
; 4.225 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.598     ; 3.413      ;
; 4.225 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.598     ; 3.413      ;
; 4.225 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.598     ; 3.413      ;
; 4.225 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.598     ; 3.413      ;
; 4.225 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.598     ; 3.413      ;
; 4.225 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.595     ; 3.416      ;
; 4.225 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.595     ; 3.416      ;
; 4.225 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.595     ; 3.416      ;
; 4.225 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.595     ; 3.416      ;
; 4.225 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.595     ; 3.416      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CLOCK_50'                                                                                                                                    ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.436 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.714      ;
; 2.436 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.714      ;
; 2.436 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.714      ;
; 2.436 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.714      ;
; 2.695 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.973      ;
; 2.695 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.973      ;
; 2.695 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.973      ;
; 2.695 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.973      ;
; 2.695 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.973      ;
; 2.695 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.973      ;
; 2.695 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.973      ;
; 2.695 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.973      ;
; 2.695 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.973      ;
; 2.695 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.973      ;
; 2.695 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.973      ;
; 2.695 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.973      ;
; 2.695 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 2.973      ;
; 2.751 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 3.033      ;
; 2.751 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 3.033      ;
; 2.751 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 3.033      ;
; 2.751 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 3.033      ;
; 2.751 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 3.033      ;
; 2.751 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 3.033      ;
; 2.751 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 3.033      ;
; 2.751 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 3.033      ;
; 2.751 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 3.033      ;
; 2.751 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 3.033      ;
; 2.751 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 3.033      ;
; 2.751 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 3.033      ;
; 2.751 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 3.033      ;
; 2.751 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 3.033      ;
; 3.030 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.016     ; 3.300      ;
; 3.030 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.016     ; 3.300      ;
; 3.030 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.016     ; 3.300      ;
; 3.030 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.016     ; 3.300      ;
; 3.030 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.016     ; 3.300      ;
; 3.030 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.016     ; 3.300      ;
; 3.030 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.016     ; 3.300      ;
; 3.030 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.016     ; 3.300      ;
; 3.030 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.016     ; 3.300      ;
; 3.030 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.016     ; 3.300      ;
; 3.030 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.016     ; 3.300      ;
; 3.030 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.016     ; 3.300      ;
; 4.740 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.031      ;
; 4.740 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.031      ;
; 4.740 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.031      ;
; 4.740 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.031      ;
; 4.740 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.031      ;
; 4.740 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.031      ;
; 4.740 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.031      ;
; 4.740 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.031      ;
; 4.740 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.031      ;
; 4.740 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.031      ;
; 4.740 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.031      ;
; 4.740 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.031      ;
; 4.740 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.031      ;
; 4.740 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.031      ;
; 4.740 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.031      ;
; 4.740 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.031      ;
; 4.798 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.089      ;
; 4.798 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.089      ;
; 4.798 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.089      ;
; 4.798 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.089      ;
; 4.798 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.089      ;
; 4.798 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.089      ;
; 4.798 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.089      ;
; 4.798 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.089      ;
; 4.798 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.089      ;
; 4.798 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.089      ;
; 4.798 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.089      ;
; 4.798 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.089      ;
; 4.798 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.089      ;
; 4.798 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.089      ;
; 4.798 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.089      ;
; 4.798 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.089      ;
; 4.873 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.023      ; 5.182      ;
; 4.931 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.023      ; 5.240      ;
; 4.945 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.236      ;
; 4.945 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.236      ;
; 4.945 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.236      ;
; 4.945 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.236      ;
; 4.945 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.236      ;
; 4.945 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.236      ;
; 4.945 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.236      ;
; 4.945 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.236      ;
; 4.945 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.236      ;
; 4.945 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.236      ;
; 4.945 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.236      ;
; 4.945 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.236      ;
; 4.945 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.236      ;
; 4.945 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.236      ;
; 4.945 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.236      ;
; 4.945 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.236      ;
; 5.078 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.023      ; 5.387      ;
; 5.174 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.465      ;
; 5.174 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.465      ;
; 5.174 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.465      ;
; 5.174 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.465      ;
; 5.174 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.465      ;
; 5.174 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 5.465      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                                                                          ;
+-------+------------------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                           ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; 3.673 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.613     ; 3.346      ;
; 3.673 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.613     ; 3.346      ;
; 3.673 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.613     ; 3.346      ;
; 3.673 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.613     ; 3.346      ;
; 3.673 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.613     ; 3.346      ;
; 3.673 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.613     ; 3.346      ;
; 3.731 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.613     ; 3.404      ;
; 3.731 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.613     ; 3.404      ;
; 3.731 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.613     ; 3.404      ;
; 3.731 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.613     ; 3.404      ;
; 3.731 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.613     ; 3.404      ;
; 3.731 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.613     ; 3.404      ;
; 3.878 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.613     ; 3.551      ;
; 3.878 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.613     ; 3.551      ;
; 3.878 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.613     ; 3.551      ;
; 3.878 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.613     ; 3.551      ;
; 3.878 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.613     ; 3.551      ;
; 3.878 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.613     ; 3.551      ;
; 3.941 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.614     ; 3.613      ;
; 3.941 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.614     ; 3.613      ;
; 3.941 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.614     ; 3.613      ;
; 3.941 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.614     ; 3.613      ;
; 3.941 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.614     ; 3.613      ;
; 3.999 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.614     ; 3.671      ;
; 3.999 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.614     ; 3.671      ;
; 3.999 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.614     ; 3.671      ;
; 3.999 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.614     ; 3.671      ;
; 3.999 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.614     ; 3.671      ;
; 4.004 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.605     ; 3.685      ;
; 4.004 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.605     ; 3.685      ;
; 4.004 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.605     ; 3.685      ;
; 4.004 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.605     ; 3.685      ;
; 4.024 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.602     ; 3.708      ;
; 4.024 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.602     ; 3.708      ;
; 4.024 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.602     ; 3.708      ;
; 4.024 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.602     ; 3.708      ;
; 4.024 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.602     ; 3.708      ;
; 4.024 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.602     ; 3.708      ;
; 4.024 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.602     ; 3.708      ;
; 4.028 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.601     ; 3.713      ;
; 4.040 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.601     ; 3.725      ;
; 4.062 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.605     ; 3.743      ;
; 4.062 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.605     ; 3.743      ;
; 4.062 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.605     ; 3.743      ;
; 4.062 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.605     ; 3.743      ;
; 4.082 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.602     ; 3.766      ;
; 4.082 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.602     ; 3.766      ;
; 4.082 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.602     ; 3.766      ;
; 4.082 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.602     ; 3.766      ;
; 4.082 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.602     ; 3.766      ;
; 4.082 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.602     ; 3.766      ;
; 4.082 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.602     ; 3.766      ;
; 4.086 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.601     ; 3.771      ;
; 4.098 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.601     ; 3.783      ;
; 4.107 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.613     ; 3.780      ;
; 4.107 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.613     ; 3.780      ;
; 4.107 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.613     ; 3.780      ;
; 4.107 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.613     ; 3.780      ;
; 4.107 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.613     ; 3.780      ;
; 4.107 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.613     ; 3.780      ;
; 4.115 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.613     ; 3.788      ;
; 4.115 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.613     ; 3.788      ;
; 4.115 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.613     ; 3.788      ;
; 4.115 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.613     ; 3.788      ;
; 4.115 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.613     ; 3.788      ;
; 4.115 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.613     ; 3.788      ;
; 4.146 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.614     ; 3.818      ;
; 4.146 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.614     ; 3.818      ;
; 4.146 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.614     ; 3.818      ;
; 4.146 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.614     ; 3.818      ;
; 4.146 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.614     ; 3.818      ;
; 4.174 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.605     ; 3.855      ;
; 4.174 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.605     ; 3.855      ;
; 4.174 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.605     ; 3.855      ;
; 4.174 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.605     ; 3.855      ;
; 4.174 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.605     ; 3.855      ;
; 4.174 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.605     ; 3.855      ;
; 4.209 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.605     ; 3.890      ;
; 4.209 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.605     ; 3.890      ;
; 4.209 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.605     ; 3.890      ;
; 4.209 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.605     ; 3.890      ;
; 4.229 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.602     ; 3.913      ;
; 4.229 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.602     ; 3.913      ;
; 4.229 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.602     ; 3.913      ;
; 4.229 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.602     ; 3.913      ;
; 4.229 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.602     ; 3.913      ;
; 4.229 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.602     ; 3.913      ;
; 4.229 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.602     ; 3.913      ;
; 4.231 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.621     ; 3.896      ;
; 4.231 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.621     ; 3.896      ;
; 4.231 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.621     ; 3.896      ;
; 4.231 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.621     ; 3.896      ;
; 4.231 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.621     ; 3.896      ;
; 4.231 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.621     ; 3.896      ;
; 4.233 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.601     ; 3.918      ;
; 4.245 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.601     ; 3.930      ;
; 4.261 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.613     ; 3.934      ;
; 4.261 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.613     ; 3.934      ;
; 4.261 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.613     ; 3.934      ;
; 4.261 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.613     ; 3.934      ;
+-------+------------------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'u6|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                                                      ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 5.179 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.000      ; 1.465      ;
; 5.190 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.000      ; 1.476      ;
; 5.190 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.000      ; 1.476      ;
; 5.190 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.000      ; 1.476      ;
; 5.190 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.000      ; 1.476      ;
; 5.190 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.000      ; 1.476      ;
; 5.190 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.000      ; 1.476      ;
; 5.190 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.000      ; 1.476      ;
; 5.355 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; -0.001     ; 1.640      ;
; 5.355 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; -0.001     ; 1.640      ;
; 5.355 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; -0.001     ; 1.640      ;
; 5.355 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; -0.001     ; 1.640      ;
; 5.355 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; -0.001     ; 1.640      ;
; 5.355 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; -0.001     ; 1.640      ;
; 5.722 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                      ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.000      ; 2.008      ;
; 5.722 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.000      ; 2.008      ;
; 5.722 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.000      ; 2.008      ;
; 5.722 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.000      ; 2.008      ;
; 5.722 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.000      ; 2.008      ;
; 5.722 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.000      ; 2.008      ;
; 5.722 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.000      ; 2.008      ;
; 5.722 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.000      ; 2.008      ;
; 5.733 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.005      ; 2.024      ;
; 5.733 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                      ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.005      ; 2.024      ;
; 5.733 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.005      ; 2.024      ;
; 5.733 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.005      ; 2.024      ;
; 5.733 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.005      ; 2.024      ;
; 5.733 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.005      ; 2.024      ;
; 5.733 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.005      ; 2.024      ;
; 5.733 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.005      ; 2.024      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.745     ; 3.410      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.755     ; 3.400      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.738     ; 3.417      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.739     ; 3.416      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.738     ; 3.417      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.739     ; 3.416      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.754     ; 3.401      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.754     ; 3.401      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.754     ; 3.401      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.754     ; 3.401      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.754     ; 3.401      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.754     ; 3.401      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.754     ; 3.401      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.754     ; 3.401      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.754     ; 3.401      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.754     ; 3.401      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.754     ; 3.401      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.754     ; 3.401      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.754     ; 3.401      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.754     ; 3.401      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.754     ; 3.401      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.754     ; 3.401      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.754     ; 3.401      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.754     ; 3.401      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.754     ; 3.401      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.754     ; 3.401      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.748     ; 3.407      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.754     ; 3.401      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.754     ; 3.401      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.754     ; 3.401      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.754     ; 3.401      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.754     ; 3.401      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.749     ; 3.406      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.755     ; 3.400      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.754     ; 3.401      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.754     ; 3.401      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.749     ; 3.406      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.749     ; 3.406      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.749     ; 3.406      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.749     ; 3.406      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.749     ; 3.406      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.749     ; 3.406      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.749     ; 3.406      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[3]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.749     ; 3.406      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[4]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.749     ; 3.406      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[4]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.749     ; 3.406      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[5]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.749     ; 3.406      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[5]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.749     ; 3.406      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[6]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.749     ; 3.406      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[6]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.749     ; 3.406      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[7]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.749     ; 3.406      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.749     ; 3.406      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.749     ; 3.406      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[8]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.749     ; 3.406      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.739     ; 3.416      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.739     ; 3.416      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.739     ; 3.416      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.739     ; 3.416      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.739     ; 3.416      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.739     ; 3.416      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.739     ; 3.416      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.739     ; 3.416      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.739     ; 3.416      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.738     ; 3.417      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.739     ; 3.416      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.738     ; 3.417      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.739     ; 3.416      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.738     ; 3.417      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.739     ; 3.416      ;
; 5.869 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.738     ; 3.417      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'GPIO_1[0]'                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.333 ; 1.000        ; 3.333          ; Port Rate        ; GPIO_1[0] ; Rise       ; GPIO_1[0]                                                                                                                                                  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[0]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[0]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[10]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[10]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[11]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[11]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[12]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[12]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[13]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[13]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[14]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[14]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[15]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[15]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[16]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[16]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[17]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[17]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[18]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[18]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[19]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[19]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[1]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[1]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[20]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[20]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[21]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[21]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[22]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[22]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[23]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[23]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[2]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[2]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[3]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[3]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[4]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[4]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[5]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[5]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[6]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[6]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[7]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[7]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[8]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[8]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[9]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[9]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a10~porta_address_reg0 ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'rClk[0]'                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]                            ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                            ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[0]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[0]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[1]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[1]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[7]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[7]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[0]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[0]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[10]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[10]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[11]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[11]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[12]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[12]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[13]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[13]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[14]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[14]                   ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'u6|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+--------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+--------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg0 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg0 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg1 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg1 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg2 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg2 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg3 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg3 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg4 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg4 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg5 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg5 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg6 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg6 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg7 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg7 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg8 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg8 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg1  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg1  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg2  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg2  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg3  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg3  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg4  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg4  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg5  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg5  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg6  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg6  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg7  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg7  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_we_reg       ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_we_reg       ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg0 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg0 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg1 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg1 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg2 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg2 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg3 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg3 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg4 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg4 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg5 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg5 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg6 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg6 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg7 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg7 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg8 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg8 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg1  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg1  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg2  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg2  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg3  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg3  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_we_reg       ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_we_reg       ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                          ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                          ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                         ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                         ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                         ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                         ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                         ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                         ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                         ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                         ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                         ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                         ;
+-------+--------------+----------------+------------------+--------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                  ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]    ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                     ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; KEY[*]       ; CLOCK_50                        ; 6.380  ; 6.380  ; Rise       ; CLOCK_50                        ;
;  KEY[1]      ; CLOCK_50                        ; 6.380  ; 6.380  ; Rise       ; CLOCK_50                        ;
; SW[*]        ; CLOCK_50                        ; 2.960  ; 2.960  ; Rise       ; CLOCK_50                        ;
;  SW[0]       ; CLOCK_50                        ; 2.960  ; 2.960  ; Rise       ; CLOCK_50                        ;
; GPIO_1[*]    ; GPIO_1[0]                       ; -1.484 ; -1.484 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[1]   ; GPIO_1[0]                       ; -1.676 ; -1.676 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[3]   ; GPIO_1[0]                       ; -1.750 ; -1.750 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[4]   ; GPIO_1[0]                       ; -1.494 ; -1.494 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[5]   ; GPIO_1[0]                       ; -1.710 ; -1.710 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[6]   ; GPIO_1[0]                       ; -1.740 ; -1.740 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[7]   ; GPIO_1[0]                       ; -2.037 ; -2.037 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[8]   ; GPIO_1[0]                       ; -1.587 ; -1.587 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[9]   ; GPIO_1[0]                       ; -1.494 ; -1.494 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[10]  ; GPIO_1[0]                       ; -1.750 ; -1.750 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[11]  ; GPIO_1[0]                       ; -1.484 ; -1.484 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[12]  ; GPIO_1[0]                       ; -1.750 ; -1.750 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[13]  ; GPIO_1[0]                       ; -2.061 ; -2.061 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[21]  ; GPIO_1[0]                       ; -1.948 ; -1.948 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[22]  ; GPIO_1[0]                       ; -1.614 ; -1.614 ; Rise       ; GPIO_1[0]                       ;
; KEY[*]       ; GPIO_1[0]                       ; 3.854  ; 3.854  ; Rise       ; GPIO_1[0]                       ;
;  KEY[2]      ; GPIO_1[0]                       ; 3.854  ; 3.854  ; Rise       ; GPIO_1[0]                       ;
;  KEY[3]      ; GPIO_1[0]                       ; 3.480  ; 3.480  ; Rise       ; GPIO_1[0]                       ;
; GPIO_1[*]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 6.039  ; 6.039  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[23]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 6.039  ; 6.039  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; SW[*]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 3.196  ; 3.196  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  SW[8]       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 3.196  ; 3.196  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; DRAM_DQ[*]   ; CLOCK_50                        ; 7.157  ; 7.157  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[6]  ; CLOCK_50                        ; 6.998  ; 6.998  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[7]  ; CLOCK_50                        ; 7.109  ; 7.109  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[8]  ; CLOCK_50                        ; 6.100  ; 6.100  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[9]  ; CLOCK_50                        ; 6.596  ; 6.596  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[11] ; CLOCK_50                        ; 7.141  ; 7.141  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[12] ; CLOCK_50                        ; 7.157  ; 7.157  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[13] ; CLOCK_50                        ; 7.078  ; 7.078  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[14] ; CLOCK_50                        ; 7.087  ; 7.087  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; KEY[*]       ; CLOCK_50                        ; -4.413 ; -4.413 ; Rise       ; CLOCK_50                        ;
;  KEY[1]      ; CLOCK_50                        ; -4.413 ; -4.413 ; Rise       ; CLOCK_50                        ;
; SW[*]        ; CLOCK_50                        ; 0.442  ; 0.442  ; Rise       ; CLOCK_50                        ;
;  SW[0]       ; CLOCK_50                        ; 0.442  ; 0.442  ; Rise       ; CLOCK_50                        ;
; GPIO_1[*]    ; GPIO_1[0]                       ; 2.265  ; 2.265  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[1]   ; GPIO_1[0]                       ; 1.880  ; 1.880  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[3]   ; GPIO_1[0]                       ; 1.954  ; 1.954  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[4]   ; GPIO_1[0]                       ; 1.698  ; 1.698  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[5]   ; GPIO_1[0]                       ; 1.914  ; 1.914  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[6]   ; GPIO_1[0]                       ; 1.944  ; 1.944  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[7]   ; GPIO_1[0]                       ; 2.241  ; 2.241  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[8]   ; GPIO_1[0]                       ; 1.791  ; 1.791  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[9]   ; GPIO_1[0]                       ; 1.698  ; 1.698  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[10]  ; GPIO_1[0]                       ; 1.954  ; 1.954  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[11]  ; GPIO_1[0]                       ; 1.688  ; 1.688  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[12]  ; GPIO_1[0]                       ; 1.954  ; 1.954  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[13]  ; GPIO_1[0]                       ; 2.265  ; 2.265  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[21]  ; GPIO_1[0]                       ; 2.134  ; 2.134  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[22]  ; GPIO_1[0]                       ; 1.800  ; 1.800  ; Rise       ; GPIO_1[0]                       ;
; KEY[*]       ; GPIO_1[0]                       ; -3.232 ; -3.232 ; Rise       ; GPIO_1[0]                       ;
;  KEY[2]      ; GPIO_1[0]                       ; -3.606 ; -3.606 ; Rise       ; GPIO_1[0]                       ;
;  KEY[3]      ; GPIO_1[0]                       ; -3.232 ; -3.232 ; Rise       ; GPIO_1[0]                       ;
; GPIO_1[*]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -4.980 ; -4.980 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[23]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -4.980 ; -4.980 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; SW[*]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -1.602 ; -1.602 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  SW[8]       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -1.602 ; -1.602 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; DRAM_DQ[*]   ; CLOCK_50                        ; -5.852 ; -5.852 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[6]  ; CLOCK_50                        ; -6.750 ; -6.750 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[7]  ; CLOCK_50                        ; -6.861 ; -6.861 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[8]  ; CLOCK_50                        ; -5.852 ; -5.852 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[9]  ; CLOCK_50                        ; -6.348 ; -6.348 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[11] ; CLOCK_50                        ; -6.893 ; -6.893 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[12] ; CLOCK_50                        ; -6.909 ; -6.909 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[13] ; CLOCK_50                        ; -6.830 ; -6.830 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[14] ; CLOCK_50                        ; -6.839 ; -6.839 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port      ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+
; GPIO_1[*]      ; CLOCK_50                        ; 9.797  ; 9.797  ; Rise       ; CLOCK_50                        ;
;  GPIO_1[17]    ; CLOCK_50                        ; 9.797  ; 9.797  ; Rise       ; CLOCK_50                        ;
; HEX0[*]        ; GPIO_1[0]                       ; 11.685 ; 11.685 ; Rise       ; GPIO_1[0]                       ;
;  HEX0[0]       ; GPIO_1[0]                       ; 11.642 ; 11.642 ; Rise       ; GPIO_1[0]                       ;
;  HEX0[1]       ; GPIO_1[0]                       ; 11.685 ; 11.685 ; Rise       ; GPIO_1[0]                       ;
;  HEX0[2]       ; GPIO_1[0]                       ; 11.560 ; 11.560 ; Rise       ; GPIO_1[0]                       ;
;  HEX0[3]       ; GPIO_1[0]                       ; 11.667 ; 11.667 ; Rise       ; GPIO_1[0]                       ;
;  HEX0[4]       ; GPIO_1[0]                       ; 11.344 ; 11.344 ; Rise       ; GPIO_1[0]                       ;
;  HEX0[5]       ; GPIO_1[0]                       ; 11.334 ; 11.334 ; Rise       ; GPIO_1[0]                       ;
;  HEX0[6]       ; GPIO_1[0]                       ; 11.335 ; 11.335 ; Rise       ; GPIO_1[0]                       ;
; HEX1[*]        ; GPIO_1[0]                       ; 12.130 ; 12.130 ; Rise       ; GPIO_1[0]                       ;
;  HEX1[0]       ; GPIO_1[0]                       ; 12.115 ; 12.115 ; Rise       ; GPIO_1[0]                       ;
;  HEX1[1]       ; GPIO_1[0]                       ; 11.741 ; 11.741 ; Rise       ; GPIO_1[0]                       ;
;  HEX1[2]       ; GPIO_1[0]                       ; 11.740 ; 11.740 ; Rise       ; GPIO_1[0]                       ;
;  HEX1[3]       ; GPIO_1[0]                       ; 11.754 ; 11.754 ; Rise       ; GPIO_1[0]                       ;
;  HEX1[4]       ; GPIO_1[0]                       ; 11.767 ; 11.767 ; Rise       ; GPIO_1[0]                       ;
;  HEX1[5]       ; GPIO_1[0]                       ; 12.130 ; 12.130 ; Rise       ; GPIO_1[0]                       ;
;  HEX1[6]       ; GPIO_1[0]                       ; 11.995 ; 11.995 ; Rise       ; GPIO_1[0]                       ;
; HEX2[*]        ; GPIO_1[0]                       ; 11.683 ; 11.683 ; Rise       ; GPIO_1[0]                       ;
;  HEX2[0]       ; GPIO_1[0]                       ; 11.538 ; 11.538 ; Rise       ; GPIO_1[0]                       ;
;  HEX2[1]       ; GPIO_1[0]                       ; 11.318 ; 11.318 ; Rise       ; GPIO_1[0]                       ;
;  HEX2[2]       ; GPIO_1[0]                       ; 11.356 ; 11.356 ; Rise       ; GPIO_1[0]                       ;
;  HEX2[3]       ; GPIO_1[0]                       ; 11.356 ; 11.356 ; Rise       ; GPIO_1[0]                       ;
;  HEX2[4]       ; GPIO_1[0]                       ; 11.564 ; 11.564 ; Rise       ; GPIO_1[0]                       ;
;  HEX2[5]       ; GPIO_1[0]                       ; 11.660 ; 11.660 ; Rise       ; GPIO_1[0]                       ;
;  HEX2[6]       ; GPIO_1[0]                       ; 11.683 ; 11.683 ; Rise       ; GPIO_1[0]                       ;
; HEX3[*]        ; GPIO_1[0]                       ; 12.223 ; 12.223 ; Rise       ; GPIO_1[0]                       ;
;  HEX3[0]       ; GPIO_1[0]                       ; 11.522 ; 11.522 ; Rise       ; GPIO_1[0]                       ;
;  HEX3[1]       ; GPIO_1[0]                       ; 12.057 ; 12.057 ; Rise       ; GPIO_1[0]                       ;
;  HEX3[2]       ; GPIO_1[0]                       ; 11.717 ; 11.717 ; Rise       ; GPIO_1[0]                       ;
;  HEX3[3]       ; GPIO_1[0]                       ; 12.223 ; 12.223 ; Rise       ; GPIO_1[0]                       ;
;  HEX3[4]       ; GPIO_1[0]                       ; 11.874 ; 11.874 ; Rise       ; GPIO_1[0]                       ;
;  HEX3[5]       ; GPIO_1[0]                       ; 11.877 ; 11.877 ; Rise       ; GPIO_1[0]                       ;
;  HEX3[6]       ; GPIO_1[0]                       ; 11.892 ; 11.892 ; Rise       ; GPIO_1[0]                       ;
; LEDG[*]        ; GPIO_1[0]                       ; 11.071 ; 11.071 ; Rise       ; GPIO_1[0]                       ;
;  LEDG[0]       ; GPIO_1[0]                       ; 9.554  ; 9.554  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[1]       ; GPIO_1[0]                       ; 10.203 ; 10.203 ; Rise       ; GPIO_1[0]                       ;
;  LEDG[2]       ; GPIO_1[0]                       ; 10.647 ; 10.647 ; Rise       ; GPIO_1[0]                       ;
;  LEDG[3]       ; GPIO_1[0]                       ; 11.071 ; 11.071 ; Rise       ; GPIO_1[0]                       ;
;  LEDG[4]       ; GPIO_1[0]                       ; 10.927 ; 10.927 ; Rise       ; GPIO_1[0]                       ;
;  LEDG[5]       ; GPIO_1[0]                       ; 10.317 ; 10.317 ; Rise       ; GPIO_1[0]                       ;
;  LEDG[6]       ; GPIO_1[0]                       ; 10.792 ; 10.792 ; Rise       ; GPIO_1[0]                       ;
;  LEDG[7]       ; GPIO_1[0]                       ; 11.016 ; 11.016 ; Rise       ; GPIO_1[0]                       ;
; GPIO_1[*]      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 9.390  ; 9.390  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[23]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 7.951  ; 7.951  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[24]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 9.390  ; 9.390  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; GPIO_1[*]      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 7.297  ;        ; Fall       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[24]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 7.297  ;        ; Fall       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; GPIO_1[*]      ; rClk[0]                         ; 4.464  ;        ; Rise       ; rClk[0]                         ;
;  GPIO_1[16]    ; rClk[0]                         ; 4.464  ;        ; Rise       ; rClk[0]                         ;
; VGA_B[*]       ; rClk[0]                         ; 10.958 ; 10.958 ; Rise       ; rClk[0]                         ;
;  VGA_B[0]      ; rClk[0]                         ; 10.958 ; 10.958 ; Rise       ; rClk[0]                         ;
;  VGA_B[1]      ; rClk[0]                         ; 10.190 ; 10.190 ; Rise       ; rClk[0]                         ;
;  VGA_B[2]      ; rClk[0]                         ; 10.222 ; 10.222 ; Rise       ; rClk[0]                         ;
;  VGA_B[3]      ; rClk[0]                         ; 10.175 ; 10.175 ; Rise       ; rClk[0]                         ;
; VGA_G[*]       ; rClk[0]                         ; 11.420 ; 11.420 ; Rise       ; rClk[0]                         ;
;  VGA_G[0]      ; rClk[0]                         ; 11.255 ; 11.255 ; Rise       ; rClk[0]                         ;
;  VGA_G[1]      ; rClk[0]                         ; 11.375 ; 11.375 ; Rise       ; rClk[0]                         ;
;  VGA_G[2]      ; rClk[0]                         ; 11.087 ; 11.087 ; Rise       ; rClk[0]                         ;
;  VGA_G[3]      ; rClk[0]                         ; 11.420 ; 11.420 ; Rise       ; rClk[0]                         ;
; VGA_HS         ; rClk[0]                         ; 6.685  ; 6.685  ; Rise       ; rClk[0]                         ;
; VGA_R[*]       ; rClk[0]                         ; 11.609 ; 11.609 ; Rise       ; rClk[0]                         ;
;  VGA_R[0]      ; rClk[0]                         ; 11.356 ; 11.356 ; Rise       ; rClk[0]                         ;
;  VGA_R[1]      ; rClk[0]                         ; 11.609 ; 11.609 ; Rise       ; rClk[0]                         ;
;  VGA_R[2]      ; rClk[0]                         ; 11.334 ; 11.334 ; Rise       ; rClk[0]                         ;
;  VGA_R[3]      ; rClk[0]                         ; 11.299 ; 11.299 ; Rise       ; rClk[0]                         ;
; VGA_VS         ; rClk[0]                         ; 6.667  ; 6.667  ; Rise       ; rClk[0]                         ;
; GPIO_1[*]      ; rClk[0]                         ;        ; 4.464  ; Fall       ; rClk[0]                         ;
;  GPIO_1[16]    ; rClk[0]                         ;        ; 4.464  ; Fall       ; rClk[0]                         ;
; VGA_B[*]       ; rClk[0]                         ; 8.383  ; 8.383  ; Fall       ; rClk[0]                         ;
;  VGA_B[0]      ; rClk[0]                         ; 8.118  ; 8.118  ; Fall       ; rClk[0]                         ;
;  VGA_B[1]      ; rClk[0]                         ; 8.333  ; 8.333  ; Fall       ; rClk[0]                         ;
;  VGA_B[2]      ; rClk[0]                         ; 8.383  ; 8.383  ; Fall       ; rClk[0]                         ;
;  VGA_B[3]      ; rClk[0]                         ; 8.313  ; 8.313  ; Fall       ; rClk[0]                         ;
; VGA_G[*]       ; rClk[0]                         ; 8.414  ; 8.414  ; Fall       ; rClk[0]                         ;
;  VGA_G[0]      ; rClk[0]                         ; 8.414  ; 8.414  ; Fall       ; rClk[0]                         ;
;  VGA_G[1]      ; rClk[0]                         ; 8.392  ; 8.392  ; Fall       ; rClk[0]                         ;
;  VGA_G[2]      ; rClk[0]                         ; 7.942  ; 7.942  ; Fall       ; rClk[0]                         ;
;  VGA_G[3]      ; rClk[0]                         ; 8.342  ; 8.342  ; Fall       ; rClk[0]                         ;
; VGA_R[*]       ; rClk[0]                         ; 9.327  ; 9.327  ; Fall       ; rClk[0]                         ;
;  VGA_R[0]      ; rClk[0]                         ; 8.552  ; 8.552  ; Fall       ; rClk[0]                         ;
;  VGA_R[1]      ; rClk[0]                         ; 9.327  ; 9.327  ; Fall       ; rClk[0]                         ;
;  VGA_R[2]      ; rClk[0]                         ; 8.601  ; 8.601  ; Fall       ; rClk[0]                         ;
;  VGA_R[3]      ; rClk[0]                         ; 8.765  ; 8.765  ; Fall       ; rClk[0]                         ;
; DRAM_ADDR[*]   ; CLOCK_50                        ; 5.547  ; 5.547  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[0]  ; CLOCK_50                        ; 5.453  ; 5.453  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[1]  ; CLOCK_50                        ; 5.234  ; 5.234  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[2]  ; CLOCK_50                        ; 5.547  ; 5.547  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[3]  ; CLOCK_50                        ; 5.476  ; 5.476  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[4]  ; CLOCK_50                        ; 5.046  ; 5.046  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[5]  ; CLOCK_50                        ; 5.069  ; 5.069  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[6]  ; CLOCK_50                        ; 5.024  ; 5.024  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[7]  ; CLOCK_50                        ; 5.050  ; 5.050  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[8]  ; CLOCK_50                        ; 5.043  ; 5.043  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[9]  ; CLOCK_50                        ; 5.023  ; 5.023  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[10] ; CLOCK_50                        ; 5.453  ; 5.453  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[11] ; CLOCK_50                        ; 4.675  ; 4.675  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_BA_0      ; CLOCK_50                        ; 5.407  ; 5.407  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_BA_1      ; CLOCK_50                        ; 4.942  ; 4.942  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CAS_N     ; CLOCK_50                        ; 5.416  ; 5.416  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CS_N      ; CLOCK_50                        ; 5.396  ; 5.396  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_DQ[*]     ; CLOCK_50                        ; 7.954  ; 7.954  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[0]    ; CLOCK_50                        ; 7.475  ; 7.475  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[1]    ; CLOCK_50                        ; 7.874  ; 7.874  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[2]    ; CLOCK_50                        ; 7.954  ; 7.954  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[3]    ; CLOCK_50                        ; 7.709  ; 7.709  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[4]    ; CLOCK_50                        ; 7.874  ; 7.874  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[5]    ; CLOCK_50                        ; 7.826  ; 7.826  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[6]    ; CLOCK_50                        ; 7.695  ; 7.695  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[7]    ; CLOCK_50                        ; 7.660  ; 7.660  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[8]    ; CLOCK_50                        ; 7.022  ; 7.022  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[9]    ; CLOCK_50                        ; 6.994  ; 6.994  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[10]   ; CLOCK_50                        ; 6.911  ; 6.911  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[11]   ; CLOCK_50                        ; 6.970  ; 6.970  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[12]   ; CLOCK_50                        ; 6.768  ; 6.768  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[13]   ; CLOCK_50                        ; 7.463  ; 7.463  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[14]   ; CLOCK_50                        ; 7.410  ; 7.410  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[15]   ; CLOCK_50                        ; 7.282  ; 7.282  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_LDQM      ; CLOCK_50                        ; 5.366  ; 5.366  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_RAS_N     ; CLOCK_50                        ; 5.280  ; 5.280  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_UDQM      ; CLOCK_50                        ; 5.560  ; 5.560  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_WE_N      ; CLOCK_50                        ; 5.092  ; 5.092  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CLK       ; CLOCK_50                        ; -1.928 ;        ; Rise       ; u6|altpll_component|pll|clk[1]  ;
; DRAM_CLK       ; CLOCK_50                        ;        ; -1.928 ; Fall       ; u6|altpll_component|pll|clk[1]  ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port      ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+
; GPIO_1[*]      ; CLOCK_50                        ; 9.797  ; 9.797  ; Rise       ; CLOCK_50                        ;
;  GPIO_1[17]    ; CLOCK_50                        ; 9.797  ; 9.797  ; Rise       ; CLOCK_50                        ;
; HEX0[*]        ; GPIO_1[0]                       ; 10.792 ; 10.792 ; Rise       ; GPIO_1[0]                       ;
;  HEX0[0]       ; GPIO_1[0]                       ; 11.104 ; 11.104 ; Rise       ; GPIO_1[0]                       ;
;  HEX0[1]       ; GPIO_1[0]                       ; 11.146 ; 11.146 ; Rise       ; GPIO_1[0]                       ;
;  HEX0[2]       ; GPIO_1[0]                       ; 11.020 ; 11.020 ; Rise       ; GPIO_1[0]                       ;
;  HEX0[3]       ; GPIO_1[0]                       ; 11.129 ; 11.129 ; Rise       ; GPIO_1[0]                       ;
;  HEX0[4]       ; GPIO_1[0]                       ; 10.803 ; 10.803 ; Rise       ; GPIO_1[0]                       ;
;  HEX0[5]       ; GPIO_1[0]                       ; 10.792 ; 10.792 ; Rise       ; GPIO_1[0]                       ;
;  HEX0[6]       ; GPIO_1[0]                       ; 10.798 ; 10.798 ; Rise       ; GPIO_1[0]                       ;
; HEX1[*]        ; GPIO_1[0]                       ; 10.740 ; 10.740 ; Rise       ; GPIO_1[0]                       ;
;  HEX1[0]       ; GPIO_1[0]                       ; 11.145 ; 11.145 ; Rise       ; GPIO_1[0]                       ;
;  HEX1[1]       ; GPIO_1[0]                       ; 10.770 ; 10.770 ; Rise       ; GPIO_1[0]                       ;
;  HEX1[2]       ; GPIO_1[0]                       ; 10.740 ; 10.740 ; Rise       ; GPIO_1[0]                       ;
;  HEX1[3]       ; GPIO_1[0]                       ; 10.784 ; 10.784 ; Rise       ; GPIO_1[0]                       ;
;  HEX1[4]       ; GPIO_1[0]                       ; 10.790 ; 10.790 ; Rise       ; GPIO_1[0]                       ;
;  HEX1[5]       ; GPIO_1[0]                       ; 11.121 ; 11.121 ; Rise       ; GPIO_1[0]                       ;
;  HEX1[6]       ; GPIO_1[0]                       ; 11.030 ; 11.030 ; Rise       ; GPIO_1[0]                       ;
; HEX2[*]        ; GPIO_1[0]                       ; 10.387 ; 10.387 ; Rise       ; GPIO_1[0]                       ;
;  HEX2[0]       ; GPIO_1[0]                       ; 10.596 ; 10.596 ; Rise       ; GPIO_1[0]                       ;
;  HEX2[1]       ; GPIO_1[0]                       ; 10.387 ; 10.387 ; Rise       ; GPIO_1[0]                       ;
;  HEX2[2]       ; GPIO_1[0]                       ; 10.425 ; 10.425 ; Rise       ; GPIO_1[0]                       ;
;  HEX2[3]       ; GPIO_1[0]                       ; 10.419 ; 10.419 ; Rise       ; GPIO_1[0]                       ;
;  HEX2[4]       ; GPIO_1[0]                       ; 10.630 ; 10.630 ; Rise       ; GPIO_1[0]                       ;
;  HEX2[5]       ; GPIO_1[0]                       ; 10.692 ; 10.692 ; Rise       ; GPIO_1[0]                       ;
;  HEX2[6]       ; GPIO_1[0]                       ; 10.757 ; 10.757 ; Rise       ; GPIO_1[0]                       ;
; HEX3[*]        ; GPIO_1[0]                       ; 10.978 ; 10.978 ; Rise       ; GPIO_1[0]                       ;
;  HEX3[0]       ; GPIO_1[0]                       ; 10.978 ; 10.978 ; Rise       ; GPIO_1[0]                       ;
;  HEX3[1]       ; GPIO_1[0]                       ; 11.508 ; 11.508 ; Rise       ; GPIO_1[0]                       ;
;  HEX3[2]       ; GPIO_1[0]                       ; 11.167 ; 11.167 ; Rise       ; GPIO_1[0]                       ;
;  HEX3[3]       ; GPIO_1[0]                       ; 11.672 ; 11.672 ; Rise       ; GPIO_1[0]                       ;
;  HEX3[4]       ; GPIO_1[0]                       ; 11.339 ; 11.339 ; Rise       ; GPIO_1[0]                       ;
;  HEX3[5]       ; GPIO_1[0]                       ; 11.329 ; 11.329 ; Rise       ; GPIO_1[0]                       ;
;  HEX3[6]       ; GPIO_1[0]                       ; 11.339 ; 11.339 ; Rise       ; GPIO_1[0]                       ;
; LEDG[*]        ; GPIO_1[0]                       ; 9.554  ; 9.554  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[0]       ; GPIO_1[0]                       ; 9.554  ; 9.554  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[1]       ; GPIO_1[0]                       ; 10.203 ; 10.203 ; Rise       ; GPIO_1[0]                       ;
;  LEDG[2]       ; GPIO_1[0]                       ; 10.647 ; 10.647 ; Rise       ; GPIO_1[0]                       ;
;  LEDG[3]       ; GPIO_1[0]                       ; 11.071 ; 11.071 ; Rise       ; GPIO_1[0]                       ;
;  LEDG[4]       ; GPIO_1[0]                       ; 10.927 ; 10.927 ; Rise       ; GPIO_1[0]                       ;
;  LEDG[5]       ; GPIO_1[0]                       ; 10.317 ; 10.317 ; Rise       ; GPIO_1[0]                       ;
;  LEDG[6]       ; GPIO_1[0]                       ; 10.792 ; 10.792 ; Rise       ; GPIO_1[0]                       ;
;  LEDG[7]       ; GPIO_1[0]                       ; 11.016 ; 11.016 ; Rise       ; GPIO_1[0]                       ;
; GPIO_1[*]      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 7.838  ; 7.297  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[23]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 7.951  ; 7.951  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[24]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 7.838  ; 7.297  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; GPIO_1[*]      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 7.297  ;        ; Fall       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[24]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 7.297  ;        ; Fall       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; GPIO_1[*]      ; rClk[0]                         ; 4.464  ;        ; Rise       ; rClk[0]                         ;
;  GPIO_1[16]    ; rClk[0]                         ; 4.464  ;        ; Rise       ; rClk[0]                         ;
; VGA_B[*]       ; rClk[0]                         ; 8.570  ; 8.570  ; Rise       ; rClk[0]                         ;
;  VGA_B[0]      ; rClk[0]                         ; 9.855  ; 9.855  ; Rise       ; rClk[0]                         ;
;  VGA_B[1]      ; rClk[0]                         ; 8.583  ; 8.583  ; Rise       ; rClk[0]                         ;
;  VGA_B[2]      ; rClk[0]                         ; 8.615  ; 8.615  ; Rise       ; rClk[0]                         ;
;  VGA_B[3]      ; rClk[0]                         ; 8.570  ; 8.570  ; Rise       ; rClk[0]                         ;
; VGA_G[*]       ; rClk[0]                         ; 9.889  ; 9.889  ; Rise       ; rClk[0]                         ;
;  VGA_G[0]      ; rClk[0]                         ; 10.150 ; 10.150 ; Rise       ; rClk[0]                         ;
;  VGA_G[1]      ; rClk[0]                         ; 10.019 ; 10.019 ; Rise       ; rClk[0]                         ;
;  VGA_G[2]      ; rClk[0]                         ; 9.889  ; 9.889  ; Rise       ; rClk[0]                         ;
;  VGA_G[3]      ; rClk[0]                         ; 10.222 ; 10.222 ; Rise       ; rClk[0]                         ;
; VGA_HS         ; rClk[0]                         ; 6.685  ; 6.685  ; Rise       ; rClk[0]                         ;
; VGA_R[*]       ; rClk[0]                         ; 10.101 ; 10.101 ; Rise       ; rClk[0]                         ;
;  VGA_R[0]      ; rClk[0]                         ; 10.154 ; 10.154 ; Rise       ; rClk[0]                         ;
;  VGA_R[1]      ; rClk[0]                         ; 10.411 ; 10.411 ; Rise       ; rClk[0]                         ;
;  VGA_R[2]      ; rClk[0]                         ; 10.136 ; 10.136 ; Rise       ; rClk[0]                         ;
;  VGA_R[3]      ; rClk[0]                         ; 10.101 ; 10.101 ; Rise       ; rClk[0]                         ;
; VGA_VS         ; rClk[0]                         ; 6.667  ; 6.667  ; Rise       ; rClk[0]                         ;
; GPIO_1[*]      ; rClk[0]                         ;        ; 4.464  ; Fall       ; rClk[0]                         ;
;  GPIO_1[16]    ; rClk[0]                         ;        ; 4.464  ; Fall       ; rClk[0]                         ;
; VGA_B[*]       ; rClk[0]                         ; 8.118  ; 8.118  ; Fall       ; rClk[0]                         ;
;  VGA_B[0]      ; rClk[0]                         ; 8.118  ; 8.118  ; Fall       ; rClk[0]                         ;
;  VGA_B[1]      ; rClk[0]                         ; 8.333  ; 8.333  ; Fall       ; rClk[0]                         ;
;  VGA_B[2]      ; rClk[0]                         ; 8.383  ; 8.383  ; Fall       ; rClk[0]                         ;
;  VGA_B[3]      ; rClk[0]                         ; 8.313  ; 8.313  ; Fall       ; rClk[0]                         ;
; VGA_G[*]       ; rClk[0]                         ; 7.942  ; 7.942  ; Fall       ; rClk[0]                         ;
;  VGA_G[0]      ; rClk[0]                         ; 8.414  ; 8.414  ; Fall       ; rClk[0]                         ;
;  VGA_G[1]      ; rClk[0]                         ; 8.392  ; 8.392  ; Fall       ; rClk[0]                         ;
;  VGA_G[2]      ; rClk[0]                         ; 7.942  ; 7.942  ; Fall       ; rClk[0]                         ;
;  VGA_G[3]      ; rClk[0]                         ; 8.342  ; 8.342  ; Fall       ; rClk[0]                         ;
; VGA_R[*]       ; rClk[0]                         ; 8.552  ; 8.552  ; Fall       ; rClk[0]                         ;
;  VGA_R[0]      ; rClk[0]                         ; 8.552  ; 8.552  ; Fall       ; rClk[0]                         ;
;  VGA_R[1]      ; rClk[0]                         ; 9.327  ; 9.327  ; Fall       ; rClk[0]                         ;
;  VGA_R[2]      ; rClk[0]                         ; 8.601  ; 8.601  ; Fall       ; rClk[0]                         ;
;  VGA_R[3]      ; rClk[0]                         ; 8.765  ; 8.765  ; Fall       ; rClk[0]                         ;
; DRAM_ADDR[*]   ; CLOCK_50                        ; 4.675  ; 4.675  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[0]  ; CLOCK_50                        ; 5.453  ; 5.453  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[1]  ; CLOCK_50                        ; 5.234  ; 5.234  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[2]  ; CLOCK_50                        ; 5.547  ; 5.547  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[3]  ; CLOCK_50                        ; 5.476  ; 5.476  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[4]  ; CLOCK_50                        ; 5.046  ; 5.046  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[5]  ; CLOCK_50                        ; 5.069  ; 5.069  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[6]  ; CLOCK_50                        ; 5.024  ; 5.024  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[7]  ; CLOCK_50                        ; 5.050  ; 5.050  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[8]  ; CLOCK_50                        ; 5.043  ; 5.043  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[9]  ; CLOCK_50                        ; 5.023  ; 5.023  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[10] ; CLOCK_50                        ; 5.453  ; 5.453  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[11] ; CLOCK_50                        ; 4.675  ; 4.675  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_BA_0      ; CLOCK_50                        ; 5.407  ; 5.407  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_BA_1      ; CLOCK_50                        ; 4.942  ; 4.942  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CAS_N     ; CLOCK_50                        ; 5.416  ; 5.416  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CS_N      ; CLOCK_50                        ; 5.396  ; 5.396  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_DQ[*]     ; CLOCK_50                        ; 6.564  ; 6.564  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[0]    ; CLOCK_50                        ; 7.208  ; 7.208  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[1]    ; CLOCK_50                        ; 7.601  ; 7.601  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[2]    ; CLOCK_50                        ; 7.828  ; 7.828  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[3]    ; CLOCK_50                        ; 7.677  ; 7.677  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[4]    ; CLOCK_50                        ; 7.682  ; 7.682  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[5]    ; CLOCK_50                        ; 7.275  ; 7.275  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[6]    ; CLOCK_50                        ; 7.096  ; 7.096  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[7]    ; CLOCK_50                        ; 7.638  ; 7.638  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[8]    ; CLOCK_50                        ; 6.647  ; 6.647  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[9]    ; CLOCK_50                        ; 6.721  ; 6.721  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[10]   ; CLOCK_50                        ; 6.675  ; 6.675  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[11]   ; CLOCK_50                        ; 6.883  ; 6.883  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[12]   ; CLOCK_50                        ; 6.564  ; 6.564  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[13]   ; CLOCK_50                        ; 7.069  ; 7.069  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[14]   ; CLOCK_50                        ; 7.141  ; 7.141  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[15]   ; CLOCK_50                        ; 6.837  ; 6.837  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_LDQM      ; CLOCK_50                        ; 5.366  ; 5.366  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_RAS_N     ; CLOCK_50                        ; 5.280  ; 5.280  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_UDQM      ; CLOCK_50                        ; 5.560  ; 5.560  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_WE_N      ; CLOCK_50                        ; 5.092  ; 5.092  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CLK       ; CLOCK_50                        ; -1.928 ;        ; Rise       ; u6|altpll_component|pll|clk[1]  ;
; DRAM_CLK       ; CLOCK_50                        ;        ; -1.928 ; Fall       ; u6|altpll_component|pll|clk[1]  ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 4.635 ;    ;    ; 4.635 ;
; SW[1]      ; LEDR[1]     ; 4.978 ;    ;    ; 4.978 ;
; SW[2]      ; LEDR[2]     ; 5.387 ;    ;    ; 5.387 ;
; SW[3]      ; LEDR[3]     ; 5.678 ;    ;    ; 5.678 ;
; SW[4]      ; LEDR[4]     ; 5.305 ;    ;    ; 5.305 ;
; SW[5]      ; LEDR[5]     ; 6.331 ;    ;    ; 6.331 ;
; SW[6]      ; LEDR[6]     ; 5.136 ;    ;    ; 5.136 ;
; SW[7]      ; LEDR[7]     ; 6.586 ;    ;    ; 6.586 ;
; SW[8]      ; LEDR[8]     ; 6.389 ;    ;    ; 6.389 ;
; SW[9]      ; LEDR[9]     ; 6.410 ;    ;    ; 6.410 ;
; UART_RXD   ; UART_TXD    ; 9.558 ;    ;    ; 9.558 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 4.635 ;    ;    ; 4.635 ;
; SW[1]      ; LEDR[1]     ; 4.978 ;    ;    ; 4.978 ;
; SW[2]      ; LEDR[2]     ; 5.387 ;    ;    ; 5.387 ;
; SW[3]      ; LEDR[3]     ; 5.678 ;    ;    ; 5.678 ;
; SW[4]      ; LEDR[4]     ; 5.305 ;    ;    ; 5.305 ;
; SW[5]      ; LEDR[5]     ; 6.331 ;    ;    ; 6.331 ;
; SW[6]      ; LEDR[6]     ; 5.136 ;    ;    ; 5.136 ;
; SW[7]      ; LEDR[7]     ; 6.586 ;    ;    ; 6.586 ;
; SW[8]      ; LEDR[8]     ; 6.389 ;    ;    ; 6.389 ;
; SW[9]      ; LEDR[9]     ; 6.410 ;    ;    ; 6.410 ;
; UART_RXD   ; UART_TXD    ; 9.558 ;    ;    ; 9.558 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------------------------------------------+
; Output Enable Times                                                                    ;
+--------------+------------+-------+------+------------+--------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                ;
+--------------+------------+-------+------+------------+--------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.748 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.474 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.474 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.488 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.488 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.503 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.473 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.513 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.513 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.748 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.748 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.091 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.091 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.122 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.122 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.122 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.122 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------+


+----------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                            ;
+--------------+------------+-------+------+------------+--------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                ;
+--------------+------------+-------+------+------------+--------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.748 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.474 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.474 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.488 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.488 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.503 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.473 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.513 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.513 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.748 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.748 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.091 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.091 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.122 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.122 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.122 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.122 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------+


+-------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                            ;
+--------------+------------+-----------+-----------+------------+--------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                ;
+--------------+------------+-----------+-----------+------------+--------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.748     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.474     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.474     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.488     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.488     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.503     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.473     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.513     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.513     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.748     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.748     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.091     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.091     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.122     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.122     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.122     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.122     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                    ;
+--------------+------------+-----------+-----------+------------+--------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                ;
+--------------+------------+-----------+-----------+------------+--------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.748     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.474     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.474     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.488     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.488     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.503     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.473     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.513     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.513     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.748     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.748     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.091     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.091     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.122     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.122     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.122     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.122     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------+


+----------------------------------------------------------+
; Fast Model Setup Summary                                 ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; GPIO_1[0]                       ; -2.113 ; -473.404      ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -1.373 ; -69.792       ;
; rClk[0]                         ; -1.012 ; -72.114       ;
; u6|altpll_component|pll|clk[0]  ; 0.229  ; 0.000         ;
; CLOCK_50                        ; 2.110  ; 0.000         ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast Model Hold Summary                                  ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; CLOCK_50                        ; -1.730 ; -3.460        ;
; GPIO_1[0]                       ; 0.208  ; 0.000         ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.215  ; 0.000         ;
; rClk[0]                         ; 0.215  ; 0.000         ;
; u6|altpll_component|pll|clk[0]  ; 0.215  ; 0.000         ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast Model Recovery Summary                              ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; rClk[0]                         ; -2.064 ; -156.086      ;
; GPIO_1[0]                       ; -1.483 ; -124.332      ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -1.364 ; -31.509       ;
; u6|altpll_component|pll|clk[0]  ; -0.275 ; -8.800        ;
; CLOCK_50                        ; 17.444 ; 0.000         ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Fast Model Removal Summary                              ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; GPIO_1[0]                       ; 0.596 ; 0.000         ;
; CLOCK_50                        ; 1.078 ; 0.000         ;
; rClk[0]                         ; 1.083 ; 0.000         ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.599 ; 0.000         ;
; u6|altpll_component|pll|clk[0]  ; 3.872 ; 0.000         ;
+---------------------------------+-------+---------------+


+----------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; GPIO_1[0]                       ; -1.880 ; -1655.161     ;
; rClk[0]                         ; -1.880 ; -231.800      ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -0.500 ; -72.000       ;
; u6|altpll_component|pll|clk[0]  ; 1.873  ; 0.000         ;
; CLOCK_50                        ; 9.000  ; 0.000         ;
+---------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'GPIO_1[0]'                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.113 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[0]          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 0.118      ; 2.730      ;
; -2.083 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[0]          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 0.118      ; 2.700      ;
; -2.045 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[0]          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 0.133      ; 2.677      ;
; -2.003 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[0]          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 0.133      ; 2.635      ;
; -2.000 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.143      ; 3.142      ;
; -2.000 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.143      ; 3.142      ;
; -2.000 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.143      ; 3.142      ;
; -2.000 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.143      ; 3.142      ;
; -2.000 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.143      ; 3.142      ;
; -2.000 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.143      ; 3.142      ;
; -2.000 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.143      ; 3.142      ;
; -2.000 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.143      ; 3.142      ;
; -2.000 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.145      ; 3.144      ;
; -2.000 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.145      ; 3.144      ;
; -2.000 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.145      ; 3.144      ;
; -2.000 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.145      ; 3.144      ;
; -2.000 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.145      ; 3.144      ;
; -2.000 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.145      ; 3.144      ;
; -2.000 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.145      ; 3.144      ;
; -2.000 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.145      ; 3.144      ;
; -2.000 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.145      ; 3.144      ;
; -2.000 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.143      ; 3.142      ;
; -2.000 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.145      ; 3.144      ;
; -1.983 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[5]          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 0.081      ; 2.563      ;
; -1.978 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.071      ; 3.048      ;
; -1.978 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.071      ; 3.048      ;
; -1.978 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.071      ; 3.048      ;
; -1.978 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.071      ; 3.048      ;
; -1.978 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.071      ; 3.048      ;
; -1.978 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.071      ; 3.048      ;
; -1.978 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.071      ; 3.048      ;
; -1.978 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.071      ; 3.048      ;
; -1.978 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.073      ; 3.050      ;
; -1.978 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.073      ; 3.050      ;
; -1.978 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.073      ; 3.050      ;
; -1.978 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.073      ; 3.050      ;
; -1.978 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.073      ; 3.050      ;
; -1.978 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.073      ; 3.050      ;
; -1.978 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.073      ; 3.050      ;
; -1.978 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.073      ; 3.050      ;
; -1.978 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.073      ; 3.050      ;
; -1.978 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.071      ; 3.048      ;
; -1.978 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.073      ; 3.050      ;
; -1.965 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.143      ; 3.107      ;
; -1.965 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.143      ; 3.107      ;
; -1.965 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.143      ; 3.107      ;
; -1.965 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.143      ; 3.107      ;
; -1.965 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.143      ; 3.107      ;
; -1.965 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.143      ; 3.107      ;
; -1.965 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.143      ; 3.107      ;
; -1.965 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.143      ; 3.107      ;
; -1.965 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.145      ; 3.109      ;
; -1.965 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.145      ; 3.109      ;
; -1.965 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.145      ; 3.109      ;
; -1.965 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.145      ; 3.109      ;
; -1.965 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.145      ; 3.109      ;
; -1.965 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.145      ; 3.109      ;
; -1.965 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.145      ; 3.109      ;
; -1.965 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.145      ; 3.109      ;
; -1.965 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.145      ; 3.109      ;
; -1.965 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.143      ; 3.107      ;
; -1.965 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.145      ; 3.109      ;
; -1.954 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.000      ; 2.986      ;
; -1.953 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[5]          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 0.081      ; 2.533      ;
; -1.949 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.000      ; 2.981      ;
; -1.946 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.141      ; 3.086      ;
; -1.946 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.141      ; 3.086      ;
; -1.946 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.141      ; 3.086      ;
; -1.946 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.141      ; 3.086      ;
; -1.946 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.141      ; 3.086      ;
; -1.946 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.141      ; 3.086      ;
; -1.946 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.141      ; 3.086      ;
; -1.946 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.141      ; 3.086      ;
; -1.946 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.143      ; 3.088      ;
; -1.946 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.143      ; 3.088      ;
; -1.946 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.143      ; 3.088      ;
; -1.946 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.143      ; 3.088      ;
; -1.946 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.143      ; 3.088      ;
; -1.946 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.143      ; 3.088      ;
; -1.946 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.143      ; 3.088      ;
; -1.946 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.143      ; 3.088      ;
; -1.946 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.143      ; 3.088      ;
; -1.946 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.141      ; 3.086      ;
; -1.946 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.143      ; 3.088      ;
; -1.944 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.016      ; 2.992      ;
; -1.944 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.016      ; 2.992      ;
; -1.944 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                                              ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.016      ; 2.992      ;
; -1.944 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.016      ; 2.992      ;
; -1.941 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[0]          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 0.133      ; 2.573      ;
; -1.937 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[12]         ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 0.118      ; 2.554      ;
; -1.932 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.002      ; 2.966      ;
; -1.932 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; -0.072     ; 2.892      ;
; -1.927 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; -0.072     ; 2.887      ;
; -1.919 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.000      ; 2.951      ;
; -1.918 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; -0.004     ; 2.946      ;
; -1.915 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[5]          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 0.096      ; 2.510      ;
; -1.914 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[1]          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.500        ; 0.062      ; 2.475      ;
; -1.914 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.000      ; 2.946      ;
; -1.911 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; -0.004     ; 2.939      ;
; -1.910 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; -0.070     ; 2.872      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                                                             ;
+--------+---------------------------------+--------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                    ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+--------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; -1.373 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.071      ;
; -1.373 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.071      ;
; -1.373 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.071      ;
; -1.373 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.071      ;
; -1.371 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 2.068      ;
; -1.371 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 2.068      ;
; -1.371 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 2.068      ;
; -1.371 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 2.068      ;
; -1.371 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 2.068      ;
; -1.371 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 2.068      ;
; -1.371 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 2.068      ;
; -1.371 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 2.068      ;
; -1.371 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 2.068      ;
; -1.371 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 2.068      ;
; -1.371 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 2.068      ;
; -1.367 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.065      ;
; -1.367 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.065      ;
; -1.367 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.065      ;
; -1.367 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.065      ;
; -1.365 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 2.062      ;
; -1.365 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 2.062      ;
; -1.365 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 2.062      ;
; -1.365 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 2.062      ;
; -1.365 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 2.062      ;
; -1.365 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 2.062      ;
; -1.365 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 2.062      ;
; -1.365 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 2.062      ;
; -1.365 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 2.062      ;
; -1.365 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 2.062      ;
; -1.365 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 2.062      ;
; -1.344 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.042      ;
; -1.344 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.042      ;
; -1.344 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.042      ;
; -1.344 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.042      ;
; -1.342 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 2.039      ;
; -1.342 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 2.039      ;
; -1.342 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 2.039      ;
; -1.342 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 2.039      ;
; -1.342 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 2.039      ;
; -1.342 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 2.039      ;
; -1.342 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 2.039      ;
; -1.342 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 2.039      ;
; -1.342 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 2.039      ;
; -1.342 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 2.039      ;
; -1.342 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 2.039      ;
; -1.334 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.340     ; 2.026      ;
; -1.334 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.340     ; 2.026      ;
; -1.334 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.340     ; 2.026      ;
; -1.334 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.340     ; 2.026      ;
; -1.333 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_DATA[5]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.345     ; 2.020      ;
; -1.333 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_DATA[10]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.345     ; 2.020      ;
; -1.333 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_DATA[6]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.345     ; 2.020      ;
; -1.333 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_DATA[8]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.345     ; 2.020      ;
; -1.332 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.341     ; 2.023      ;
; -1.332 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.341     ; 2.023      ;
; -1.332 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.341     ; 2.023      ;
; -1.332 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.341     ; 2.023      ;
; -1.332 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.341     ; 2.023      ;
; -1.332 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.341     ; 2.023      ;
; -1.332 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.341     ; 2.023      ;
; -1.332 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.341     ; 2.023      ;
; -1.332 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.341     ; 2.023      ;
; -1.332 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.341     ; 2.023      ;
; -1.332 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.341     ; 2.023      ;
; -1.327 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.025      ;
; -1.327 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.025      ;
; -1.327 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.025      ;
; -1.327 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.025      ;
; -1.327 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_DATA[5]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.345     ; 2.014      ;
; -1.327 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_DATA[10]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.345     ; 2.014      ;
; -1.327 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_DATA[6]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.345     ; 2.014      ;
; -1.327 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_DATA[8]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.345     ; 2.014      ;
; -1.326 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.340     ; 2.018      ;
; -1.326 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.340     ; 2.018      ;
; -1.326 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.340     ; 2.018      ;
; -1.326 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.340     ; 2.018      ;
; -1.325 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 2.022      ;
; -1.325 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 2.022      ;
; -1.325 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 2.022      ;
; -1.325 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 2.022      ;
; -1.325 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 2.022      ;
; -1.325 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 2.022      ;
; -1.325 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 2.022      ;
; -1.325 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 2.022      ;
; -1.325 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 2.022      ;
; -1.325 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 2.022      ;
; -1.325 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.335     ; 2.022      ;
; -1.324 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_DATA[2]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.338     ; 2.018      ;
; -1.324 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_DATA[0]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.338     ; 2.018      ;
; -1.324 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_DATA[9]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.338     ; 2.018      ;
; -1.324 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_DATA[14]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.338     ; 2.018      ;
; -1.324 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_DATA[13]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.338     ; 2.018      ;
; -1.324 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.341     ; 2.015      ;
; -1.324 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.341     ; 2.015      ;
; -1.324 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.341     ; 2.015      ;
; -1.324 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.341     ; 2.015      ;
; -1.324 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.341     ; 2.015      ;
; -1.324 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.341     ; 2.015      ;
; -1.324 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.341     ; 2.015      ;
; -1.324 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.341     ; 2.015      ;
+--------+---------------------------------+--------------------------------------------+--------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'rClk[0]'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                              ; To Node                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.012 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.008     ; 2.036      ;
; -1.012 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.008     ; 2.036      ;
; -0.983 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.008     ; 2.007      ;
; -0.983 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.008     ; 2.007      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.018     ; 1.960      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'u6|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                              ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.229 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[15]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.055     ; 1.748      ;
; 0.229 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[21]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.055     ; 1.748      ;
; 0.232 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[19]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.054     ; 1.746      ;
; 0.232 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[20]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.054     ; 1.746      ;
; 0.327 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[12]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.646      ;
; 0.327 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[13]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.646      ;
; 0.327 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[14]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.646      ;
; 0.327 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[17]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.646      ;
; 0.344 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[8]      ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.060     ; 1.628      ;
; 0.344 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[9]      ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.060     ; 1.628      ;
; 0.344 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[10]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.060     ; 1.628      ;
; 0.344 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[11]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.060     ; 1.628      ;
; 0.344 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[16]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.060     ; 1.628      ;
; 0.344 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[18]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.060     ; 1.628      ;
; 0.344 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[22]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.060     ; 1.628      ;
; 0.414 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[9]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.051     ; 1.567      ;
; 0.414 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[10] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.051     ; 1.567      ;
; 0.414 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[11] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.051     ; 1.567      ;
; 0.414 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[12] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.051     ; 1.567      ;
; 0.414 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[13] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.051     ; 1.567      ;
; 0.414 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[14] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.051     ; 1.567      ;
; 0.414 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[15] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.051     ; 1.567      ;
; 0.414 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[16] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.051     ; 1.567      ;
; 0.414 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[17] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.051     ; 1.567      ;
; 0.414 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[18] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.051     ; 1.567      ;
; 0.414 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[19] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.051     ; 1.567      ;
; 0.414 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[20] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.051     ; 1.567      ;
; 0.414 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[21] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.051     ; 1.567      ;
; 0.414 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[22] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.051     ; 1.567      ;
; 0.414 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[8]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.051     ; 1.567      ;
; 0.434 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|WR_MASK[1]    ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.539      ;
; 0.434 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mWR           ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.539      ;
; 0.434 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|WR_MASK[0]    ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.539      ;
; 0.438 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|RD_MASK[0]    ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.535      ;
; 0.438 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|RD_MASK[1]    ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.535      ;
; 0.438 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mRD           ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.535      ;
; 0.500 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[9]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.055     ; 1.477      ;
; 0.500 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[10] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.055     ; 1.477      ;
; 0.500 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[11] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.055     ; 1.477      ;
; 0.500 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[12] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.055     ; 1.477      ;
; 0.500 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[13] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.055     ; 1.477      ;
; 0.500 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[14] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.055     ; 1.477      ;
; 0.500 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[15] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.055     ; 1.477      ;
; 0.500 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[16] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.055     ; 1.477      ;
; 0.500 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[17] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.055     ; 1.477      ;
; 0.500 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[18] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.055     ; 1.477      ;
; 0.500 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[19] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.055     ; 1.477      ;
; 0.500 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[20] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.055     ; 1.477      ;
; 0.500 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[21] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.055     ; 1.477      ;
; 0.500 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[22] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.055     ; 1.477      ;
; 0.500 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[8]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.055     ; 1.477      ;
; 0.512 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[9]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.461      ;
; 0.512 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[10] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.461      ;
; 0.512 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[11] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.461      ;
; 0.512 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[12] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.461      ;
; 0.512 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[13] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.461      ;
; 0.512 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[14] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.461      ;
; 0.512 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[15] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.461      ;
; 0.512 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[16] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.461      ;
; 0.512 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[17] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.461      ;
; 0.512 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[18] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.461      ;
; 0.512 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[19] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.461      ;
; 0.512 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[20] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.461      ;
; 0.512 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[21] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.461      ;
; 0.512 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[22] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.461      ;
; 0.512 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[8]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.461      ;
; 0.697 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[9]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.054     ; 1.281      ;
; 0.697 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[10] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.054     ; 1.281      ;
; 0.697 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[11] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.054     ; 1.281      ;
; 0.697 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[12] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.054     ; 1.281      ;
; 0.697 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[13] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.054     ; 1.281      ;
; 0.697 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[14] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.054     ; 1.281      ;
; 0.697 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[15] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.054     ; 1.281      ;
; 0.697 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[16] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.054     ; 1.281      ;
; 0.697 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[17] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.054     ; 1.281      ;
; 0.697 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[18] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.054     ; 1.281      ;
; 0.697 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[19] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.054     ; 1.281      ;
; 0.697 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[20] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.054     ; 1.281      ;
; 0.697 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[21] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.054     ; 1.281      ;
; 0.697 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[22] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.054     ; 1.281      ;
; 0.697 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[8]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.054     ; 1.281      ;
; 5.346 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; Sdram_Control_4Port:u7|mADDR[15]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.001     ; 2.685      ;
; 5.346 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; Sdram_Control_4Port:u7|mADDR[21]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.001     ; 2.685      ;
; 5.349 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; Sdram_Control_4Port:u7|mADDR[19]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; 0.000      ; 2.683      ;
; 5.349 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; Sdram_Control_4Port:u7|mADDR[20]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; 0.000      ; 2.683      ;
; 5.351 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2] ; Sdram_Control_4Port:u7|mADDR[15]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.011     ; 2.670      ;
; 5.351 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2] ; Sdram_Control_4Port:u7|mADDR[21]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.011     ; 2.670      ;
; 5.354 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2] ; Sdram_Control_4Port:u7|mADDR[19]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.010     ; 2.668      ;
; 5.354 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2] ; Sdram_Control_4Port:u7|mADDR[20]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.010     ; 2.668      ;
; 5.360 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[15]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.011     ; 2.661      ;
; 5.360 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[21]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.011     ; 2.661      ;
; 5.363 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[19]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.010     ; 2.659      ;
; 5.363 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[20]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.010     ; 2.659      ;
; 5.368 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[15]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.011     ; 2.653      ;
; 5.368 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[21]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.011     ; 2.653      ;
; 5.371 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[19]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.010     ; 2.651      ;
; 5.371 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[20]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.010     ; 2.651      ;
; 5.377 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2] ; Sdram_Control_4Port:u7|mADDR[15]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.001     ; 2.654      ;
; 5.377 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2] ; Sdram_Control_4Port:u7|mADDR[21]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.001     ; 2.654      ;
; 5.380 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2] ; Sdram_Control_4Port:u7|mADDR[19]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; 0.000      ; 2.652      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                             ;
+--------+---------------------------------+--------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                              ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+--------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; 2.110  ; rClk[0]                         ; rClk[0]                              ; rClk[0]                         ; CLOCK_50    ; 0.500        ; 1.804      ; 0.367      ;
; 2.110  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; CLOCK_50    ; 0.500        ; 1.804      ; 0.367      ;
; 2.610  ; rClk[0]                         ; rClk[0]                              ; rClk[0]                         ; CLOCK_50    ; 1.000        ; 1.804      ; 0.367      ;
; 2.610  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; CLOCK_50    ; 1.000        ; 1.804      ; 0.367      ;
; 17.569 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[16]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.463      ;
; 17.569 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[17]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.463      ;
; 17.569 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[18]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.463      ;
; 17.569 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[19]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.463      ;
; 17.569 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[20]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.463      ;
; 17.569 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[21]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.463      ;
; 17.569 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[22]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.463      ;
; 17.569 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[23]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.463      ;
; 17.569 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[24]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.463      ;
; 17.569 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[25]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.463      ;
; 17.569 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[26]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.463      ;
; 17.569 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[27]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.463      ;
; 17.569 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[28]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.463      ;
; 17.569 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[29]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.463      ;
; 17.569 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[30]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.463      ;
; 17.569 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[31]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.463      ;
; 17.686 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[1]               ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.005     ; 2.341      ;
; 17.686 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[2]               ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.005     ; 2.341      ;
; 17.686 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[3]               ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.005     ; 2.341      ;
; 17.686 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[4]               ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.005     ; 2.341      ;
; 17.686 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[5]               ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.005     ; 2.341      ;
; 17.686 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[6]               ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.005     ; 2.341      ;
; 17.686 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[7]               ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.005     ; 2.341      ;
; 17.686 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[8]               ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.005     ; 2.341      ;
; 17.686 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[9]               ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.005     ; 2.341      ;
; 17.686 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[10]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.005     ; 2.341      ;
; 17.686 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[11]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.005     ; 2.341      ;
; 17.686 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[12]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.005     ; 2.341      ;
; 17.686 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[13]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.005     ; 2.341      ;
; 17.686 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[14]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.005     ; 2.341      ;
; 17.686 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[15]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.005     ; 2.341      ;
; 17.692 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[16]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.340      ;
; 17.692 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[17]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.340      ;
; 17.692 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[18]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.340      ;
; 17.692 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[19]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.340      ;
; 17.692 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[20]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.340      ;
; 17.692 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[21]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.340      ;
; 17.692 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[22]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.340      ;
; 17.692 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[23]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.340      ;
; 17.692 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[24]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.340      ;
; 17.692 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[25]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.340      ;
; 17.692 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[26]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.340      ;
; 17.692 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[27]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.340      ;
; 17.692 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[28]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.340      ;
; 17.692 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[29]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.340      ;
; 17.692 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[30]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.340      ;
; 17.692 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[31]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.340      ;
; 17.724 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|oRST_1                ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.003      ; 2.311      ;
; 17.762 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[16]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.270      ;
; 17.762 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[17]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.270      ;
; 17.762 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[18]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.270      ;
; 17.762 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[19]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.270      ;
; 17.762 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[20]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.270      ;
; 17.762 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[21]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.270      ;
; 17.762 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[22]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.270      ;
; 17.762 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[23]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.270      ;
; 17.762 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[24]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.270      ;
; 17.762 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[25]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.270      ;
; 17.762 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[26]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.270      ;
; 17.762 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[27]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.270      ;
; 17.762 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[28]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.270      ;
; 17.762 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[29]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.270      ;
; 17.762 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[30]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.270      ;
; 17.762 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[31]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.270      ;
; 17.809 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[1]               ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.005     ; 2.218      ;
; 17.809 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[2]               ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.005     ; 2.218      ;
; 17.809 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[3]               ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.005     ; 2.218      ;
; 17.809 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[4]               ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.005     ; 2.218      ;
; 17.809 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[5]               ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.005     ; 2.218      ;
; 17.809 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[6]               ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.005     ; 2.218      ;
; 17.809 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[7]               ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.005     ; 2.218      ;
; 17.809 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[8]               ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.005     ; 2.218      ;
; 17.809 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[9]               ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.005     ; 2.218      ;
; 17.809 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[10]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.005     ; 2.218      ;
; 17.809 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[11]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.005     ; 2.218      ;
; 17.809 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[12]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.005     ; 2.218      ;
; 17.809 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[13]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.005     ; 2.218      ;
; 17.809 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[14]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.005     ; 2.218      ;
; 17.809 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[15]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.005     ; 2.218      ;
; 17.815 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[16]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.217      ;
; 17.815 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[17]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.217      ;
; 17.815 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[18]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.217      ;
; 17.815 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[19]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.217      ;
; 17.815 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[20]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.217      ;
; 17.815 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[21]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.217      ;
; 17.815 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[22]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.217      ;
; 17.815 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[23]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.217      ;
; 17.815 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[24]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.217      ;
; 17.815 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[25]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.217      ;
; 17.815 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[26]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.217      ;
; 17.815 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[27]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.217      ;
; 17.815 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[28]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.217      ;
; 17.815 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[29]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.217      ;
; 17.815 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[30]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.217      ;
; 17.815 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[31]              ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.217      ;
; 17.830 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[3] ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.009      ; 2.211      ;
+--------+---------------------------------+--------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                           ;
+--------+------------------------------------------+------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -1.730 ; rClk[0]                                  ; rClk[0]                                  ; rClk[0]                         ; CLOCK_50    ; 0.000        ; 1.804      ; 0.367      ;
; -1.730 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; CLOCK_50    ; 0.000        ; 1.804      ; 0.367      ;
; -1.230 ; rClk[0]                                  ; rClk[0]                                  ; rClk[0]                         ; CLOCK_50    ; -0.500       ; 1.804      ; 0.367      ;
; -1.230 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; CLOCK_50    ; -0.500       ; 1.804      ; 0.367      ;
; 0.215  ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Reset_Delay:u2|oRST_0                    ; Reset_Delay:u2|oRST_0                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Reset_Delay:u2|oRST_1                    ; Reset_Delay:u2|oRST_1                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; I2C_CCD_Config:u8|senosr_exposure[2]     ; I2C_CCD_Config:u8|senosr_exposure[2]     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.243  ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.251  ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.403      ;
; 0.321  ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.473      ;
; 0.355  ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.356  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.357  ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.357  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.358  ; I2C_CCD_Config:u8|senosr_exposure[10]    ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; I2C_CCD_Config:u8|senosr_exposure[3]     ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; I2C_CCD_Config:u8|senosr_exposure[8]     ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; I2C_CCD_Config:u8|senosr_exposure[12]    ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; I2C_CCD_Config:u8|senosr_exposure[5]     ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.365  ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.366  ; I2C_CCD_Config:u8|senosr_exposure[15]    ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.367  ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.368  ; I2C_CCD_Config:u8|senosr_exposure[14]    ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.369  ; I2C_CCD_Config:u8|senosr_exposure[6]     ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; I2C_CCD_Config:u8|senosr_exposure[7]     ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.371  ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; I2C_CCD_Config:u8|senosr_exposure[11]    ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; I2C_CCD_Config:u8|senosr_exposure[9]     ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.375  ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.375  ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.375  ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.375  ; I2C_CCD_Config:u8|senosr_exposure[13]    ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.376  ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.377  ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.437  ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.589      ;
; 0.438  ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.590      ;
; 0.438  ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.590      ;
; 0.440  ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.592      ;
; 0.442  ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.594      ;
; 0.448  ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.600      ;
; 0.448  ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.600      ;
; 0.454  ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.606      ;
; 0.466  ; Reset_Delay:u2|Cont[1]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.618      ;
; 0.468  ; I2C_CCD_Config:u8|senosr_exposure[4]     ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.620      ;
; 0.493  ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.645      ;
; 0.494  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.646      ;
; 0.495  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.647      ;
; 0.495  ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.647      ;
+--------+------------------------------------------+------------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'GPIO_1[0]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.208 ; rCCD_DATA[2]                                                                                                                                                 ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.456      ; 0.816      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CCD_Capture:u3|mSTART                                                                                                                                        ; CCD_Capture:u3|mSTART                                                                                                                                        ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.390      ;
; 0.240 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.393      ;
; 0.243 ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; CCD_Capture:u3|X_Cont[15]                                                                                                                                    ; CCD_Capture:u3|X_Cont[15]                                                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.395      ;
; 0.290 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.442      ;
; 0.299 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[0]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_datain_reg1     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.015      ; 0.452      ;
; 0.299 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[9]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a9~porta_datain_reg1     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.015      ; 0.452      ;
; 0.299 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[11]                            ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a11~porta_datain_reg1    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.015      ; 0.452      ;
; 0.300 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[1]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a1~porta_datain_reg1     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.015      ; 0.453      ;
; 0.301 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.043      ; 0.496      ;
; 0.302 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[5]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a5~porta_datain_reg1     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.015      ; 0.455      ;
; 0.303 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[6]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a6~porta_datain_reg1     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.015      ; 0.456      ;
; 0.305 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[7]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a7~porta_datain_reg1     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.015      ; 0.458      ;
; 0.307 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[3]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a3~porta_datain_reg1     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.015      ; 0.460      ;
; 0.312 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[8]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a8~porta_datain_reg1     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.015      ; 0.465      ;
; 0.315 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.004      ; 0.471      ;
; 0.318 ; CCD_Capture:u3|mSTART                                                                                                                                        ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.470      ;
; 0.319 ; CCD_Capture:u3|mSTART                                                                                                                                        ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.471      ;
; 0.320 ; rCCD_DATA[9]                                                                                                                                                 ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.438      ; 0.910      ;
; 0.324 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.476      ;
; 0.325 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.477      ;
; 0.326 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; -0.002     ; 0.476      ;
; 0.327 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.003      ; 0.483      ;
; 0.336 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.040      ; 0.528      ;
; 0.337 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.045      ; 0.534      ;
; 0.349 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.045      ; 0.546      ;
; 0.354 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; -0.034     ; 0.472      ;
; 0.355 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.507      ;
; 0.358 ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; CCD_Capture:u3|Frame_Cont[2]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[2]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; CCD_Capture:u3|Frame_Cont[9]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[9]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; CCD_Capture:u3|Frame_Cont[11]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[11]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; CCD_Capture:u3|X_Cont[11]                                                                                                                                    ; CCD_Capture:u3|X_Cont[11]                                                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|cntr_3rf:cntr1|safe_q[5]                                       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|cntr_3rf:cntr1|safe_q[5]                                       ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|cntr_3rf:cntr1|safe_q[7]                                       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|cntr_3rf:cntr1|safe_q[7]                                       ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; CCD_Capture:u3|Frame_Cont[4]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[4]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; CCD_Capture:u3|Frame_Cont[7]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[7]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; CCD_Capture:u3|Frame_Cont[13]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[13]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; CCD_Capture:u3|Frame_Cont[14]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[14]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; CCD_Capture:u3|X_Cont[13]                                                                                                                                    ; CCD_Capture:u3|X_Cont[13]                                                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; CCD_Capture:u3|X_Cont[14]                                                                                                                                    ; CCD_Capture:u3|X_Cont[14]                                                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; CCD_Capture:u3|Frame_Cont[1]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[1]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|cntr_3rf:cntr1|safe_q[0]                                       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|cntr_3rf:cntr1|safe_q[0]                                       ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|cntr_3rf:cntr1|safe_q[3]                                       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|cntr_3rf:cntr1|safe_q[3]                                       ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|cntr_3rf:cntr1|safe_q[10]                                      ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|cntr_3rf:cntr1|safe_q[10]                                      ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.519      ;
; 0.369 ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|cntr_3rf:cntr1|safe_q[9]                                       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|cntr_3rf:cntr1|safe_q[9]                                       ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; CCD_Capture:u3|Frame_Cont[3]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[3]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; CCD_Capture:u3|Frame_Cont[8]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[8]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.523      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                                                                                                         ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.215 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.247 ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.399      ;
; 0.259 ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.411      ;
; 0.263 ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.415      ;
; 0.301 ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.453      ;
; 0.304 ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.456      ;
; 0.325 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[20]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.477      ;
; 0.334 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[17]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.486      ;
; 0.336 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[18]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.488      ;
; 0.336 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[11]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.488      ;
; 0.364 ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.516      ;
; 0.373 ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.525      ;
; 0.376 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[20]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.001     ; 0.527      ;
; 0.378 ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.530      ;
; 0.381 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_DATA[20]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.533      ;
; 0.389 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_DATA[18]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.541      ;
; 0.393 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.545      ;
; 0.394 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.546      ;
; 0.399 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.551      ;
; 0.407 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[20]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.559      ;
; 0.408 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[17]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.560      ;
; 0.410 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[16]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.562      ;
; 0.410 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[18]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.562      ;
; 0.435 ; I2C_CCD_Config:u8|mI2C_DATA[3]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.004      ; 0.591      ;
; 0.446 ; I2C_CCD_Config:u8|mI2C_DATA[13]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.003      ; 0.601      ;
; 0.455 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.607      ;
; 0.456 ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.608      ;
; 0.456 ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.608      ;
; 0.457 ; I2C_CCD_Config:u8|mI2C_DATA[16]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.009      ; 0.618      ;
; 0.461 ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.613      ;
; 0.468 ; I2C_CCD_Config:u8|mI2C_DATA[4]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.002      ; 0.622      ;
; 0.489 ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_DATA[7]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 0.642      ;
; 0.490 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[17]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.001     ; 0.641      ;
; 0.490 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_DATA[16]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.642      ;
; 0.496 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.001     ; 0.647      ;
; 0.506 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_DATA[18]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.658      ;
; 0.508 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.002     ; 0.658      ;
; 0.508 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[6]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.002     ; 0.658      ;
; 0.515 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.001     ; 0.666      ;
; 0.517 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_DATA[20]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.669      ;
; 0.525 ; I2C_CCD_Config:u8|mI2C_DATA[1]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[1]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.004      ; 0.681      ;
; 0.530 ; I2C_CCD_Config:u8|mI2C_DATA[17]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.009      ; 0.691      ;
; 0.531 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.683      ;
; 0.532 ; I2C_CCD_Config:u8|mI2C_DATA[14]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.003      ; 0.687      ;
; 0.532 ; I2C_CCD_Config:u8|mI2C_DATA[6]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.010      ; 0.694      ;
; 0.532 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.684      ;
; 0.533 ; I2C_CCD_Config:u8|mI2C_DATA[18]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.009      ; 0.694      ;
; 0.533 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[16]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.001     ; 0.684      ;
; 0.534 ; I2C_CCD_Config:u8|mI2C_DATA[0]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[0]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.004      ; 0.690      ;
; 0.537 ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_DATA[0]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.006      ; 0.695      ;
; 0.539 ; I2C_CCD_Config:u8|mI2C_DATA[12]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.003      ; 0.694      ;
; 0.539 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.691      ;
; 0.540 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.009      ; 0.701      ;
; 0.540 ; I2C_CCD_Config:u8|mI2C_DATA[9]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.003      ; 0.695      ;
; 0.540 ; I2C_CCD_Config:u8|mI2C_DATA[15]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.004      ; 0.696      ;
; 0.540 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.009      ; 0.701      ;
; 0.541 ; I2C_CCD_Config:u8|mI2C_DATA[21]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.009      ; 0.702      ;
; 0.541 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.009      ; 0.702      ;
; 0.542 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.009      ; 0.703      ;
; 0.543 ; I2C_CCD_Config:u8|mI2C_DATA[2]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.004      ; 0.699      ;
; 0.543 ; I2C_CCD_Config:u8|mI2C_DATA[7]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[7]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.005      ; 0.700      ;
; 0.545 ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.697      ;
; 0.546 ; I2C_CCD_Config:u8|mI2C_DATA[11]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.009      ; 0.707      ;
; 0.546 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.698      ;
; 0.547 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_DATA[16]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.699      ;
; 0.547 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[18]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.001     ; 0.698      ;
; 0.549 ; I2C_CCD_Config:u8|mI2C_DATA[22]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.009      ; 0.710      ;
; 0.551 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[19]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.703      ;
; 0.552 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[23]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 0.705      ;
; 0.555 ; I2C_CCD_Config:u8|mI2C_DATA[10]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.010      ; 0.717      ;
; 0.563 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[22]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.715      ;
; 0.564 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[11]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.001     ; 0.715      ;
; 0.567 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.719      ;
; 0.571 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[10]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.002     ; 0.721      ;
; 0.574 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.726      ;
; 0.581 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_DATA[23]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 0.734      ;
; 0.582 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_DATA[19]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 0.735      ;
; 0.595 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.747      ;
; 0.597 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[10]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.001     ; 0.748      ;
; 0.602 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.754      ;
; 0.617 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[4]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.008      ; 0.777      ;
; 0.620 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.009      ; 0.781      ;
; 0.622 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.009      ; 0.783      ;
; 0.629 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.009      ; 0.790      ;
; 0.630 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.782      ;
; 0.631 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.001     ; 0.782      ;
; 0.636 ; I2C_CCD_Config:u8|mI2C_DATA[5]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.011      ; 0.799      ;
; 0.636 ; I2C_CCD_Config:u8|mI2C_DATA[19]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.008      ; 0.796      ;
; 0.636 ; I2C_CCD_Config:u8|mI2C_DATA[8]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.011      ; 0.799      ;
; 0.638 ; I2C_CCD_Config:u8|mI2C_DATA[20]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.010      ; 0.800      ;
; 0.639 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[13]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.006      ; 0.797      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'rClk[0]'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                               ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                          ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.394      ;
; 0.244 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                           ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.399      ;
; 0.249 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.402      ;
; 0.254 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                           ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.406      ;
; 0.259 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.411      ;
; 0.277 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.067      ; 0.482      ;
; 0.279 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.067      ; 0.484      ;
; 0.280 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.067      ; 0.485      ;
; 0.283 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.072      ; 0.493      ;
; 0.290 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.442      ;
; 0.293 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.067      ; 0.498      ;
; 0.305 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.457      ;
; 0.320 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; -0.001     ; 0.471      ;
; 0.321 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.473      ;
; 0.322 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; -0.001     ; 0.473      ;
; 0.322 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.008      ; 0.482      ;
; 0.323 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.475      ;
; 0.323 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.475      ;
; 0.323 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.475      ;
; 0.324 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.008      ; 0.484      ;
; 0.325 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.477      ;
; 0.328 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; -0.001     ; 0.479      ;
; 0.329 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.481      ;
; 0.333 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.485      ;
; 0.333 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.485      ;
; 0.333 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.485      ;
; 0.333 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; -0.001     ; 0.484      ;
; 0.335 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.487      ;
; 0.335 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.001      ; 0.488      ;
; 0.340 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.492      ;
; 0.353 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.001      ; 0.506      ;
; 0.358 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.511      ;
; 0.362 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.515      ;
; 0.365 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                           ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                           ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.522      ;
; 0.373 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.528      ;
; 0.378 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.532      ;
; 0.382 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.534      ;
; 0.383 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.001      ; 0.536      ;
; 0.387 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.001      ; 0.540      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'u6|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                               ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                              ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                                       ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                              ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                                                       ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                              ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                                                       ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                              ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                                                       ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                             ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                                                      ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                         ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                              ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                                                       ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                         ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                                                        ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                    ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                                          ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Read                                                                                                                                  ; Sdram_Control_4Port:u7|Read                                                                                                                                                           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                             ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                                                      ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                  ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                                           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                              ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                                                       ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                          ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                   ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Sdram_Control_4Port:u7|command:command1|rw_shift[1]                                                                                                          ; Sdram_Control_4Port:u7|command:command1|rw_shift[0]                                                                                                                                   ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]                          ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]                           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]                          ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]                           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; Sdram_Control_4Port:u7|control_interface:control1|REFRESH                                                                                                    ; Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                                                                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]                           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Sdram_Control_4Port:u7|mDATAOUT[14]                                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg7 ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 0.453      ;
; 0.241 ; Sdram_Control_4Port:u7|mADDR[14]                                                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[14]                                                                                                                           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]                           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                                                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u7|control_interface:control1|timer[15]                                                                                                  ; Sdram_Control_4Port:u7|control_interface:control1|timer[15]                                                                                                                           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u7|rRD2_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u7|rRD2_ADDR[22]                                                                                                                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u7|rWR2_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u7|rWR2_ADDR[22]                                                                                                                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u7|command:command1|rw_shift[0]                                                                                                          ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; Sdram_Control_4Port:u7|command:command1|rp_shift[2]                                                                                                          ; Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                                                                                   ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                                                      ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; Sdram_Control_4Port:u7|mDATAOUT[13]                                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg6 ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 0.458      ;
; 0.246 ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                                                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]                           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; Sdram_Control_4Port:u7|mDATAOUT[11]                                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg4 ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 0.459      ;
; 0.247 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                   ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                                                          ; Sdram_Control_4Port:u7|command:command1|rp_shift[0]                                                                                                                                   ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; Sdram_Control_4Port:u7|mDATAOUT[12]                                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg5 ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 0.461      ;
; 0.251 ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                         ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                                           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.403      ;
; 0.252 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.404      ;
; 0.252 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.405      ;
; 0.253 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.405      ;
; 0.253 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.405      ;
; 0.254 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]                           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.406      ;
; 0.256 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.408      ;
; 0.256 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.408      ;
; 0.257 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.409      ;
; 0.258 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[8]                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.410      ;
; 0.258 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.410      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'rClk[0]'                                                                                                                                                                                                                                       ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.064 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.289     ; 2.274      ;
; -2.064 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.289     ; 2.274      ;
; -2.064 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.289     ; 2.274      ;
; -2.064 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.289     ; 2.274      ;
; -2.064 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.289     ; 2.274      ;
; -2.064 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.289     ; 2.274      ;
; -2.064 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.289     ; 2.274      ;
; -2.064 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.289     ; 2.274      ;
; -2.063 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.287     ; 2.275      ;
; -2.063 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.287     ; 2.275      ;
; -2.063 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.287     ; 2.275      ;
; -2.063 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.287     ; 2.275      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.337     ; 1.976      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.336     ; 1.977      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.337     ; 1.976      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.336     ; 1.977      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.337     ; 1.976      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.338     ; 1.975      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.338     ; 1.975      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.337     ; 1.976      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.337     ; 1.976      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.338     ; 1.975      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.338     ; 1.975      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.337     ; 1.976      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.337     ; 1.976      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.336     ; 1.977      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.336     ; 1.977      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.336     ; 1.977      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.338     ; 1.975      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.336     ; 1.977      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.337     ; 1.976      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.336     ; 1.977      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.337     ; 1.976      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.337     ; 1.976      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.337     ; 1.976      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.336     ; 1.977      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.337     ; 1.976      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.336     ; 1.977      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.338     ; 1.975      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.338     ; 1.975      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.338     ; 1.975      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.337     ; 1.976      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.334     ; 1.979      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.334     ; 1.979      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.334     ; 1.979      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.334     ; 1.979      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.334     ; 1.979      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.334     ; 1.979      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.334     ; 1.979      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.334     ; 1.979      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.334     ; 1.979      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.334     ; 1.979      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.334     ; 1.979      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.334     ; 1.979      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.334     ; 1.979      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.334     ; 1.979      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.334     ; 1.979      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.334     ; 1.979      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.334     ; 1.979      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.342     ; 1.971      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.342     ; 1.971      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.342     ; 1.971      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.342     ; 1.971      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.334     ; 1.979      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.342     ; 1.971      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.334     ; 1.979      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.334     ; 1.979      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.342     ; 1.971      ;
; -1.781 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.334     ; 1.979      ;
; -1.780 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.334     ; 1.978      ;
; -1.780 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.334     ; 1.978      ;
; -1.780 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.334     ; 1.978      ;
; -1.281 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.337     ; 1.976      ;
; -1.281 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.341     ; 1.972      ;
; -0.808 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                    ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.352     ; 1.488      ;
; -0.529 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.348     ; 1.213      ;
; -0.529 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.348     ; 1.213      ;
; -0.521 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.348     ; 1.205      ;
; -0.521 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.348     ; 1.205      ;
; -0.521 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.348     ; 1.205      ;
; -0.521 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.348     ; 1.205      ;
; -0.521 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.348     ; 1.205      ;
; -0.521 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.348     ; 1.205      ;
; -0.521 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.348     ; 1.205      ;
; -0.521 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.348     ; 1.205      ;
; -0.521 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.348     ; 1.205      ;
; -0.521 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.348     ; 1.205      ;
; -0.521 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                  ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.348     ; 1.205      ;
; -0.521 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                  ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.348     ; 1.205      ;
; -0.521 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.349     ; 1.204      ;
; -0.521 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.349     ; 1.204      ;
; -0.521 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.349     ; 1.204      ;
; -0.521 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.349     ; 1.204      ;
; -0.521 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.349     ; 1.204      ;
; -0.521 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.349     ; 1.204      ;
; -0.521 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.349     ; 1.204      ;
; -0.521 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.349     ; 1.204      ;
; -0.521 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.349     ; 1.204      ;
; -0.521 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                  ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.349     ; 1.204      ;
; -0.521 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                  ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.349     ; 1.204      ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'GPIO_1[0]'                                                                                                                                                                                                                                    ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.039     ; 1.976      ;
; -1.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.039     ; 1.976      ;
; -1.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.039     ; 1.976      ;
; -1.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.039     ; 1.976      ;
; -1.481 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.037     ; 1.976      ;
; -1.481 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.037     ; 1.976      ;
; -1.481 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.037     ; 1.976      ;
; -1.441 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.003      ; 1.976      ;
; -1.438 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.006      ; 1.976      ;
; -1.438 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.006      ; 1.976      ;
; -1.438 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.006      ; 1.976      ;
; -1.432 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.013      ; 1.977      ;
; -1.432 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.013      ; 1.977      ;
; -1.428 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.017      ; 1.977      ;
; -1.428 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.017      ; 1.977      ;
; -1.428 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.017      ; 1.977      ;
; -1.428 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.017      ; 1.977      ;
; -1.428 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.017      ; 1.977      ;
; -1.428 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.017      ; 1.977      ;
; -1.428 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.017      ; 1.977      ;
; -1.428 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.022      ; 1.982      ;
; -1.428 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.022      ; 1.982      ;
; -1.428 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.022      ; 1.982      ;
; -1.428 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.017      ; 1.977      ;
; -1.418 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.027      ; 1.977      ;
; -1.418 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.027      ; 1.977      ;
; -1.418 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.027      ; 1.977      ;
; -1.418 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.027      ; 1.977      ;
; -1.418 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.027      ; 1.977      ;
; -1.418 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.027      ; 1.977      ;
; -1.418 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.027      ; 1.977      ;
; -1.418 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.027      ; 1.977      ;
; -1.418 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.027      ; 1.977      ;
; -1.418 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.027      ; 1.977      ;
; -1.418 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.027      ; 1.977      ;
; -1.418 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.027      ; 1.977      ;
; -1.418 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.027      ; 1.977      ;
; -1.418 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.027      ; 1.977      ;
; -1.418 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.027      ; 1.977      ;
; -1.405 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.033      ; 1.970      ;
; -1.405 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.033      ; 1.970      ;
; -1.405 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.033      ; 1.970      ;
; -1.405 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.033      ; 1.970      ;
; -1.405 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.033      ; 1.970      ;
; -1.405 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.033      ; 1.970      ;
; -1.405 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.033      ; 1.970      ;
; -1.397 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.052      ; 1.981      ;
; -1.397 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.052      ; 1.981      ;
; -1.397 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.052      ; 1.981      ;
; -1.397 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.052      ; 1.981      ;
; -1.397 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.052      ; 1.981      ;
; -1.397 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.052      ; 1.981      ;
; -1.397 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.052      ; 1.981      ;
; -1.397 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.052      ; 1.981      ;
; -1.397 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.052      ; 1.981      ;
; -1.397 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.052      ; 1.981      ;
; -1.397 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.052      ; 1.981      ;
; -1.397 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.052      ; 1.981      ;
; -1.397 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.052      ; 1.981      ;
; -1.397 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.052      ; 1.981      ;
; -1.397 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.052      ; 1.981      ;
; -1.397 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.052      ; 1.981      ;
; -1.393 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.056      ; 1.981      ;
; -1.393 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.056      ; 1.981      ;
; -1.393 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.056      ; 1.981      ;
; -1.393 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.056      ; 1.981      ;
; -1.393 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.056      ; 1.981      ;
; -1.393 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.056      ; 1.981      ;
; -1.393 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.056      ; 1.981      ;
; -1.393 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.056      ; 1.981      ;
; -1.393 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.056      ; 1.981      ;
; -1.393 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.056      ; 1.981      ;
; -1.393 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.056      ; 1.981      ;
; -1.390 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.058      ; 1.980      ;
; -1.390 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.058      ; 1.980      ;
; -1.390 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.058      ; 1.980      ;
; -1.390 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.058      ; 1.980      ;
; -1.390 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.058      ; 1.980      ;
; -1.390 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.058      ; 1.980      ;
; -1.390 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.058      ; 1.980      ;
; -1.390 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.058      ; 1.980      ;
; -1.390 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.058      ; 1.980      ;
; -1.390 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.058      ; 1.980      ;
; -1.390 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.058      ; 1.980      ;
; -1.390 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.058      ; 1.980      ;
; -1.390 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.058      ; 1.980      ;
; -1.390 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.058      ; 1.980      ;
; -1.390 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.058      ; 1.980      ;
; 0.108  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; -0.003     ; 0.921      ;
; 0.201  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; -0.002     ; 0.829      ;
; 0.220  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.017      ; 0.829      ;
; 0.220  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.017      ; 0.829      ;
; 0.220  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.017      ; 0.829      ;
; 0.220  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.017      ; 0.829      ;
; 0.220  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.017      ; 0.829      ;
; 0.220  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.017      ; 0.829      ;
; 0.220  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.017      ; 0.829      ;
; 0.220  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.017      ; 0.829      ;
; 0.220  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.017      ; 0.829      ;
; 0.220  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[10]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.017      ; 0.829      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                                                                 ;
+--------+---------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                           ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; -1.364 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.062      ;
; -1.361 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.059      ;
; -1.358 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.056      ;
; -1.357 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.055      ;
; -1.357 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.055      ;
; -1.357 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.055      ;
; -1.357 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.055      ;
; -1.357 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.055      ;
; -1.357 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.055      ;
; -1.357 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.055      ;
; -1.355 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.053      ;
; -1.351 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.049      ;
; -1.351 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.049      ;
; -1.351 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.049      ;
; -1.351 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.049      ;
; -1.351 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.049      ;
; -1.351 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.049      ;
; -1.351 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.049      ;
; -1.341 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.337     ; 2.036      ;
; -1.341 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.337     ; 2.036      ;
; -1.341 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.337     ; 2.036      ;
; -1.341 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.337     ; 2.036      ;
; -1.335 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.033      ;
; -1.335 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.337     ; 2.030      ;
; -1.335 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.337     ; 2.030      ;
; -1.335 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.337     ; 2.030      ;
; -1.335 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.337     ; 2.030      ;
; -1.332 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.030      ;
; -1.328 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.026      ;
; -1.328 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.026      ;
; -1.328 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.026      ;
; -1.328 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.026      ;
; -1.328 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.026      ;
; -1.328 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.026      ;
; -1.328 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.026      ;
; -1.327 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.340     ; 2.019      ;
; -1.324 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.340     ; 2.016      ;
; -1.320 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.340     ; 2.012      ;
; -1.320 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.340     ; 2.012      ;
; -1.320 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.340     ; 2.012      ;
; -1.320 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.340     ; 2.012      ;
; -1.320 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.340     ; 2.012      ;
; -1.320 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.340     ; 2.012      ;
; -1.320 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.340     ; 2.012      ;
; -1.319 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.344     ; 2.007      ;
; -1.319 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.344     ; 2.007      ;
; -1.319 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.344     ; 2.007      ;
; -1.319 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.344     ; 2.007      ;
; -1.319 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.344     ; 2.007      ;
; -1.319 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.340     ; 2.011      ;
; -1.318 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.016      ;
; -1.316 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.340     ; 2.008      ;
; -1.315 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.013      ;
; -1.313 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.344     ; 2.001      ;
; -1.313 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.344     ; 2.001      ;
; -1.313 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.344     ; 2.001      ;
; -1.313 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.344     ; 2.001      ;
; -1.313 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.344     ; 2.001      ;
; -1.312 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.337     ; 2.007      ;
; -1.312 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.337     ; 2.007      ;
; -1.312 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.337     ; 2.007      ;
; -1.312 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.337     ; 2.007      ;
; -1.312 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.340     ; 2.004      ;
; -1.312 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.340     ; 2.004      ;
; -1.312 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.340     ; 2.004      ;
; -1.312 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.340     ; 2.004      ;
; -1.312 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.340     ; 2.004      ;
; -1.312 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.340     ; 2.004      ;
; -1.312 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.340     ; 2.004      ;
; -1.311 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.009      ;
; -1.311 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.009      ;
; -1.311 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.009      ;
; -1.311 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.009      ;
; -1.311 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.009      ;
; -1.311 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.009      ;
; -1.311 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 2.009      ;
; -1.304 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.343     ; 1.993      ;
; -1.304 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.343     ; 1.993      ;
; -1.304 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.343     ; 1.993      ;
; -1.304 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.343     ; 1.993      ;
; -1.299 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 1.997      ;
; -1.296 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 1.994      ;
; -1.296 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.343     ; 1.985      ;
; -1.296 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.343     ; 1.985      ;
; -1.296 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.343     ; 1.985      ;
; -1.296 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.343     ; 1.985      ;
; -1.295 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.337     ; 1.990      ;
; -1.295 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.337     ; 1.990      ;
; -1.295 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.337     ; 1.990      ;
; -1.295 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.337     ; 1.990      ;
; -1.292 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 1.990      ;
; -1.292 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 1.990      ;
; -1.292 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 1.990      ;
; -1.292 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 1.990      ;
; -1.292 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 1.990      ;
; -1.292 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 1.990      ;
; -1.292 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.334     ; 1.990      ;
; -1.290 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.344     ; 1.978      ;
; -1.290 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.344     ; 1.978      ;
; -1.290 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.344     ; 1.978      ;
+--------+---------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'u6|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                    ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                        ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; -0.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.002     ; 2.272      ;
; -0.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.002     ; 2.272      ;
; -0.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.002     ; 2.272      ;
; -0.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.002     ; 2.272      ;
; -0.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.002     ; 2.272      ;
; -0.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.002     ; 2.272      ;
; -0.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.002     ; 2.272      ;
; -0.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.012     ; 2.262      ;
; -0.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.012     ; 2.262      ;
; -0.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.012     ; 2.262      ;
; -0.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.012     ; 2.262      ;
; -0.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.012     ; 2.262      ;
; -0.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.012     ; 2.262      ;
; -0.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.012     ; 2.262      ;
; -0.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.007     ; 2.267      ;
; -0.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.007     ; 2.267      ;
; -0.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.007     ; 2.267      ;
; -0.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.007     ; 2.267      ;
; -0.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.007     ; 2.267      ;
; -0.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.007     ; 2.267      ;
; -0.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.007     ; 2.267      ;
; -0.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.007     ; 2.267      ;
; -0.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.007     ; 2.267      ;
; -0.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -1.999     ; 2.275      ;
; -0.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -1.999     ; 2.275      ;
; -0.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -1.999     ; 2.275      ;
; -0.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -1.999     ; 2.275      ;
; -0.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -1.999     ; 2.275      ;
; -0.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -1.999     ; 2.275      ;
; -0.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -1.999     ; 2.275      ;
; -0.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -1.999     ; 2.275      ;
; -0.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -1.999     ; 2.275      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.051     ; 1.973      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.060     ; 1.964      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.043     ; 1.981      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.045     ; 1.979      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.043     ; 1.981      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.045     ; 1.979      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.058     ; 1.966      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.965      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.058     ; 1.966      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.965      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.058     ; 1.966      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.058     ; 1.966      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.965      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.965      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.058     ; 1.966      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.058     ; 1.966      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.058     ; 1.966      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.058     ; 1.966      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.965      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.058     ; 1.966      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.965      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.965      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.058     ; 1.966      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.058     ; 1.966      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.965      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.965      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.053     ; 1.971      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.965      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.965      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.965      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.058     ; 1.966      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.965      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.054     ; 1.970      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.965      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.058     ; 1.966      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.965      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.054     ; 1.970      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.054     ; 1.970      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.054     ; 1.970      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.054     ; 1.970      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.054     ; 1.970      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.054     ; 1.970      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.054     ; 1.970      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[3]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.054     ; 1.970      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[4]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.054     ; 1.970      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[4]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.054     ; 1.970      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[5]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.054     ; 1.970      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[5]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.054     ; 1.970      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[6]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.054     ; 1.970      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[6]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.054     ; 1.970      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[7]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.054     ; 1.970      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.054     ; 1.970      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.054     ; 1.970      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[8]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.054     ; 1.970      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.045     ; 1.979      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.045     ; 1.979      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.045     ; 1.979      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.045     ; 1.979      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.045     ; 1.979      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.045     ; 1.979      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.045     ; 1.979      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.045     ; 1.979      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.045     ; 1.979      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.043     ; 1.981      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.045     ; 1.979      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.043     ; 1.981      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.045     ; 1.979      ;
; 0.008  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.044     ; 1.980      ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CLOCK_50'                                                                                                                     ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.444 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.025      ; 2.613      ;
; 17.450 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.025      ; 2.607      ;
; 17.462 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.579      ;
; 17.462 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.579      ;
; 17.462 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.579      ;
; 17.462 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.579      ;
; 17.462 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.579      ;
; 17.462 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.579      ;
; 17.462 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.579      ;
; 17.462 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.579      ;
; 17.462 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.579      ;
; 17.462 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.579      ;
; 17.462 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.579      ;
; 17.462 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.579      ;
; 17.462 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.579      ;
; 17.462 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.579      ;
; 17.462 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.579      ;
; 17.462 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.579      ;
; 17.468 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.573      ;
; 17.468 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.573      ;
; 17.468 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.573      ;
; 17.468 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.573      ;
; 17.468 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.573      ;
; 17.468 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.573      ;
; 17.468 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.573      ;
; 17.468 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.573      ;
; 17.468 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.573      ;
; 17.468 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.573      ;
; 17.468 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.573      ;
; 17.468 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.573      ;
; 17.468 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.573      ;
; 17.468 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.573      ;
; 17.468 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.573      ;
; 17.468 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.573      ;
; 17.473 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.025      ; 2.584      ;
; 17.481 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.019      ; 2.570      ;
; 17.489 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.019      ; 2.562      ;
; 17.490 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.025      ; 2.567      ;
; 17.491 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.550      ;
; 17.491 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.550      ;
; 17.491 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.550      ;
; 17.491 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.550      ;
; 17.491 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.550      ;
; 17.491 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.550      ;
; 17.491 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.550      ;
; 17.491 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.550      ;
; 17.491 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.550      ;
; 17.491 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.550      ;
; 17.491 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.550      ;
; 17.491 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.550      ;
; 17.491 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.550      ;
; 17.491 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.550      ;
; 17.491 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.550      ;
; 17.491 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.550      ;
; 17.499 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.536      ;
; 17.499 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.536      ;
; 17.499 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.536      ;
; 17.499 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.536      ;
; 17.499 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.536      ;
; 17.499 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.536      ;
; 17.499 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.536      ;
; 17.499 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.536      ;
; 17.499 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.536      ;
; 17.499 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.536      ;
; 17.499 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.536      ;
; 17.499 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.536      ;
; 17.499 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.536      ;
; 17.499 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.536      ;
; 17.499 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.536      ;
; 17.499 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.536      ;
; 17.507 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.528      ;
; 17.507 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.528      ;
; 17.507 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.528      ;
; 17.507 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.528      ;
; 17.507 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.528      ;
; 17.507 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.528      ;
; 17.507 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.528      ;
; 17.507 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.528      ;
; 17.507 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.528      ;
; 17.507 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.528      ;
; 17.507 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.528      ;
; 17.507 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.528      ;
; 17.507 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.528      ;
; 17.507 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.528      ;
; 17.507 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.528      ;
; 17.507 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.528      ;
; 17.508 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.533      ;
; 17.508 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.533      ;
; 17.508 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.533      ;
; 17.508 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.533      ;
; 17.508 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.533      ;
; 17.508 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.533      ;
; 17.508 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.533      ;
; 17.508 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.533      ;
; 17.508 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.533      ;
; 17.508 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.533      ;
; 17.508 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.533      ;
; 17.508 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.533      ;
; 17.508 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.533      ;
; 17.508 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 2.533      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'GPIO_1[0]'                                                                                                                                                                                                                                    ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.596 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.075      ; 0.823      ;
; 0.596 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.075      ; 0.823      ;
; 0.596 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.075      ; 0.823      ;
; 0.596 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.075      ; 0.823      ;
; 0.596 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.075      ; 0.823      ;
; 0.596 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.075      ; 0.823      ;
; 0.596 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.075      ; 0.823      ;
; 0.596 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.075      ; 0.823      ;
; 0.602 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[1]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.075      ; 0.829      ;
; 0.602 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[2]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.075      ; 0.829      ;
; 0.602 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[3]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.075      ; 0.829      ;
; 0.602 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[4]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.075      ; 0.829      ;
; 0.602 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[5]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.075      ; 0.829      ;
; 0.602 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[6]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.075      ; 0.829      ;
; 0.602 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[7]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.075      ; 0.829      ;
; 0.602 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[8]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.075      ; 0.829      ;
; 0.602 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[9]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.075      ; 0.829      ;
; 0.602 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[10]                                                                                                                                ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.075      ; 0.829      ;
; 0.602 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[11]                                                                                                                                ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.075      ; 0.829      ;
; 0.602 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[12]                                                                                                                                ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.075      ; 0.829      ;
; 0.602 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[13]                                                                                                                                ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.075      ; 0.829      ;
; 0.602 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[14]                                                                                                                                ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.075      ; 0.829      ;
; 0.602 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                                ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.075      ; 0.829      ;
; 0.611 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mSTART                                                                                                                                        ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.021     ; 0.742      ;
; 0.611 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.021     ; 0.742      ;
; 0.611 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.021     ; 0.742      ;
; 0.611 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_LVAL                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.021     ; 0.742      ;
; 0.611 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.021     ; 0.742      ;
; 0.611 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.021     ; 0.742      ;
; 0.611 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.021     ; 0.742      ;
; 0.611 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.021     ; 0.742      ;
; 0.611 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.021     ; 0.742      ;
; 0.611 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.021     ; 0.742      ;
; 0.611 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.021     ; 0.742      ;
; 0.611 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.021     ; 0.742      ;
; 0.611 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.021     ; 0.742      ;
; 0.611 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[10]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.021     ; 0.742      ;
; 0.611 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[11]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.021     ; 0.742      ;
; 0.660 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.017      ; 0.829      ;
; 0.660 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.017      ; 0.829      ;
; 0.660 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.017      ; 0.829      ;
; 0.660 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.017      ; 0.829      ;
; 0.660 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.017      ; 0.829      ;
; 0.660 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.017      ; 0.829      ;
; 0.660 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.017      ; 0.829      ;
; 0.660 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.017      ; 0.829      ;
; 0.660 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.017      ; 0.829      ;
; 0.660 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[10]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.017      ; 0.829      ;
; 0.660 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[11]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.017      ; 0.829      ;
; 0.660 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[12]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.017      ; 0.829      ;
; 0.660 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[13]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.017      ; 0.829      ;
; 0.660 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[14]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.017      ; 0.829      ;
; 0.660 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[15]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.017      ; 0.829      ;
; 0.660 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.017      ; 0.829      ;
; 0.679 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.002     ; 0.829      ;
; 0.772 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; -0.003     ; 0.921      ;
; 2.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.058      ; 1.980      ;
; 2.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.058      ; 1.980      ;
; 2.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.058      ; 1.980      ;
; 2.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.058      ; 1.980      ;
; 2.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.058      ; 1.980      ;
; 2.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.058      ; 1.980      ;
; 2.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.058      ; 1.980      ;
; 2.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.058      ; 1.980      ;
; 2.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.058      ; 1.980      ;
; 2.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.058      ; 1.980      ;
; 2.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.058      ; 1.980      ;
; 2.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.058      ; 1.980      ;
; 2.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.058      ; 1.980      ;
; 2.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.058      ; 1.980      ;
; 2.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.058      ; 1.980      ;
; 2.273 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.056      ; 1.981      ;
; 2.273 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.056      ; 1.981      ;
; 2.273 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.056      ; 1.981      ;
; 2.273 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.056      ; 1.981      ;
; 2.273 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.056      ; 1.981      ;
; 2.273 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.056      ; 1.981      ;
; 2.273 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.056      ; 1.981      ;
; 2.273 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.056      ; 1.981      ;
; 2.273 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.056      ; 1.981      ;
; 2.273 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.056      ; 1.981      ;
; 2.273 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.056      ; 1.981      ;
; 2.277 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.052      ; 1.981      ;
; 2.277 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.052      ; 1.981      ;
; 2.277 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.052      ; 1.981      ;
; 2.277 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.052      ; 1.981      ;
; 2.277 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.052      ; 1.981      ;
; 2.277 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.052      ; 1.981      ;
; 2.277 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.052      ; 1.981      ;
; 2.277 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.052      ; 1.981      ;
; 2.277 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.052      ; 1.981      ;
; 2.277 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.052      ; 1.981      ;
; 2.277 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.052      ; 1.981      ;
; 2.277 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.052      ; 1.981      ;
; 2.277 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.052      ; 1.981      ;
; 2.277 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.052      ; 1.981      ;
; 2.277 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.052      ; 1.981      ;
; 2.277 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.052      ; 1.981      ;
; 2.285 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.033      ; 1.970      ;
; 2.285 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.033      ; 1.970      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CLOCK_50'                                                                                                                                    ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.078 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 1.223      ;
; 1.078 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 1.223      ;
; 1.078 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 1.223      ;
; 1.078 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 1.223      ;
; 1.170 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 1.315      ;
; 1.170 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 1.315      ;
; 1.170 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 1.315      ;
; 1.170 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 1.315      ;
; 1.170 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 1.315      ;
; 1.170 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 1.315      ;
; 1.170 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 1.315      ;
; 1.170 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 1.315      ;
; 1.170 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 1.315      ;
; 1.170 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 1.315      ;
; 1.170 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 1.315      ;
; 1.170 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 1.315      ;
; 1.170 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 1.315      ;
; 1.189 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.337      ;
; 1.189 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.337      ;
; 1.189 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.337      ;
; 1.189 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.337      ;
; 1.189 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.337      ;
; 1.189 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.337      ;
; 1.189 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.337      ;
; 1.189 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.337      ;
; 1.189 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.337      ;
; 1.189 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.337      ;
; 1.189 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.337      ;
; 1.189 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.337      ;
; 1.189 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.337      ;
; 1.189 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.337      ;
; 1.295 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.013     ; 1.434      ;
; 1.295 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.013     ; 1.434      ;
; 1.295 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.013     ; 1.434      ;
; 1.295 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.013     ; 1.434      ;
; 1.295 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.013     ; 1.434      ;
; 1.295 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.013     ; 1.434      ;
; 1.295 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.013     ; 1.434      ;
; 1.295 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.013     ; 1.434      ;
; 1.295 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.013     ; 1.434      ;
; 1.295 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.013     ; 1.434      ;
; 1.295 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.013     ; 1.434      ;
; 1.295 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.013     ; 1.434      ;
; 1.916 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.071      ;
; 1.916 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.071      ;
; 1.916 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.071      ;
; 1.916 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.071      ;
; 1.916 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.071      ;
; 1.916 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.071      ;
; 1.916 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.071      ;
; 1.916 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.071      ;
; 1.916 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.071      ;
; 1.916 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.071      ;
; 1.916 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.071      ;
; 1.916 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.071      ;
; 1.916 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.071      ;
; 1.916 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.071      ;
; 1.916 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.071      ;
; 1.916 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.071      ;
; 1.933 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.088      ;
; 1.933 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.088      ;
; 1.933 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.088      ;
; 1.933 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.088      ;
; 1.933 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.088      ;
; 1.933 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.088      ;
; 1.933 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.088      ;
; 1.933 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.088      ;
; 1.933 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.088      ;
; 1.933 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.088      ;
; 1.933 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.088      ;
; 1.933 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.088      ;
; 1.933 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.088      ;
; 1.933 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.088      ;
; 1.933 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.088      ;
; 1.933 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.088      ;
; 1.934 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.019      ; 2.105      ;
; 1.951 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.019      ; 2.122      ;
; 2.016 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.171      ;
; 2.016 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.171      ;
; 2.016 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.171      ;
; 2.016 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.171      ;
; 2.016 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.171      ;
; 2.016 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.171      ;
; 2.016 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.171      ;
; 2.016 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.171      ;
; 2.016 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.171      ;
; 2.016 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.171      ;
; 2.016 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.171      ;
; 2.016 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.171      ;
; 2.016 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.171      ;
; 2.016 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.171      ;
; 2.016 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.171      ;
; 2.016 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.171      ;
; 2.034 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.019      ; 2.205      ;
; 2.074 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.229      ;
; 2.074 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.229      ;
; 2.074 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.229      ;
; 2.074 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.229      ;
; 2.074 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.229      ;
; 2.074 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.229      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'rClk[0]'                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.083 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.735      ;
; 1.083 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.735      ;
; 1.083 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.735      ;
; 1.083 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.735      ;
; 1.083 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.735      ;
; 1.084 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.736      ;
; 1.084 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.736      ;
; 1.084 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.736      ;
; 1.084 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.736      ;
; 1.084 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.736      ;
; 1.153 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.805      ;
; 1.153 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.805      ;
; 1.153 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.805      ;
; 1.154 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                      ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 0.805      ;
; 1.154 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 0.805      ;
; 1.154 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 0.805      ;
; 1.154 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 0.805      ;
; 1.154 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 0.805      ;
; 1.154 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 0.805      ;
; 1.154 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 0.805      ;
; 1.154 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 0.805      ;
; 1.154 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 0.805      ;
; 1.154 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 0.805      ;
; 1.157 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                      ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 0.808      ;
; 1.157 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 0.808      ;
; 1.157 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 0.808      ;
; 1.157 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 0.808      ;
; 1.157 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 0.808      ;
; 1.157 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 0.808      ;
; 1.157 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 0.808      ;
; 1.401 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.348     ; 1.205      ;
; 1.401 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.348     ; 1.205      ;
; 1.401 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.348     ; 1.205      ;
; 1.401 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.348     ; 1.205      ;
; 1.401 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[4]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.348     ; 1.205      ;
; 1.401 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.348     ; 1.205      ;
; 1.401 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[6]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.348     ; 1.205      ;
; 1.401 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.348     ; 1.205      ;
; 1.401 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[8]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.348     ; 1.205      ;
; 1.401 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.348     ; 1.205      ;
; 1.401 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[10]                                                                                                                                ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.348     ; 1.205      ;
; 1.401 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[11]                                                                                                                                ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.348     ; 1.205      ;
; 1.401 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.349     ; 1.204      ;
; 1.401 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.349     ; 1.204      ;
; 1.401 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.349     ; 1.204      ;
; 1.401 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.349     ; 1.204      ;
; 1.401 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.349     ; 1.204      ;
; 1.401 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.349     ; 1.204      ;
; 1.401 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.349     ; 1.204      ;
; 1.401 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.349     ; 1.204      ;
; 1.401 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.349     ; 1.204      ;
; 1.401 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[10]                                                                                                                                ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.349     ; 1.204      ;
; 1.401 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[11]                                                                                                                                ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.349     ; 1.204      ;
; 1.401 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[3]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.349     ; 1.204      ;
; 1.409 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                               ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.348     ; 1.213      ;
; 1.409 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                               ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.348     ; 1.213      ;
; 1.688 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|oRequest                                                                                                                                  ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.352     ; 1.488      ;
; 2.161 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                               ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.337     ; 1.976      ;
; 2.161 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                               ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.341     ; 1.972      ;
; 2.660 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.334     ; 1.978      ;
; 2.660 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.334     ; 1.978      ;
; 2.660 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.334     ; 1.978      ;
; 2.661 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.337     ; 1.976      ;
; 2.661 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.336     ; 1.977      ;
; 2.661 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.337     ; 1.976      ;
; 2.661 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.336     ; 1.977      ;
; 2.661 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.337     ; 1.976      ;
; 2.661 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.338     ; 1.975      ;
; 2.661 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.338     ; 1.975      ;
; 2.661 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.337     ; 1.976      ;
; 2.661 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.337     ; 1.976      ;
; 2.661 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.338     ; 1.975      ;
; 2.661 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.338     ; 1.975      ;
; 2.661 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.337     ; 1.976      ;
; 2.661 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.337     ; 1.976      ;
; 2.661 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.336     ; 1.977      ;
; 2.661 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.336     ; 1.977      ;
; 2.661 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.336     ; 1.977      ;
; 2.661 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.338     ; 1.975      ;
; 2.661 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.336     ; 1.977      ;
; 2.661 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.337     ; 1.976      ;
; 2.661 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.336     ; 1.977      ;
; 2.661 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.337     ; 1.976      ;
; 2.661 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.337     ; 1.976      ;
; 2.661 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.337     ; 1.976      ;
; 2.661 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.336     ; 1.977      ;
; 2.661 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.337     ; 1.976      ;
; 2.661 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.336     ; 1.977      ;
; 2.661 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.338     ; 1.975      ;
; 2.661 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.338     ; 1.975      ;
; 2.661 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.338     ; 1.975      ;
; 2.661 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.337     ; 1.976      ;
; 2.661 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.334     ; 1.979      ;
; 2.661 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.334     ; 1.979      ;
; 2.661 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.334     ; 1.979      ;
; 2.661 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.334     ; 1.979      ;
; 2.661 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.334     ; 1.979      ;
; 2.661 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.334     ; 1.979      ;
; 2.661 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.334     ; 1.979      ;
; 2.661 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.334     ; 1.979      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                                                                          ;
+-------+------------------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                           ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; 1.599 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.349     ; 1.402      ;
; 1.599 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.349     ; 1.402      ;
; 1.599 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.349     ; 1.402      ;
; 1.599 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.349     ; 1.402      ;
; 1.599 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.349     ; 1.402      ;
; 1.599 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.349     ; 1.402      ;
; 1.616 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.349     ; 1.419      ;
; 1.616 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.349     ; 1.419      ;
; 1.616 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.349     ; 1.419      ;
; 1.616 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.349     ; 1.419      ;
; 1.616 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.349     ; 1.419      ;
; 1.616 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.349     ; 1.419      ;
; 1.697 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.350     ; 1.499      ;
; 1.697 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.350     ; 1.499      ;
; 1.697 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.350     ; 1.499      ;
; 1.697 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.350     ; 1.499      ;
; 1.697 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.350     ; 1.499      ;
; 1.699 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.349     ; 1.502      ;
; 1.699 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.349     ; 1.502      ;
; 1.699 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.349     ; 1.502      ;
; 1.699 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.349     ; 1.502      ;
; 1.699 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.349     ; 1.502      ;
; 1.699 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.349     ; 1.502      ;
; 1.714 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.350     ; 1.516      ;
; 1.714 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.350     ; 1.516      ;
; 1.714 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.350     ; 1.516      ;
; 1.714 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.350     ; 1.516      ;
; 1.714 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.350     ; 1.516      ;
; 1.719 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.343     ; 1.528      ;
; 1.719 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.343     ; 1.528      ;
; 1.719 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.343     ; 1.528      ;
; 1.719 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.343     ; 1.528      ;
; 1.735 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.340     ; 1.547      ;
; 1.735 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.340     ; 1.547      ;
; 1.735 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.340     ; 1.547      ;
; 1.735 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.340     ; 1.547      ;
; 1.735 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.340     ; 1.547      ;
; 1.735 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.340     ; 1.547      ;
; 1.735 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.340     ; 1.547      ;
; 1.736 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.343     ; 1.545      ;
; 1.736 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.343     ; 1.545      ;
; 1.736 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.343     ; 1.545      ;
; 1.736 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.343     ; 1.545      ;
; 1.739 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.340     ; 1.551      ;
; 1.742 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.340     ; 1.554      ;
; 1.752 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.340     ; 1.564      ;
; 1.752 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.340     ; 1.564      ;
; 1.752 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.340     ; 1.564      ;
; 1.752 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.340     ; 1.564      ;
; 1.752 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.340     ; 1.564      ;
; 1.752 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.340     ; 1.564      ;
; 1.752 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.340     ; 1.564      ;
; 1.756 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.340     ; 1.568      ;
; 1.757 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.349     ; 1.560      ;
; 1.757 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.349     ; 1.560      ;
; 1.757 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.349     ; 1.560      ;
; 1.757 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.349     ; 1.560      ;
; 1.757 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.349     ; 1.560      ;
; 1.757 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.349     ; 1.560      ;
; 1.759 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.340     ; 1.571      ;
; 1.772 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.349     ; 1.575      ;
; 1.772 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.349     ; 1.575      ;
; 1.772 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.349     ; 1.575      ;
; 1.772 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.349     ; 1.575      ;
; 1.772 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.349     ; 1.575      ;
; 1.772 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.349     ; 1.575      ;
; 1.778 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.343     ; 1.587      ;
; 1.778 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.343     ; 1.587      ;
; 1.778 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.343     ; 1.587      ;
; 1.778 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.343     ; 1.587      ;
; 1.778 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.343     ; 1.587      ;
; 1.778 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.343     ; 1.587      ;
; 1.797 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.350     ; 1.599      ;
; 1.797 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.350     ; 1.599      ;
; 1.797 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.350     ; 1.599      ;
; 1.797 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.350     ; 1.599      ;
; 1.797 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.350     ; 1.599      ;
; 1.819 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.343     ; 1.628      ;
; 1.819 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.343     ; 1.628      ;
; 1.819 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.343     ; 1.628      ;
; 1.819 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.343     ; 1.628      ;
; 1.832 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.349     ; 1.635      ;
; 1.832 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.349     ; 1.635      ;
; 1.832 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.349     ; 1.635      ;
; 1.832 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.349     ; 1.635      ;
; 1.832 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.349     ; 1.635      ;
; 1.832 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.349     ; 1.635      ;
; 1.835 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.340     ; 1.647      ;
; 1.835 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.340     ; 1.647      ;
; 1.835 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.340     ; 1.647      ;
; 1.835 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.340     ; 1.647      ;
; 1.835 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.340     ; 1.647      ;
; 1.835 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.340     ; 1.647      ;
; 1.835 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.340     ; 1.647      ;
; 1.839 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.340     ; 1.651      ;
; 1.842 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.340     ; 1.654      ;
; 1.847 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.356     ; 1.643      ;
; 1.847 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.356     ; 1.643      ;
; 1.847 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.356     ; 1.643      ;
; 1.847 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.356     ; 1.643      ;
+-------+------------------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'u6|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                  ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.051     ; 1.973      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.060     ; 1.964      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.043     ; 1.981      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.045     ; 1.979      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.043     ; 1.981      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.045     ; 1.979      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 1.966      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.059     ; 1.965      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 1.966      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.059     ; 1.965      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 1.966      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 1.966      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.059     ; 1.965      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.059     ; 1.965      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 1.966      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 1.966      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 1.966      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 1.966      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.059     ; 1.965      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 1.966      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.059     ; 1.965      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.059     ; 1.965      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 1.966      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 1.966      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.059     ; 1.965      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.059     ; 1.965      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.053     ; 1.971      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.059     ; 1.965      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.059     ; 1.965      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.059     ; 1.965      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 1.966      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.059     ; 1.965      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.054     ; 1.970      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.059     ; 1.965      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 1.966      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.059     ; 1.965      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.054     ; 1.970      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.054     ; 1.970      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.054     ; 1.970      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.054     ; 1.970      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.054     ; 1.970      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.054     ; 1.970      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.054     ; 1.970      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[3]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.054     ; 1.970      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[4]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.054     ; 1.970      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[4]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.054     ; 1.970      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[5]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.054     ; 1.970      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[5]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.054     ; 1.970      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[6]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.054     ; 1.970      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[6]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.054     ; 1.970      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[7]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.054     ; 1.970      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.054     ; 1.970      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.054     ; 1.970      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[8]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.054     ; 1.970      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.045     ; 1.979      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.045     ; 1.979      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.045     ; 1.979      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.045     ; 1.979      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.045     ; 1.979      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.045     ; 1.979      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.045     ; 1.979      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.045     ; 1.979      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.045     ; 1.979      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.043     ; 1.981      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.045     ; 1.979      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.043     ; 1.981      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.045     ; 1.979      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.044     ; 1.980      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.045     ; 1.979      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.043     ; 1.981      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.045     ; 1.979      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.043     ; 1.981      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.045     ; 1.979      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.045     ; 1.979      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.045     ; 1.979      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.043     ; 1.981      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.045     ; 1.979      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.043     ; 1.981      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.045     ; 1.979      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.045     ; 1.979      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.044     ; 1.980      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.044     ; 1.980      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.044     ; 1.980      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.044     ; 1.980      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.044     ; 1.980      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.044     ; 1.980      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[3]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.044     ; 1.980      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.044     ; 1.980      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[4]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.044     ; 1.980      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[4]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.044     ; 1.980      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[5]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.044     ; 1.980      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[5]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.044     ; 1.980      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[6]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.044     ; 1.980      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[6]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.045     ; 1.979      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.044     ; 1.980      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[7]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.044     ; 1.980      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.044     ; 1.980      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[8]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.045     ; 1.979      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.046     ; 1.978      ;
; 3.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.046     ; 1.978      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'GPIO_1[0]'                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'rClk[0]'                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]                            ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                            ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[7]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[7]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[10]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[10]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[11]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[11]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[12]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[12]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[13]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[13]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[14]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[14]                   ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'u6|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+--------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+--------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg0 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg0 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg1 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg1 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg2 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg2 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg3 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg3 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg4 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg4 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg5 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg5 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg6 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg6 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg7 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg7 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg8 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg8 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg1  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg1  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg2  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg2  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg3  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg3  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg4  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg4  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg5  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg5  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg6  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg6  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg7  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg7  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_we_reg       ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_we_reg       ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg0 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg0 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg1 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg1 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg2 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg2 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg3 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg3 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg4 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg4 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg5 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg5 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg6 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg6 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg7 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg7 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg8 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg8 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg1  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg1  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg2  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg2  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg3  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg3  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_we_reg       ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_we_reg       ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                          ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                          ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                         ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                         ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                         ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                         ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                         ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                         ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                         ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                         ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                         ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                         ;
+-------+--------------+----------------+------------------+--------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                  ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]    ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                     ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; KEY[*]       ; CLOCK_50                        ; 2.879  ; 2.879  ; Rise       ; CLOCK_50                        ;
;  KEY[1]      ; CLOCK_50                        ; 2.879  ; 2.879  ; Rise       ; CLOCK_50                        ;
; SW[*]        ; CLOCK_50                        ; 0.640  ; 0.640  ; Rise       ; CLOCK_50                        ;
;  SW[0]       ; CLOCK_50                        ; 0.640  ; 0.640  ; Rise       ; CLOCK_50                        ;
; GPIO_1[*]    ; GPIO_1[0]                       ; -0.626 ; -0.626 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[1]   ; GPIO_1[0]                       ; -0.669 ; -0.669 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[3]   ; GPIO_1[0]                       ; -0.725 ; -0.725 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[4]   ; GPIO_1[0]                       ; -0.636 ; -0.636 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[5]   ; GPIO_1[0]                       ; -0.751 ; -0.751 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[6]   ; GPIO_1[0]                       ; -0.715 ; -0.715 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[7]   ; GPIO_1[0]                       ; -0.887 ; -0.887 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[8]   ; GPIO_1[0]                       ; -0.698 ; -0.698 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[9]   ; GPIO_1[0]                       ; -0.636 ; -0.636 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[10]  ; GPIO_1[0]                       ; -0.725 ; -0.725 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[11]  ; GPIO_1[0]                       ; -0.626 ; -0.626 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[12]  ; GPIO_1[0]                       ; -0.725 ; -0.725 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[13]  ; GPIO_1[0]                       ; -0.908 ; -0.908 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[21]  ; GPIO_1[0]                       ; -0.832 ; -0.832 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[22]  ; GPIO_1[0]                       ; -0.708 ; -0.708 ; Rise       ; GPIO_1[0]                       ;
; KEY[*]       ; GPIO_1[0]                       ; 2.252  ; 2.252  ; Rise       ; GPIO_1[0]                       ;
;  KEY[2]      ; GPIO_1[0]                       ; 2.252  ; 2.252  ; Rise       ; GPIO_1[0]                       ;
;  KEY[3]      ; GPIO_1[0]                       ; 2.121  ; 2.121  ; Rise       ; GPIO_1[0]                       ;
; GPIO_1[*]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 2.692  ; 2.692  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[23]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 2.692  ; 2.692  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; SW[*]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.822  ; 0.822  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  SW[8]       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.822  ; 0.822  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; DRAM_DQ[*]   ; CLOCK_50                        ; 4.094  ; 4.094  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[6]  ; CLOCK_50                        ; 4.001  ; 4.001  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[7]  ; CLOCK_50                        ; 4.067  ; 4.067  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[8]  ; CLOCK_50                        ; 3.601  ; 3.601  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[9]  ; CLOCK_50                        ; 3.842  ; 3.842  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[11] ; CLOCK_50                        ; 4.074  ; 4.074  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[12] ; CLOCK_50                        ; 4.094  ; 4.094  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[13] ; CLOCK_50                        ; 4.049  ; 4.049  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[14] ; CLOCK_50                        ; 4.056  ; 4.056  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; KEY[*]       ; CLOCK_50                        ; -2.064 ; -2.064 ; Rise       ; CLOCK_50                        ;
;  KEY[1]      ; CLOCK_50                        ; -2.064 ; -2.064 ; Rise       ; CLOCK_50                        ;
; SW[*]        ; CLOCK_50                        ; 0.677  ; 0.677  ; Rise       ; CLOCK_50                        ;
;  SW[0]       ; CLOCK_50                        ; 0.677  ; 0.677  ; Rise       ; CLOCK_50                        ;
; GPIO_1[*]    ; GPIO_1[0]                       ; 1.009  ; 1.009  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[1]   ; GPIO_1[0]                       ; 0.770  ; 0.770  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[3]   ; GPIO_1[0]                       ; 0.826  ; 0.826  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[4]   ; GPIO_1[0]                       ; 0.737  ; 0.737  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[5]   ; GPIO_1[0]                       ; 0.852  ; 0.852  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[6]   ; GPIO_1[0]                       ; 0.816  ; 0.816  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[7]   ; GPIO_1[0]                       ; 0.988  ; 0.988  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[8]   ; GPIO_1[0]                       ; 0.799  ; 0.799  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[9]   ; GPIO_1[0]                       ; 0.737  ; 0.737  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[10]  ; GPIO_1[0]                       ; 0.826  ; 0.826  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[11]  ; GPIO_1[0]                       ; 0.727  ; 0.727  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[12]  ; GPIO_1[0]                       ; 0.826  ; 0.826  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[13]  ; GPIO_1[0]                       ; 1.009  ; 1.009  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[21]  ; GPIO_1[0]                       ; 0.918  ; 0.918  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[22]  ; GPIO_1[0]                       ; 0.794  ; 0.794  ; Rise       ; GPIO_1[0]                       ;
; KEY[*]       ; GPIO_1[0]                       ; -2.001 ; -2.001 ; Rise       ; GPIO_1[0]                       ;
;  KEY[2]      ; GPIO_1[0]                       ; -2.132 ; -2.132 ; Rise       ; GPIO_1[0]                       ;
;  KEY[3]      ; GPIO_1[0]                       ; -2.001 ; -2.001 ; Rise       ; GPIO_1[0]                       ;
; GPIO_1[*]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -2.297 ; -2.297 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[23]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -2.297 ; -2.297 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; SW[*]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -0.225 ; -0.225 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  SW[8]       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -0.225 ; -0.225 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; DRAM_DQ[*]   ; CLOCK_50                        ; -3.481 ; -3.481 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[6]  ; CLOCK_50                        ; -3.881 ; -3.881 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[7]  ; CLOCK_50                        ; -3.947 ; -3.947 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[8]  ; CLOCK_50                        ; -3.481 ; -3.481 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[9]  ; CLOCK_50                        ; -3.722 ; -3.722 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[11] ; CLOCK_50                        ; -3.954 ; -3.954 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[12] ; CLOCK_50                        ; -3.974 ; -3.974 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[13] ; CLOCK_50                        ; -3.929 ; -3.929 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[14] ; CLOCK_50                        ; -3.936 ; -3.936 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port      ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+
; GPIO_1[*]      ; CLOCK_50                        ; 4.885  ; 4.885  ; Rise       ; CLOCK_50                        ;
;  GPIO_1[17]    ; CLOCK_50                        ; 4.885  ; 4.885  ; Rise       ; CLOCK_50                        ;
; HEX0[*]        ; GPIO_1[0]                       ; 5.129  ; 5.129  ; Rise       ; GPIO_1[0]                       ;
;  HEX0[0]       ; GPIO_1[0]                       ; 5.090  ; 5.090  ; Rise       ; GPIO_1[0]                       ;
;  HEX0[1]       ; GPIO_1[0]                       ; 5.129  ; 5.129  ; Rise       ; GPIO_1[0]                       ;
;  HEX0[2]       ; GPIO_1[0]                       ; 5.071  ; 5.071  ; Rise       ; GPIO_1[0]                       ;
;  HEX0[3]       ; GPIO_1[0]                       ; 5.113  ; 5.113  ; Rise       ; GPIO_1[0]                       ;
;  HEX0[4]       ; GPIO_1[0]                       ; 5.001  ; 5.001  ; Rise       ; GPIO_1[0]                       ;
;  HEX0[5]       ; GPIO_1[0]                       ; 4.993  ; 4.993  ; Rise       ; GPIO_1[0]                       ;
;  HEX0[6]       ; GPIO_1[0]                       ; 4.993  ; 4.993  ; Rise       ; GPIO_1[0]                       ;
; HEX1[*]        ; GPIO_1[0]                       ; 5.376  ; 5.376  ; Rise       ; GPIO_1[0]                       ;
;  HEX1[0]       ; GPIO_1[0]                       ; 5.365  ; 5.365  ; Rise       ; GPIO_1[0]                       ;
;  HEX1[1]       ; GPIO_1[0]                       ; 5.203  ; 5.203  ; Rise       ; GPIO_1[0]                       ;
;  HEX1[2]       ; GPIO_1[0]                       ; 5.203  ; 5.203  ; Rise       ; GPIO_1[0]                       ;
;  HEX1[3]       ; GPIO_1[0]                       ; 5.217  ; 5.217  ; Rise       ; GPIO_1[0]                       ;
;  HEX1[4]       ; GPIO_1[0]                       ; 5.228  ; 5.228  ; Rise       ; GPIO_1[0]                       ;
;  HEX1[5]       ; GPIO_1[0]                       ; 5.376  ; 5.376  ; Rise       ; GPIO_1[0]                       ;
;  HEX1[6]       ; GPIO_1[0]                       ; 5.311  ; 5.311  ; Rise       ; GPIO_1[0]                       ;
; HEX2[*]        ; GPIO_1[0]                       ; 5.120  ; 5.120  ; Rise       ; GPIO_1[0]                       ;
;  HEX2[0]       ; GPIO_1[0]                       ; 5.036  ; 5.036  ; Rise       ; GPIO_1[0]                       ;
;  HEX2[1]       ; GPIO_1[0]                       ; 4.965  ; 4.965  ; Rise       ; GPIO_1[0]                       ;
;  HEX2[2]       ; GPIO_1[0]                       ; 5.006  ; 5.006  ; Rise       ; GPIO_1[0]                       ;
;  HEX2[3]       ; GPIO_1[0]                       ; 5.002  ; 5.002  ; Rise       ; GPIO_1[0]                       ;
;  HEX2[4]       ; GPIO_1[0]                       ; 5.061  ; 5.061  ; Rise       ; GPIO_1[0]                       ;
;  HEX2[5]       ; GPIO_1[0]                       ; 5.095  ; 5.095  ; Rise       ; GPIO_1[0]                       ;
;  HEX2[6]       ; GPIO_1[0]                       ; 5.120  ; 5.120  ; Rise       ; GPIO_1[0]                       ;
; HEX3[*]        ; GPIO_1[0]                       ; 5.338  ; 5.338  ; Rise       ; GPIO_1[0]                       ;
;  HEX3[0]       ; GPIO_1[0]                       ; 5.055  ; 5.055  ; Rise       ; GPIO_1[0]                       ;
;  HEX3[1]       ; GPIO_1[0]                       ; 5.322  ; 5.322  ; Rise       ; GPIO_1[0]                       ;
;  HEX3[2]       ; GPIO_1[0]                       ; 5.204  ; 5.204  ; Rise       ; GPIO_1[0]                       ;
;  HEX3[3]       ; GPIO_1[0]                       ; 5.338  ; 5.338  ; Rise       ; GPIO_1[0]                       ;
;  HEX3[4]       ; GPIO_1[0]                       ; 5.206  ; 5.206  ; Rise       ; GPIO_1[0]                       ;
;  HEX3[5]       ; GPIO_1[0]                       ; 5.199  ; 5.199  ; Rise       ; GPIO_1[0]                       ;
;  HEX3[6]       ; GPIO_1[0]                       ; 5.209  ; 5.209  ; Rise       ; GPIO_1[0]                       ;
; LEDG[*]        ; GPIO_1[0]                       ; 5.057  ; 5.057  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[0]       ; GPIO_1[0]                       ; 4.435  ; 4.435  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[1]       ; GPIO_1[0]                       ; 4.674  ; 4.674  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[2]       ; GPIO_1[0]                       ; 4.785  ; 4.785  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[3]       ; GPIO_1[0]                       ; 5.057  ; 5.057  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[4]       ; GPIO_1[0]                       ; 4.925  ; 4.925  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[5]       ; GPIO_1[0]                       ; 4.756  ; 4.756  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[6]       ; GPIO_1[0]                       ; 4.888  ; 4.888  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[7]       ; GPIO_1[0]                       ; 4.942  ; 4.942  ; Rise       ; GPIO_1[0]                       ;
; GPIO_1[*]      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 4.532  ; 4.532  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[23]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 4.083  ; 4.083  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[24]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 4.532  ; 4.532  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; GPIO_1[*]      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 3.175  ;        ; Fall       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[24]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 3.175  ;        ; Fall       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; GPIO_1[*]      ; rClk[0]                         ; 2.091  ;        ; Rise       ; rClk[0]                         ;
;  GPIO_1[16]    ; rClk[0]                         ; 2.091  ;        ; Rise       ; rClk[0]                         ;
; VGA_B[*]       ; rClk[0]                         ; 5.263  ; 5.263  ; Rise       ; rClk[0]                         ;
;  VGA_B[0]      ; rClk[0]                         ; 5.263  ; 5.263  ; Rise       ; rClk[0]                         ;
;  VGA_B[1]      ; rClk[0]                         ; 4.912  ; 4.912  ; Rise       ; rClk[0]                         ;
;  VGA_B[2]      ; rClk[0]                         ; 4.940  ; 4.940  ; Rise       ; rClk[0]                         ;
;  VGA_B[3]      ; rClk[0]                         ; 4.896  ; 4.896  ; Rise       ; rClk[0]                         ;
; VGA_G[*]       ; rClk[0]                         ; 5.449  ; 5.449  ; Rise       ; rClk[0]                         ;
;  VGA_G[0]      ; rClk[0]                         ; 5.381  ; 5.381  ; Rise       ; rClk[0]                         ;
;  VGA_G[1]      ; rClk[0]                         ; 5.414  ; 5.414  ; Rise       ; rClk[0]                         ;
;  VGA_G[2]      ; rClk[0]                         ; 5.314  ; 5.314  ; Rise       ; rClk[0]                         ;
;  VGA_G[3]      ; rClk[0]                         ; 5.449  ; 5.449  ; Rise       ; rClk[0]                         ;
; VGA_HS         ; rClk[0]                         ; 3.601  ; 3.601  ; Rise       ; rClk[0]                         ;
; VGA_R[*]       ; rClk[0]                         ; 5.487  ; 5.487  ; Rise       ; rClk[0]                         ;
;  VGA_R[0]      ; rClk[0]                         ; 5.399  ; 5.399  ; Rise       ; rClk[0]                         ;
;  VGA_R[1]      ; rClk[0]                         ; 5.487  ; 5.487  ; Rise       ; rClk[0]                         ;
;  VGA_R[2]      ; rClk[0]                         ; 5.391  ; 5.391  ; Rise       ; rClk[0]                         ;
;  VGA_R[3]      ; rClk[0]                         ; 5.363  ; 5.363  ; Rise       ; rClk[0]                         ;
; VGA_VS         ; rClk[0]                         ; 3.577  ; 3.577  ; Rise       ; rClk[0]                         ;
; GPIO_1[*]      ; rClk[0]                         ;        ; 2.091  ; Fall       ; rClk[0]                         ;
;  GPIO_1[16]    ; rClk[0]                         ;        ; 2.091  ; Fall       ; rClk[0]                         ;
; VGA_B[*]       ; rClk[0]                         ; 4.278  ; 4.278  ; Fall       ; rClk[0]                         ;
;  VGA_B[0]      ; rClk[0]                         ; 4.173  ; 4.173  ; Fall       ; rClk[0]                         ;
;  VGA_B[1]      ; rClk[0]                         ; 4.240  ; 4.240  ; Fall       ; rClk[0]                         ;
;  VGA_B[2]      ; rClk[0]                         ; 4.278  ; 4.278  ; Fall       ; rClk[0]                         ;
;  VGA_B[3]      ; rClk[0]                         ; 4.221  ; 4.221  ; Fall       ; rClk[0]                         ;
; VGA_G[*]       ; rClk[0]                         ; 4.309  ; 4.309  ; Fall       ; rClk[0]                         ;
;  VGA_G[0]      ; rClk[0]                         ; 4.290  ; 4.290  ; Fall       ; rClk[0]                         ;
;  VGA_G[1]      ; rClk[0]                         ; 4.283  ; 4.283  ; Fall       ; rClk[0]                         ;
;  VGA_G[2]      ; rClk[0]                         ; 4.156  ; 4.156  ; Fall       ; rClk[0]                         ;
;  VGA_G[3]      ; rClk[0]                         ; 4.309  ; 4.309  ; Fall       ; rClk[0]                         ;
; VGA_R[*]       ; rClk[0]                         ; 4.640  ; 4.640  ; Fall       ; rClk[0]                         ;
;  VGA_R[0]      ; rClk[0]                         ; 4.354  ; 4.354  ; Fall       ; rClk[0]                         ;
;  VGA_R[1]      ; rClk[0]                         ; 4.640  ; 4.640  ; Fall       ; rClk[0]                         ;
;  VGA_R[2]      ; rClk[0]                         ; 4.382  ; 4.382  ; Fall       ; rClk[0]                         ;
;  VGA_R[3]      ; rClk[0]                         ; 4.410  ; 4.410  ; Fall       ; rClk[0]                         ;
; DRAM_ADDR[*]   ; CLOCK_50                        ; 2.270  ; 2.270  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[0]  ; CLOCK_50                        ; 2.207  ; 2.207  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[1]  ; CLOCK_50                        ; 2.150  ; 2.150  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[2]  ; CLOCK_50                        ; 2.270  ; 2.270  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[3]  ; CLOCK_50                        ; 2.224  ; 2.224  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[4]  ; CLOCK_50                        ; 2.020  ; 2.020  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[5]  ; CLOCK_50                        ; 2.034  ; 2.034  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[6]  ; CLOCK_50                        ; 2.008  ; 2.008  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[7]  ; CLOCK_50                        ; 2.020  ; 2.020  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[8]  ; CLOCK_50                        ; 2.019  ; 2.019  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[9]  ; CLOCK_50                        ; 2.006  ; 2.006  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[10] ; CLOCK_50                        ; 2.205  ; 2.205  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[11] ; CLOCK_50                        ; 1.863  ; 1.863  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_BA_0      ; CLOCK_50                        ; 2.177  ; 2.177  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_BA_1      ; CLOCK_50                        ; 2.046  ; 2.046  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CAS_N     ; CLOCK_50                        ; 2.178  ; 2.178  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CS_N      ; CLOCK_50                        ; 2.162  ; 2.162  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_DQ[*]     ; CLOCK_50                        ; 3.207  ; 3.207  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[0]    ; CLOCK_50                        ; 2.992  ; 2.992  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[1]    ; CLOCK_50                        ; 3.146  ; 3.146  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[2]    ; CLOCK_50                        ; 3.207  ; 3.207  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[3]    ; CLOCK_50                        ; 3.113  ; 3.113  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[4]    ; CLOCK_50                        ; 3.204  ; 3.204  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[5]    ; CLOCK_50                        ; 3.111  ; 3.111  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[6]    ; CLOCK_50                        ; 3.155  ; 3.155  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[7]    ; CLOCK_50                        ; 3.127  ; 3.127  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[8]    ; CLOCK_50                        ; 2.854  ; 2.854  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[9]    ; CLOCK_50                        ; 2.750  ; 2.750  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[10]   ; CLOCK_50                        ; 2.762  ; 2.762  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[11]   ; CLOCK_50                        ; 2.777  ; 2.777  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[12]   ; CLOCK_50                        ; 2.746  ; 2.746  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[13]   ; CLOCK_50                        ; 2.973  ; 2.973  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[14]   ; CLOCK_50                        ; 2.969  ; 2.969  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[15]   ; CLOCK_50                        ; 2.977  ; 2.977  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_LDQM      ; CLOCK_50                        ; 2.155  ; 2.155  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_RAS_N     ; CLOCK_50                        ; 2.107  ; 2.107  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_UDQM      ; CLOCK_50                        ; 2.196  ; 2.196  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_WE_N      ; CLOCK_50                        ; 2.056  ; 2.056  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CLK       ; CLOCK_50                        ; -3.119 ;        ; Rise       ; u6|altpll_component|pll|clk[1]  ;
; DRAM_CLK       ; CLOCK_50                        ;        ; -3.119 ; Fall       ; u6|altpll_component|pll|clk[1]  ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port      ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+
; GPIO_1[*]      ; CLOCK_50                        ; 4.885  ; 4.885  ; Rise       ; CLOCK_50                        ;
;  GPIO_1[17]    ; CLOCK_50                        ; 4.885  ; 4.885  ; Rise       ; CLOCK_50                        ;
; HEX0[*]        ; GPIO_1[0]                       ; 4.841  ; 4.841  ; Rise       ; GPIO_1[0]                       ;
;  HEX0[0]       ; GPIO_1[0]                       ; 4.941  ; 4.941  ; Rise       ; GPIO_1[0]                       ;
;  HEX0[1]       ; GPIO_1[0]                       ; 4.980  ; 4.980  ; Rise       ; GPIO_1[0]                       ;
;  HEX0[2]       ; GPIO_1[0]                       ; 4.919  ; 4.919  ; Rise       ; GPIO_1[0]                       ;
;  HEX0[3]       ; GPIO_1[0]                       ; 4.964  ; 4.964  ; Rise       ; GPIO_1[0]                       ;
;  HEX0[4]       ; GPIO_1[0]                       ; 4.853  ; 4.853  ; Rise       ; GPIO_1[0]                       ;
;  HEX0[5]       ; GPIO_1[0]                       ; 4.841  ; 4.841  ; Rise       ; GPIO_1[0]                       ;
;  HEX0[6]       ; GPIO_1[0]                       ; 4.844  ; 4.844  ; Rise       ; GPIO_1[0]                       ;
; HEX1[*]        ; GPIO_1[0]                       ; 4.822  ; 4.822  ; Rise       ; GPIO_1[0]                       ;
;  HEX1[0]       ; GPIO_1[0]                       ; 4.986  ; 4.986  ; Rise       ; GPIO_1[0]                       ;
;  HEX1[1]       ; GPIO_1[0]                       ; 4.822  ; 4.822  ; Rise       ; GPIO_1[0]                       ;
;  HEX1[2]       ; GPIO_1[0]                       ; 4.828  ; 4.828  ; Rise       ; GPIO_1[0]                       ;
;  HEX1[3]       ; GPIO_1[0]                       ; 4.835  ; 4.835  ; Rise       ; GPIO_1[0]                       ;
;  HEX1[4]       ; GPIO_1[0]                       ; 4.846  ; 4.846  ; Rise       ; GPIO_1[0]                       ;
;  HEX1[5]       ; GPIO_1[0]                       ; 4.997  ; 4.997  ; Rise       ; GPIO_1[0]                       ;
;  HEX1[6]       ; GPIO_1[0]                       ; 4.934  ; 4.934  ; Rise       ; GPIO_1[0]                       ;
; HEX2[*]        ; GPIO_1[0]                       ; 4.664  ; 4.664  ; Rise       ; GPIO_1[0]                       ;
;  HEX2[0]       ; GPIO_1[0]                       ; 4.726  ; 4.726  ; Rise       ; GPIO_1[0]                       ;
;  HEX2[1]       ; GPIO_1[0]                       ; 4.664  ; 4.664  ; Rise       ; GPIO_1[0]                       ;
;  HEX2[2]       ; GPIO_1[0]                       ; 4.702  ; 4.702  ; Rise       ; GPIO_1[0]                       ;
;  HEX2[3]       ; GPIO_1[0]                       ; 4.697  ; 4.697  ; Rise       ; GPIO_1[0]                       ;
;  HEX2[4]       ; GPIO_1[0]                       ; 4.758  ; 4.758  ; Rise       ; GPIO_1[0]                       ;
;  HEX2[5]       ; GPIO_1[0]                       ; 4.790  ; 4.790  ; Rise       ; GPIO_1[0]                       ;
;  HEX2[6]       ; GPIO_1[0]                       ; 4.817  ; 4.817  ; Rise       ; GPIO_1[0]                       ;
; HEX3[*]        ; GPIO_1[0]                       ; 4.901  ; 4.901  ; Rise       ; GPIO_1[0]                       ;
;  HEX3[0]       ; GPIO_1[0]                       ; 4.901  ; 4.901  ; Rise       ; GPIO_1[0]                       ;
;  HEX3[1]       ; GPIO_1[0]                       ; 5.169  ; 5.169  ; Rise       ; GPIO_1[0]                       ;
;  HEX3[2]       ; GPIO_1[0]                       ; 5.047  ; 5.047  ; Rise       ; GPIO_1[0]                       ;
;  HEX3[3]       ; GPIO_1[0]                       ; 5.175  ; 5.175  ; Rise       ; GPIO_1[0]                       ;
;  HEX3[4]       ; GPIO_1[0]                       ; 5.042  ; 5.042  ; Rise       ; GPIO_1[0]                       ;
;  HEX3[5]       ; GPIO_1[0]                       ; 5.036  ; 5.036  ; Rise       ; GPIO_1[0]                       ;
;  HEX3[6]       ; GPIO_1[0]                       ; 5.048  ; 5.048  ; Rise       ; GPIO_1[0]                       ;
; LEDG[*]        ; GPIO_1[0]                       ; 4.435  ; 4.435  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[0]       ; GPIO_1[0]                       ; 4.435  ; 4.435  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[1]       ; GPIO_1[0]                       ; 4.674  ; 4.674  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[2]       ; GPIO_1[0]                       ; 4.785  ; 4.785  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[3]       ; GPIO_1[0]                       ; 5.057  ; 5.057  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[4]       ; GPIO_1[0]                       ; 4.925  ; 4.925  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[5]       ; GPIO_1[0]                       ; 4.756  ; 4.756  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[6]       ; GPIO_1[0]                       ; 4.888  ; 4.888  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[7]       ; GPIO_1[0]                       ; 4.942  ; 4.942  ; Rise       ; GPIO_1[0]                       ;
; GPIO_1[*]      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 4.005  ; 3.175  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[23]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 4.083  ; 4.083  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[24]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 4.005  ; 3.175  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; GPIO_1[*]      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 3.175  ;        ; Fall       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[24]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 3.175  ;        ; Fall       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; GPIO_1[*]      ; rClk[0]                         ; 2.091  ;        ; Rise       ; rClk[0]                         ;
;  GPIO_1[16]    ; rClk[0]                         ; 2.091  ;        ; Rise       ; rClk[0]                         ;
; VGA_B[*]       ; rClk[0]                         ; 4.290  ; 4.290  ; Rise       ; rClk[0]                         ;
;  VGA_B[0]      ; rClk[0]                         ; 4.821  ; 4.821  ; Rise       ; rClk[0]                         ;
;  VGA_B[1]      ; rClk[0]                         ; 4.304  ; 4.304  ; Rise       ; rClk[0]                         ;
;  VGA_B[2]      ; rClk[0]                         ; 4.333  ; 4.333  ; Rise       ; rClk[0]                         ;
;  VGA_B[3]      ; rClk[0]                         ; 4.290  ; 4.290  ; Rise       ; rClk[0]                         ;
; VGA_G[*]       ; rClk[0]                         ; 4.846  ; 4.846  ; Rise       ; rClk[0]                         ;
;  VGA_G[0]      ; rClk[0]                         ; 4.939  ; 4.939  ; Rise       ; rClk[0]                         ;
;  VGA_G[1]      ; rClk[0]                         ; 4.904  ; 4.904  ; Rise       ; rClk[0]                         ;
;  VGA_G[2]      ; rClk[0]                         ; 4.846  ; 4.846  ; Rise       ; rClk[0]                         ;
;  VGA_G[3]      ; rClk[0]                         ; 4.981  ; 4.981  ; Rise       ; rClk[0]                         ;
; VGA_HS         ; rClk[0]                         ; 3.601  ; 3.601  ; Rise       ; rClk[0]                         ;
; VGA_R[*]       ; rClk[0]                         ; 4.895  ; 4.895  ; Rise       ; rClk[0]                         ;
;  VGA_R[0]      ; rClk[0]                         ; 4.931  ; 4.931  ; Rise       ; rClk[0]                         ;
;  VGA_R[1]      ; rClk[0]                         ; 5.019  ; 5.019  ; Rise       ; rClk[0]                         ;
;  VGA_R[2]      ; rClk[0]                         ; 4.924  ; 4.924  ; Rise       ; rClk[0]                         ;
;  VGA_R[3]      ; rClk[0]                         ; 4.895  ; 4.895  ; Rise       ; rClk[0]                         ;
; VGA_VS         ; rClk[0]                         ; 3.577  ; 3.577  ; Rise       ; rClk[0]                         ;
; GPIO_1[*]      ; rClk[0]                         ;        ; 2.091  ; Fall       ; rClk[0]                         ;
;  GPIO_1[16]    ; rClk[0]                         ;        ; 2.091  ; Fall       ; rClk[0]                         ;
; VGA_B[*]       ; rClk[0]                         ; 4.173  ; 4.173  ; Fall       ; rClk[0]                         ;
;  VGA_B[0]      ; rClk[0]                         ; 4.173  ; 4.173  ; Fall       ; rClk[0]                         ;
;  VGA_B[1]      ; rClk[0]                         ; 4.240  ; 4.240  ; Fall       ; rClk[0]                         ;
;  VGA_B[2]      ; rClk[0]                         ; 4.278  ; 4.278  ; Fall       ; rClk[0]                         ;
;  VGA_B[3]      ; rClk[0]                         ; 4.221  ; 4.221  ; Fall       ; rClk[0]                         ;
; VGA_G[*]       ; rClk[0]                         ; 4.156  ; 4.156  ; Fall       ; rClk[0]                         ;
;  VGA_G[0]      ; rClk[0]                         ; 4.290  ; 4.290  ; Fall       ; rClk[0]                         ;
;  VGA_G[1]      ; rClk[0]                         ; 4.283  ; 4.283  ; Fall       ; rClk[0]                         ;
;  VGA_G[2]      ; rClk[0]                         ; 4.156  ; 4.156  ; Fall       ; rClk[0]                         ;
;  VGA_G[3]      ; rClk[0]                         ; 4.309  ; 4.309  ; Fall       ; rClk[0]                         ;
; VGA_R[*]       ; rClk[0]                         ; 4.354  ; 4.354  ; Fall       ; rClk[0]                         ;
;  VGA_R[0]      ; rClk[0]                         ; 4.354  ; 4.354  ; Fall       ; rClk[0]                         ;
;  VGA_R[1]      ; rClk[0]                         ; 4.640  ; 4.640  ; Fall       ; rClk[0]                         ;
;  VGA_R[2]      ; rClk[0]                         ; 4.382  ; 4.382  ; Fall       ; rClk[0]                         ;
;  VGA_R[3]      ; rClk[0]                         ; 4.410  ; 4.410  ; Fall       ; rClk[0]                         ;
; DRAM_ADDR[*]   ; CLOCK_50                        ; 1.863  ; 1.863  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[0]  ; CLOCK_50                        ; 2.207  ; 2.207  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[1]  ; CLOCK_50                        ; 2.150  ; 2.150  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[2]  ; CLOCK_50                        ; 2.270  ; 2.270  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[3]  ; CLOCK_50                        ; 2.224  ; 2.224  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[4]  ; CLOCK_50                        ; 2.020  ; 2.020  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[5]  ; CLOCK_50                        ; 2.034  ; 2.034  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[6]  ; CLOCK_50                        ; 2.008  ; 2.008  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[7]  ; CLOCK_50                        ; 2.020  ; 2.020  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[8]  ; CLOCK_50                        ; 2.019  ; 2.019  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[9]  ; CLOCK_50                        ; 2.006  ; 2.006  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[10] ; CLOCK_50                        ; 2.205  ; 2.205  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[11] ; CLOCK_50                        ; 1.863  ; 1.863  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_BA_0      ; CLOCK_50                        ; 2.177  ; 2.177  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_BA_1      ; CLOCK_50                        ; 2.046  ; 2.046  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CAS_N     ; CLOCK_50                        ; 2.178  ; 2.178  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CS_N      ; CLOCK_50                        ; 2.162  ; 2.162  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_DQ[*]     ; CLOCK_50                        ; 2.663  ; 2.663  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[0]    ; CLOCK_50                        ; 2.881  ; 2.881  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[1]    ; CLOCK_50                        ; 3.039  ; 3.039  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[2]    ; CLOCK_50                        ; 3.134  ; 3.134  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[3]    ; CLOCK_50                        ; 3.090  ; 3.090  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[4]    ; CLOCK_50                        ; 3.148  ; 3.148  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[5]    ; CLOCK_50                        ; 2.924  ; 2.924  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[6]    ; CLOCK_50                        ; 2.946  ; 2.946  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[7]    ; CLOCK_50                        ; 3.117  ; 3.117  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[8]    ; CLOCK_50                        ; 2.700  ; 2.700  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[9]    ; CLOCK_50                        ; 2.691  ; 2.691  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[10]   ; CLOCK_50                        ; 2.710  ; 2.710  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[11]   ; CLOCK_50                        ; 2.726  ; 2.726  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[12]   ; CLOCK_50                        ; 2.663  ; 2.663  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[13]   ; CLOCK_50                        ; 2.800  ; 2.800  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[14]   ; CLOCK_50                        ; 2.879  ; 2.879  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[15]   ; CLOCK_50                        ; 2.772  ; 2.772  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_LDQM      ; CLOCK_50                        ; 2.155  ; 2.155  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_RAS_N     ; CLOCK_50                        ; 2.107  ; 2.107  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_UDQM      ; CLOCK_50                        ; 2.196  ; 2.196  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_WE_N      ; CLOCK_50                        ; 2.056  ; 2.056  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CLK       ; CLOCK_50                        ; -3.119 ;        ; Rise       ; u6|altpll_component|pll|clk[1]  ;
; DRAM_CLK       ; CLOCK_50                        ;        ; -3.119 ; Fall       ; u6|altpll_component|pll|clk[1]  ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 2.289 ;    ;    ; 2.289 ;
; SW[1]      ; LEDR[1]     ; 2.423 ;    ;    ; 2.423 ;
; SW[2]      ; LEDR[2]     ; 2.611 ;    ;    ; 2.611 ;
; SW[3]      ; LEDR[3]     ; 2.776 ;    ;    ; 2.776 ;
; SW[4]      ; LEDR[4]     ; 2.626 ;    ;    ; 2.626 ;
; SW[5]      ; LEDR[5]     ; 2.916 ;    ;    ; 2.916 ;
; SW[6]      ; LEDR[6]     ; 2.511 ;    ;    ; 2.511 ;
; SW[7]      ; LEDR[7]     ; 3.199 ;    ;    ; 3.199 ;
; SW[8]      ; LEDR[8]     ; 3.043 ;    ;    ; 3.043 ;
; SW[9]      ; LEDR[9]     ; 3.065 ;    ;    ; 3.065 ;
; UART_RXD   ; UART_TXD    ; 5.007 ;    ;    ; 5.007 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 2.289 ;    ;    ; 2.289 ;
; SW[1]      ; LEDR[1]     ; 2.423 ;    ;    ; 2.423 ;
; SW[2]      ; LEDR[2]     ; 2.611 ;    ;    ; 2.611 ;
; SW[3]      ; LEDR[3]     ; 2.776 ;    ;    ; 2.776 ;
; SW[4]      ; LEDR[4]     ; 2.626 ;    ;    ; 2.626 ;
; SW[5]      ; LEDR[5]     ; 2.916 ;    ;    ; 2.916 ;
; SW[6]      ; LEDR[6]     ; 2.511 ;    ;    ; 2.511 ;
; SW[7]      ; LEDR[7]     ; 3.199 ;    ;    ; 3.199 ;
; SW[8]      ; LEDR[8]     ; 3.043 ;    ;    ; 3.043 ;
; SW[9]      ; LEDR[9]     ; 3.065 ;    ;    ; 3.065 ;
; UART_RXD   ; UART_TXD    ; 5.007 ;    ;    ; 5.007 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------------------------------------------+
; Output Enable Times                                                                    ;
+--------------+------------+-------+------+------------+--------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                ;
+--------------+------------+-------+------+------------+--------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.495 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.795 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.795 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.808 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.808 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.821 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.791 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.831 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.831 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.495 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.495 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.625 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.625 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.654 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.654 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.654 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.654 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------+


+----------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                            ;
+--------------+------------+-------+------+------------+--------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                ;
+--------------+------------+-------+------+------------+--------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.495 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.795 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.795 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.808 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.808 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.821 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.791 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.831 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.831 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.495 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.495 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.625 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.625 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.654 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.654 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.654 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.654 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------+


+-------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                            ;
+--------------+------------+-----------+-----------+------------+--------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                ;
+--------------+------------+-----------+-----------+------------+--------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.495     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.795     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.795     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.808     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.808     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.821     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.791     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.831     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.831     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.495     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.495     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.625     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.625     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.654     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.654     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.654     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.654     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                    ;
+--------------+------------+-----------+-----------+------------+--------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                ;
+--------------+------------+-----------+-----------+------------+--------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.495     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.795     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.795     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.808     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.808     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.821     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.791     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.831     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.831     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.495     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.495     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.625     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.625     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.654     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.654     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.654     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.654     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------+


+---------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                               ;
+----------------------------------+-----------+--------+-----------+---------+---------------------+
; Clock                            ; Setup     ; Hold   ; Recovery  ; Removal ; Minimum Pulse Width ;
+----------------------------------+-----------+--------+-----------+---------+---------------------+
; Worst-case Slack                 ; -6.836    ; -2.703 ; -4.573    ; 0.141   ; -2.333              ;
;  CLOCK_50                        ; 2.110     ; -2.703 ; 13.594    ; 1.078   ; 8.889               ;
;  GPIO_1[0]                       ; -6.836    ; 0.208  ; -2.027    ; 0.141   ; -2.333              ;
;  I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -4.715    ; 0.215  ; -4.573    ; 1.599   ; -0.611              ;
;  rClk[0]                         ; -4.518    ; 0.215  ; -3.910    ; 1.083   ; -2.064              ;
;  u6|altpll_component|pll|clk[0]  ; -3.064    ; 0.215  ; -2.554    ; 3.872   ; 1.436               ;
; Design-wide TNS                  ; -2635.38  ; -5.406 ; -1177.547 ; 0.0     ; -2382.413           ;
;  CLOCK_50                        ; 0.000     ; -5.406 ; 0.000     ; 0.000   ; 0.000               ;
;  GPIO_1[0]                       ; -1814.419 ; 0.000  ; -165.566  ; 0.000   ; -2025.171           ;
;  I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -272.759  ; 0.000  ; -106.787  ; 0.000   ; -87.984             ;
;  rClk[0]                         ; -357.035  ; 0.000  ; -353.492  ; 0.000   ; -269.258            ;
;  u6|altpll_component|pll|clk[0]  ; -191.167  ; 0.000  ; -551.702  ; 0.000   ; 0.000               ;
+----------------------------------+-----------+--------+-----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                     ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; KEY[*]       ; CLOCK_50                        ; 6.380  ; 6.380  ; Rise       ; CLOCK_50                        ;
;  KEY[1]      ; CLOCK_50                        ; 6.380  ; 6.380  ; Rise       ; CLOCK_50                        ;
; SW[*]        ; CLOCK_50                        ; 2.960  ; 2.960  ; Rise       ; CLOCK_50                        ;
;  SW[0]       ; CLOCK_50                        ; 2.960  ; 2.960  ; Rise       ; CLOCK_50                        ;
; GPIO_1[*]    ; GPIO_1[0]                       ; -0.626 ; -0.626 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[1]   ; GPIO_1[0]                       ; -0.669 ; -0.669 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[3]   ; GPIO_1[0]                       ; -0.725 ; -0.725 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[4]   ; GPIO_1[0]                       ; -0.636 ; -0.636 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[5]   ; GPIO_1[0]                       ; -0.751 ; -0.751 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[6]   ; GPIO_1[0]                       ; -0.715 ; -0.715 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[7]   ; GPIO_1[0]                       ; -0.887 ; -0.887 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[8]   ; GPIO_1[0]                       ; -0.698 ; -0.698 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[9]   ; GPIO_1[0]                       ; -0.636 ; -0.636 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[10]  ; GPIO_1[0]                       ; -0.725 ; -0.725 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[11]  ; GPIO_1[0]                       ; -0.626 ; -0.626 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[12]  ; GPIO_1[0]                       ; -0.725 ; -0.725 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[13]  ; GPIO_1[0]                       ; -0.908 ; -0.908 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[21]  ; GPIO_1[0]                       ; -0.832 ; -0.832 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[22]  ; GPIO_1[0]                       ; -0.708 ; -0.708 ; Rise       ; GPIO_1[0]                       ;
; KEY[*]       ; GPIO_1[0]                       ; 3.854  ; 3.854  ; Rise       ; GPIO_1[0]                       ;
;  KEY[2]      ; GPIO_1[0]                       ; 3.854  ; 3.854  ; Rise       ; GPIO_1[0]                       ;
;  KEY[3]      ; GPIO_1[0]                       ; 3.480  ; 3.480  ; Rise       ; GPIO_1[0]                       ;
; GPIO_1[*]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 6.039  ; 6.039  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[23]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 6.039  ; 6.039  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; SW[*]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 3.196  ; 3.196  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  SW[8]       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 3.196  ; 3.196  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; DRAM_DQ[*]   ; CLOCK_50                        ; 7.157  ; 7.157  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[6]  ; CLOCK_50                        ; 6.998  ; 6.998  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[7]  ; CLOCK_50                        ; 7.109  ; 7.109  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[8]  ; CLOCK_50                        ; 6.100  ; 6.100  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[9]  ; CLOCK_50                        ; 6.596  ; 6.596  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[11] ; CLOCK_50                        ; 7.141  ; 7.141  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[12] ; CLOCK_50                        ; 7.157  ; 7.157  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[13] ; CLOCK_50                        ; 7.078  ; 7.078  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[14] ; CLOCK_50                        ; 7.087  ; 7.087  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; KEY[*]       ; CLOCK_50                        ; -2.064 ; -2.064 ; Rise       ; CLOCK_50                        ;
;  KEY[1]      ; CLOCK_50                        ; -2.064 ; -2.064 ; Rise       ; CLOCK_50                        ;
; SW[*]        ; CLOCK_50                        ; 0.677  ; 0.677  ; Rise       ; CLOCK_50                        ;
;  SW[0]       ; CLOCK_50                        ; 0.677  ; 0.677  ; Rise       ; CLOCK_50                        ;
; GPIO_1[*]    ; GPIO_1[0]                       ; 2.265  ; 2.265  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[1]   ; GPIO_1[0]                       ; 1.880  ; 1.880  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[3]   ; GPIO_1[0]                       ; 1.954  ; 1.954  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[4]   ; GPIO_1[0]                       ; 1.698  ; 1.698  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[5]   ; GPIO_1[0]                       ; 1.914  ; 1.914  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[6]   ; GPIO_1[0]                       ; 1.944  ; 1.944  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[7]   ; GPIO_1[0]                       ; 2.241  ; 2.241  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[8]   ; GPIO_1[0]                       ; 1.791  ; 1.791  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[9]   ; GPIO_1[0]                       ; 1.698  ; 1.698  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[10]  ; GPIO_1[0]                       ; 1.954  ; 1.954  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[11]  ; GPIO_1[0]                       ; 1.688  ; 1.688  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[12]  ; GPIO_1[0]                       ; 1.954  ; 1.954  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[13]  ; GPIO_1[0]                       ; 2.265  ; 2.265  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[21]  ; GPIO_1[0]                       ; 2.134  ; 2.134  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[22]  ; GPIO_1[0]                       ; 1.800  ; 1.800  ; Rise       ; GPIO_1[0]                       ;
; KEY[*]       ; GPIO_1[0]                       ; -2.001 ; -2.001 ; Rise       ; GPIO_1[0]                       ;
;  KEY[2]      ; GPIO_1[0]                       ; -2.132 ; -2.132 ; Rise       ; GPIO_1[0]                       ;
;  KEY[3]      ; GPIO_1[0]                       ; -2.001 ; -2.001 ; Rise       ; GPIO_1[0]                       ;
; GPIO_1[*]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -2.297 ; -2.297 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[23]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -2.297 ; -2.297 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; SW[*]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -0.225 ; -0.225 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  SW[8]       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -0.225 ; -0.225 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; DRAM_DQ[*]   ; CLOCK_50                        ; -3.481 ; -3.481 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[6]  ; CLOCK_50                        ; -3.881 ; -3.881 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[7]  ; CLOCK_50                        ; -3.947 ; -3.947 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[8]  ; CLOCK_50                        ; -3.481 ; -3.481 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[9]  ; CLOCK_50                        ; -3.722 ; -3.722 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[11] ; CLOCK_50                        ; -3.954 ; -3.954 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[12] ; CLOCK_50                        ; -3.974 ; -3.974 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[13] ; CLOCK_50                        ; -3.929 ; -3.929 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[14] ; CLOCK_50                        ; -3.936 ; -3.936 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port      ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+
; GPIO_1[*]      ; CLOCK_50                        ; 9.797  ; 9.797  ; Rise       ; CLOCK_50                        ;
;  GPIO_1[17]    ; CLOCK_50                        ; 9.797  ; 9.797  ; Rise       ; CLOCK_50                        ;
; HEX0[*]        ; GPIO_1[0]                       ; 11.685 ; 11.685 ; Rise       ; GPIO_1[0]                       ;
;  HEX0[0]       ; GPIO_1[0]                       ; 11.642 ; 11.642 ; Rise       ; GPIO_1[0]                       ;
;  HEX0[1]       ; GPIO_1[0]                       ; 11.685 ; 11.685 ; Rise       ; GPIO_1[0]                       ;
;  HEX0[2]       ; GPIO_1[0]                       ; 11.560 ; 11.560 ; Rise       ; GPIO_1[0]                       ;
;  HEX0[3]       ; GPIO_1[0]                       ; 11.667 ; 11.667 ; Rise       ; GPIO_1[0]                       ;
;  HEX0[4]       ; GPIO_1[0]                       ; 11.344 ; 11.344 ; Rise       ; GPIO_1[0]                       ;
;  HEX0[5]       ; GPIO_1[0]                       ; 11.334 ; 11.334 ; Rise       ; GPIO_1[0]                       ;
;  HEX0[6]       ; GPIO_1[0]                       ; 11.335 ; 11.335 ; Rise       ; GPIO_1[0]                       ;
; HEX1[*]        ; GPIO_1[0]                       ; 12.130 ; 12.130 ; Rise       ; GPIO_1[0]                       ;
;  HEX1[0]       ; GPIO_1[0]                       ; 12.115 ; 12.115 ; Rise       ; GPIO_1[0]                       ;
;  HEX1[1]       ; GPIO_1[0]                       ; 11.741 ; 11.741 ; Rise       ; GPIO_1[0]                       ;
;  HEX1[2]       ; GPIO_1[0]                       ; 11.740 ; 11.740 ; Rise       ; GPIO_1[0]                       ;
;  HEX1[3]       ; GPIO_1[0]                       ; 11.754 ; 11.754 ; Rise       ; GPIO_1[0]                       ;
;  HEX1[4]       ; GPIO_1[0]                       ; 11.767 ; 11.767 ; Rise       ; GPIO_1[0]                       ;
;  HEX1[5]       ; GPIO_1[0]                       ; 12.130 ; 12.130 ; Rise       ; GPIO_1[0]                       ;
;  HEX1[6]       ; GPIO_1[0]                       ; 11.995 ; 11.995 ; Rise       ; GPIO_1[0]                       ;
; HEX2[*]        ; GPIO_1[0]                       ; 11.683 ; 11.683 ; Rise       ; GPIO_1[0]                       ;
;  HEX2[0]       ; GPIO_1[0]                       ; 11.538 ; 11.538 ; Rise       ; GPIO_1[0]                       ;
;  HEX2[1]       ; GPIO_1[0]                       ; 11.318 ; 11.318 ; Rise       ; GPIO_1[0]                       ;
;  HEX2[2]       ; GPIO_1[0]                       ; 11.356 ; 11.356 ; Rise       ; GPIO_1[0]                       ;
;  HEX2[3]       ; GPIO_1[0]                       ; 11.356 ; 11.356 ; Rise       ; GPIO_1[0]                       ;
;  HEX2[4]       ; GPIO_1[0]                       ; 11.564 ; 11.564 ; Rise       ; GPIO_1[0]                       ;
;  HEX2[5]       ; GPIO_1[0]                       ; 11.660 ; 11.660 ; Rise       ; GPIO_1[0]                       ;
;  HEX2[6]       ; GPIO_1[0]                       ; 11.683 ; 11.683 ; Rise       ; GPIO_1[0]                       ;
; HEX3[*]        ; GPIO_1[0]                       ; 12.223 ; 12.223 ; Rise       ; GPIO_1[0]                       ;
;  HEX3[0]       ; GPIO_1[0]                       ; 11.522 ; 11.522 ; Rise       ; GPIO_1[0]                       ;
;  HEX3[1]       ; GPIO_1[0]                       ; 12.057 ; 12.057 ; Rise       ; GPIO_1[0]                       ;
;  HEX3[2]       ; GPIO_1[0]                       ; 11.717 ; 11.717 ; Rise       ; GPIO_1[0]                       ;
;  HEX3[3]       ; GPIO_1[0]                       ; 12.223 ; 12.223 ; Rise       ; GPIO_1[0]                       ;
;  HEX3[4]       ; GPIO_1[0]                       ; 11.874 ; 11.874 ; Rise       ; GPIO_1[0]                       ;
;  HEX3[5]       ; GPIO_1[0]                       ; 11.877 ; 11.877 ; Rise       ; GPIO_1[0]                       ;
;  HEX3[6]       ; GPIO_1[0]                       ; 11.892 ; 11.892 ; Rise       ; GPIO_1[0]                       ;
; LEDG[*]        ; GPIO_1[0]                       ; 11.071 ; 11.071 ; Rise       ; GPIO_1[0]                       ;
;  LEDG[0]       ; GPIO_1[0]                       ; 9.554  ; 9.554  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[1]       ; GPIO_1[0]                       ; 10.203 ; 10.203 ; Rise       ; GPIO_1[0]                       ;
;  LEDG[2]       ; GPIO_1[0]                       ; 10.647 ; 10.647 ; Rise       ; GPIO_1[0]                       ;
;  LEDG[3]       ; GPIO_1[0]                       ; 11.071 ; 11.071 ; Rise       ; GPIO_1[0]                       ;
;  LEDG[4]       ; GPIO_1[0]                       ; 10.927 ; 10.927 ; Rise       ; GPIO_1[0]                       ;
;  LEDG[5]       ; GPIO_1[0]                       ; 10.317 ; 10.317 ; Rise       ; GPIO_1[0]                       ;
;  LEDG[6]       ; GPIO_1[0]                       ; 10.792 ; 10.792 ; Rise       ; GPIO_1[0]                       ;
;  LEDG[7]       ; GPIO_1[0]                       ; 11.016 ; 11.016 ; Rise       ; GPIO_1[0]                       ;
; GPIO_1[*]      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 9.390  ; 9.390  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[23]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 7.951  ; 7.951  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[24]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 9.390  ; 9.390  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; GPIO_1[*]      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 7.297  ;        ; Fall       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[24]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 7.297  ;        ; Fall       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; GPIO_1[*]      ; rClk[0]                         ; 4.464  ;        ; Rise       ; rClk[0]                         ;
;  GPIO_1[16]    ; rClk[0]                         ; 4.464  ;        ; Rise       ; rClk[0]                         ;
; VGA_B[*]       ; rClk[0]                         ; 10.958 ; 10.958 ; Rise       ; rClk[0]                         ;
;  VGA_B[0]      ; rClk[0]                         ; 10.958 ; 10.958 ; Rise       ; rClk[0]                         ;
;  VGA_B[1]      ; rClk[0]                         ; 10.190 ; 10.190 ; Rise       ; rClk[0]                         ;
;  VGA_B[2]      ; rClk[0]                         ; 10.222 ; 10.222 ; Rise       ; rClk[0]                         ;
;  VGA_B[3]      ; rClk[0]                         ; 10.175 ; 10.175 ; Rise       ; rClk[0]                         ;
; VGA_G[*]       ; rClk[0]                         ; 11.420 ; 11.420 ; Rise       ; rClk[0]                         ;
;  VGA_G[0]      ; rClk[0]                         ; 11.255 ; 11.255 ; Rise       ; rClk[0]                         ;
;  VGA_G[1]      ; rClk[0]                         ; 11.375 ; 11.375 ; Rise       ; rClk[0]                         ;
;  VGA_G[2]      ; rClk[0]                         ; 11.087 ; 11.087 ; Rise       ; rClk[0]                         ;
;  VGA_G[3]      ; rClk[0]                         ; 11.420 ; 11.420 ; Rise       ; rClk[0]                         ;
; VGA_HS         ; rClk[0]                         ; 6.685  ; 6.685  ; Rise       ; rClk[0]                         ;
; VGA_R[*]       ; rClk[0]                         ; 11.609 ; 11.609 ; Rise       ; rClk[0]                         ;
;  VGA_R[0]      ; rClk[0]                         ; 11.356 ; 11.356 ; Rise       ; rClk[0]                         ;
;  VGA_R[1]      ; rClk[0]                         ; 11.609 ; 11.609 ; Rise       ; rClk[0]                         ;
;  VGA_R[2]      ; rClk[0]                         ; 11.334 ; 11.334 ; Rise       ; rClk[0]                         ;
;  VGA_R[3]      ; rClk[0]                         ; 11.299 ; 11.299 ; Rise       ; rClk[0]                         ;
; VGA_VS         ; rClk[0]                         ; 6.667  ; 6.667  ; Rise       ; rClk[0]                         ;
; GPIO_1[*]      ; rClk[0]                         ;        ; 4.464  ; Fall       ; rClk[0]                         ;
;  GPIO_1[16]    ; rClk[0]                         ;        ; 4.464  ; Fall       ; rClk[0]                         ;
; VGA_B[*]       ; rClk[0]                         ; 8.383  ; 8.383  ; Fall       ; rClk[0]                         ;
;  VGA_B[0]      ; rClk[0]                         ; 8.118  ; 8.118  ; Fall       ; rClk[0]                         ;
;  VGA_B[1]      ; rClk[0]                         ; 8.333  ; 8.333  ; Fall       ; rClk[0]                         ;
;  VGA_B[2]      ; rClk[0]                         ; 8.383  ; 8.383  ; Fall       ; rClk[0]                         ;
;  VGA_B[3]      ; rClk[0]                         ; 8.313  ; 8.313  ; Fall       ; rClk[0]                         ;
; VGA_G[*]       ; rClk[0]                         ; 8.414  ; 8.414  ; Fall       ; rClk[0]                         ;
;  VGA_G[0]      ; rClk[0]                         ; 8.414  ; 8.414  ; Fall       ; rClk[0]                         ;
;  VGA_G[1]      ; rClk[0]                         ; 8.392  ; 8.392  ; Fall       ; rClk[0]                         ;
;  VGA_G[2]      ; rClk[0]                         ; 7.942  ; 7.942  ; Fall       ; rClk[0]                         ;
;  VGA_G[3]      ; rClk[0]                         ; 8.342  ; 8.342  ; Fall       ; rClk[0]                         ;
; VGA_R[*]       ; rClk[0]                         ; 9.327  ; 9.327  ; Fall       ; rClk[0]                         ;
;  VGA_R[0]      ; rClk[0]                         ; 8.552  ; 8.552  ; Fall       ; rClk[0]                         ;
;  VGA_R[1]      ; rClk[0]                         ; 9.327  ; 9.327  ; Fall       ; rClk[0]                         ;
;  VGA_R[2]      ; rClk[0]                         ; 8.601  ; 8.601  ; Fall       ; rClk[0]                         ;
;  VGA_R[3]      ; rClk[0]                         ; 8.765  ; 8.765  ; Fall       ; rClk[0]                         ;
; DRAM_ADDR[*]   ; CLOCK_50                        ; 5.547  ; 5.547  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[0]  ; CLOCK_50                        ; 5.453  ; 5.453  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[1]  ; CLOCK_50                        ; 5.234  ; 5.234  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[2]  ; CLOCK_50                        ; 5.547  ; 5.547  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[3]  ; CLOCK_50                        ; 5.476  ; 5.476  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[4]  ; CLOCK_50                        ; 5.046  ; 5.046  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[5]  ; CLOCK_50                        ; 5.069  ; 5.069  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[6]  ; CLOCK_50                        ; 5.024  ; 5.024  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[7]  ; CLOCK_50                        ; 5.050  ; 5.050  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[8]  ; CLOCK_50                        ; 5.043  ; 5.043  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[9]  ; CLOCK_50                        ; 5.023  ; 5.023  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[10] ; CLOCK_50                        ; 5.453  ; 5.453  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[11] ; CLOCK_50                        ; 4.675  ; 4.675  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_BA_0      ; CLOCK_50                        ; 5.407  ; 5.407  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_BA_1      ; CLOCK_50                        ; 4.942  ; 4.942  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CAS_N     ; CLOCK_50                        ; 5.416  ; 5.416  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CS_N      ; CLOCK_50                        ; 5.396  ; 5.396  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_DQ[*]     ; CLOCK_50                        ; 7.954  ; 7.954  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[0]    ; CLOCK_50                        ; 7.475  ; 7.475  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[1]    ; CLOCK_50                        ; 7.874  ; 7.874  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[2]    ; CLOCK_50                        ; 7.954  ; 7.954  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[3]    ; CLOCK_50                        ; 7.709  ; 7.709  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[4]    ; CLOCK_50                        ; 7.874  ; 7.874  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[5]    ; CLOCK_50                        ; 7.826  ; 7.826  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[6]    ; CLOCK_50                        ; 7.695  ; 7.695  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[7]    ; CLOCK_50                        ; 7.660  ; 7.660  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[8]    ; CLOCK_50                        ; 7.022  ; 7.022  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[9]    ; CLOCK_50                        ; 6.994  ; 6.994  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[10]   ; CLOCK_50                        ; 6.911  ; 6.911  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[11]   ; CLOCK_50                        ; 6.970  ; 6.970  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[12]   ; CLOCK_50                        ; 6.768  ; 6.768  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[13]   ; CLOCK_50                        ; 7.463  ; 7.463  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[14]   ; CLOCK_50                        ; 7.410  ; 7.410  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[15]   ; CLOCK_50                        ; 7.282  ; 7.282  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_LDQM      ; CLOCK_50                        ; 5.366  ; 5.366  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_RAS_N     ; CLOCK_50                        ; 5.280  ; 5.280  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_UDQM      ; CLOCK_50                        ; 5.560  ; 5.560  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_WE_N      ; CLOCK_50                        ; 5.092  ; 5.092  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CLK       ; CLOCK_50                        ; -1.928 ;        ; Rise       ; u6|altpll_component|pll|clk[1]  ;
; DRAM_CLK       ; CLOCK_50                        ;        ; -1.928 ; Fall       ; u6|altpll_component|pll|clk[1]  ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port      ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+
; GPIO_1[*]      ; CLOCK_50                        ; 4.885  ; 4.885  ; Rise       ; CLOCK_50                        ;
;  GPIO_1[17]    ; CLOCK_50                        ; 4.885  ; 4.885  ; Rise       ; CLOCK_50                        ;
; HEX0[*]        ; GPIO_1[0]                       ; 4.841  ; 4.841  ; Rise       ; GPIO_1[0]                       ;
;  HEX0[0]       ; GPIO_1[0]                       ; 4.941  ; 4.941  ; Rise       ; GPIO_1[0]                       ;
;  HEX0[1]       ; GPIO_1[0]                       ; 4.980  ; 4.980  ; Rise       ; GPIO_1[0]                       ;
;  HEX0[2]       ; GPIO_1[0]                       ; 4.919  ; 4.919  ; Rise       ; GPIO_1[0]                       ;
;  HEX0[3]       ; GPIO_1[0]                       ; 4.964  ; 4.964  ; Rise       ; GPIO_1[0]                       ;
;  HEX0[4]       ; GPIO_1[0]                       ; 4.853  ; 4.853  ; Rise       ; GPIO_1[0]                       ;
;  HEX0[5]       ; GPIO_1[0]                       ; 4.841  ; 4.841  ; Rise       ; GPIO_1[0]                       ;
;  HEX0[6]       ; GPIO_1[0]                       ; 4.844  ; 4.844  ; Rise       ; GPIO_1[0]                       ;
; HEX1[*]        ; GPIO_1[0]                       ; 4.822  ; 4.822  ; Rise       ; GPIO_1[0]                       ;
;  HEX1[0]       ; GPIO_1[0]                       ; 4.986  ; 4.986  ; Rise       ; GPIO_1[0]                       ;
;  HEX1[1]       ; GPIO_1[0]                       ; 4.822  ; 4.822  ; Rise       ; GPIO_1[0]                       ;
;  HEX1[2]       ; GPIO_1[0]                       ; 4.828  ; 4.828  ; Rise       ; GPIO_1[0]                       ;
;  HEX1[3]       ; GPIO_1[0]                       ; 4.835  ; 4.835  ; Rise       ; GPIO_1[0]                       ;
;  HEX1[4]       ; GPIO_1[0]                       ; 4.846  ; 4.846  ; Rise       ; GPIO_1[0]                       ;
;  HEX1[5]       ; GPIO_1[0]                       ; 4.997  ; 4.997  ; Rise       ; GPIO_1[0]                       ;
;  HEX1[6]       ; GPIO_1[0]                       ; 4.934  ; 4.934  ; Rise       ; GPIO_1[0]                       ;
; HEX2[*]        ; GPIO_1[0]                       ; 4.664  ; 4.664  ; Rise       ; GPIO_1[0]                       ;
;  HEX2[0]       ; GPIO_1[0]                       ; 4.726  ; 4.726  ; Rise       ; GPIO_1[0]                       ;
;  HEX2[1]       ; GPIO_1[0]                       ; 4.664  ; 4.664  ; Rise       ; GPIO_1[0]                       ;
;  HEX2[2]       ; GPIO_1[0]                       ; 4.702  ; 4.702  ; Rise       ; GPIO_1[0]                       ;
;  HEX2[3]       ; GPIO_1[0]                       ; 4.697  ; 4.697  ; Rise       ; GPIO_1[0]                       ;
;  HEX2[4]       ; GPIO_1[0]                       ; 4.758  ; 4.758  ; Rise       ; GPIO_1[0]                       ;
;  HEX2[5]       ; GPIO_1[0]                       ; 4.790  ; 4.790  ; Rise       ; GPIO_1[0]                       ;
;  HEX2[6]       ; GPIO_1[0]                       ; 4.817  ; 4.817  ; Rise       ; GPIO_1[0]                       ;
; HEX3[*]        ; GPIO_1[0]                       ; 4.901  ; 4.901  ; Rise       ; GPIO_1[0]                       ;
;  HEX3[0]       ; GPIO_1[0]                       ; 4.901  ; 4.901  ; Rise       ; GPIO_1[0]                       ;
;  HEX3[1]       ; GPIO_1[0]                       ; 5.169  ; 5.169  ; Rise       ; GPIO_1[0]                       ;
;  HEX3[2]       ; GPIO_1[0]                       ; 5.047  ; 5.047  ; Rise       ; GPIO_1[0]                       ;
;  HEX3[3]       ; GPIO_1[0]                       ; 5.175  ; 5.175  ; Rise       ; GPIO_1[0]                       ;
;  HEX3[4]       ; GPIO_1[0]                       ; 5.042  ; 5.042  ; Rise       ; GPIO_1[0]                       ;
;  HEX3[5]       ; GPIO_1[0]                       ; 5.036  ; 5.036  ; Rise       ; GPIO_1[0]                       ;
;  HEX3[6]       ; GPIO_1[0]                       ; 5.048  ; 5.048  ; Rise       ; GPIO_1[0]                       ;
; LEDG[*]        ; GPIO_1[0]                       ; 4.435  ; 4.435  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[0]       ; GPIO_1[0]                       ; 4.435  ; 4.435  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[1]       ; GPIO_1[0]                       ; 4.674  ; 4.674  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[2]       ; GPIO_1[0]                       ; 4.785  ; 4.785  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[3]       ; GPIO_1[0]                       ; 5.057  ; 5.057  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[4]       ; GPIO_1[0]                       ; 4.925  ; 4.925  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[5]       ; GPIO_1[0]                       ; 4.756  ; 4.756  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[6]       ; GPIO_1[0]                       ; 4.888  ; 4.888  ; Rise       ; GPIO_1[0]                       ;
;  LEDG[7]       ; GPIO_1[0]                       ; 4.942  ; 4.942  ; Rise       ; GPIO_1[0]                       ;
; GPIO_1[*]      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 4.005  ; 3.175  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[23]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 4.083  ; 4.083  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[24]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 4.005  ; 3.175  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; GPIO_1[*]      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 3.175  ;        ; Fall       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[24]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 3.175  ;        ; Fall       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; GPIO_1[*]      ; rClk[0]                         ; 2.091  ;        ; Rise       ; rClk[0]                         ;
;  GPIO_1[16]    ; rClk[0]                         ; 2.091  ;        ; Rise       ; rClk[0]                         ;
; VGA_B[*]       ; rClk[0]                         ; 4.290  ; 4.290  ; Rise       ; rClk[0]                         ;
;  VGA_B[0]      ; rClk[0]                         ; 4.821  ; 4.821  ; Rise       ; rClk[0]                         ;
;  VGA_B[1]      ; rClk[0]                         ; 4.304  ; 4.304  ; Rise       ; rClk[0]                         ;
;  VGA_B[2]      ; rClk[0]                         ; 4.333  ; 4.333  ; Rise       ; rClk[0]                         ;
;  VGA_B[3]      ; rClk[0]                         ; 4.290  ; 4.290  ; Rise       ; rClk[0]                         ;
; VGA_G[*]       ; rClk[0]                         ; 4.846  ; 4.846  ; Rise       ; rClk[0]                         ;
;  VGA_G[0]      ; rClk[0]                         ; 4.939  ; 4.939  ; Rise       ; rClk[0]                         ;
;  VGA_G[1]      ; rClk[0]                         ; 4.904  ; 4.904  ; Rise       ; rClk[0]                         ;
;  VGA_G[2]      ; rClk[0]                         ; 4.846  ; 4.846  ; Rise       ; rClk[0]                         ;
;  VGA_G[3]      ; rClk[0]                         ; 4.981  ; 4.981  ; Rise       ; rClk[0]                         ;
; VGA_HS         ; rClk[0]                         ; 3.601  ; 3.601  ; Rise       ; rClk[0]                         ;
; VGA_R[*]       ; rClk[0]                         ; 4.895  ; 4.895  ; Rise       ; rClk[0]                         ;
;  VGA_R[0]      ; rClk[0]                         ; 4.931  ; 4.931  ; Rise       ; rClk[0]                         ;
;  VGA_R[1]      ; rClk[0]                         ; 5.019  ; 5.019  ; Rise       ; rClk[0]                         ;
;  VGA_R[2]      ; rClk[0]                         ; 4.924  ; 4.924  ; Rise       ; rClk[0]                         ;
;  VGA_R[3]      ; rClk[0]                         ; 4.895  ; 4.895  ; Rise       ; rClk[0]                         ;
; VGA_VS         ; rClk[0]                         ; 3.577  ; 3.577  ; Rise       ; rClk[0]                         ;
; GPIO_1[*]      ; rClk[0]                         ;        ; 2.091  ; Fall       ; rClk[0]                         ;
;  GPIO_1[16]    ; rClk[0]                         ;        ; 2.091  ; Fall       ; rClk[0]                         ;
; VGA_B[*]       ; rClk[0]                         ; 4.173  ; 4.173  ; Fall       ; rClk[0]                         ;
;  VGA_B[0]      ; rClk[0]                         ; 4.173  ; 4.173  ; Fall       ; rClk[0]                         ;
;  VGA_B[1]      ; rClk[0]                         ; 4.240  ; 4.240  ; Fall       ; rClk[0]                         ;
;  VGA_B[2]      ; rClk[0]                         ; 4.278  ; 4.278  ; Fall       ; rClk[0]                         ;
;  VGA_B[3]      ; rClk[0]                         ; 4.221  ; 4.221  ; Fall       ; rClk[0]                         ;
; VGA_G[*]       ; rClk[0]                         ; 4.156  ; 4.156  ; Fall       ; rClk[0]                         ;
;  VGA_G[0]      ; rClk[0]                         ; 4.290  ; 4.290  ; Fall       ; rClk[0]                         ;
;  VGA_G[1]      ; rClk[0]                         ; 4.283  ; 4.283  ; Fall       ; rClk[0]                         ;
;  VGA_G[2]      ; rClk[0]                         ; 4.156  ; 4.156  ; Fall       ; rClk[0]                         ;
;  VGA_G[3]      ; rClk[0]                         ; 4.309  ; 4.309  ; Fall       ; rClk[0]                         ;
; VGA_R[*]       ; rClk[0]                         ; 4.354  ; 4.354  ; Fall       ; rClk[0]                         ;
;  VGA_R[0]      ; rClk[0]                         ; 4.354  ; 4.354  ; Fall       ; rClk[0]                         ;
;  VGA_R[1]      ; rClk[0]                         ; 4.640  ; 4.640  ; Fall       ; rClk[0]                         ;
;  VGA_R[2]      ; rClk[0]                         ; 4.382  ; 4.382  ; Fall       ; rClk[0]                         ;
;  VGA_R[3]      ; rClk[0]                         ; 4.410  ; 4.410  ; Fall       ; rClk[0]                         ;
; DRAM_ADDR[*]   ; CLOCK_50                        ; 1.863  ; 1.863  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[0]  ; CLOCK_50                        ; 2.207  ; 2.207  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[1]  ; CLOCK_50                        ; 2.150  ; 2.150  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[2]  ; CLOCK_50                        ; 2.270  ; 2.270  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[3]  ; CLOCK_50                        ; 2.224  ; 2.224  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[4]  ; CLOCK_50                        ; 2.020  ; 2.020  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[5]  ; CLOCK_50                        ; 2.034  ; 2.034  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[6]  ; CLOCK_50                        ; 2.008  ; 2.008  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[7]  ; CLOCK_50                        ; 2.020  ; 2.020  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[8]  ; CLOCK_50                        ; 2.019  ; 2.019  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[9]  ; CLOCK_50                        ; 2.006  ; 2.006  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[10] ; CLOCK_50                        ; 2.205  ; 2.205  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_ADDR[11] ; CLOCK_50                        ; 1.863  ; 1.863  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_BA_0      ; CLOCK_50                        ; 2.177  ; 2.177  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_BA_1      ; CLOCK_50                        ; 2.046  ; 2.046  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CAS_N     ; CLOCK_50                        ; 2.178  ; 2.178  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CS_N      ; CLOCK_50                        ; 2.162  ; 2.162  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_DQ[*]     ; CLOCK_50                        ; 2.663  ; 2.663  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[0]    ; CLOCK_50                        ; 2.881  ; 2.881  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[1]    ; CLOCK_50                        ; 3.039  ; 3.039  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[2]    ; CLOCK_50                        ; 3.134  ; 3.134  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[3]    ; CLOCK_50                        ; 3.090  ; 3.090  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[4]    ; CLOCK_50                        ; 3.148  ; 3.148  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[5]    ; CLOCK_50                        ; 2.924  ; 2.924  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[6]    ; CLOCK_50                        ; 2.946  ; 2.946  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[7]    ; CLOCK_50                        ; 3.117  ; 3.117  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[8]    ; CLOCK_50                        ; 2.700  ; 2.700  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[9]    ; CLOCK_50                        ; 2.691  ; 2.691  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[10]   ; CLOCK_50                        ; 2.710  ; 2.710  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[11]   ; CLOCK_50                        ; 2.726  ; 2.726  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[12]   ; CLOCK_50                        ; 2.663  ; 2.663  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[13]   ; CLOCK_50                        ; 2.800  ; 2.800  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[14]   ; CLOCK_50                        ; 2.879  ; 2.879  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[15]   ; CLOCK_50                        ; 2.772  ; 2.772  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_LDQM      ; CLOCK_50                        ; 2.155  ; 2.155  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_RAS_N     ; CLOCK_50                        ; 2.107  ; 2.107  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_UDQM      ; CLOCK_50                        ; 2.196  ; 2.196  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_WE_N      ; CLOCK_50                        ; 2.056  ; 2.056  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
; DRAM_CLK       ; CLOCK_50                        ; -3.119 ;        ; Rise       ; u6|altpll_component|pll|clk[1]  ;
; DRAM_CLK       ; CLOCK_50                        ;        ; -3.119 ; Fall       ; u6|altpll_component|pll|clk[1]  ;
+----------------+---------------------------------+--------+--------+------------+---------------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 4.635 ;    ;    ; 4.635 ;
; SW[1]      ; LEDR[1]     ; 4.978 ;    ;    ; 4.978 ;
; SW[2]      ; LEDR[2]     ; 5.387 ;    ;    ; 5.387 ;
; SW[3]      ; LEDR[3]     ; 5.678 ;    ;    ; 5.678 ;
; SW[4]      ; LEDR[4]     ; 5.305 ;    ;    ; 5.305 ;
; SW[5]      ; LEDR[5]     ; 6.331 ;    ;    ; 6.331 ;
; SW[6]      ; LEDR[6]     ; 5.136 ;    ;    ; 5.136 ;
; SW[7]      ; LEDR[7]     ; 6.586 ;    ;    ; 6.586 ;
; SW[8]      ; LEDR[8]     ; 6.389 ;    ;    ; 6.389 ;
; SW[9]      ; LEDR[9]     ; 6.410 ;    ;    ; 6.410 ;
; UART_RXD   ; UART_TXD    ; 9.558 ;    ;    ; 9.558 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 2.289 ;    ;    ; 2.289 ;
; SW[1]      ; LEDR[1]     ; 2.423 ;    ;    ; 2.423 ;
; SW[2]      ; LEDR[2]     ; 2.611 ;    ;    ; 2.611 ;
; SW[3]      ; LEDR[3]     ; 2.776 ;    ;    ; 2.776 ;
; SW[4]      ; LEDR[4]     ; 2.626 ;    ;    ; 2.626 ;
; SW[5]      ; LEDR[5]     ; 2.916 ;    ;    ; 2.916 ;
; SW[6]      ; LEDR[6]     ; 2.511 ;    ;    ; 2.511 ;
; SW[7]      ; LEDR[7]     ; 3.199 ;    ;    ; 3.199 ;
; SW[8]      ; LEDR[8]     ; 3.043 ;    ;    ; 3.043 ;
; SW[9]      ; LEDR[9]     ; 3.065 ;    ;    ; 3.065 ;
; UART_RXD   ; UART_TXD    ; 5.007 ;    ;    ; 5.007 ;
+------------+-------------+-------+----+----+-------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                               ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; CLOCK_50                        ; CLOCK_50                        ; 3184     ; 0        ; 0        ; 0        ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; CLOCK_50                        ; 1        ; 1        ; 0        ; 0        ;
; rClk[0]                         ; CLOCK_50                        ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50                        ; GPIO_1[0]                       ; 0        ; 0        ; 302      ; 0        ;
; GPIO_1[0]                       ; GPIO_1[0]                       ; 2373     ; 0        ; 832      ; 2346     ;
; u6|altpll_component|pll|clk[0]  ; GPIO_1[0]                       ; 0        ; 0        ; 20       ; 0        ;
; CLOCK_50                        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1360     ; 0        ; 0        ; 0        ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 972      ; 0        ; 0        ; 0        ;
; rClk[0]                         ; rClk[0]                         ; 594      ; 0        ; 78       ; 1928     ;
; u6|altpll_component|pll|clk[0]  ; rClk[0]                         ; 0        ; 0        ; 20       ; 0        ;
; CLOCK_50                        ; u6|altpll_component|pll|clk[0]  ; 141      ; 0        ; 0        ; 0        ;
; GPIO_1[0]                       ; u6|altpll_component|pll|clk[0]  ; 0        ; 20       ; 0        ; 0        ;
; rClk[0]                         ; u6|altpll_component|pll|clk[0]  ; 0        ; 20       ; 0        ; 0        ;
; u6|altpll_component|pll|clk[0]  ; u6|altpll_component|pll|clk[0]  ; 12909    ; 0        ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; CLOCK_50                        ; CLOCK_50                        ; 3184     ; 0        ; 0        ; 0        ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; CLOCK_50                        ; 1        ; 1        ; 0        ; 0        ;
; rClk[0]                         ; CLOCK_50                        ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50                        ; GPIO_1[0]                       ; 0        ; 0        ; 302      ; 0        ;
; GPIO_1[0]                       ; GPIO_1[0]                       ; 2373     ; 0        ; 832      ; 2346     ;
; u6|altpll_component|pll|clk[0]  ; GPIO_1[0]                       ; 0        ; 0        ; 20       ; 0        ;
; CLOCK_50                        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1360     ; 0        ; 0        ; 0        ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 972      ; 0        ; 0        ; 0        ;
; rClk[0]                         ; rClk[0]                         ; 594      ; 0        ; 78       ; 1928     ;
; u6|altpll_component|pll|clk[0]  ; rClk[0]                         ; 0        ; 0        ; 20       ; 0        ;
; CLOCK_50                        ; u6|altpll_component|pll|clk[0]  ; 141      ; 0        ; 0        ; 0        ;
; GPIO_1[0]                       ; u6|altpll_component|pll|clk[0]  ; 0        ; 20       ; 0        ; 0        ;
; rClk[0]                         ; u6|altpll_component|pll|clk[0]  ; 0        ; 20       ; 0        ; 0        ;
; u6|altpll_component|pll|clk[0]  ; u6|altpll_component|pll|clk[0]  ; 12909    ; 0        ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                           ;
+--------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                     ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------+---------------------------------+----------+----------+----------+----------+
; CLOCK_50                       ; CLOCK_50                        ; 519      ; 0        ; 0        ; 0        ;
; CLOCK_50                       ; GPIO_1[0]                       ; 56       ; 0        ; 88       ; 0        ;
; CLOCK_50                       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 672      ; 0        ; 0        ; 0        ;
; CLOCK_50                       ; rClk[0]                         ; 29       ; 0        ; 72       ; 0        ;
; rClk[0]                        ; rClk[0]                         ; 0        ; 0        ; 30       ; 0        ;
; CLOCK_50                       ; u6|altpll_component|pll|clk[0]  ; 252      ; 0        ; 2        ; 0        ;
; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0]  ; 0        ; 30       ; 0        ; 0        ;
+--------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                            ;
+--------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                     ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------+---------------------------------+----------+----------+----------+----------+
; CLOCK_50                       ; CLOCK_50                        ; 519      ; 0        ; 0        ; 0        ;
; CLOCK_50                       ; GPIO_1[0]                       ; 56       ; 0        ; 88       ; 0        ;
; CLOCK_50                       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 672      ; 0        ; 0        ; 0        ;
; CLOCK_50                       ; rClk[0]                         ; 29       ; 0        ; 72       ; 0        ;
; rClk[0]                        ; rClk[0]                         ; 0        ; 0        ; 30       ; 0        ;
; CLOCK_50                       ; u6|altpll_component|pll|clk[0]  ; 252      ; 0        ; 2        ; 0        ;
; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0]  ; 0        ; 30       ; 0        ; 0        ;
+--------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 38    ; 38   ;
; Unconstrained Input Port Paths  ; 113   ; 113  ;
; Unconstrained Output Ports      ; 102   ; 102  ;
; Unconstrained Output Port Paths ; 480   ; 480  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Mon Jun 04 08:12:09 2018
Info: Command: quartus_sta DE1_D5M -c DE1_D5M
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_m2o1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DE1_D5M.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {u6|altpll_component|pll|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {u6|altpll_component|pll|clk[0]} {u6|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {u6|altpll_component|pll|inclk[0]} -divide_by 2 -multiply_by 5 -phase -135.00 -duty_cycle 50.00 -name {u6|altpll_component|pll|clk[1]} {u6|altpll_component|pll|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name GPIO_1[0] GPIO_1[0]
    Info (332105): create_clock -period 1.000 -name rClk[0] rClk[0]
    Info (332105): create_clock -period 1.000 -name I2C_CCD_Config:u8|mI2C_CTRL_CLK I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.836
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.836     -1814.419 GPIO_1[0] 
    Info (332119):    -4.715      -272.759 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):    -4.518      -357.035 rClk[0] 
    Info (332119):    -3.064      -191.167 u6|altpll_component|pll|clk[0] 
    Info (332119):     2.955         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -2.703
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.703        -5.406 CLOCK_50 
    Info (332119):     0.445         0.000 GPIO_1[0] 
    Info (332119):     0.445         0.000 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):     0.445         0.000 rClk[0] 
    Info (332119):     0.445         0.000 u6|altpll_component|pll|clk[0] 
Info (332146): Worst-case recovery slack is -4.573
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.573      -106.787 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):    -3.910      -353.492 rClk[0] 
    Info (332119):    -2.554      -551.702 u6|altpll_component|pll|clk[0] 
    Info (332119):    -2.027      -165.566 GPIO_1[0] 
    Info (332119):    13.594         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 0.141
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.141         0.000 GPIO_1[0] 
    Info (332119):     1.675         0.000 rClk[0] 
    Info (332119):     2.436         0.000 CLOCK_50 
    Info (332119):     3.673         0.000 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):     5.179         0.000 u6|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -2.333
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.333     -2025.171 GPIO_1[0] 
    Info (332119):    -2.064      -269.258 rClk[0] 
    Info (332119):    -0.611       -87.984 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):     1.436         0.000 u6|altpll_component|pll|clk[0] 
    Info (332119):     8.889         0.000 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.113
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.113      -473.404 GPIO_1[0] 
    Info (332119):    -1.373       -69.792 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):    -1.012       -72.114 rClk[0] 
    Info (332119):     0.229         0.000 u6|altpll_component|pll|clk[0] 
    Info (332119):     2.110         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -1.730
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.730        -3.460 CLOCK_50 
    Info (332119):     0.208         0.000 GPIO_1[0] 
    Info (332119):     0.215         0.000 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):     0.215         0.000 rClk[0] 
    Info (332119):     0.215         0.000 u6|altpll_component|pll|clk[0] 
Info (332146): Worst-case recovery slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064      -156.086 rClk[0] 
    Info (332119):    -1.483      -124.332 GPIO_1[0] 
    Info (332119):    -1.364       -31.509 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):    -0.275        -8.800 u6|altpll_component|pll|clk[0] 
    Info (332119):    17.444         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 0.596
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.596         0.000 GPIO_1[0] 
    Info (332119):     1.078         0.000 CLOCK_50 
    Info (332119):     1.083         0.000 rClk[0] 
    Info (332119):     1.599         0.000 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):     3.872         0.000 u6|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880     -1655.161 GPIO_1[0] 
    Info (332119):    -1.880      -231.800 rClk[0] 
    Info (332119):    -0.500       -72.000 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):     1.873         0.000 u6|altpll_component|pll|clk[0] 
    Info (332119):     9.000         0.000 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 431 megabytes
    Info: Processing ended: Mon Jun 04 08:12:13 2018
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


