// Seed: 1212688974
module module_0;
  wire id_2;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    output supply0 id_2,
    output tri1 id_3,
    input tri0 id_4,
    output wor id_5
);
  logic [7:0] id_7;
  wire id_8;
  module_0();
  assign id_7[{1'b0{1}}] = id_0;
endmodule
module module_2 (
    input  wire  id_0,
    output logic id_1,
    input  tri   id_2,
    output tri   id_3,
    output wire  id_4
);
  always id_1 <= #id_0 1 % id_0;
  module_0();
endmodule
