Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Feb 24 16:27:49 2023
| Host         : LAPTOP-IKSDAQTG running 64-bit major release  (build 9200)
| Command      : report_methodology -file TOP_methodology_drc_routed.rpt -pb TOP_methodology_drc_routed.pb -rpx TOP_methodology_drc_routed.rpx
| Design       : TOP
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 86
+-----------+------------------+------------------------------+------------+
| Rule      | Severity         | Description                  | Violations |
+-----------+------------------+------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell  | 63         |
| LUTAR-1   | Warning          | LUT drives async reset alert | 7          |
| TIMING-20 | Warning          | Non-clocked latch            | 16         |
+-----------+------------------+------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin div/clk_1K_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin div/counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin div/counter_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin div/counter_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin div/counter_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin div/counter_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin div/counter_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin div/counter_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin div/counter_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin div/counter_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin div/counter_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin div/counter_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin div/counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin div/counter_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin div/counter_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin div/counter_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin div/counter_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin div/counter_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin div/counter_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin div/counter_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin div/counter_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin div/counter_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin div/counter_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin div/counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin div/counter_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin div/counter_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin div/counter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin div/counter_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin div/counter_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin div/counter_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin div/counter_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin div/counter_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin div/counter_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin light/MainLight_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin light/MainLight_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin light/MainLight_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin light/MainLight_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin light/MainLight_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin light/SubLight_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin light/SubLight_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin light/SubLight_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin light/SubLight_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin light/SubLight_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin light/clock_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin light/clock_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin light/clock_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin light/clock_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin light/clock_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin light/clock_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin light/clock_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin light/clock_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin light/data_sub_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin light/data_sub_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin light/data_sub_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Critical Warning
Non-clocked sequential cell  
The clock pin light/data_sub_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Critical Warning
Non-clocked sequential cell  
The clock pin light/data_sub_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Critical Warning
Non-clocked sequential cell  
The clock pin light/data_sub_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Critical Warning
Non-clocked sequential cell  
The clock pin light/data_sub_reg[4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Critical Warning
Non-clocked sequential cell  
The clock pin light/data_sub_reg[4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Critical Warning
Non-clocked sequential cell  
The clock pin light/data_sub_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Critical Warning
Non-clocked sequential cell  
The clock pin light/data_sub_reg[6]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Critical Warning
Non-clocked sequential cell  
The clock pin light/data_sub_reg[6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Critical Warning
Non-clocked sequential cell  
The clock pin light/data_sub_reg[7]/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell light/MainLight[1]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) light/MainLight_reg[1]/CLR, light/SubLight_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell light/MainLight_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) light/MainLight_reg[0]_C/CLR, light/MainLight_reg[0]_LDC/CLR,
light/MainLight_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell light/MainLight_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) light/MainLight_reg[2]_C/CLR, light/MainLight_reg[2]_LDC/CLR,
light/MainLight_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell light/SubLight_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) light/SubLight_reg[0]_C/CLR, light/SubLight_reg[0]_LDC/CLR,
light/SubLight_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell light/SubLight_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) light/SubLight_reg[2]_C/CLR, light/SubLight_reg[2]_LDC/CLR,
light/SubLight_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell light/clock[7]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) light/clock_reg[0]/CLR, light/clock_reg[3]/CLR, light/clock_reg[4]/CLR,
light/clock_reg[5]/CLR, light/clock_reg[7]/CLR, light/clock_reg[1]/PRE,
light/clock_reg[2]/PRE, light/clock_reg[6]/PRE, light/data_sub_reg[1]/PRE,
light/data_sub_reg[3]/PRE, light/data_sub_reg[5]/PRE,
light/data_sub_reg[7]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell light/data_sub_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) light/data_sub_reg[0]_P/PRE, light/data_sub_reg[2]_P/PRE,
light/data_sub_reg[4]_P/PRE, light/data_sub_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch bin_bcd2/out_reg[0] cannot be properly analyzed as its control pin bin_bcd2/out_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch bin_bcd2/out_reg[1] cannot be properly analyzed as its control pin bin_bcd2/out_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch bin_bcd2/out_reg[2] cannot be properly analyzed as its control pin bin_bcd2/out_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch bin_bcd2/out_reg[3] cannot be properly analyzed as its control pin bin_bcd2/out_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch bin_bcd2/prev_in_reg[1] cannot be properly analyzed as its control pin bin_bcd2/prev_in_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch bin_bcd2/prev_in_reg[2] cannot be properly analyzed as its control pin bin_bcd2/prev_in_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch bin_bcd2/prev_in_reg[3] cannot be properly analyzed as its control pin bin_bcd2/prev_in_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch bin_bcd2/prev_in_reg[4] cannot be properly analyzed as its control pin bin_bcd2/prev_in_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch bin_bcd2/prev_in_reg[5] cannot be properly analyzed as its control pin bin_bcd2/prev_in_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch bin_bcd2/prev_in_reg[6] cannot be properly analyzed as its control pin bin_bcd2/prev_in_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch bin_bcd2/prev_in_reg[7] cannot be properly analyzed as its control pin bin_bcd2/prev_in_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch light/MainLight_reg[0]_LDC cannot be properly analyzed as its control pin light/MainLight_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch light/MainLight_reg[2]_LDC cannot be properly analyzed as its control pin light/MainLight_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch light/SubLight_reg[0]_LDC cannot be properly analyzed as its control pin light/SubLight_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch light/SubLight_reg[2]_LDC cannot be properly analyzed as its control pin light/SubLight_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch light/data_sub_reg[6]_LDC cannot be properly analyzed as its control pin light/data_sub_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>


