m255
K3
13
cModel Technology
Z0 dC:\Users\simon\Desktop\UNI\VHDL\Uni_Projektas\simulation\modelsim
Ecorr_buffer
Z1 w1706210850
Z2 DPx4 ieee 16 std_logic_textio 0 22 ?Il0a149GV276[?[UMDWh2
Z3 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
Z4 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z5 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z6 dC:\Users\simon\Desktop\UNI\VHDL\Uni_Projektas\simulation\modelsim
Z7 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Buffer.vhd
Z8 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Buffer.vhd
l0
L7
V?J41nnd]h6ZY^W;DCU[Di3
Z9 OV;C;10.1d;51
31
Z10 !s108 1706813208.049000
Z11 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Buffer.vhd|
Z12 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Buffer.vhd|
Z13 o-93 -work work -O0
Z14 tExplicit 1
!s100 :@9YRRO14CWhz>b5FQZhJ0
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 11 corr_buffer 0 22 ?J41nnd]h6ZY^W;DCU[Di3
l48
L27
V]9[`3AUMZPWc=@f2[FJOY0
R9
31
R10
R11
R12
R13
R14
!s100 KH=iZHm>U:<Kh=4iY3T^m3
!i10b 1
Ecorr_main
R1
R2
R3
R4
R5
R6
Z15 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd
Z16 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd
l0
L7
VK@OQJCjPUiMihi=EZ_H7K2
R9
31
Z17 !s108 1706813208.120000
Z18 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd|
Z19 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd|
R13
R14
!s100 aH]kZMPUnjNL0MI3jTzdO1
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 9 corr_main 0 22 K@OQJCjPUiMihi=EZ_H7K2
l78
L28
Ve]Rio;^XRF[J5haJEcVcl2
R9
31
R17
R18
R19
R13
R14
!s100 U`@KHPA;VndJaW8@P8@950
!i10b 1
Emram_controller
Z20 w1706210851
R2
R3
R4
R5
R6
Z21 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd
Z22 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd
l0
L11
Vl;;Vh2bHWR6j8=7@1a8@>0
R9
31
Z23 !s108 1706813207.639000
Z24 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd|
Z25 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd|
R13
R14
!s100 :7_@b5LKFFb`]Fzje_iHN1
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 15 mram_controller 0 22 l;;Vh2bHWR6j8=7@1a8@>0
l35
L31
VO9mVO5CjGj^a779RNZaU60
R9
31
R23
R24
R25
R13
R14
!s100 O6ZzXzka_eGa5?POJ_ofG3
!i10b 1
Epacketsend_testbench
Z26 w1706812375
R3
R4
R5
R6
Z27 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/PacketSend_Testbench.vhd
Z28 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/PacketSend_Testbench.vhd
l0
L5
V^S9XPGVg0:MgeN=_KGgzF1
!s100 JZlKaRWY4ilVJ:^3J5mLZ0
R9
31
!i10b 1
Z29 !s108 1706813208.191000
Z30 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/PacketSend_Testbench.vhd|
Z31 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/PacketSend_Testbench.vhd|
R13
R14
Aarc
R3
R4
R5
DEx4 work 20 packetsend_testbench 0 22 ^S9XPGVg0:MgeN=_KGgzF1
l50
L8
V7KSbe=S?;@Oe]ZCHRZeP21
!s100 3IZG<A3Mf:Z@L]H9IeD7`1
R9
31
!i10b 1
R29
R30
R31
R13
R14
Eread_adc_manager
R20
R2
R3
R4
R5
R6
Z32 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Read_adc_manager.vhd
Z33 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Read_adc_manager.vhd
l0
L7
VEQlf6_I2^dL2hIeKZeJKC3
R9
31
Z34 !s108 1706813207.842000
Z35 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Read_adc_manager.vhd|
Z36 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Read_adc_manager.vhd|
R13
R14
!s100 n6;4lhFDRk8PzjM33WfZA0
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 16 read_adc_manager 0 22 EQlf6_I2^dL2hIeKZeJKC3
l32
L27
VZ@Kf=]bbKU:emW^?M^JoU0
R9
31
R34
R35
R36
R13
R14
!s100 gfOaW=2:VPB:WbD@3d:Ad1
!i10b 1
Esetup_manager
R20
R2
R3
R4
R5
R6
Z37 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd
Z38 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd
l0
L7
V;HjP^9d0Gm?IF78=:CX`71
R9
31
Z39 !s108 1706813207.775000
Z40 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd|
Z41 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd|
R13
R14
!s100 2`jofi5K;9T;G7NS>;>k63
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 13 setup_manager 0 22 ;HjP^9d0Gm?IF78=:CX`71
l28
L20
VnB=UH?;;LBBdACU_dB0=@1
R9
31
R39
R40
R41
R13
R14
!s100 eh9`SN_A:39MTGRFkPf6j2
!i10b 1
Espi_master
R26
R2
R3
R4
R5
R6
Z42 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_MASTER.vhd
Z43 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_MASTER.vhd
l0
L7
VlNj^bKYH7I15AaBP<@g]@3
R9
31
Z44 !s108 1706813207.291000
Z45 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_MASTER.vhd|
Z46 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_MASTER.vhd|
R13
R14
!s100 fTCNihG_=AEXJ]o@=LKZP0
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 10 spi_master 0 22 lNj^bKYH7I15AaBP<@g]@3
l32
L23
VlDXUjK_Rl;Vh5L7Vm34id0
R9
31
R44
R45
R46
R13
R14
!s100 ?=QL3ZMQ3PBhEGR49=maM0
!i10b 1
Estate_manager
R20
R2
R3
R4
R5
R6
Z47 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd
Z48 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd
l0
L7
V;lBKFODhSO@fcZO:`@Y2m2
R9
31
Z49 !s108 1706813207.708000
Z50 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd|
Z51 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd|
R13
R14
!s100 Yn6I]I[a9[4V;9UizazoZ3
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 13 state_manager 0 22 ;lBKFODhSO@fcZO:`@Y2m2
l27
L22
VDNnN5ZJ6aX@gXXkg?Zl4;1
R9
31
R49
R50
R51
R13
R14
!s100 h1JfBA0OlmHeYRHGF6M0z1
!i10b 1
Euart_controller
R20
Z52 DPx4 ieee 9 math_real 0 22 :iME`dTX54_U49lJNF5JI3
R2
R3
R4
R5
R6
Z53 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd
Z54 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd
l0
L8
VCam2nY6WTDnojXnO[A35>0
R9
31
Z55 !s108 1706813207.433000
Z56 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd|
Z57 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd|
R13
R14
!s100 `kon?gdgP`Zo_h1H[na[N2
!i10b 1
Aarc
R52
R2
R3
R4
R5
DEx4 work 15 uart_controller 0 22 Cam2nY6WTDnojXnO[A35>0
l58
L21
VbR7?ZCZVT_4nz=_3`I[Kl1
R9
31
R55
R56
R57
R13
R14
!s100 z@KRXRXWlLQjU=OU1FbcF3
!i10b 1
Euart_fifo_wizard
Z58 w1675274095
R4
R5
R6
Z59 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd
Z60 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd
l0
L42
VkPMA?<I:3BohhMEPM36VC3
R9
31
Z61 !s108 1706813207.573000
Z62 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd|
Z63 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd|
R13
R14
!s100 =<Ofg0c3hRkJnDCZUK5Qk1
!i10b 1
Asyn
R4
R5
DEx4 work 16 uart_fifo_wizard 0 22 kPMA?<I:3BohhMEPM36VC3
l85
L55
V4FfC4F]KUU]l1H2I82jQj2
R9
31
R61
R62
R63
R13
R14
!s100 M>Q<kV1^YeQ8jO9V;ZRFa2
!i10b 1
Euart_tx
R20
R2
R3
R4
R5
R6
Z64 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd
Z65 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd
l0
L7
V>bTOnSZMM<n3>Ib]mAI9=1
R9
31
Z66 !s108 1706813207.500000
Z67 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd|
Z68 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd|
R13
R14
!s100 N>UIiWcIGaM2kMQUJKzIO3
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 7 uart_tx 0 22 >bTOnSZMM<n3>Ib]mAI9=1
l28
L21
VnPUeVneG7Z16dDOfCYYN<2
R9
31
R66
R67
R68
R13
R14
!s100 z?MKdbMVBd0L^W]HM_Qeh3
!i10b 1
Euni_projektas
R26
R2
R3
R4
R5
R6
Z69 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd
Z70 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd
l0
L7
VLnNOi^=F3:jkoz<3Q?5J>0
R9
31
Z71 !s108 1706813207.368000
Z72 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd|
Z73 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd|
R13
R14
!s100 k0B5fnBhRJ`OIZ@UU3WDd0
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 13 uni_projektas 0 22 LnNOi^=F3:jkoz<3Q?5J>0
l241
L53
VBJd[o=^j>gN3=4f<4ViZB0
R9
31
R71
R72
R73
R13
R14
!s100 ERlX4EOGD8:E[kze=7RI71
!i10b 1
Ewizard_pll
Z74 w1706210852
R4
R5
R6
Z75 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_pll.vhd
Z76 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_pll.vhd
l0
L42
VkP9YH9Bk6[cLbdZ6zdG^M2
R9
31
Z77 !s108 1706813207.978000
Z78 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_pll.vhd|
Z79 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_pll.vhd|
R13
R14
!s100 8gOQ3aUW5EfBYhGlfFTY>1
!i10b 1
Asyn
R4
R5
DEx4 work 10 wizard_pll 0 22 kP9YH9Bk6[cLbdZ6zdG^M2
l122
L51
VbdC]kjKR8S@hT@87;7k:Z3
R9
31
R77
R78
R79
R13
R14
!s100 ?1j2i]A2dl20aM69I_?FV1
!i10b 1
Ewrite_out_mram_manager
R20
R2
R3
R4
R5
R6
Z80 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Write_out_mram_manager.vhd
Z81 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Write_out_mram_manager.vhd
l0
L7
VIiM???eMfYnJb[WZ6:llN3
R9
31
Z82 !s108 1706813207.910000
Z83 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Write_out_mram_manager.vhd|
Z84 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Write_out_mram_manager.vhd|
R13
R14
!s100 3<HUXK1aKz86d?Q0KUT[k2
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 22 write_out_mram_manager 0 22 IiM???eMfYnJb[WZ6:llN3
l35
L28
VBi^G5G][3ncTo8;caS3@H2
R9
31
R82
R83
R84
R13
R14
!s100 ELezAj8AhE4clLIGU@Odo2
!i10b 1
