From ASCommon Require Import Options Common.
From ArchSemArm Require Import ArmInst.

Definition isla_init_regs :=
  âˆ…
  |> reg_insert DBGCLAIMCLR_EL1 $ 0x0%bv
  |> reg_insert VBAR_EL1 $ 0x0%bv
  |> reg_insert CNTPS_TVAL_EL1 $ 0x0%bv
  |> reg_insert VBAR_S $ 0x0%bv
  |> reg_insert ICC_IAR0_EL1 $ 0x0%bv
  |> reg_insert SCTLR_EL3 $ 0x30850030%bv
  |> reg_insert HDFGRTR2_EL2 $ 0x0%bv
  |> reg_insert TTBR0_NS $ 0x0%bv
  |> reg_insert SMCR_EL3 $ 0x0%bv
  |> reg_insert JOSCR $ 0x0%bv
  |> reg_insert CTICIDR3 $ 0x0%bv
  |> reg_insert ICV_IGRPEN1_EL1 $ 0x0%bv
  |> reg_insert SP_EL0 $ 0x3c00%bv
  |> reg_insert VBAR_EL2 $ 0x0%bv
  |> reg_insert HDFGRTR_EL2 $ 0x0%bv
  |> reg_insert __last_branch_valid $ false
  |> reg_insert ICC_HPPIR0_EL1 $ 0x0%bv
  |> reg_insert VSTTBR_EL2 $ 0x0%bv
  |> reg_insert FeatureImpl $ vec_of_list_len $ List.rev [true; false; false; false; true; true; true; true; true; true; true; true; true; true; true; true; true; true; false; false; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; false; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; false; true; true; true; false; false; false; false; false; true; true; true; true; true; true; false; false; true; true; true; true; true; true; false; false; true; true; false; true; true; true; true; true; true; true; true; true; true; true; false; true; true; true; true; true; true; true; true; true; true; true; false; true; true; true; true; true; true; true; true; true; false; false; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; false; true; true; true; true; true; true; true; true; true; true; true; true; false; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; false; true; true; false; true; true; true; true; true; true; true; false; true; true; false; true; false; false; true; true; true; false; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; true; false]
  |> reg_insert ICC_BPR1_EL1_NS $ 0x0%bv
  |> reg_insert MPAMVPMV_EL2 $ 0x0%bv
  |> reg_insert HDFGWTR2_EL2 $ 0x0%bv
  |> reg_insert PMZR_EL0 $ 0x0%bv
  |> reg_insert EDPFR $ 0x0%bv
  |> reg_insert CNTHPS_CTL_EL2 $ 0x0%bv
  |> reg_insert TFSR_EL2 $ 0x0%bv
  |> reg_insert PMCEID1_EL0 $ 0x0%bv
  |> reg_insert _PMCEID3 $ 0x0%bv
  |> reg_insert EDDEVID1 $ 0x0%bv
  |> reg_insert VSESR_EL2 $ 0x0%bv
  |> reg_insert AMCNTENCLR1_EL0 $ 0x0%bv
  |> reg_insert ID_AA64MMFR1_EL1 $ 0x1111112110312123%bv
  |> reg_insert _PMCR $ 0xf800%bv
  |> reg_insert HFGWTR_EL2 $ 0x0%bv
  |> reg_insert VPIDR_EL2 $ 0x410fd0f0%bv
  |> reg_insert GPCCR_EL3 $ 0x0%bv
  |> reg_insert MVFR0_EL1 $ 0x10111222%bv
  |> reg_insert HCRX_EL2 $ 0x0%bv
  |> reg_insert ICV_IAR0_EL1 $ 0x0%bv
  |> reg_insert ICC_SRE_EL3 $ 0x9%bv
  |> reg_insert MPIDR_EL1 $ 0x0%bv
  |> reg_insert CNTHCTL_EL2 $ 0x0%bv
  |> reg_insert ID_AA64AFR0_EL1 $ 0x0%bv
  |> reg_insert ID_AA64MMFR4_EL1 $ 0x10%bv
  |> reg_insert AMCG1IDR_EL0 $ 0x0%bv
  |> reg_insert DISR_EL1 $ 0x0%bv
  |> reg_insert BRBFCR_EL1 $ 0x0%bv
  |> reg_insert DBGDIDR $ 0x0%bv
  |> reg_insert SMIDR_EL1 $ 0x0%bv
  |> reg_insert ID_AA64DFR0_EL1 $ 0x0%bv
  |> reg_insert HSTR_EL2 $ 0x0%bv
  |> reg_insert ID_MMFR3_EL1 $ 0x2122211%bv
  |> reg_insert __last_cycle_count $ 0%Z
  |> reg_insert PAR_NS $ 0x0%bv
  |> reg_insert OSLSR_EL1 $ 0x0%bv
  |> reg_insert CTIDEVARCH $ 0x47701a14%bv
  |> reg_insert __emulator_termination_opcode $ Some 0x0%bv
  |> reg_insert ID_ISAR3_EL1 $ 0x1112131%bv
  |> reg_insert _VTTBR_EL2 $ 0x00000000000000000000000000000000%bv
  |> reg_insert _SCTLR_NS $ 0x0%bv
  |> reg_insert ID_AA64SMFR0_EL1 $ 0x82f15cff00000000%bv
  |> reg_insert _ID_ISAR4 $ 0x10142%bv
  |> reg_insert _MVFR0 $ 0x10111222%bv
  |> reg_insert _ID_MMFR4 $ 0x1000000%bv
  |> reg_insert HTTBR $ 0x0%bv
  |> reg_insert CONTEXTIDR_EL2 $ 0x0%bv
  |> reg_insert TFSRE0_EL1 $ 0x0%bv
  |> reg_insert _HTCR $ 0x80800000%bv
  |> reg_insert _DBGOSLSR $ 0x0%bv
  |> reg_insert _HCPTR $ 0x0%bv
  |> reg_insert PMICFILTR_EL0 $ 0x0%bv
  |> reg_insert SPSR_irq $ 0x0%bv
  |> reg_insert MECID_A1_EL2 $ 0x0%bv
  |> reg_insert _SDER32_EL3 $ 0x0%bv
  |> reg_insert ESR_EL3 $ 0x0%bv
  |> reg_insert HFGWTR2_EL2 $ 0x0%bv
  |> reg_insert PMSCR_EL2 $ 0x0%bv
  |> reg_insert AMDEVTYPE $ 0x0%bv
  |> reg_insert CTIPIDR1 $ 0x0%bv
  |> reg_insert CCSIDR2_EL1 $ 0xff%bv
  |> reg_insert CNTFID0 $ 0x5f5e100%bv
  |> reg_insert CNTCR $ 0x0%bv
  |> reg_insert GMID_EL1 $ 0x0%bv
  |> reg_insert HPFAR_EL2 $ 0x0%bv
  |> reg_insert ID_PFR0_EL1 $ 0x31210131%bv
  |> reg_insert VBAR_EL3 $ 0x0%bv
  |> reg_insert TCR2_EL1 $ 0x0%bv
  |> reg_insert CNTID $ 0x0%bv
  |> reg_insert DBGAUTHSTATUS_EL1 $ 0x0%bv
  |> reg_insert _VPIDR $ 0x410fd0f0%bv
  |> reg_insert CTICIDR2 $ 0x0%bv
  |> reg_insert TCR_EL1 $ 0x0%bv
  |> reg_insert CNTHP_CTL_EL2 $ 0x0%bv
  |> reg_insert LORN_EL1 $ 0x0%bv
  |> reg_insert ID_AA64PFR0_EL1 $ 0x0%bv
  |> reg_insert CNTV_TVAL_EL0 $ 0x0%bv
  |> reg_insert _HDCR $ 0x0%bv
  |> reg_insert AMIIDR $ 0x0%bv
  |> reg_insert PMCNTENSET_EL0 $ 0x0%bv
  |> reg_insert BRBTS_EL1 $ 0x0%bv
  |> reg_insert _ID_MMFR1 $ 0x20000000%bv
  |> reg_insert ICH_VMCR_EL2 $ 0x0%bv
  |> reg_insert CTR_EL0 $ 0x0%bv
  |> reg_insert TLBTR $ 0x0%bv
  |> reg_insert SPSR_abt $ 0x0%bv
  |> reg_insert _ID_ISAR3 $ 0x1112131%bv
  |> reg_insert _ID_MMFR0 $ 0x10201105%bv
  |> reg_insert _CCSIDR $ 0xa%bv
  |> reg_insert SCTLR2_EL2 $ 0x0%bv
  |> reg_insert FPEXC32_EL2 $ 0x0%bv
  |> reg_insert SCR_EL3 $ 0x401%bv
  |> reg_insert _PMCEID2 $ 0xf%bv
  |> reg_insert CTIPIDR0 $ 0x0%bv
  |> reg_insert SCTLR_EL2 $ 0x0%bv
  |> reg_insert AMCGCR_EL0 $ 0x1004%bv
  |> reg_insert AMCNTENCLR0_EL0 $ 0x0%bv
  |> reg_insert ICC_MSRE $ 0x0%bv
  |> reg_insert __BranchTaken $ true
  |> reg_insert DBGCLAIMSET_EL1 $ 0x0%bv
  |> reg_insert ID_MMFR0_EL1 $ 0x10201105%bv
  |> reg_insert TCR_EL2 $ 0x80800000%bv
  |> reg_insert _TTBR0_EL1 $ 0x00000000000000000000000000000000%bv
  |> reg_insert ID_PFR2_EL1 $ 0x11%bv
  |> reg_insert ERRSELR_EL1 $ 0x0%bv
  |> reg_insert ICV_IAR1_EL1 $ 0x0%bv
  |> reg_insert _PMCEID1 $ 0x0%bv
  |> reg_insert GCSCR_EL2 $ 0x0%bv
  |> reg_insert BRBIDR0_EL1 $ 0x0%bv
  |> reg_insert _ID_MMFR5 $ 0x12%bv
  |> reg_insert MECID_P1_EL2 $ 0x0%bv
  |> reg_insert ID_AA64ZFR0_EL1 $ 0x110110101210022%bv
  |> reg_insert DACR32_EL2 $ 0x0%bv
  |> reg_insert MECID_P0_EL2 $ 0x0%bv
  |> reg_insert PMSIRR_EL1 $ 0x0%bv
  |> reg_insert GPTBR_EL3 $ 0x0%bv
  |> reg_insert PFAR_EL2 $ 0x0%bv
  |> reg_insert GCSPR_EL3 $ 0x0%bv
  |> reg_insert ICV_BPR1_EL1 $ 0x0%bv
  |> reg_insert _ID_ISAR1 $ 0x13112111%bv
  |> reg_insert ICH_EISR_EL2 $ 0x0%bv
  |> reg_insert _ID_MMFR3 $ 0x2112211%bv
  |> reg_insert MAIR_EL1 $ 0x0%bv
  |> reg_insert PSTATE $ {| ProcState_E := 0x0%bv; ProcState_I := 0x1%bv; ProcState_PM := 0x0%bv; ProcState_A := 0x1%bv; ProcState_IL := 0x0%bv; ProcState_DIT := 0x0%bv; ProcState_nRW := 0x0%bv; ProcState_F := 0x1%bv; ProcState_T := 0x0%bv; ProcState_SM := 0x0%bv; ProcState_ALLINT := 0x0%bv; ProcState_GE := 0x0%bv; ProcState_SSBS := 0x0%bv; ProcState_D := 0x1%bv; ProcState_IT := 0x0%bv; ProcState_C := 0x0%bv; ProcState_UAO := 0x0%bv; ProcState_PAN := 0x0%bv; ProcState_Q := 0x0%bv; ProcState_ZA := 0x0%bv; ProcState_BTYPE := 0x0%bv; ProcState_SS := 0x0%bv; ProcState_TCO := 0x0%bv; ProcState_SP := 0x0%bv; ProcState_PPEND := 0x0%bv; ProcState_N := 0x0%bv; ProcState_M := 0x0%bv; ProcState_Z := 0x0%bv; ProcState_EL := 0x0%bv; ProcState_EXLOCK := 0x0%bv; ProcState_J := 0x0%bv; ProcState_V := 0x0%bv |}
  |> reg_insert MECID_RL_A_EL3 $ 0x0%bv
  |> reg_insert PMINTENCLR_EL1 $ 0x0%bv
  |> reg_insert PMINTENSET_EL1 $ 0x0%bv
  |> reg_insert FEAT_DoubleLock_IMPLEMENTED $ false
  |> reg_insert HFGITR2_EL2 $ 0x0%bv
  |> reg_insert BRBINFINJ_EL1 $ 0x0%bv
  |> reg_insert PMPIDR1 $ 0x0%bv
  |> reg_insert ICV_CTLR_EL1 $ 0x0%bv
  |> reg_insert DBGPRCR_EL1 $ 0x0%bv
  |> reg_insert SPSR_und $ 0x0%bv
  |> reg_insert SMCR_EL1 $ 0x0%bv
  |> reg_insert PMPIDR4 $ 0x0%bv
  |> reg_insert JMCR $ 0x0%bv
  |> reg_insert AMCIDR2 $ 0x0%bv
  |> reg_insert _ID_MMFR2 $ 0x1260000%bv
  |> reg_insert _VMPIDR $ 0x80000000%bv
  |> reg_insert PMSNEVFR_EL1 $ 0x0%bv
  |> reg_insert EDDEVARCH $ 0x0%bv
  |> reg_insert EDDEVTYPE $ 0x0%bv
  |> reg_insert TCR2_EL2 $ 0x0%bv
  |> reg_insert PMSCR_EL1 $ 0x0%bv
  |> reg_insert SP_EL2 $ 0x0%bv
  |> reg_insert ELR_EL3 $ 0x0%bv
  |> reg_insert ID_MMFR4_EL1 $ 0x1121110%bv
  |> reg_insert VTCR_EL2 $ 0x0%bv
  |> reg_insert ID_MMFR5_EL1 $ 0x12%bv
  |> reg_insert ICC_CTLR_EL1_NS $ 0x0%bv
  |> reg_insert CNTP_TVAL_EL0 $ 0x0%bv
  |> reg_insert SPSR_EL1 $ 0x0%bv
  |> reg_insert LORID_EL1 $ 0x0%bv
  |> reg_insert VMECID_P_EL2 $ 0x0%bv
  |> reg_insert RMR_EL2 $ 0x0%bv
  |> reg_insert ID_DFR0_EL1 $ 0x190110bb%bv
  |> reg_insert MVFR1_EL1 $ 0x13211111%bv
  |> reg_insert ICC_EOIR1_EL1 $ 0x0%bv
  |> reg_insert CNTHV_CTL_EL2 $ 0x0%bv
  |> reg_insert MPAMIDR_EL1 $ 0x0%bv
  |> reg_insert AMCR_EL0 $ 0x0%bv
  |> reg_insert AMCNTENSET1_EL0 $ 0x0%bv
  |> reg_insert ESR_EL1 $ 0x0%bv
  |> reg_insert TCR_EL3 $ 0x80800000%bv
  |> reg_insert ID_MMFR2_EL1 $ 0x1260000%bv
  |> reg_insert LORSA_EL1 $ 0x0%bv
  |> reg_insert SCTLR_EL1 $ 0x4000200%bv
  |> reg_insert PMMIR_EL1 $ 0x0%bv
  |> reg_insert PMSFCR_EL1 $ 0x0%bv
  |> reg_insert PMSIDR_EL1 $ 0x0%bv
  |> reg_insert _ID_DFR0 $ 0x190110bb%bv
  |> reg_insert DBGDEVID $ 0x0%bv
  |> reg_insert AMCIDR0 $ 0x0%bv
  |> reg_insert ICC_IAR1_EL1 $ 0x0%bv
  |> reg_insert EDPIDR2 $ 0x0%bv
  |> reg_insert sp_rel_access_pc $ 0xffffffffffffffff%bv
  |> reg_insert MPAMSM_EL1 $ 0x0%bv
  |> reg_insert ICC_ASGI1R_EL1 $ 0x0%bv
  |> reg_insert GCSCR_EL1 $ 0x0%bv
  |> reg_insert EDCIDR1 $ 0x0%bv
  |> reg_insert DLR_EL0 $ 0x0%bv
  |> reg_insert _NMRR_NS $ 0x44e048e0%bv
  |> reg_insert CTIPIDR4 $ 0x0%bv
  |> reg_insert ICC_PMR_EL1 $ 0x0%bv
  |> reg_insert CTIDEVTYPE $ 0x0%bv
  |> reg_insert VariantImplemented $ vec_of_list_len $ List.rev [true; true; false; false; false; false; false; false; false; false; false; false; false; false; false; false]
  |> reg_insert PMCR_EL0 $ 0xf800%bv
  |> reg_insert GCR_EL1 $ 0x0%bv
  |> reg_insert ICC_RPR_EL1 $ 0x0%bv
  |> reg_insert ID_PFR1_EL1 $ 0x20000%bv
  |> reg_insert MPAMHCR_EL2 $ 0x0%bv
  |> reg_insert PMCFGR $ 0x0%bv
  |> reg_insert PMDEVTYPE $ 0x0%bv
  |> reg_insert EDPRSR $ 0x0%bv
  |> reg_insert FEAT_EPAC_IMPLEMENTED $ false
  |> reg_insert ID_AA64MMFR0_EL1 $ 0x2200132310201127%bv
  |> reg_insert PMUSERENR_EL0 $ 0x0%bv
  |> reg_insert TRFCR_EL1 $ 0x0%bv
  |> reg_insert ICC_CTLR_EL3 $ 0x0%bv
  |> reg_insert GCSPR_EL1 $ 0x0%bv
  |> reg_insert PMPIDR2 $ 0x0%bv
  |> reg_insert ID_AA64ISAR0_EL1 $ 0x1221100011311120%bv
  |> reg_insert ICH_HCR_EL2 $ 0x0%bv
  |> reg_insert DBGVCR32_EL2 $ 0x0%bv
  |> reg_insert AMCFGR_EL0 $ 0x11003f13%bv
  |> reg_insert PMPIDR3 $ 0x0%bv
  |> reg_insert PMCIDR2 $ 0x0%bv
  |> reg_insert _ID_ISAR0 $ 0x2101110%bv
  |> reg_insert DBGDTRTX_EL0 $ 0x0%bv
  |> reg_insert TFSR_EL1 $ 0x0%bv
  |> reg_insert ID_AA64MMFR3_EL1 $ 0x1220221111111111%bv
  |> reg_insert BRBCR_EL2 $ 0x0%bv
  |> reg_insert _ID_ISAR2 $ 0x21232042%bv
  |> reg_insert _ID_DFR1 $ 0x1%bv
  |> reg_insert _FPEXC $ 0x0%bv
  |> reg_insert ID_AFR0_EL1 $ 0x0%bv
  |> reg_insert EDDEVID $ 0x0%bv
  |> reg_insert OSECCR_EL1 $ 0x0%bv
  |> reg_insert ICV_HPPIR0_EL1 $ 0x0%bv
  |> reg_insert BRBCR_EL1 $ 0x0%bv
  |> reg_insert _TTBR1_EL1 $ 0x00000000000000000000000000000000%bv
  |> reg_insert CTIDEVID $ 0x0%bv
  |> reg_insert ICV_HPPIR1_EL1 $ 0x0%bv
  |> reg_insert ELR_EL1 $ 0x0%bv
  |> reg_insert ICC_HPPIR1_EL1 $ 0x0%bv
  |> reg_insert ICV_BPR0_EL1 $ 0x0%bv
  |> reg_insert __highest_el_aarch32 $ false
  |> reg_insert FPSR $ 0x0%bv
  |> reg_insert VSTCR_EL2 $ 0x0%bv
  |> reg_insert MECID_A0_EL2 $ 0x0%bv
  |> reg_insert SPSR_fiq $ 0x0%bv
  |> reg_insert CPTR_EL3 $ 0x0%bv
  |> reg_insert _CLIDR $ 0x0%bv
  |> reg_insert CLIDR_EL1 $ 0x0%bv
  |> reg_insert ICV_EOIR0_EL1 $ 0x0%bv
  |> reg_insert FPSID $ 0x41043070%bv
  |> reg_insert ID_ISAR6_EL1 $ 0x11121111%bv
  |> reg_insert _MVFR2 $ 0x43%bv
  |> reg_insert NSACR $ 0x0%bv
  |> reg_insert ID_AA64ISAR1_EL1 $ 0x0%bv
  |> reg_insert CNTHPS_TVAL_EL2 $ 0x0%bv
  |> reg_insert ICC_IGRPEN1_EL1_NS $ 0x0%bv
  |> reg_insert MDCR_EL2 $ 0x0%bv
  |> reg_insert MDCCINT_EL1 $ 0x0%bv
  |> reg_insert HFGRTR_EL2 $ 0x0%bv
  |> reg_insert ICV_RPR_EL1 $ 0x0%bv
  |> reg_insert GCSCRE0_EL1 $ 0x0%bv
  |> reg_insert AMDEVARCH $ 0x0%bv
  |> reg_insert EDCIDR2 $ 0x0%bv
  |> reg_insert ICH_ELRSR_EL2 $ 0x0%bv
  |> reg_insert CTIPIDR2 $ 0x0%bv
  |> reg_insert EDDFR $ 0x0%bv
  |> reg_insert SPSR_EL2 $ 0x0%bv
  |> reg_insert CNTPS_CTL_EL1 $ 0x0%bv
  |> reg_insert AMUSERENR_EL0 $ 0x0%bv
  |> reg_insert SDER32_EL2 $ 0x0%bv
  |> reg_insert MDSCR_EL1 $ 0x0%bv
  |> reg_insert DBGEN $ Signal_Low
  |> reg_insert CCSIDR_EL1 $ 0xff0000000a%bv
  |> reg_insert PMSICR_EL1 $ 0x0%bv
  |> reg_insert AMPIDR1 $ 0x0%bv
  |> reg_insert GICD_TYPER $ 0x0%bv
  |> reg_insert ID_ISAR0_EL1 $ 0x2101110%bv
  |> reg_insert ICC_SGI0R_EL1 $ 0x0%bv
  |> reg_insert SP_EL1 $ 0x0%bv
  |> reg_insert MDRAR_EL1 $ 0x22000003%bv
  |> reg_insert VMECID_A_EL2 $ 0x0%bv
  |> reg_insert RGSR_EL1 $ 0x0%bv
  |> reg_insert ELR_EL2 $ 0x0%bv
  |> reg_insert CNTHVS_CTL_EL2 $ 0x0%bv
  |> reg_insert ICC_BPR0_EL1 $ 0x0%bv
  |> reg_insert _ID_PFR0 $ 0x21210131%bv
  |> reg_insert _PRRR_NS $ 0x0%bv
  |> reg_insert RVBAR_EL3 $ 0x10300000%bv
  |> reg_insert CNTP_CTL_EL0 $ 0x0%bv
  |> reg_insert CSSELR_EL1 $ 0x0%bv
  |> reg_insert ISR_EL1 $ 0x0%bv
  |> reg_insert ICH_VTR_EL2 $ 0x0%bv
  |> reg_insert ZCR_EL3 $ 0x0%bv
  |> reg_insert CTICIDR0 $ 0x0%bv
  |> reg_insert ESR_EL2 $ 0x0%bv
  |> reg_insert TRFCR_EL2 $ 0x0%bv
  |> reg_insert LOREA_EL1 $ 0x0%bv
  |> reg_insert PMCIDR1 $ 0x0%bv
  |> reg_insert EDCIDR0 $ 0x0%bv
  |> reg_insert ZCR_EL2 $ 0x0%bv
  |> reg_insert GCSCR_EL3 $ 0x0%bv
  |> reg_insert ID_AA64DFR1_EL1 $ 0x0%bv
  |> reg_insert PMCEID0_EL0 $ 0xf48020101%bv
  |> reg_insert ACCDATA_EL1 $ 0x0%bv
  |> reg_insert ID_AA64MMFR2_EL1 $ 0x1221011112121111%bv
  |> reg_insert ICC_NMIAR1_EL1 $ 0x0%bv
  |> reg_insert LORC_EL1 $ 0x0%bv
  |> reg_insert CPACR_EL1 $ 0x0%bv
  |> reg_insert PMSLATFR_EL1 $ 0x0%bv
  |> reg_insert EDPIDR0 $ 0x0%bv
  |> reg_insert CNTKCTL_EL1 $ 0x0%bv
  |> reg_insert PMBIDR_EL1 $ 0x0%bv
  |> reg_insert ICV_PMR_EL1 $ 0x0%bv
  |> reg_insert _EDSCR $ 0x0%bv
  |> reg_insert ICH_MISR_EL2 $ 0x0%bv
  |> reg_insert OSDTRTX_EL1 $ 0x0%bv
  |> reg_insert ICV_IGRPEN0_EL1 $ 0x0%bv
  |> reg_insert DSPSR_EL0 $ 0x0%bv
  |> reg_insert PMXEVCNTR_EL0 $ 0x0%bv
  |> reg_insert _CTR $ 0x84448004%bv
  |> reg_insert _ID_ISAR6 $ 0x11120111%bv
  |> reg_insert AMCIDR3 $ 0x0%bv
  |> reg_insert MFAR_EL3 $ 0x0%bv
  |> reg_insert MVFR2_EL1 $ 0x43%bv
  |> reg_insert TTBR1_EL2 $ 0x00000000000000000000000000000000%bv
  |> reg_insert ICC_SRE_EL1_S $ 0x0%bv
  |> reg_insert CNTHV_TVAL_EL2 $ 0x0%bv
  |> reg_insert MECIDR_EL2 $ 0x0%bv
  |> reg_insert OSLAR_EL1 $ 0x0%bv
  |> reg_insert CNTHVS_TVAL_EL2 $ 0x0%bv
  |> reg_insert ID_ISAR2_EL1 $ 0x21232042%bv
  |> reg_insert MDCCSR_EL0 $ 0x0%bv
  |> reg_insert _ID_PFR1 $ 0x20000%bv
  |> reg_insert AMCNTENSET0_EL0 $ 0x0%bv
  |> reg_insert GCSPR_EL0 $ 0x0%bv
  |> reg_insert SMCR_EL2 $ 0x0%bv
  |> reg_insert PMCNTENCLR_EL0 $ 0x0%bv
  |> reg_insert ERRIDR_EL1 $ 0x4%bv
  |> reg_insert _PC $ 0x400000%bv
  |> reg_insert PMBSR_EL1 $ 0x0%bv
  |> reg_insert PMOVSSET_EL0 $ 0x0%bv
  |> reg_insert ID_MMFR1_EL1 $ 0x20000000%bv
  |> reg_insert PMOVSCLR_EL0 $ 0x0%bv
  |> reg_insert ICC_SRE_EL1_NS $ 0x1%bv
  |> reg_insert CNTHP_TVAL_EL2 $ 0x0%bv
  |> reg_insert SCTLR2_EL3 $ 0x0%bv
  |> reg_insert _TTBR0_EL2 $ 0x00000000000000000000000000000000%bv
  |> reg_insert IFSR32_EL2 $ 0x0%bv
  |> reg_insert PMPIDR0 $ 0x0%bv
  |> reg_insert VNCR_EL2 $ 0x0%bv
  |> reg_insert PMCIDR3 $ 0x0%bv
  |> reg_insert SP_EL3 $ 0x0%bv
  |> reg_insert PMUACR_EL1 $ 0x0%bv
  |> reg_insert ICC_IGRPEN0_EL1 $ 0x0%bv
  |> reg_insert AMEVTYPER0_EL0 $ vec_of_list_len $ List.rev [0x0%bv; 0x0%bv; 0x0%bv; 0x0%bv]
  |> reg_insert PMBLIMITR_EL1 $ 0x0%bv
  |> reg_insert JIDR $ 0x0%bv
  |> reg_insert _MIDR $ 0x410fd0f0%bv
  |> reg_insert CNTFRQ_EL0 $ 0x0%bv
  |> reg_insert ID_ISAR5_EL1 $ 0x11011121%bv
  |> reg_insert ICV_DIR_EL1 $ 0x0%bv
  |> reg_insert HFGITR_EL2 $ 0x0%bv
  |> reg_insert ICV_NMIAR1_EL1 $ 0x0%bv
  |> reg_insert ID_ISAR4_EL1 $ 0x10142%bv
  |> reg_insert DBGDTRRX_EL0 $ 0x0%bv
  |> reg_insert OSDLR_EL1 $ 0x0%bv
  |> reg_insert GCSPR_EL2 $ 0x0%bv
  |> reg_insert ICC_DIR_EL1 $ 0x0%bv
  |> reg_insert ICC_IGRPEN1_EL3 $ 0x0%bv
  |> reg_insert ICC_SGI1R_EL1 $ 0x0%bv
  |> reg_insert MPAM0_EL1 $ 0x0%bv
  |> reg_insert SPMSELR_EL0 $ 0x0%bv
  |> reg_insert TTBR1_NS $ 0x0%bv
  |> reg_insert ICC_SRE_EL2 $ 0x0%bv
  |> reg_insert _PMCEID0 $ 0x48020101%bv
  |> reg_insert _HSCTLR $ 0x0%bv
  |> reg_insert AMPIDR4 $ 0x0%bv
  |> reg_insert SCTLR2_EL1 $ 0x0%bv
  |> reg_insert EDPIDR1 $ 0x0%bv
  |> reg_insert CTICIDR1 $ 0x0%bv
  |> reg_insert PMDEVID $ 0x0%bv
  |> reg_insert SMPRI_EL1 $ 0x0%bv
  |> reg_insert DCZID_EL0 $ 0x8%bv
  |> reg_insert HFGRTR2_EL2 $ 0x0%bv
  |> reg_insert ID_DFR1_EL1 $ 0x11%bv
  |> reg_insert PMCCFILTR_EL0 $ 0x0%bv
  |> reg_insert CPTR_EL2 $ 0x0%bv
  |> reg_insert ICC_EOIR0_EL1 $ 0x0%bv
  |> reg_insert VTTBR $ 0x0%bv
  |> reg_insert TFSR_EL3 $ 0x0%bv
  |> reg_insert TTBR0_EL3 $ 0x0%bv
  |> reg_insert SPSR_EL3 $ 0x0%bv
  |> reg_insert _PAR_EL1 $ 0x00000000000000000000000000000000%bv
  |> reg_insert AMPIDR2 $ 0x0%bv
  |> reg_insert HAFGRTR_EL2 $ 0x0%bv
  |> reg_insert OSDTRRX_EL1 $ 0x0%bv
  |> reg_insert CNTV_CTL_EL0 $ 0x0%bv
  |> reg_insert PMSEVFR_EL1 $ 0x0%bv
  |> reg_insert PMCIDR0 $ 0x0%bv
  |> reg_insert PFAR_EL1 $ 0x0%bv
  |> reg_insert MIDR_EL1 $ 0x410fd0f0%bv
  |> reg_insert CONTEXTIDR_EL1 $ 0x0%bv
  |> reg_insert ID_ISAR1_EL1 $ 0x13112111%bv
  |> reg_insert ID_AA64PFR2_EL1 $ 0x111%bv
  |> reg_insert ZCR_EL1 $ 0x0%bv
  |> reg_insert PMSSCR_EL1 $ 0x100000000%bv
  |> reg_insert MPAM2_EL2 $ 0x0%bv
  |> reg_insert MDSELR_EL1 $ 0x0%bv
  |> reg_insert ICV_EOIR1_EL1 $ 0x0%bv
  |> reg_insert _MPIDR $ 0x80000000%bv
  |> reg_insert _ID_ISAR5 $ 0x11001121%bv
  |> reg_insert EDCIDR3 $ 0x0%bv
  |> reg_insert _MVFR1 $ 0x13211111%bv
  |> reg_insert PMSWINC_EL0 $ 0x0%bv
  |> reg_insert VMPIDR_EL2 $ 0x80000000%bv
  |> reg_insert ID_AA64ISAR2_EL1 $ 0x11011110110012%bv
  |> reg_insert _MPAM1_EL1 $ 0x0%bv
  |> reg_insert RMR_EL1 $ 0x0%bv
  |> reg_insert FPCR $ 0x0%bv
  |> reg_insert HDFGWTR_EL2 $ 0x0%bv
  |> reg_insert PMECR_EL1 $ 0x0%bv
  |> reg_insert AMCIDR1 $ 0x0%bv
  |> reg_insert VDISR_EL2 $ 0x0%bv
  |> reg_insert RMR_EL3 $ 0x1%bv
  |> reg_insert PMSELR_EL0 $ 0x0%bv
  |> reg_insert __cycle_count $ 0%Z
  |> reg_insert Branchtypetaken $ BranchType_RESET
  |> reg_insert MDCR_EL3 $ 0x0%bv
  |> reg_insert HCR_EL2 $ 0x80000000%bv
  |> reg_insert _ICC_HSRE $ 0x0%bv
  |> reg_insert ERRnFR $ vec_of_list_len $ List.rev [0x0%bv; 0x0%bv; 0x0%bv; 0x0%bv]
  |> reg_insert ID_AA64PFR1_EL1 $ 0x0%bv
  |> reg_insert _MPAM3_EL3 $ 0x0%bv
  |> reg_insert ID_AA64AFR1_EL1 $ 0x0%bv
.
Definition isla_init_mem :=
  âˆ…
  (* concrete memory *)
  |> mem_insert_bytes 0x400000%bv
    [0x22; 0x68; 0x20; 0xf8; 0x20; 0x68; 0x60; 0xf8]%bv
  (* symbolic memory *)
  |> mem_insert_bv 0x600000%bv $ bv_0 64  (* x *)
.
Definition isla_threads_init_regs := [
  isla_init_regs
  |> reg_insert PC $ 0x00400000%bv
  |> reg_insert R0 $ 0x00600000%bv
  |> reg_insert R1 $ 0x00000000%bv
  |> reg_insert R2 $ 0x0000002a%bv
  |> reg_insert PIR_EL1 inhabitant
  |> reg_insert __GIC_Pending inhabitant
  |> reg_insert EDESR inhabitant
  |> reg_insert __ThisInstrEnc inhabitant
  |> reg_insert SPESampleInFlight inhabitant
  |> reg_insert MAIR2_EL1 inhabitant
  |> reg_insert __supported_pa_size inhabitant
  |> reg_insert S2PIR_EL2 inhabitant
  |> reg_insert PIRE0_EL1 inhabitant
  |> reg_insert ShouldAdvanceIT inhabitant
  |> reg_insert __ThisInstr inhabitant
  |> reg_insert BTypeCompatible inhabitant
  |> reg_insert EDECR inhabitant
  |> reg_insert __currentCond inhabitant
  |> reg_insert __ExclusiveMonitorSet inhabitant
  |> reg_insert __InstructionStep inhabitant
  |> reg_insert ShouldAdvanceSS inhabitant
  |> reg_insert BTypeNext inhabitant
].
