// Seed: 1310508112
`define pp_0 0
`define pp_1 0
`timescale 1 ps / 1ps
`define pp_2 0
module module_0;
  logic id_0;
  logic id_1;
  type_5(
      1, 1
  );
  always @(1) id_0 = 1 - 1;
  logic id_2;
  logic id_3 = 1;
  type_8(
      1, 1 + 1
  );
endmodule
`default_nettype wire
