{
  "module_name": "dma_macro_regs.h",
  "hash_id": "8a8c12db11ab245c02a0ac20aa1830e29da6c1e71e84cdfd24c4c67b5940b4d9",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/dma_macro_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_DMA_MACRO_REGS_H_\n#define ASIC_REG_DMA_MACRO_REGS_H_\n\n \n\n#define mmDMA_MACRO_LBW_RANGE_HIT_BLOCK                              0x4B0000\n\n#define mmDMA_MACRO_LBW_RANGE_MASK_0                                 0x4B0004\n\n#define mmDMA_MACRO_LBW_RANGE_MASK_1                                 0x4B0008\n\n#define mmDMA_MACRO_LBW_RANGE_MASK_2                                 0x4B000C\n\n#define mmDMA_MACRO_LBW_RANGE_MASK_3                                 0x4B0010\n\n#define mmDMA_MACRO_LBW_RANGE_MASK_4                                 0x4B0014\n\n#define mmDMA_MACRO_LBW_RANGE_MASK_5                                 0x4B0018\n\n#define mmDMA_MACRO_LBW_RANGE_MASK_6                                 0x4B001C\n\n#define mmDMA_MACRO_LBW_RANGE_MASK_7                                 0x4B0020\n\n#define mmDMA_MACRO_LBW_RANGE_MASK_8                                 0x4B0024\n\n#define mmDMA_MACRO_LBW_RANGE_MASK_9                                 0x4B0028\n\n#define mmDMA_MACRO_LBW_RANGE_MASK_10                                0x4B002C\n\n#define mmDMA_MACRO_LBW_RANGE_MASK_11                                0x4B0030\n\n#define mmDMA_MACRO_LBW_RANGE_MASK_12                                0x4B0034\n\n#define mmDMA_MACRO_LBW_RANGE_MASK_13                                0x4B0038\n\n#define mmDMA_MACRO_LBW_RANGE_MASK_14                                0x4B003C\n\n#define mmDMA_MACRO_LBW_RANGE_MASK_15                                0x4B0040\n\n#define mmDMA_MACRO_LBW_RANGE_BASE_0                                 0x4B0044\n\n#define mmDMA_MACRO_LBW_RANGE_BASE_1                                 0x4B0048\n\n#define mmDMA_MACRO_LBW_RANGE_BASE_2                                 0x4B004C\n\n#define mmDMA_MACRO_LBW_RANGE_BASE_3                                 0x4B0050\n\n#define mmDMA_MACRO_LBW_RANGE_BASE_4                                 0x4B0054\n\n#define mmDMA_MACRO_LBW_RANGE_BASE_5                                 0x4B0058\n\n#define mmDMA_MACRO_LBW_RANGE_BASE_6                                 0x4B005C\n\n#define mmDMA_MACRO_LBW_RANGE_BASE_7                                 0x4B0060\n\n#define mmDMA_MACRO_LBW_RANGE_BASE_8                                 0x4B0064\n\n#define mmDMA_MACRO_LBW_RANGE_BASE_9                                 0x4B0068\n\n#define mmDMA_MACRO_LBW_RANGE_BASE_10                                0x4B006C\n\n#define mmDMA_MACRO_LBW_RANGE_BASE_11                                0x4B0070\n\n#define mmDMA_MACRO_LBW_RANGE_BASE_12                                0x4B0074\n\n#define mmDMA_MACRO_LBW_RANGE_BASE_13                                0x4B0078\n\n#define mmDMA_MACRO_LBW_RANGE_BASE_14                                0x4B007C\n\n#define mmDMA_MACRO_LBW_RANGE_BASE_15                                0x4B0080\n\n#define mmDMA_MACRO_HBW_RANGE_HIT_BLOCK                              0x4B0084\n\n#define mmDMA_MACRO_HBW_RANGE_MASK_49_32_0                           0x4B00A8\n\n#define mmDMA_MACRO_HBW_RANGE_MASK_49_32_1                           0x4B00AC\n\n#define mmDMA_MACRO_HBW_RANGE_MASK_49_32_2                           0x4B00B0\n\n#define mmDMA_MACRO_HBW_RANGE_MASK_49_32_3                           0x4B00B4\n\n#define mmDMA_MACRO_HBW_RANGE_MASK_49_32_4                           0x4B00B8\n\n#define mmDMA_MACRO_HBW_RANGE_MASK_49_32_5                           0x4B00BC\n\n#define mmDMA_MACRO_HBW_RANGE_MASK_49_32_6                           0x4B00C0\n\n#define mmDMA_MACRO_HBW_RANGE_MASK_49_32_7                           0x4B00C4\n\n#define mmDMA_MACRO_HBW_RANGE_MASK_31_0_0                            0x4B00C8\n\n#define mmDMA_MACRO_HBW_RANGE_MASK_31_0_1                            0x4B00CC\n\n#define mmDMA_MACRO_HBW_RANGE_MASK_31_0_2                            0x4B00D0\n\n#define mmDMA_MACRO_HBW_RANGE_MASK_31_0_3                            0x4B00D4\n\n#define mmDMA_MACRO_HBW_RANGE_MASK_31_0_4                            0x4B00D8\n\n#define mmDMA_MACRO_HBW_RANGE_MASK_31_0_5                            0x4B00DC\n\n#define mmDMA_MACRO_HBW_RANGE_MASK_31_0_6                            0x4B00E0\n\n#define mmDMA_MACRO_HBW_RANGE_MASK_31_0_7                            0x4B00E4\n\n#define mmDMA_MACRO_HBW_RANGE_BASE_49_32_0                           0x4B00E8\n\n#define mmDMA_MACRO_HBW_RANGE_BASE_49_32_1                           0x4B00EC\n\n#define mmDMA_MACRO_HBW_RANGE_BASE_49_32_2                           0x4B00F0\n\n#define mmDMA_MACRO_HBW_RANGE_BASE_49_32_3                           0x4B00F4\n\n#define mmDMA_MACRO_HBW_RANGE_BASE_49_32_4                           0x4B00F8\n\n#define mmDMA_MACRO_HBW_RANGE_BASE_49_32_5                           0x4B00FC\n\n#define mmDMA_MACRO_HBW_RANGE_BASE_49_32_6                           0x4B0100\n\n#define mmDMA_MACRO_HBW_RANGE_BASE_49_32_7                           0x4B0104\n\n#define mmDMA_MACRO_HBW_RANGE_BASE_31_0_0                            0x4B0108\n\n#define mmDMA_MACRO_HBW_RANGE_BASE_31_0_1                            0x4B010C\n\n#define mmDMA_MACRO_HBW_RANGE_BASE_31_0_2                            0x4B0110\n\n#define mmDMA_MACRO_HBW_RANGE_BASE_31_0_3                            0x4B0114\n\n#define mmDMA_MACRO_HBW_RANGE_BASE_31_0_4                            0x4B0118\n\n#define mmDMA_MACRO_HBW_RANGE_BASE_31_0_5                            0x4B011C\n\n#define mmDMA_MACRO_HBW_RANGE_BASE_31_0_6                            0x4B0120\n\n#define mmDMA_MACRO_HBW_RANGE_BASE_31_0_7                            0x4B0124\n\n#define mmDMA_MACRO_WRITE_EN                                         0x4B0128\n\n#define mmDMA_MACRO_WRITE_CREDIT                                     0x4B012C\n\n#define mmDMA_MACRO_READ_EN                                          0x4B0130\n\n#define mmDMA_MACRO_READ_CREDIT                                      0x4B0134\n\n#define mmDMA_MACRO_SRAM_BUSY                                        0x4B0138\n\n#define mmDMA_MACRO_RAZWI_LBW_WT_VLD                                 0x4B013C\n\n#define mmDMA_MACRO_RAZWI_LBW_WT_ID                                  0x4B0140\n\n#define mmDMA_MACRO_RAZWI_LBW_RD_VLD                                 0x4B0144\n\n#define mmDMA_MACRO_RAZWI_LBW_RD_ID                                  0x4B0148\n\n#define mmDMA_MACRO_RAZWI_HBW_WT_VLD                                 0x4B014C\n\n#define mmDMA_MACRO_RAZWI_HBW_WT_ID                                  0x4B0150\n\n#define mmDMA_MACRO_RAZWI_HBW_RD_VLD                                 0x4B0154\n\n#define mmDMA_MACRO_RAZWI_HBW_RD_ID                                  0x4B0158\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}