$date
	Sat Oct 22 23:03:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#420478
b111 &
b111 %
1$
b111 !
1"
#420479
0"
#420482
b10110 &
b10110 %
#420486
b1011 &
b1011 %
#420490
b100010 &
b100010 %
#420494
b10001 &
b10001 %
#420498
b110100 &
b110100 %
#420502
b11010 &
b11010 %
#420506
b1101 &
b1101 %
#420510
b101000 &
b101000 %
#420514
b10100 &
b10100 %
#420518
b1010 &
b1010 %
#420522
b101 &
b101 %
#420526
b10000 &
b10000 %
#420530
b1000 &
b1000 %
#420534
b100 &
b100 %
#420538
b10 &
b10 %
#420542
b1 &
1#
b1 %
#420546
b0 &
b0 %
0#
0$
#1435602
b100 &
b100 %
1$
b100 !
1"
#1435603
0"
#1435606
b10 &
b10 %
#1435610
b1 &
b1 %
1#
#1435614
b0 &
0#
b0 %
0$
#2436183
b1111 !
1"
#2436186
b1111 &
b1111 %
1$
#2436187
0"
#2436190
b101110 &
b101110 %
#2436194
b10111 &
b10111 %
#2436198
b1000110 &
b1000110 %
#2436202
b100011 &
b100011 %
#2436206
b1101010 &
b1101010 %
#2436210
b110101 &
b110101 %
#2436214
b10100000 &
b10100000 %
#2436218
b1010000 &
b1010000 %
#2436222
b101000 &
b101000 %
#2436226
b10100 &
b10100 %
#2436230
b1010 &
b1010 %
#2436234
b101 &
b101 %
#2436238
b10000 &
b10000 %
#2436242
b1000 &
b1000 %
#2436246
b100 &
b100 %
#2436250
b10 &
b10 %
#2436254
b1 &
1#
b1 %
#2436258
b0 &
b0 %
0#
0$
#4500012
