****************************************
Report : net
Design : SYSTEM_TOP
Version: O-2018.06-SP1
Date   : Wed Sep  3 14:32:33 2025
****************************************

Attributes
    d - user dont_touch
    D - derived dont_touch


Net                 Fanout    Fanin   Pins         Attributes
--------------------------------------------------------------------------------
*Logic0*                14        0     14         
*Logic1*                 2        0      2         
ALU_CLK                 17        1     18         
ALU_OUT[0]               2        1      3         
ALU_OUT[10]              2        1      3         
ALU_OUT[11]              2        1      3         
ALU_OUT[12]              2        1      3         
ALU_OUT[13]              2        1      3         
ALU_OUT[14]              2        1      3         
ALU_OUT[15]              2        1      3         
ALU_OUT[1]               2        1      3         
ALU_OUT[2]               2        1      3         
ALU_OUT[3]               2        1      3         
ALU_OUT[4]               2        1      3         
ALU_OUT[5]               2        1      3         
ALU_OUT[6]               2        1      3         
ALU_OUT[7]               2        1      3         
ALU_OUT[8]               2        1      3         
ALU_OUT[9]               2        1      3         
ALU_OUT_VLD              2        1      3         
Addr[0]                  2        1      3         
Addr[1]                  2        1      3         
Addr[2]                  4        1      5         
Addr[3]                  3        1      4         
Busy                     4        1      5         
DEF_DIV_RATIO[0]         5        1      6         
DEF_DIV_RATIO[1]         7        1      8         
DEF_DIV_RATIO[2]         6        1      7         
DEF_DIV_RATIO[3]         6        1      7         
DEF_DIV_RATIO[4]         6        1      7         
DEF_DIV_RATIO[5]         6        1      7         
DEF_DIV_RATIO[6]         6        1      7         
DEF_DIV_RATIO[7]         5        1      6         
DIV_RATIO[0]             2        1      3         
DIV_RATIO[1]             4        1      5         
DIV_RATIO[2]             3        1      4         
DIV_RATIO[3]             0        0      0         
DIV_RATIO[4]             0        0      0         
DIV_RATIO[5]             0        0      0         
DIV_RATIO[6]             0        0      0         
DIV_RATIO[7]             0        0      0         
EN                       6        1      7         
FUN[0]                   3        1      4         
FUN[1]                   3        1      4         
FUN[2]                   2        1      3         
FUN[3]                   3        1      4         
FUN_REF_CLK              1        1      2         
FUN_REF_RST              2        1      3         
FUN_RST                  1        1      2         
FUN_RX_CLK               1        1      2         
FUN_TX_CLK               1        1      2         
FUN_UART_CLK             1        1      2         
FUN_UART_RST             2        1      3         
F_EMPTY                  1        1      2         
F_FULL                   3        1      4         
Gate_EN                  1        1      2         
OPERAND_A[0]             3        1      4         
OPERAND_A[1]             2        1      3         
OPERAND_A[2]             2        1      3         
OPERAND_A[3]             2        1      3         
OPERAND_A[4]             4        1      5         
OPERAND_A[5]             4        1      5         
OPERAND_A[6]             2        1      3         
OPERAND_A[7]             2        1      3         
OPERAND_B[0]             2        1      3         
OPERAND_B[1]             3        1      4         
OPERAND_B[2]             2        1      3         
OPERAND_B[3]             3        1      4         
OPERAND_B[4]             3        1      4         
OPERAND_B[5]             3        1      4         
OPERAND_B[6]             3        1      4         
OPERAND_B[7]             2        1      3         
RD_DATA[0]               2        1      3         
RD_DATA[1]               2        1      3         
RD_DATA[2]               2        1      3         
RD_DATA[3]               2        1      3         
RD_DATA[4]               2        1      3         
RD_DATA[5]               2        1      3         
RD_DATA[6]               2        1      3         
RD_DATA[7]               2        1      3         
RD_INC                   1        1      2         
REF_CLK                236        1    237         
REF_RST                  5        1      6         
RST                      4        1      5         
RX_CLK                  28        1     29         
RX_IN                    2        1      3         
RX_P_DATA[0]             4        1      5         
RX_P_DATA[1]             5        1      6         
RX_P_DATA[2]             5        1      6         
RX_P_DATA[3]             5        1      6         
RX_P_DATA[4]             5        1      6         
RX_P_DATA[5]             5        1      6         
RX_P_DATA[6]             5        1      6         
RX_P_DATA[7]             5        1      6         
RX_VLD_SIG               1        1      2         
RdEn                     2        1      3         
Rd_D[0]                  3        1      4         
Rd_D[1]                  3        1      4         
Rd_D[2]                  3        1      4         
Rd_D[3]                  3        1      4         
Rd_D[4]                  3        1      4         
Rd_D[5]                  3        1      4         
Rd_D[6]                  3        1      4         
Rd_D[7]                  3        1      4         
Rd_D_Vld                 4        1      5         
SCAN_CLK                 4        1      5         
SCAN_EN                  2        1      3         
SCAN_IN_1                1        1      2         
SCAN_IN_2                1        1      2         
SCAN_IN_3                1        1      2         
SCAN_IN_4                1        1      2         
SCAN_OUT_1               3        1      4         
SCAN_OUT_2               3        1      4         
SCAN_OUT_3               3        1      4         
SCAN_OUT_4               1        1      2         
SCAN_RST                 3        1      4         
SYNC_RX_P_DATA[0]        6        1      7         
SYNC_RX_P_DATA[1]        6        1      7         
SYNC_RX_P_DATA[2]        4        1      5         
SYNC_RX_P_DATA[3]        5        1      6         
SYNC_RX_P_DATA[4]        5        1      6         
SYNC_RX_P_DATA[5]        4        1      5         
SYNC_RX_P_DATA[6]        3        1      4         
SYNC_RX_P_DATA[7]        4        1      5         
SYNC_RX_VLD_SIG          6        1      7         
SYNOPSYS_UNCONNECTED__0
                         0        1      1         
SYNOPSYS_UNCONNECTED__1
                         0        1      1         
SYNOPSYS_UNCONNECTED__2
                         0        1      1         
SYNOPSYS_UNCONNECTED__3
                         0        1      1         
SYNOPSYS_UNCONNECTED__4
                         0        1      1         
TEST_MODE                8        1      9         
TX_CLK                  38        1     39         
TX_OUT                   2        1      3         
UART_CLK                22        1     23         
UART_CONFIG[0]          10        1     11         
UART_CONFIG[1]           5        1      6         
UART_CONFIG[2]           7        1      8         
UART_CONFIG[3]          12        1     13         
UART_CONFIG[4]          11        1     12         
UART_CONFIG[5]           9        1     10         
UART_CONFIG[6]          10        1     11         
UART_CONFIG[7]           8        1      9         
UART_RST                 3        1      4         
WR_DATA[0]               4        1      5         
WR_DATA[1]               5        1      6         
WR_DATA[2]               4        1      5         
WR_DATA[3]               2        1      3         
WR_DATA[4]               4        1      5         
WR_DATA[5]               4        1      5         
WR_DATA[6]               2        1      3         
WR_DATA[7]               2        1      3         
WR_INC                   4        1      5         
WrEn                     3        1      4         
Wr_D[0]                  2        1      3         
Wr_D[1]                  2        1      3         
Wr_D[2]                  2        1      3         
Wr_D[3]                  2        1      3         
Wr_D[4]                  2        1      3         
Wr_D[5]                  2        1      3         
Wr_D[6]                  3        1      4         
Wr_D[7]                  2        1      3         
n1                      11        1     12         
n11                      3        1      4         
n12                      3        1      4         
n17                      1        1      2         
n18                      2        1      3         
n2                       1        1      2         
n21                      3        1      4         
n22                      3        1      4         
n26                     11        1     12         
n27                     12        1     13         
n3                       3        1      4         
n4                       1        1      2         
n5                       2        1      3         
n6                      12        1     13         
n7                      11        1     12         
n8                       5        1      6         
n9                       7        1      8         

Attributes
    d - user dont_touch
    D - derived dont_touch

--------------------------------------------------------------------------------
Total 178 nets         926      171   1097
Maximum                236        1    237
Average               5.20     0.96   6.16
1
