$date
	Thu Dec 22 23:27:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module auth $end
$var wire 1 ! guesser $end
$var wire 1 " matched $end
$var wire 1 # middle_gate $end
$var wire 1 $ setter $end
$var wire 1 % unmatched $end
$var reg 1 & constant $end
$var reg 1 ' g1 $end
$var reg 1 ( g2 $end
$var reg 1 ) g3 $end
$var reg 1 * g4 $end
$var reg 1 + s1 $end
$var reg 1 , s2 $end
$var reg 1 - s3 $end
$var reg 1 . s4 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0.
0-
0,
0+
1*
x)
x(
x'
1&
0%
1$
1#
1"
1!
$end
#1
0"
1%
0#
0!
1.
#2
x"
x%
x#
x!
0.
1-
#3
0"
1%
0#
0!
1.
#4
x"
x%
x#
1!
x$
0.
0-
1,
#5
0"
1%
0#
0!
1.
#6
x"
x%
x#
x!
0.
1-
#7
0"
1%
0#
0!
1.
#8
x"
x%
x#
1!
0.
0-
0,
1+
#9
0"
1%
0#
0!
1.
#10
x"
x%
x#
x!
0.
1-
#11
0"
1%
0#
0!
1.
#12
x"
x%
x#
1!
0.
0-
1,
#13
0"
1%
0#
0!
1.
#14
x"
x%
x#
x!
0.
1-
#15
0"
1%
0#
0!
1.
#16
1"
0%
1#
1!
1$
0*
0)
0(
0'
#17
0"
1%
0#
0!
1*
#18
0*
1)
#19
1*
#20
1!
0$
0*
0)
1(
#21
0!
1*
#22
0*
1)
#23
1*
#24
1!
0*
0)
0(
1'
#25
0!
1*
#26
0*
1)
#27
1*
#28
1!
0*
0)
1(
#29
0!
1*
#30
0*
1)
#31
1*
#32
