{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747113697880 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747113697895 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 13 01:21:37 2025 " "Processing started: Tue May 13 01:21:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747113697895 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113697895 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off soc_system -c soc_system " "Command: quartus_map --read_settings_files=on --write_settings_files=off soc_system -c soc_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113697895 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1747113704860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_top " "Found entity 1: soc_system_top" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113717758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113717758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113717784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113717784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113717809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113717809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113717831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113717831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113717880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113717880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113717904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113717904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113717925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113717925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113717950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113717950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113717972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113717972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113717998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113717998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113718019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113718019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113718046 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113718046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113718046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113718083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113718083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113718106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113718106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113718127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113718127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113718148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113718148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113718169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113718169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113718199 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113718199 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113718199 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113718199 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113718199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113718199 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747113718230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113718246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113718246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113718275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113718275 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747113718304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113718311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113718311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113718334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113718334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113718356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113718356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113718376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113718376 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747113718394 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747113718394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113718398 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113718398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113718398 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747113718416 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747113718416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113718421 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113718421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113718421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113718466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113718466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113718493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113718493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113718519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113718519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113718543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113718543 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_ball.sv(154) " "Verilog HDL information at vga_ball.sv(154): always construct contains both blocking and non-blocking assignments" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 154 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1747113718569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/vga_ball.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/vga_ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ball " "Found entity 1: vga_ball" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113718574 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_counters " "Found entity 2: vga_counters" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113718574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113718574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113718604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113718604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113718634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113718634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113718662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113718662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113718685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113718685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113718727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113718727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113718756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113718756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113718781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113718781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113718808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113718808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113718840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113718840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113718870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113718870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113718896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113718896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113718917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113718917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113718940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113718940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113718965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113718965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113718989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113718989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113719015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113719015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113719039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113719039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113719066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113719066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113719091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113719091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113719171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113719171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113719195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113719195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113719220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113719220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113719243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113719243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bg_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file bg_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 bg_rom " "Found entity 1: bg_rom" {  } { { "bg_rom.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/bg_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113719267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113719267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bird_rom0.v 1 1 " "Found 1 design units, including 1 entities, in source file bird_rom0.v" { { "Info" "ISGN_ENTITY_NAME" "1 bird_rom0 " "Found entity 1: bird_rom0" {  } { { "bird_rom0.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/bird_rom0.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113719289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113719289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bird_rom2.v 1 1 " "Found 1 design units, including 1 entities, in source file bird_rom2.v" { { "Info" "ISGN_ENTITY_NAME" "1 bird_rom2 " "Found entity 1: bird_rom2" {  } { { "bird_rom2.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/bird_rom2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113719316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113719316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bird_rom1.v 1 1 " "Found 1 design units, including 1 entities, in source file bird_rom1.v" { { "Info" "ISGN_ENTITY_NAME" "1 bird_rom1 " "Found entity 1: bird_rom1" {  } { { "bird_rom1.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/bird_rom1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113719340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113719340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file pipe_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_rom " "Found entity 1: pipe_rom" {  } { { "pipe_rom.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/pipe_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113719362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113719362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_top_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file pipe_top_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_top_rom " "Found entity 1: pipe_top_rom" {  } { { "pipe_top_rom.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/pipe_top_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113719385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113719385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit0_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file digit0_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 digit0_rom " "Found entity 1: digit0_rom" {  } { { "digit0_rom.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/digit0_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113719409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113719409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit1_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file digit1_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 digit1_rom " "Found entity 1: digit1_rom" {  } { { "digit1_rom.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/digit1_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113719432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113719432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_rom_top.v 1 1 " "Found 1 design units, including 1 entities, in source file pipe_rom_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_rom_top " "Found entity 1: pipe_rom_top" {  } { { "pipe_rom_top.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/pipe_rom_top.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113719453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113719453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_rom_bottom.v 1 1 " "Found 1 design units, including 1 entities, in source file pipe_rom_bottom.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_rom_bottom " "Found entity 1: pipe_rom_bottom" {  } { { "pipe_rom_bottom.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/pipe_rom_bottom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113719473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113719473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file base_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_rom " "Found entity 1: base_rom" {  } { { "base_rom.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/base_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113719494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113719494 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1747113719494 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "soc_system_top " "Elaborating entity \"soc_system_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1747113720092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:soc_system0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:soc_system0\"" {  } { { "soc_system_top.sv" "soc_system0" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113720108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0 soc_system:soc_system0\|soc_system_hps_0:hps_0 " "Elaborating entity \"soc_system_hps_0\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\"" {  } { { "soc_system/synthesis/soc_system.v" "hps_0" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/soc_system.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113720129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_fpga_interfaces soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_hps_0_fpga_interfaces\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "fpga_interfaces" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113720149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io " "Elaborating entity \"soc_system_hps_0_hps_io\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "hps_io" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113720169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io_border soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border " "Elaborating entity \"soc_system_hps_0_hps_io_border\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "border" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113720184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113720204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "pll" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113720217 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1747113720221 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1747113720221 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "p0" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113720227 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113720238 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1747113720246 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 1 0 "Analysis & Synthesis" 0 -1 1747113720258 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1747113720258 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1747113720258 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1747113720258 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113720267 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1747113720275 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1747113720276 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113720281 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1747113720289 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1747113720289 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1747113720289 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1747113720289 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113720295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113720359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113720378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113720386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113720397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113720481 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113720496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113720497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113720497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113720497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113720497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113720497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113720497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113720497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113720497 ""}  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747113720497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113720582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113720582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113720583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113720604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113720617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113720627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113720739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "c0" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113720752 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1747113720762 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1747113720762 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1747113720762 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1747113720762 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1747113720762 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1747113720762 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "oct" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113720774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "dll" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113720786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ball soc_system:soc_system0\|vga_ball:vga_ball_0 " "Elaborating entity \"vga_ball\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\"" {  } { { "soc_system/synthesis/soc_system.v" "vga_ball_0" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/soc_system.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113720801 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_counter vga_ball.sv(71) " "Verilog HDL or VHDL warning at vga_ball.sv(71): object \"test_counter\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1747113720803 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_ball.sv(115) " "Verilog HDL assignment warning at vga_ball.sv(115): truncated value with size 32 to match size of target (19)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747113720805 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_ball.sv(117) " "Verilog HDL assignment warning at vga_ball.sv(117): truncated value with size 32 to match size of target (19)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747113720805 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_ball.sv(121) " "Verilog HDL assignment warning at vga_ball.sv(121): truncated value with size 32 to match size of target (12)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747113720805 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ball.sv(170) " "Verilog HDL assignment warning at vga_ball.sv(170): truncated value with size 32 to match size of target (10)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747113720806 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_ball.sv(171) " "Verilog HDL assignment warning at vga_ball.sv(171): truncated value with size 32 to match size of target (9)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747113720806 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_ball.sv(187) " "Verilog HDL assignment warning at vga_ball.sv(187): truncated value with size 32 to match size of target (8)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747113720807 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 vga_ball.sv(190) " "Verilog HDL assignment warning at vga_ball.sv(190): truncated value with size 32 to match size of target (2)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747113720807 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 vga_ball.sv(194) " "Verilog HDL assignment warning at vga_ball.sv(194): truncated value with size 32 to match size of target (24)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747113720807 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ball.sv(196) " "Verilog HDL assignment warning at vga_ball.sv(196): truncated value with size 32 to match size of target (10)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747113720807 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ball.sv(215) " "Verilog HDL assignment warning at vga_ball.sv(215): truncated value with size 32 to match size of target (10)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747113720807 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_ball.sv(216) " "Verilog HDL assignment warning at vga_ball.sv(216): truncated value with size 32 to match size of target (9)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747113720807 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ball.sv(222) " "Verilog HDL assignment warning at vga_ball.sv(222): truncated value with size 32 to match size of target (10)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747113720808 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ball.sv(231) " "Verilog HDL assignment warning at vga_ball.sv(231): truncated value with size 32 to match size of target (10)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747113720808 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ball.sv(233) " "Verilog HDL assignment warning at vga_ball.sv(233): truncated value with size 32 to match size of target (10)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747113720808 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ball.sv(244) " "Verilog HDL assignment warning at vga_ball.sv(244): truncated value with size 32 to match size of target (10)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747113720808 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_ball.sv(260) " "Verilog HDL assignment warning at vga_ball.sv(260): truncated value with size 32 to match size of target (16)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747113720809 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ball.sv(266) " "Verilog HDL assignment warning at vga_ball.sv(266): truncated value with size 32 to match size of target (10)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747113720810 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ball.sv(269) " "Verilog HDL assignment warning at vga_ball.sv(269): truncated value with size 32 to match size of target (10)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747113720810 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_ball.sv(272) " "Verilog HDL assignment warning at vga_ball.sv(272): truncated value with size 32 to match size of target (9)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747113720810 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_ball.sv(305) " "Verilog HDL assignment warning at vga_ball.sv(305): truncated value with size 32 to match size of target (16)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747113720814 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_ball.sv(314) " "Verilog HDL assignment warning at vga_ball.sv(314): truncated value with size 32 to match size of target (4)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747113720815 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_ball.sv(315) " "Verilog HDL assignment warning at vga_ball.sv(315): truncated value with size 32 to match size of target (4)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747113720815 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_counters soc_system:soc_system0\|vga_ball:vga_ball_0\|vga_counters:counters " "Elaborating entity \"vga_counters\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|vga_counters:counters\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "counters" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113720890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bg_rom soc_system:soc_system0\|vga_ball:vga_ball_0\|bg_rom:bg_rom_inst " "Elaborating entity \"bg_rom\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|bg_rom:bg_rom_inst\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "bg_rom_inst" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113720912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|vga_ball:vga_ball_0\|bg_rom:bg_rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|bg_rom:bg_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "bg_rom.v" "altsyncram_component" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/bg_rom.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113721005 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|vga_ball:vga_ball_0\|bg_rom:bg_rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"soc_system:soc_system0\|vga_ball:vga_ball_0\|bg_rom:bg_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "bg_rom.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/bg_rom.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113721011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|vga_ball:vga_ball_0\|bg_rom:bg_rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"soc_system:soc_system0\|vga_ball:vga_ball_0\|bg_rom:bg_rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file bg.mif " "Parameter \"init_file\" = \"bg.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721011 ""}  } { { "bg_rom.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/bg_rom.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747113721011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_afn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_afn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_afn1 " "Found entity 1: altsyncram_afn1" {  } { { "db/altsyncram_afn1.tdf" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/db/altsyncram_afn1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113721143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113721143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_afn1 soc_system:soc_system0\|vga_ball:vga_ball_0\|bg_rom:bg_rom_inst\|altsyncram:altsyncram_component\|altsyncram_afn1:auto_generated " "Elaborating entity \"altsyncram_afn1\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|bg_rom:bg_rom_inst\|altsyncram:altsyncram_component\|altsyncram_afn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113721144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3na.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3na.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3na " "Found entity 1: decode_3na" {  } { { "db/decode_3na.tdf" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/db/decode_3na.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113721220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113721220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3na soc_system:soc_system0\|vga_ball:vga_ball_0\|bg_rom:bg_rom_inst\|altsyncram:altsyncram_component\|altsyncram_afn1:auto_generated\|decode_3na:decode3 " "Elaborating entity \"decode_3na\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|bg_rom:bg_rom_inst\|altsyncram:altsyncram_component\|altsyncram_afn1:auto_generated\|decode_3na:decode3\"" {  } { { "db/altsyncram_afn1.tdf" "decode3" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/db/altsyncram_afn1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113721221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_s2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_s2a " "Found entity 1: decode_s2a" {  } { { "db/decode_s2a.tdf" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/db/decode_s2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113721292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113721292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_s2a soc_system:soc_system0\|vga_ball:vga_ball_0\|bg_rom:bg_rom_inst\|altsyncram:altsyncram_component\|altsyncram_afn1:auto_generated\|decode_s2a:rden_decode " "Elaborating entity \"decode_s2a\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|bg_rom:bg_rom_inst\|altsyncram:altsyncram_component\|altsyncram_afn1:auto_generated\|decode_s2a:rden_decode\"" {  } { { "db/altsyncram_afn1.tdf" "rden_decode" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/db/altsyncram_afn1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113721293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jhb " "Found entity 1: mux_jhb" {  } { { "db/mux_jhb.tdf" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/db/mux_jhb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113721397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113721397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_jhb soc_system:soc_system0\|vga_ball:vga_ball_0\|bg_rom:bg_rom_inst\|altsyncram:altsyncram_component\|altsyncram_afn1:auto_generated\|mux_jhb:mux2 " "Elaborating entity \"mux_jhb\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|bg_rom:bg_rom_inst\|altsyncram:altsyncram_component\|altsyncram_afn1:auto_generated\|mux_jhb:mux2\"" {  } { { "db/altsyncram_afn1.tdf" "mux2" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/db/altsyncram_afn1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113721398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bird_rom0 soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom0:bird0 " "Elaborating entity \"bird_rom0\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom0:bird0\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "bird0" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113721465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom0:bird0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom0:bird0\|altsyncram:altsyncram_component\"" {  } { { "bird_rom0.v" "altsyncram_component" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/bird_rom0.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113721481 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom0:bird0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom0:bird0\|altsyncram:altsyncram_component\"" {  } { { "bird_rom0.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/bird_rom0.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113721488 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom0:bird0\|altsyncram:altsyncram_component " "Instantiated megafunction \"soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom0:bird0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file bird0.mif " "Parameter \"init_file\" = \"bird0.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 816 " "Parameter \"numwords_a\" = \"816\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721488 ""}  } { { "bird_rom0.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/bird_rom0.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747113721488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sin1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sin1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sin1 " "Found entity 1: altsyncram_sin1" {  } { { "db/altsyncram_sin1.tdf" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/db/altsyncram_sin1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113721549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113721549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sin1 soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom0:bird0\|altsyncram:altsyncram_component\|altsyncram_sin1:auto_generated " "Elaborating entity \"altsyncram_sin1\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom0:bird0\|altsyncram:altsyncram_component\|altsyncram_sin1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113721550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bird_rom1 soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom1:bird1 " "Elaborating entity \"bird_rom1\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom1:bird1\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "bird1" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113721574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom1:bird1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom1:bird1\|altsyncram:altsyncram_component\"" {  } { { "bird_rom1.v" "altsyncram_component" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/bird_rom1.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113721591 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom1:bird1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom1:bird1\|altsyncram:altsyncram_component\"" {  } { { "bird_rom1.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/bird_rom1.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113721601 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom1:bird1\|altsyncram:altsyncram_component " "Instantiated megafunction \"soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom1:bird1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file bird1.mif " "Parameter \"init_file\" = \"bird1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 816 " "Parameter \"numwords_a\" = \"816\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721601 ""}  } { { "bird_rom1.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/bird_rom1.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747113721601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tin1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tin1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tin1 " "Found entity 1: altsyncram_tin1" {  } { { "db/altsyncram_tin1.tdf" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/db/altsyncram_tin1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113721662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113721662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tin1 soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom1:bird1\|altsyncram:altsyncram_component\|altsyncram_tin1:auto_generated " "Elaborating entity \"altsyncram_tin1\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom1:bird1\|altsyncram:altsyncram_component\|altsyncram_tin1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113721663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bird_rom2 soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom2:bird2 " "Elaborating entity \"bird_rom2\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom2:bird2\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "bird2" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113721688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom2:bird2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom2:bird2\|altsyncram:altsyncram_component\"" {  } { { "bird_rom2.v" "altsyncram_component" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/bird_rom2.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113721706 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom2:bird2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom2:bird2\|altsyncram:altsyncram_component\"" {  } { { "bird_rom2.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/bird_rom2.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113721717 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom2:bird2\|altsyncram:altsyncram_component " "Instantiated megafunction \"soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom2:bird2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file bird2.mif " "Parameter \"init_file\" = \"bird2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 816 " "Parameter \"numwords_a\" = \"816\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721717 ""}  } { { "bird_rom2.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/bird_rom2.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747113721717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uin1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uin1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uin1 " "Found entity 1: altsyncram_uin1" {  } { { "db/altsyncram_uin1.tdf" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/db/altsyncram_uin1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113721790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113721790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uin1 soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom2:bird2\|altsyncram:altsyncram_component\|altsyncram_uin1:auto_generated " "Elaborating entity \"altsyncram_uin1\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|bird_rom2:bird2\|altsyncram:altsyncram_component\|altsyncram_uin1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113721791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_rom soc_system:soc_system0\|vga_ball:vga_ball_0\|base_rom:ground_inst " "Elaborating entity \"base_rom\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|base_rom:ground_inst\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "ground_inst" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113721826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|vga_ball:vga_ball_0\|base_rom:ground_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|base_rom:ground_inst\|altsyncram:altsyncram_component\"" {  } { { "base_rom.v" "altsyncram_component" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/base_rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113721845 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|vga_ball:vga_ball_0\|base_rom:ground_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"soc_system:soc_system0\|vga_ball:vga_ball_0\|base_rom:ground_inst\|altsyncram:altsyncram_component\"" {  } { { "base_rom.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/base_rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113721865 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|vga_ball:vga_ball_0\|base_rom:ground_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"soc_system:soc_system0\|vga_ball:vga_ball_0\|base_rom:ground_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file base.mif " "Parameter \"init_file\" = \"base.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 37632 " "Parameter \"numwords_a\" = \"37632\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113721866 ""}  } { { "base_rom.v" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/base_rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747113721866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2cf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2cf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2cf1 " "Found entity 1: altsyncram_2cf1" {  } { { "db/altsyncram_2cf1.tdf" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/db/altsyncram_2cf1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113721932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113721932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2cf1 soc_system:soc_system0\|vga_ball:vga_ball_0\|base_rom:ground_inst\|altsyncram:altsyncram_component\|altsyncram_2cf1:auto_generated " "Elaborating entity \"altsyncram_2cf1\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|base_rom:ground_inst\|altsyncram:altsyncram_component\|altsyncram_2cf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113721933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_31a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_31a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_31a " "Found entity 1: decode_31a" {  } { { "db/decode_31a.tdf" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/db/decode_31a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113722004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113722004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_31a soc_system:soc_system0\|vga_ball:vga_ball_0\|base_rom:ground_inst\|altsyncram:altsyncram_component\|altsyncram_2cf1:auto_generated\|decode_31a:rden_decode " "Elaborating entity \"decode_31a\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|base_rom:ground_inst\|altsyncram:altsyncram_component\|altsyncram_2cf1:auto_generated\|decode_31a:rden_decode\"" {  } { { "db/altsyncram_2cf1.tdf" "rden_decode" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/db/altsyncram_2cf1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113722005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qfb " "Found entity 1: mux_qfb" {  } { { "db/mux_qfb.tdf" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/db/mux_qfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113722075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113722075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qfb soc_system:soc_system0\|vga_ball:vga_ball_0\|base_rom:ground_inst\|altsyncram:altsyncram_component\|altsyncram_2cf1:auto_generated\|mux_qfb:mux2 " "Elaborating entity \"mux_qfb\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|base_rom:ground_inst\|altsyncram:altsyncram_component\|altsyncram_2cf1:auto_generated\|mux_qfb:mux2\"" {  } { { "db/altsyncram_2cf1.tdf" "mux2" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/db/altsyncram_2cf1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113722076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_0" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/soc_system.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113722096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_ball_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_ball_0_avalon_slave_0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vga_ball_0_avalon_slave_0_translator" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113722114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113722125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113722136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_ball_0_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_ball_0_avalon_slave_0_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vga_ball_0_avalon_slave_0_agent" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113722146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_ball_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_ball_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113722160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vga_ball_0_avalon_slave_0_agent_rsp_fifo" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113722171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vga_ball_0_avalon_slave_0_agent_rdata_fifo" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113722182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113722188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113722198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002 soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_0_router_002\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_002" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113722207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002_default_decode soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113722220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vga_ball_0_avalon_slave_0_burst_adapter" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113722227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113722238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113722251 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 altera_merlin_address_alignment.sv(155) " "Verilog HDL assignment warning at altera_merlin_address_alignment.sv(155): truncated value with size 4 to match size of target (2)" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1747113722255 "|soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "23 21 altera_merlin_address_alignment.sv(259) " "Verilog HDL assignment warning at altera_merlin_address_alignment.sv(259): truncated value with size 23 to match size of target (21)" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1747113722256 "|soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113722257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113722263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113722269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113722275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113722292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113722307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113722317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113722327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113722333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113722346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vga_ball_0_avalon_slave_0_rsp_width_adapter" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113722361 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1747113722368 "|soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1747113722369 "|soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1747113722369 "|soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vga_ball_0_avalon_slave_0_cmd_width_adapter" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113722377 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 1 0 "Analysis & Synthesis" 0 -1 1747113722385 "|soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 1 0 "Analysis & Synthesis" 0 -1 1747113722385 "|soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113722386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113722394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113722409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:soc_system0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:soc_system0\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/soc_system.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113722421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113722432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113722443 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "soc_system:soc_system0\|vga_ball:vga_ball_0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"soc_system:soc_system0\|vga_ball:vga_ball_0\|Div0\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "Div0" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 314 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113726096 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "soc_system:soc_system0\|vga_ball:vga_ball_0\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"soc_system:soc_system0\|vga_ball:vga_ball_0\|Mod2\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "Mod2" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 314 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113726096 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "soc_system:soc_system0\|vga_ball:vga_ball_0\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"soc_system:soc_system0\|vga_ball:vga_ball_0\|Mod3\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "Mod3" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 315 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113726096 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "soc_system:soc_system0\|vga_ball:vga_ball_0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"soc_system:soc_system0\|vga_ball:vga_ball_0\|Mod0\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "Mod0" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 272 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113726096 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "soc_system:soc_system0\|vga_ball:vga_ball_0\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"soc_system:soc_system0\|vga_ball:vga_ball_0\|Mod1\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "Mod1" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 305 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113726096 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1747113726096 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|vga_ball:vga_ball_0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"soc_system:soc_system0\|vga_ball:vga_ball_0\|lpm_divide:Div0\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 314 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113726166 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|vga_ball:vga_ball_0\|lpm_divide:Div0 " "Instantiated megafunction \"soc_system:soc_system0\|vga_ball:vga_ball_0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113726166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113726166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113726166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113726166 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 314 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747113726166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kbm " "Found entity 1: lpm_divide_kbm" {  } { { "db/lpm_divide_kbm.tdf" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/db/lpm_divide_kbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113726226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113726226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113726259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113726259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qve " "Found entity 1: alt_u_div_qve" {  } { { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113726302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113726302 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|vga_ball:vga_ball_0\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"soc_system:soc_system0\|vga_ball:vga_ball_0\|lpm_divide:Mod2\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 314 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113726350 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|vga_ball:vga_ball_0\|lpm_divide:Mod2 " "Instantiated megafunction \"soc_system:soc_system0\|vga_ball:vga_ball_0\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113726350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113726350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113726350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113726350 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 314 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747113726350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_n3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_n3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_n3m " "Found entity 1: lpm_divide_n3m" {  } { { "db/lpm_divide_n3m.tdf" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/db/lpm_divide_n3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113726419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113726419 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|vga_ball:vga_ball_0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"soc_system:soc_system0\|vga_ball:vga_ball_0\|lpm_divide:Mod0\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 272 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113726462 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|vga_ball:vga_ball_0\|lpm_divide:Mod0 " "Instantiated megafunction \"soc_system:soc_system0\|vga_ball:vga_ball_0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113726462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113726462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113726462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113726462 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 272 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747113726462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_c2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_c2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_c2m " "Found entity 1: lpm_divide_c2m" {  } { { "db/lpm_divide_c2m.tdf" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/db/lpm_divide_c2m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113726520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113726520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113726558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113726558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4te " "Found entity 1: alt_u_div_4te" {  } { { "db/alt_u_div_4te.tdf" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/db/alt_u_div_4te.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113726597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113726597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|vga_ball:vga_ball_0\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"soc_system:soc_system0\|vga_ball:vga_ball_0\|lpm_divide:Mod1\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 305 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747113726639 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|vga_ball:vga_ball_0\|lpm_divide:Mod1 " "Instantiated megafunction \"soc_system:soc_system0\|vga_ball:vga_ball_0\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113726639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113726639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113726639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747113726639 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 305 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747113726639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_v4m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_v4m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_v4m " "Found entity 1: lpm_divide_v4m" {  } { { "db/lpm_divide_v4m.tdf" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/db/lpm_divide_v4m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113726704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113726704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_2nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_2nh " "Found entity 1: sign_div_unsign_2nh" {  } { { "db/sign_div_unsign_2nh.tdf" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/db/sign_div_unsign_2nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113726736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113726736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a2f " "Found entity 1: alt_u_div_a2f" {  } { { "db/alt_u_div_a2f.tdf" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/db/alt_u_div_a2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747113726784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747113726784 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "35 " "35 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1747113727931 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 104 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 115 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 115 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 115 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 115 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 124 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 130 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 131 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 132 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SCLK~synth " "Node \"HPS_I2C2_SCLK~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 133 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SDAT~synth " "Node \"HPS_I2C2_SDAT~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 134 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C_CONTROL~synth " "Node \"HPS_I2C_CONTROL~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 135 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 136 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 137 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LTC_GPIO~synth " "Node \"HPS_LTC_GPIO~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 138 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 140 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 141 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 141 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 141 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 141 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 145 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall24/yy3526/Documents/CSEE4840/4840-Flappy-Bird/lab3-hw/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747113730233 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1747113730233 ""}