Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr 14 12:32:27 2023
| Host         : DESKTOP-J38DFM6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file stream_acc_design_wrapper_control_sets_placed.rpt
| Design       : stream_acc_design_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    74 |
| Unused register locations in slices containing registers |   181 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            1 |
|      3 |            3 |
|      4 |            3 |
|      5 |            5 |
|      6 |            1 |
|      8 |            7 |
|     10 |            1 |
|     13 |            4 |
|     14 |            2 |
|    16+ |           46 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             143 |           54 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             215 |           89 |
| Yes          | No                    | No                     |            1466 |          401 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             395 |          128 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                       Clock Signal                       |                                                                                        Enable Signal                                                                                       |                                                                            Set/Reset Signal                                                                           | Slice Load Count | Bel Load Count |
+----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                                           | stream_acc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                      |                1 |              1 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                          |                                                                                                                                                                       |                1 |              2 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                            | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i             |                1 |              3 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                            | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                               |                2 |              3 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                            | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i            |                1 |              3 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                            | stream_acc_design_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                 |                2 |              4 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                            | stream_acc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                          |                2 |              4 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                            | stream_acc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                              |                2 |              4 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[5]_i_1_n_0                                                                                               | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                               |                1 |              5 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                            | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                3 |              5 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                                             | stream_acc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0        |                2 |              5 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                     | stream_acc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                         |                2 |              5 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                      | stream_acc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                         |                1 |              5 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                       | stream_acc_design_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                           |                1 |              6 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                            | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                               |                3 |              8 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                      |                                                                                                                                                                       |                3 |              8 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                    |                                                                                                                                                                       |                3 |              8 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                          |                                                                                                                                                                       |                2 |              8 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                      |                                                                                                                                                                       |                3 |              8 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                            | stream_acc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                   |                4 |              8 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/cordic_stream_acc_0/inst/cordic_pipe_rtl_inst/valid_cnt[7]_i_2_n_0                                                                                                     | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n                                           |                3 |              8 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                            | stream_acc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                         |                4 |             10 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                            | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/sig_txd_reset                                                                               |                5 |             13 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                |                                                                                                                                                                       |                4 |             13 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                         | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                               |                4 |             13 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2                                                                                                                 | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/cs_ce_clr                                                                                                      |                5 |             13 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                 |                                                                                                                                                                       |                3 |             14 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                        |                                                                                                                                                                       |                3 |             14 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                    |                                                                                                                                                                       |                3 |             16 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                                             |                                                                                                                                                                       |                8 |             17 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/txd_wr_en                                                                                                                           | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/sig_txd_reset                                                                               |                4 |             18 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/E[0]                                                                                 | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                               |                4 |             18 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                              | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                5 |             20 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/E[0]                                                                                  | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/SR[0]                                                            |                4 |             20 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                  | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                6 |             20 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                                           |                                                                                                                                                                       |               10 |             21 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                     | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |               22 |             22 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                            | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                               |               14 |             23 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                           | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |                7 |             25 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                7 |             25 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]  | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |                7 |             25 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                      |                                                                                                                                                                       |                6 |             28 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                          |                                                                                                                                                                       |                6 |             28 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                      |                                                                                                                                                                       |                5 |             28 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                          |                                                                                                                                                                       |                5 |             28 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_i_1_n_0       |                                                                                                                                                                       |                8 |             30 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0          |                                                                                                                                                                       |                8 |             30 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0       |                                                                                                                                                                       |                8 |             30 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_i_1_n_0       |                                                                                                                                                                       |                8 |             30 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0        |                                                                                                                                                                       |                8 |             30 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_i_1_n_0       |                                                                                                                                                                       |                8 |             30 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_i_1_n_0       |                                                                                                                                                                       |                8 |             30 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_i_1_n_0       |                                                                                                                                                                       |                8 |             30 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_i_1_n_0       |                                                                                                                                                                       |                8 |             30 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_i_1_n_0      |                                                                                                                                                                       |                8 |             30 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_1_n_0       |                                                                                                                                                                       |                8 |             30 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_i_1_n_0       |                                                                                                                                                                       |                8 |             30 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_i_1_n_0       |                                                                                                                                                                       |                8 |             30 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_i_1_n_0       |                                                                                                                                                                       |                8 |             30 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_i_1_n_0       |                                                                                                                                                                       |                8 |             30 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0       |                                                                                                                                                                       |                8 |             30 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/txd_wr_en                                                                                                                           | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size[0]_i_1_n_0                                                                            |                8 |             31 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt[0]_i_1_n_0                                  | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[3] |                8 |             32 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                   |                                                                                                                                                                       |                9 |             33 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                          | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                               |               12 |             33 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                            | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/SR[0]                                                                                   |               21 |             36 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |               10 |             37 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                        |                                                                                                                                                                       |                8 |             46 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                 |                                                                                                                                                                       |                7 |             46 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                            | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |               14 |             49 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                            | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |               15 |             50 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                            |                                                                                                                                                                       |               55 |            144 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                  |                                                                                                                                                                       |              131 |            356 |
|  stream_acc_design_i/processing_system7_0/inst/FCLK_CLK0 | stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tvalid                                                              |                                                                                                                                                                       |              198 |            808 |
+----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


