#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Jun  9 18:28:05 2021
# Process ID: 4956
# Current directory: C:/Users/sustech/Desktop/riscv_sobel_miiudp_ov5640
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent824 C:\Users\sustech\Desktop\riscv_sobel_miiudp_ov5640\riscv_sobel_miiudp_ov5640.xpr
# Log file: C:/Users/sustech/Desktop/riscv_sobel_miiudp_ov5640/vivado.log
# Journal file: C:/Users/sustech/Desktop/riscv_sobel_miiudp_ov5640\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/sustech/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.xpr
INFINFO: [Project 1-313] Project file moved from 'C:/Users/sustech/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640' since last savCRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/sustech/52_sobel_edge_dector/52_sobel_edge_dector/rtl/vip/VIP_Matrix_Generate_3X3_8Bit.v', nor could it be found using path 'C:/Users/sustech/Desktop/riscv_sobel_miiudp_ov5640/52_sobel_edge_dector/52_sobel_edge_dector/rtl/vip/VIP_Matrix_Generate_3X3_8Bit.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/sustech/52_sobel_edge_dector/52_sobel_edge_dector/rtl/vip/VIP_Sobel_Edge_Detector.v', nor could it be found using path 'C:/Users/sustech/Desktop/riscv_sobel_miiudp_ov5640/52_sobel_edge_dector/52_sobel_edge_dector/rtl/vip/VIP_Sobel_Edge_Detector.v'.
CRICRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/sustech/52_sobel_edge_dector/52_sobel_edge_dector/rtl/vip/line_shift_RAM_8bit.v', nor could it be found using path 'C:/Users/sustech/Desktop/riscv_sobel_miiudp_ov5640/52_sobel_edge_dector/52_sobel_edge_dector/rtl/vip/line_shift_RAM_8bit.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/sustech/52_sobel_edge_dector/52_sobel_edge_dector/rtl/vip/rgb2ycbcr.v', nor could it be found using path 'C:/Users/sustech/Desktop/riscv_sobel_miiudp_ov5640/52_sobel_edge_dector/52_sobel_edge_dector/rtl/vip/rgb2ycbcr.vCRICRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/sustech/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/ip/mig_7series_0/mig_a.prj', nor could it be found using path 'C:/Users/sustech/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/ip/mig_7series_0/mig_a.prjScaScanning sources.FinFinished scanning sourcWARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/ProjectVivado/RISC_BUG/RISC_BUG.srcs'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/ProjectVivado/RISC_BUG/RISC_BUG.srcs'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2019.1/data/ipWARNING: [BD 41-1661] One or more IPs have been locked in the design 'cis_sobel.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
cis_sobel_mig_7series_0_0
cis_sobel_rst_mig_7series_0_100M_0
cis_sobel_axi_smc_0
cis_sobel_clk_wiz_0_0
cis_sobel_util_ds_buf_0_0
cis_sobel_Trash_Risc_0_0

WARNING: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:arty-a7-100:part0:1.0' used to customize the IP 'clk_wiz_0' do not match.
CRITICAL WARNING: [Common 17-1649] The Vivado message database 'C:/Users/sustech/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.runs/synth_1/vivado.pb' contains 20790 messages. Restoring all messages from this message database will impact Vivado performance, so only WARNING, CRITICAL WARNING, and ERROR messages will be restored. To restore all messages from this file use the tcl command 'set_param messaging.loadPbLimit 20791' and re-open the project.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 878.793 ; gain = 249.645
update_compile_order -fileset sources_1
open_bd_design {C:/Users/sustech/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/cis_sobel.bd}
Adding component instance block -- xilinx.com:module_ref:fifo2mig_axi:1.0 - fifo2mig_axi_0
Adding component instance block -- xilinx.com:module_ref:img_data_pkt:1.0 - img_data_pkt_0
Adding component instance block -- xilinx.com:module_ref:ov5640_rgb565_top:1.0 - ov5640_rgb565_top_0
Adding component instance block -- xilinx.com:module_ref:wr_ddr_fifo:1.0 - wr_ddr_fifo_0
Adding component instance block -- xilinx.com:module_ref:rd_ddr_fifo:1.0 - rd_ddr_fifo_0
Adding component instance block -- xilinx.com:ip:mig_7series:4.2 - mig_7series_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_0
Adding component instance block -- xilinx.com:module_ref:DVP_Capture:1.0 - DVP_Capture_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_2
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_3
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_4
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_5
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_6
Adding component instance block -- xilinx.com:module_ref:wr_fifoddr_clr:1.0 - wr_fifoddr_clr_0
Adding component instance block -- xilinx.com:module_ref:rd_fifoddr_clr:1.0 - rd_fifoddr_clr_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_100M
Adding component instance block -- xilinx.com:module_ref:fifo2mig_axi:1.0 - fifo2mig_axi_1
Adding component instance block -- xilinx.com:module_ref:clkdivider:1.0 - clkdivider_0
Adding component instance block -- xilinx.com:module_ref:wr_ddr_fifo:1.0 - wr_ddr_fifo_1
Adding component instance block -- xilinx.com:module_ref:rd_ddr_fifo:1.0 - rd_ddr_fifo_2
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_7
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_8
Adding component instance block -- xilinx.com:module_ref:img_data_pkt:1.0 - img_data_pkt_1
Adding component instance block -- xilinx.com:module_ref:MUX2IN1:1.0 - MUX2IN1_0
Adding component instance block -- xilinx.com:module_ref:MUX2IN1:1.0 - MUX2IN1_1
Adding component instance block -- xilinx.com:module_ref:MUX2IN1_4bit:1.0 - MUX2IN1_4bit_0
Adding component instance block -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
Adding component instance block -- xilinx.com:user:Trash_Risc:1.0 - Trash_Risc_0
Adding component instance block -- xilinx.com:module_ref:udp:1.0 - udp_0
Adding component instance block -- xilinx.com:module_ref:udp:1.0 - udp_1
Adding component instance block -- xilinx.com:module_ref:icb_sobel:1.0 - icb_sobel_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_24m(clk) and /ov5640_rgb565_top_0/clk_24M(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /mig_7series_0/sys_rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /util_ds_buf_0/BUFG_O(clk) and /DVP_Capture_0/PCLK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /mig_7series_0/ui_clk_sync_rst(rst) and /rd_fifoddr_clr_0/rdfifo_clr(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /mig_7series_0/ui_clk_sync_rst(rst) and /fifo_generator_0/rst(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_16m(clk) and /Trash_Risc_0/clk_16M(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /udp_1/eth_rst_n(rst) and /MUX2IN1_1/B(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /udp_0/eth_rst_n(rst) and /MUX2IN1_1/A(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Trash_Risc_0/hfclk(undef) and /icb_sobel_0/clk(clk)
Successfully read diagram <cis_sobel> from BD file <C:/Users/sustech/Desktop/riscv_sobel_miiudp_ov5640/riscv_sobel_miiudp_ov5640.srcs/sources_1/bd/cis_sobel/cis_sobel.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1304.352 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun  9 18:44:59 2021...
