INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:21:02 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.777ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        6.145ns  (logic 2.120ns (34.499%)  route 4.025ns (65.501%))
  Logic Levels:           17  (CARRY4=7 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.183 - 3.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1381, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X14Y167        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y167        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/Q
                         net (fo=66, routed)          0.358     1.120    lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q
    SLICE_X12Y167        LUT4 (Prop_lut4_I0_O)        0.043     1.163 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.163    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X12Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.401 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.401    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X12Y168        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     1.548 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/O[3]
                         net (fo=21, routed)          0.345     1.894    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_4
    SLICE_X16Y168        LUT4 (Prop_lut4_I1_O)        0.120     2.014 f  lsq1/handshake_lsq_lsq1_core/dataReg[27]_i_2/O
                         net (fo=1, routed)           0.583     2.597    lsq1/handshake_lsq_lsq1_core/dataReg[27]_i_2_n_0
    SLICE_X13Y167        LUT6 (Prop_lut6_I0_O)        0.043     2.640 f  lsq1/handshake_lsq_lsq1_core/dataReg[27]_i_1/O
                         net (fo=3, routed)           0.336     2.976    load2/data_tehb/control/D[12]
    SLICE_X14Y170        LUT5 (Prop_lut5_I2_O)        0.043     3.019 f  load2/data_tehb/control/level5_c1[2]_i_7/O
                         net (fo=1, routed)           0.300     3.319    lsq1/handshake_lsq_lsq1_core/level5_c1_reg[2]_1
    SLICE_X12Y170        LUT6 (Prop_lut6_I3_O)        0.043     3.362 r  lsq1/handshake_lsq_lsq1_core/level5_c1[2]_i_2/O
                         net (fo=19, routed)          0.210     3.572    lsq1/handshake_lsq_lsq1_core/level5_c1[2]_i_2_n_0
    SLICE_X10Y170        LUT6 (Prop_lut6_I5_O)        0.043     3.615 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_5/O
                         net (fo=46, routed)          0.287     3.902    lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_5_n_0
    SLICE_X9Y170         LUT6 (Prop_lut6_I1_O)        0.043     3.945 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_3/O
                         net (fo=1, routed)           0.342     4.287    addf0/operator/ltOp_carry__2_0[1]
    SLICE_X11Y170        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     4.529 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.529    addf0/operator/ltOp_carry__1_n_0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.578 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.578    addf0/operator/ltOp_carry__2_n_0
    SLICE_X11Y172        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.705 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=89, routed)          0.320     5.025    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X13Y173        LUT6 (Prop_lut6_I5_O)        0.130     5.155 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_3/O
                         net (fo=1, routed)           0.097     5.252    addf0/operator/p_1_in[1]
    SLICE_X12Y173        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     5.497 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.497    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X12Y174        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     5.644 r  addf0/operator/_inferred__1/i__carry__0/O[3]
                         net (fo=7, routed)           0.550     6.194    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[24]_1[3]
    SLICE_X13Y178        LUT5 (Prop_lut5_I2_O)        0.120     6.314 f  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_6/O
                         net (fo=12, routed)          0.106     6.420    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_6_n_0
    SLICE_X13Y178        LUT6 (Prop_lut6_I4_O)        0.043     6.463 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.190     6.653    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X14Y178        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
                                                      0.000     3.700 r  clk (IN)
                         net (fo=1381, unset)         0.483     4.183    addf0/operator/RightShifterComponent/clk
    SLICE_X14Y178        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[14]/C
                         clock pessimism              0.000     4.183    
                         clock uncertainty           -0.035     4.147    
    SLICE_X14Y178        FDRE (Setup_fdre_C_R)       -0.271     3.876    addf0/operator/RightShifterComponent/level4_c1_reg[14]
  -------------------------------------------------------------------
                         required time                          3.876    
                         arrival time                          -6.653    
  -------------------------------------------------------------------
                         slack                                 -2.777    




