MAYBE


Initial Problem
  Start:  l0
  Program_Vars:  X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃
  Temp_Vars:  Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, __cil_tmp2_11_post, __const_256_post, __disjvr_0_post, __disjvr_1_post, __retres1_10_post, cnt_29_post, cnt_34_post, ct_115_post, ct_15_post, ct_64_post, fdoExtension_7_post, lt_12_1, lt_12_post, lt_13_1, lt_13_post, lt_14_1, lt_14_post, lt_16_1, lt_16_post, lt_17_1, lt_17_post, lt_18_1, lt_18_post, lt_19_1, lt_19_post, lt_20_1, lt_20_post, ntStatus_8_post
  Locations:  l0, l1, l10, l11, l12, l2, l3, l4, l5, l6, l7, l8, l9
  Return Locations:  
  Transitions:
  t₁₆: l0(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃) → l2(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, __cil_tmp2_11_post, __const_256_post, __disjvr_0_post, __disjvr_1_post, __retres1_10_post, cnt_29_post, cnt_34_post, ct_115_post, ct_15_post, ct_64_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, lt_19_post, lt_20_post, ntStatus_8_post) :|: X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ X₃ ≤ Result_4_post ∧ Result_4_post ≤ X₃ ∧ X₄ ≤ __cil_tmp2_11_post ∧ __cil_tmp2_11_post ≤ X₄ ∧ X₅ ≤ __const_256_post ∧ __const_256_post ≤ X₅ ∧ X₆ ≤ __disjvr_0_post ∧ __disjvr_0_post ≤ X₆ ∧ X₇ ≤ __disjvr_1_post ∧ __disjvr_1_post ≤ X₇ ∧ X₈ ≤ __retres1_10_post ∧ __retres1_10_post ≤ X₈ ∧ X₉ ≤ cnt_29_post ∧ cnt_29_post ≤ X₉ ∧ X₁₀ ≤ cnt_34_post ∧ cnt_34_post ≤ X₁₀ ∧ X₁₁ ≤ ct_115_post ∧ ct_115_post ≤ X₁₁ ∧ X₁₂ ≤ ct_15_post ∧ ct_15_post ≤ X₁₂ ∧ X₁₃ ≤ ct_64_post ∧ ct_64_post ≤ X₁₃ ∧ X₁₄ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₄ ∧ X₁₅ ≤ lt_12_post ∧ lt_12_post ≤ X₁₅ ∧ X₁₆ ≤ lt_13_post ∧ lt_13_post ≤ X₁₆ ∧ X₁₇ ≤ lt_14_post ∧ lt_14_post ≤ X₁₇ ∧ X₁₈ ≤ lt_16_post ∧ lt_16_post ≤ X₁₈ ∧ X₁₉ ≤ lt_17_post ∧ lt_17_post ≤ X₁₉ ∧ X₂₀ ≤ lt_18_post ∧ lt_18_post ≤ X₂₀ ∧ X₂₁ ≤ lt_19_post ∧ lt_19_post ≤ X₂₁ ∧ X₂₂ ≤ lt_20_post ∧ lt_20_post ≤ X₂₂ ∧ X₂₃ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₂₃
  t₁₅: l1(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃) → l3(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, __cil_tmp2_11_post, __const_256_post, __disjvr_0_post, __disjvr_1_post, __retres1_10_post, cnt_29_post, cnt_34_post, ct_115_post, ct_15_post, ct_64_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, lt_19_post, lt_20_post, ntStatus_8_post) :|: 0 ≤ 0 ∧ X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ __cil_tmp2_11_post ≤ Result_4_post ∧ Result_4_post ≤ __cil_tmp2_11_post ∧ __retres1_10_post ≤ __cil_tmp2_11_post ∧ __cil_tmp2_11_post ≤ __retres1_10_post ∧ X₅ ≤ __const_256_post ∧ __const_256_post ≤ X₅ ∧ X₆ ≤ __disjvr_0_post ∧ __disjvr_0_post ≤ X₆ ∧ X₇ ≤ __disjvr_1_post ∧ __disjvr_1_post ≤ X₇ ∧ 0 ≤ __retres1_10_post ∧ __retres1_10_post ≤ 0 ∧ X₉ ≤ cnt_29_post ∧ cnt_29_post ≤ X₉ ∧ X₁₀ ≤ cnt_34_post ∧ cnt_34_post ≤ X₁₀ ∧ X₁₁ ≤ ct_115_post ∧ ct_115_post ≤ X₁₁ ∧ X₁₂ ≤ ct_15_post ∧ ct_15_post ≤ X₁₂ ∧ X₁₃ ≤ ct_64_post ∧ ct_64_post ≤ X₁₃ ∧ X₁₄ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₄ ∧ X₁₅ ≤ lt_12_post ∧ lt_12_post ≤ X₁₅ ∧ X₁₆ ≤ lt_13_post ∧ lt_13_post ≤ X₁₆ ∧ X₁₇ ≤ lt_14_post ∧ lt_14_post ≤ X₁₇ ∧ X₁₈ ≤ lt_16_post ∧ lt_16_post ≤ X₁₈ ∧ X₁₉ ≤ lt_17_post ∧ lt_17_post ≤ X₁₉ ∧ X₂₀ ≤ lt_18_post ∧ lt_18_post ≤ X₂₀ ∧ lt_20_1 ≤ lt_19_1 ∧ X₉ ≤ lt_19_1 ∧ lt_19_1 ≤ X₉ ∧ X₁₀ ≤ lt_20_1 ∧ lt_20_1 ≤ X₁₀ ∧ X₂₃ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₂₃
  t₁: l1(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃) → l4(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, __cil_tmp2_11_post, __const_256_post, __disjvr_0_post, __disjvr_1_post, __retres1_10_post, cnt_29_post, cnt_34_post, ct_115_post, ct_15_post, ct_64_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, lt_19_post, lt_20_post, ntStatus_8_post) :|: 0 ≤ 0 ∧ lt_16_1 ≤ 1+X₉ ∧ 1+X₉ ≤ lt_16_1 ∧ 1+lt_16_1 ≤ lt_17_1 ∧ 1+lt_19_1 ≤ lt_20_1 ∧ X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ X₃ ≤ Result_4_post ∧ Result_4_post ≤ X₃ ∧ X₄ ≤ __cil_tmp2_11_post ∧ __cil_tmp2_11_post ≤ X₄ ∧ X₅ ≤ __const_256_post ∧ __const_256_post ≤ X₅ ∧ X₆ ≤ __disjvr_0_post ∧ __disjvr_0_post ≤ X₆ ∧ X₇ ≤ __disjvr_1_post ∧ __disjvr_1_post ≤ X₇ ∧ X₈ ≤ __retres1_10_post ∧ __retres1_10_post ≤ X₈ ∧ X₉ ≤ cnt_29_post ∧ cnt_29_post ≤ X₉ ∧ X₁₀ ≤ cnt_34_post ∧ cnt_34_post ≤ X₁₀ ∧ X₁₁ ≤ ct_115_post ∧ ct_115_post ≤ X₁₁ ∧ X₁₃ ≤ ct_64_post ∧ ct_64_post ≤ X₁₃ ∧ X₁₄ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₄ ∧ X₁₅ ≤ lt_12_post ∧ lt_12_post ≤ X₁₅ ∧ X₁₆ ≤ lt_13_post ∧ lt_13_post ≤ X₁₆ ∧ X₁₁ ≤ lt_14_1 ∧ lt_14_1 ≤ 0 ∧ lt_14_1 ≤ X₁₁ ∧ X₁₀ ≤ lt_17_1 ∧ lt_17_1 ≤ X₁₀ ∧ X₉ ≤ lt_18_1 ∧ lt_18_1 ≤ X₉ ∧ X₉ ≤ lt_19_1 ∧ lt_19_1 ≤ X₉ ∧ X₁₀ ≤ lt_20_1 ∧ lt_20_1 ≤ X₁₀ ∧ X₂₃ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₂₃
  t₃: l1(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃) → l5(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, __cil_tmp2_11_post, __const_256_post, __disjvr_0_post, __disjvr_1_post, __retres1_10_post, cnt_29_post, cnt_34_post, ct_115_post, ct_15_post, ct_64_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, lt_19_post, lt_20_post, ntStatus_8_post) :|: 0 ≤ 0 ∧ lt_16_1 ≤ 1+X₉ ∧ 1 ≤ lt_14_1 ∧ 1+X₉ ≤ lt_16_1 ∧ 1+lt_16_1 ≤ lt_17_1 ∧ 1+lt_19_1 ≤ lt_20_1 ∧ X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ X₃ ≤ Result_4_post ∧ Result_4_post ≤ X₃ ∧ X₄ ≤ __cil_tmp2_11_post ∧ __cil_tmp2_11_post ≤ X₄ ∧ X₅ ≤ __const_256_post ∧ __const_256_post ≤ X₅ ∧ X₆ ≤ __disjvr_0_post ∧ __disjvr_0_post ≤ X₆ ∧ X₇ ≤ __disjvr_1_post ∧ __disjvr_1_post ≤ X₇ ∧ X₈ ≤ __retres1_10_post ∧ __retres1_10_post ≤ X₈ ∧ X₉ ≤ cnt_29_post ∧ cnt_29_post ≤ X₉ ∧ X₁₀ ≤ cnt_34_post ∧ cnt_34_post ≤ X₁₀ ∧ X₁₁ ≤ ct_115_post ∧ ct_115_post ≤ X₁₁ ∧ X₁₃ ≤ ct_64_post ∧ ct_64_post ≤ X₁₃ ∧ X₁₄ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₄ ∧ X₁₅ ≤ lt_12_post ∧ lt_12_post ≤ X₁₅ ∧ X₅ ≤ lt_13_1 ∧ X₁₁ ≤ lt_13_1 ∧ lt_13_1 ≤ X₅ ∧ lt_13_1 ≤ X₁₁ ∧ X₁₁ ≤ lt_14_1 ∧ lt_14_1 ≤ X₁₁ ∧ X₁₀ ≤ lt_17_1 ∧ lt_17_1 ≤ X₁₀ ∧ X₉ ≤ lt_18_1 ∧ lt_18_1 ≤ X₉ ∧ X₉ ≤ lt_19_1 ∧ lt_19_1 ≤ X₉ ∧ X₁₀ ≤ lt_20_1 ∧ lt_20_1 ≤ X₁₀ ∧ X₂₃ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₂₃
  t₅: l1(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃) → l6(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, __cil_tmp2_11_post, __const_256_post, __disjvr_0_post, __disjvr_1_post, __retres1_10_post, cnt_29_post, cnt_34_post, ct_115_post, ct_15_post, ct_64_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, lt_19_post, lt_20_post, ntStatus_8_post) :|: 0 ≤ 0 ∧ lt_16_1 ≤ 1+X₉ ∧ 1+X₉ ≤ lt_16_1 ∧ 1+lt_19_1 ≤ lt_20_1 ∧ X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ X₃ ≤ Result_4_post ∧ Result_4_post ≤ X₃ ∧ X₄ ≤ __cil_tmp2_11_post ∧ __cil_tmp2_11_post ≤ X₄ ∧ X₅ ≤ __const_256_post ∧ __const_256_post ≤ X₅ ∧ X₆ ≤ __disjvr_0_post ∧ __disjvr_0_post ≤ X₆ ∧ X₇ ≤ __disjvr_1_post ∧ __disjvr_1_post ≤ X₇ ∧ X₈ ≤ __retres1_10_post ∧ __retres1_10_post ≤ X₈ ∧ X₉ ≤ cnt_29_post ∧ cnt_29_post ≤ X₉ ∧ X₁₀ ≤ cnt_34_post ∧ cnt_34_post ≤ X₁₀ ∧ X₁₁ ≤ ct_115_post ∧ ct_115_post ≤ X₁₁ ∧ X₁₃ ≤ ct_64_post ∧ ct_64_post ≤ X₁₃ ∧ X₁₄ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₄ ∧ X₁₅ ≤ lt_12_post ∧ lt_12_post ≤ X₁₅ ∧ X₁₆ ≤ lt_13_post ∧ lt_13_post ≤ X₁₆ ∧ X₁₃ ≤ lt_14_1 ∧ lt_14_1 ≤ 0 ∧ lt_14_1 ≤ X₁₃ ∧ lt_17_1 ≤ lt_16_1 ∧ X₁₀ ≤ lt_17_1 ∧ lt_17_1 ≤ X₁₀ ∧ X₉ ≤ lt_18_1 ∧ lt_18_1 ≤ X₉ ∧ X₉ ≤ lt_19_1 ∧ lt_19_1 ≤ X₉ ∧ X₁₀ ≤ lt_20_1 ∧ lt_20_1 ≤ X₁₀ ∧ X₂₃ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₂₃
  t₇: l1(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃) → l7(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, __cil_tmp2_11_post, __const_256_post, __disjvr_0_post, __disjvr_1_post, __retres1_10_post, cnt_29_post, cnt_34_post, ct_115_post, ct_15_post, ct_64_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, lt_19_post, lt_20_post, ntStatus_8_post) :|: 0 ≤ 0 ∧ lt_16_1 ≤ 1+X₉ ∧ 1 ≤ lt_14_1 ∧ 1+X₉ ≤ lt_16_1 ∧ 1+lt_19_1 ≤ lt_20_1 ∧ X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ X₃ ≤ Result_4_post ∧ Result_4_post ≤ X₃ ∧ X₄ ≤ __cil_tmp2_11_post ∧ __cil_tmp2_11_post ≤ X₄ ∧ X₅ ≤ __const_256_post ∧ __const_256_post ≤ X₅ ∧ X₆ ≤ __disjvr_0_post ∧ __disjvr_0_post ≤ X₆ ∧ X₇ ≤ __disjvr_1_post ∧ __disjvr_1_post ≤ X₇ ∧ X₈ ≤ __retres1_10_post ∧ __retres1_10_post ≤ X₈ ∧ X₉ ≤ cnt_29_post ∧ cnt_29_post ≤ X₉ ∧ X₁₀ ≤ cnt_34_post ∧ cnt_34_post ≤ X₁₀ ∧ X₁₁ ≤ ct_115_post ∧ ct_115_post ≤ X₁₁ ∧ X₁₃ ≤ ct_64_post ∧ ct_64_post ≤ X₁₃ ∧ X₁₄ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₄ ∧ X₁₅ ≤ lt_12_post ∧ lt_12_post ≤ X₁₅ ∧ X₅ ≤ lt_13_1 ∧ X₁₃ ≤ lt_13_1 ∧ lt_13_1 ≤ X₅ ∧ lt_13_1 ≤ X₁₃ ∧ X₁₃ ≤ lt_14_1 ∧ lt_14_1 ≤ X₁₃ ∧ lt_17_1 ≤ lt_16_1 ∧ X₁₀ ≤ lt_17_1 ∧ lt_17_1 ≤ X₁₀ ∧ X₉ ≤ lt_18_1 ∧ lt_18_1 ≤ X₉ ∧ X₉ ≤ lt_19_1 ∧ lt_19_1 ≤ X₉ ∧ X₁₀ ≤ lt_20_1 ∧ lt_20_1 ≤ X₁₀ ∧ X₂₃ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₂₃
  t₉: l1(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃) → l8(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, __cil_tmp2_11_post, __const_256_post, __disjvr_0_post, __disjvr_1_post, __retres1_10_post, cnt_29_post, cnt_34_post, ct_115_post, ct_15_post, ct_64_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, lt_19_post, lt_20_post, ntStatus_8_post) :|: 0 ≤ 0 ∧ lt_16_1 ≤ 1+X₉ ∧ 1 ≤ lt_14_1 ∧ 1+X₉ ≤ lt_16_1 ∧ 1+lt_16_1 ≤ lt_17_1 ∧ 1+lt_19_1 ≤ lt_20_1 ∧ X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ X₃ ≤ Result_4_post ∧ Result_4_post ≤ X₃ ∧ X₄ ≤ __cil_tmp2_11_post ∧ __cil_tmp2_11_post ≤ X₄ ∧ X₅ ≤ __const_256_post ∧ __const_256_post ≤ X₅ ∧ X₆ ≤ __disjvr_0_post ∧ __disjvr_0_post ≤ X₆ ∧ X₇ ≤ __disjvr_1_post ∧ __disjvr_1_post ≤ X₇ ∧ X₈ ≤ __retres1_10_post ∧ __retres1_10_post ≤ X₈ ∧ X₉ ≤ cnt_29_post ∧ cnt_29_post ≤ X₉ ∧ X₁₀ ≤ cnt_34_post ∧ cnt_34_post ≤ X₁₀ ∧ X₁₁ ≤ ct_115_post ∧ ct_115_post ≤ X₁₁ ∧ X₁₃ ≤ ct_64_post ∧ ct_64_post ≤ X₁₃ ∧ X₁₄ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₄ ∧ X₁₅ ≤ lt_12_post ∧ lt_12_post ≤ X₁₅ ∧ X₁₁ ≤ lt_13_post ∧ lt_13_post ≤ X₁₁ ∧ X₁₁ ≤ lt_14_1 ∧ lt_14_1 ≤ X₁₁ ∧ X₁₀ ≤ lt_17_1 ∧ lt_17_1 ≤ X₁₀ ∧ X₉ ≤ lt_18_1 ∧ lt_18_1 ≤ X₉ ∧ X₉ ≤ lt_19_1 ∧ lt_19_1 ≤ X₉ ∧ X₁₀ ≤ lt_20_1 ∧ lt_20_1 ≤ X₁₀ ∧ X₂₃ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₂₃
  t₁₂: l1(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃) → l9(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, __cil_tmp2_11_post, __const_256_post, __disjvr_0_post, __disjvr_1_post, __retres1_10_post, cnt_29_post, cnt_34_post, ct_115_post, ct_15_post, ct_64_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, lt_19_post, lt_20_post, ntStatus_8_post) :|: 0 ≤ 0 ∧ lt_16_1 ≤ 1+X₉ ∧ 1 ≤ lt_14_1 ∧ 1+X₉ ≤ lt_16_1 ∧ 1+lt_19_1 ≤ lt_20_1 ∧ X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ X₃ ≤ Result_4_post ∧ Result_4_post ≤ X₃ ∧ X₄ ≤ __cil_tmp2_11_post ∧ __cil_tmp2_11_post ≤ X₄ ∧ X₅ ≤ __const_256_post ∧ __const_256_post ≤ X₅ ∧ X₆ ≤ __disjvr_0_post ∧ __disjvr_0_post ≤ X₆ ∧ X₇ ≤ __disjvr_1_post ∧ __disjvr_1_post ≤ X₇ ∧ X₈ ≤ __retres1_10_post ∧ __retres1_10_post ≤ X₈ ∧ X₉ ≤ cnt_29_post ∧ cnt_29_post ≤ X₉ ∧ X₁₀ ≤ cnt_34_post ∧ cnt_34_post ≤ X₁₀ ∧ X₁₁ ≤ ct_115_post ∧ ct_115_post ≤ X₁₁ ∧ X₁₃ ≤ ct_64_post ∧ ct_64_post ≤ X₁₃ ∧ X₁₄ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₄ ∧ X₁₅ ≤ lt_12_post ∧ lt_12_post ≤ X₁₅ ∧ X₁₃ ≤ lt_13_post ∧ lt_13_post ≤ X₁₃ ∧ X₁₃ ≤ lt_14_1 ∧ lt_14_1 ≤ X₁₃ ∧ lt_17_1 ≤ lt_16_1 ∧ X₁₀ ≤ lt_17_1 ∧ lt_17_1 ≤ X₁₀ ∧ X₉ ≤ lt_18_1 ∧ lt_18_1 ≤ X₉ ∧ X₉ ≤ lt_19_1 ∧ lt_19_1 ≤ X₉ ∧ X₁₀ ≤ lt_20_1 ∧ lt_20_1 ≤ X₁₀ ∧ X₂₃ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₂₃
  t₁₄: l11(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃) → l10(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, __cil_tmp2_11_post, __const_256_post, __disjvr_0_post, __disjvr_1_post, __retres1_10_post, cnt_29_post, cnt_34_post, ct_115_post, ct_15_post, ct_64_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, lt_19_post, lt_20_post, ntStatus_8_post) :|: 0 ≤ 0 ∧ X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ __cil_tmp2_11_post ≤ Result_4_post ∧ Result_4_post ≤ __cil_tmp2_11_post ∧ __retres1_10_post ≤ __cil_tmp2_11_post ∧ __cil_tmp2_11_post ≤ __retres1_10_post ∧ X₅ ≤ __const_256_post ∧ __const_256_post ≤ X₅ ∧ X₆ ≤ __disjvr_0_post ∧ __disjvr_0_post ≤ X₆ ∧ X₇ ≤ __disjvr_1_post ∧ __disjvr_1_post ≤ X₇ ∧ lt_12_1 ≤ __retres1_10_post ∧ __retres1_10_post ≤ lt_12_1 ∧ X₉ ≤ cnt_29_post ∧ cnt_29_post ≤ X₉ ∧ X₁₀ ≤ cnt_34_post ∧ cnt_34_post ≤ X₁₀ ∧ X₁₁ ≤ ct_115_post ∧ ct_115_post ≤ X₁₁ ∧ X₁₂ ≤ ct_15_post ∧ ct_15_post ≤ X₁₂ ∧ X₁₃ ≤ ct_64_post ∧ ct_64_post ≤ X₁₃ ∧ X₁₄ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₄ ∧ X₁₃ ≤ lt_12_1 ∧ lt_12_1 ≤ X₁₃ ∧ X₁₇ ≤ lt_14_post ∧ lt_14_post ≤ X₁₇ ∧ X₁₈ ≤ lt_16_post ∧ lt_16_post ≤ X₁₈ ∧ X₁₉ ≤ lt_17_post ∧ lt_17_post ≤ X₁₉ ∧ X₂₀ ≤ lt_18_post ∧ lt_18_post ≤ X₂₀ ∧ X₂₁ ≤ lt_19_post ∧ lt_19_post ≤ X₂₁ ∧ X₂₂ ≤ lt_20_post ∧ lt_20_post ≤ X₂₂ ∧ X₂₃ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₂₃
  t₁₁: l12(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃) → l10(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, __cil_tmp2_11_post, __const_256_post, __disjvr_0_post, __disjvr_1_post, __retres1_10_post, cnt_29_post, cnt_34_post, ct_115_post, ct_15_post, ct_64_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, lt_19_post, lt_20_post, ntStatus_8_post) :|: 0 ≤ 0 ∧ X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ __cil_tmp2_11_post ≤ Result_4_post ∧ Result_4_post ≤ __cil_tmp2_11_post ∧ __retres1_10_post ≤ __cil_tmp2_11_post ∧ __cil_tmp2_11_post ≤ __retres1_10_post ∧ X₅ ≤ __const_256_post ∧ __const_256_post ≤ X₅ ∧ X₆ ≤ __disjvr_0_post ∧ __disjvr_0_post ≤ X₆ ∧ X₇ ≤ __disjvr_1_post ∧ __disjvr_1_post ≤ X₇ ∧ lt_12_1 ≤ __retres1_10_post ∧ __retres1_10_post ≤ lt_12_1 ∧ X₉ ≤ cnt_29_post ∧ cnt_29_post ≤ X₉ ∧ X₁₀ ≤ cnt_34_post ∧ cnt_34_post ≤ X₁₀ ∧ X₁₁ ≤ ct_115_post ∧ ct_115_post ≤ X₁₁ ∧ X₁₂ ≤ ct_15_post ∧ ct_15_post ≤ X₁₂ ∧ X₁₃ ≤ ct_64_post ∧ ct_64_post ≤ X₁₃ ∧ X₁₄ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₄ ∧ X₁₁ ≤ lt_12_1 ∧ lt_12_1 ≤ X₁₁ ∧ X₁₇ ≤ lt_14_post ∧ lt_14_post ≤ X₁₇ ∧ X₁₈ ≤ lt_16_post ∧ lt_16_post ≤ X₁₈ ∧ X₁₉ ≤ lt_17_post ∧ lt_17_post ≤ X₁₉ ∧ X₂₀ ≤ lt_18_post ∧ lt_18_post ≤ X₂₀ ∧ X₂₁ ≤ lt_19_post ∧ lt_19_post ≤ X₂₁ ∧ X₂₂ ≤ lt_20_post ∧ lt_20_post ≤ X₂₂ ∧ X₂₃ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₂₃
  t₀: l2(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃) → l1(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, __cil_tmp2_11_post, __const_256_post, __disjvr_0_post, __disjvr_1_post, __retres1_10_post, cnt_29_post, cnt_34_post, ct_115_post, ct_15_post, ct_64_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, lt_19_post, lt_20_post, ntStatus_8_post) :|: 0 ≤ 0 ∧ X₃ ≤ Result_4_post ∧ Result_4_post ≤ X₃ ∧ X₄ ≤ __cil_tmp2_11_post ∧ __cil_tmp2_11_post ≤ X₄ ∧ X₅ ≤ __const_256_post ∧ __const_256_post ≤ X₅ ∧ X₆ ≤ __disjvr_0_post ∧ __disjvr_0_post ≤ X₆ ∧ X₇ ≤ __disjvr_1_post ∧ __disjvr_1_post ≤ X₇ ∧ X₈ ≤ __retres1_10_post ∧ __retres1_10_post ≤ X₈ ∧ X₉ ≤ cnt_29_post ∧ cnt_29_post ≤ X₉ ∧ X₁₀ ≤ cnt_34_post ∧ cnt_34_post ≤ X₁₀ ∧ X₁₁ ≤ ct_115_post ∧ ct_115_post ≤ X₁₁ ∧ X₁₂ ≤ ct_15_post ∧ ct_15_post ≤ X₁₂ ∧ X₁₃ ≤ ct_64_post ∧ ct_64_post ≤ X₁₃ ∧ X₁₅ ≤ lt_12_post ∧ lt_12_post ≤ X₁₅ ∧ X₁₆ ≤ lt_13_post ∧ lt_13_post ≤ X₁₆ ∧ X₁₇ ≤ lt_14_post ∧ lt_14_post ≤ X₁₇ ∧ X₁₈ ≤ lt_16_post ∧ lt_16_post ≤ X₁₈ ∧ X₁₉ ≤ lt_17_post ∧ lt_17_post ≤ X₁₉ ∧ X₂₀ ≤ lt_18_post ∧ lt_18_post ≤ X₂₀ ∧ X₂₁ ≤ lt_19_post ∧ lt_19_post ≤ X₂₁ ∧ X₂₂ ≤ lt_20_post ∧ lt_20_post ≤ X₂₂
  t₂: l4(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃) → l1(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, __cil_tmp2_11_post, __const_256_post, __disjvr_0_post, __disjvr_1_post, __retres1_10_post, cnt_29_post, cnt_34_post, ct_115_post, ct_15_post, ct_64_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, lt_19_post, lt_20_post, ntStatus_8_post) :|: X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ X₃ ≤ Result_4_post ∧ Result_4_post ≤ X₃ ∧ X₄ ≤ __cil_tmp2_11_post ∧ __cil_tmp2_11_post ≤ X₄ ∧ X₅ ≤ __const_256_post ∧ __const_256_post ≤ X₅ ∧ X₆ ≤ __disjvr_0_post ∧ __disjvr_0_post ≤ X₆ ∧ X₇ ≤ __disjvr_1_post ∧ __disjvr_1_post ≤ X₇ ∧ X₈ ≤ __retres1_10_post ∧ __retres1_10_post ≤ X₈ ∧ X₉ ≤ cnt_29_post ∧ cnt_29_post ≤ X₉ ∧ X₁₀ ≤ cnt_34_post ∧ cnt_34_post ≤ X₁₀ ∧ X₁₁ ≤ ct_115_post ∧ ct_115_post ≤ X₁₁ ∧ X₁₂ ≤ ct_15_post ∧ ct_15_post ≤ X₁₂ ∧ X₁₃ ≤ ct_64_post ∧ ct_64_post ≤ X₁₃ ∧ X₁₄ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₄ ∧ X₁₅ ≤ lt_12_post ∧ lt_12_post ≤ X₁₅ ∧ X₁₆ ≤ lt_13_post ∧ lt_13_post ≤ X₁₆ ∧ X₁₇ ≤ lt_14_post ∧ lt_14_post ≤ X₁₇ ∧ X₁₈ ≤ lt_16_post ∧ lt_16_post ≤ X₁₈ ∧ X₁₉ ≤ lt_17_post ∧ lt_17_post ≤ X₁₉ ∧ X₂₀ ≤ lt_18_post ∧ lt_18_post ≤ X₂₀ ∧ X₂₁ ≤ lt_19_post ∧ lt_19_post ≤ X₂₁ ∧ X₂₂ ≤ lt_20_post ∧ lt_20_post ≤ X₂₂ ∧ X₂₃ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₂₃
  t₄: l5(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃) → l1(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, __cil_tmp2_11_post, __const_256_post, __disjvr_0_post, __disjvr_1_post, __retres1_10_post, cnt_29_post, cnt_34_post, ct_115_post, ct_15_post, ct_64_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, lt_19_post, lt_20_post, ntStatus_8_post) :|: X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ X₃ ≤ Result_4_post ∧ Result_4_post ≤ X₃ ∧ X₄ ≤ __cil_tmp2_11_post ∧ __cil_tmp2_11_post ≤ X₄ ∧ X₅ ≤ __const_256_post ∧ __const_256_post ≤ X₅ ∧ X₆ ≤ __disjvr_0_post ∧ __disjvr_0_post ≤ X₆ ∧ X₇ ≤ __disjvr_1_post ∧ __disjvr_1_post ≤ X₇ ∧ X₈ ≤ __retres1_10_post ∧ __retres1_10_post ≤ X₈ ∧ X₉ ≤ cnt_29_post ∧ cnt_29_post ≤ X₉ ∧ X₁₀ ≤ cnt_34_post ∧ cnt_34_post ≤ X₁₀ ∧ X₁₁ ≤ ct_115_post ∧ ct_115_post ≤ X₁₁ ∧ X₁₂ ≤ ct_15_post ∧ ct_15_post ≤ X₁₂ ∧ X₁₃ ≤ ct_64_post ∧ ct_64_post ≤ X₁₃ ∧ X₁₄ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₄ ∧ X₁₅ ≤ lt_12_post ∧ lt_12_post ≤ X₁₅ ∧ X₁₆ ≤ lt_13_post ∧ lt_13_post ≤ X₁₆ ∧ X₁₇ ≤ lt_14_post ∧ lt_14_post ≤ X₁₇ ∧ X₁₈ ≤ lt_16_post ∧ lt_16_post ≤ X₁₈ ∧ X₁₉ ≤ lt_17_post ∧ lt_17_post ≤ X₁₉ ∧ X₂₀ ≤ lt_18_post ∧ lt_18_post ≤ X₂₀ ∧ X₂₁ ≤ lt_19_post ∧ lt_19_post ≤ X₂₁ ∧ X₂₂ ≤ lt_20_post ∧ lt_20_post ≤ X₂₂ ∧ X₂₃ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₂₃
  t₆: l6(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃) → l1(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, __cil_tmp2_11_post, __const_256_post, __disjvr_0_post, __disjvr_1_post, __retres1_10_post, cnt_29_post, cnt_34_post, ct_115_post, ct_15_post, ct_64_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, lt_19_post, lt_20_post, ntStatus_8_post) :|: X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ X₃ ≤ Result_4_post ∧ Result_4_post ≤ X₃ ∧ X₄ ≤ __cil_tmp2_11_post ∧ __cil_tmp2_11_post ≤ X₄ ∧ X₅ ≤ __const_256_post ∧ __const_256_post ≤ X₅ ∧ X₆ ≤ __disjvr_0_post ∧ __disjvr_0_post ≤ X₆ ∧ X₇ ≤ __disjvr_1_post ∧ __disjvr_1_post ≤ X₇ ∧ X₈ ≤ __retres1_10_post ∧ __retres1_10_post ≤ X₈ ∧ X₉ ≤ cnt_29_post ∧ cnt_29_post ≤ X₉ ∧ X₁₀ ≤ cnt_34_post ∧ cnt_34_post ≤ X₁₀ ∧ X₁₁ ≤ ct_115_post ∧ ct_115_post ≤ X₁₁ ∧ X₁₂ ≤ ct_15_post ∧ ct_15_post ≤ X₁₂ ∧ X₁₃ ≤ ct_64_post ∧ ct_64_post ≤ X₁₃ ∧ X₁₄ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₄ ∧ X₁₅ ≤ lt_12_post ∧ lt_12_post ≤ X₁₅ ∧ X₁₆ ≤ lt_13_post ∧ lt_13_post ≤ X₁₆ ∧ X₁₇ ≤ lt_14_post ∧ lt_14_post ≤ X₁₇ ∧ X₁₈ ≤ lt_16_post ∧ lt_16_post ≤ X₁₈ ∧ X₁₉ ≤ lt_17_post ∧ lt_17_post ≤ X₁₉ ∧ X₂₀ ≤ lt_18_post ∧ lt_18_post ≤ X₂₀ ∧ X₂₁ ≤ lt_19_post ∧ lt_19_post ≤ X₂₁ ∧ X₂₂ ≤ lt_20_post ∧ lt_20_post ≤ X₂₂ ∧ X₂₃ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₂₃
  t₈: l7(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃) → l1(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, __cil_tmp2_11_post, __const_256_post, __disjvr_0_post, __disjvr_1_post, __retres1_10_post, cnt_29_post, cnt_34_post, ct_115_post, ct_15_post, ct_64_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, lt_19_post, lt_20_post, ntStatus_8_post) :|: X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ X₃ ≤ Result_4_post ∧ Result_4_post ≤ X₃ ∧ X₄ ≤ __cil_tmp2_11_post ∧ __cil_tmp2_11_post ≤ X₄ ∧ X₅ ≤ __const_256_post ∧ __const_256_post ≤ X₅ ∧ X₆ ≤ __disjvr_0_post ∧ __disjvr_0_post ≤ X₆ ∧ X₇ ≤ __disjvr_1_post ∧ __disjvr_1_post ≤ X₇ ∧ X₈ ≤ __retres1_10_post ∧ __retres1_10_post ≤ X₈ ∧ X₉ ≤ cnt_29_post ∧ cnt_29_post ≤ X₉ ∧ X₁₀ ≤ cnt_34_post ∧ cnt_34_post ≤ X₁₀ ∧ X₁₁ ≤ ct_115_post ∧ ct_115_post ≤ X₁₁ ∧ X₁₂ ≤ ct_15_post ∧ ct_15_post ≤ X₁₂ ∧ X₁₃ ≤ ct_64_post ∧ ct_64_post ≤ X₁₃ ∧ X₁₄ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₄ ∧ X₁₅ ≤ lt_12_post ∧ lt_12_post ≤ X₁₅ ∧ X₁₆ ≤ lt_13_post ∧ lt_13_post ≤ X₁₆ ∧ X₁₇ ≤ lt_14_post ∧ lt_14_post ≤ X₁₇ ∧ X₁₈ ≤ lt_16_post ∧ lt_16_post ≤ X₁₈ ∧ X₁₉ ≤ lt_17_post ∧ lt_17_post ≤ X₁₉ ∧ X₂₀ ≤ lt_18_post ∧ lt_18_post ≤ X₂₀ ∧ X₂₁ ≤ lt_19_post ∧ lt_19_post ≤ X₂₁ ∧ X₂₂ ≤ lt_20_post ∧ lt_20_post ≤ X₂₂ ∧ X₂₃ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₂₃
  t₁₀: l8(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃) → l12(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, __cil_tmp2_11_post, __const_256_post, __disjvr_0_post, __disjvr_1_post, __retres1_10_post, cnt_29_post, cnt_34_post, ct_115_post, ct_15_post, ct_64_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, lt_19_post, lt_20_post, ntStatus_8_post) :|: X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ X₃ ≤ Result_4_post ∧ Result_4_post ≤ X₃ ∧ X₄ ≤ __cil_tmp2_11_post ∧ __cil_tmp2_11_post ≤ X₄ ∧ X₅ ≤ __const_256_post ∧ __const_256_post ≤ X₅ ∧ X₆ ≤ __disjvr_0_post ∧ __disjvr_0_post ≤ X₆ ∧ X₇ ≤ __disjvr_1_post ∧ __disjvr_1_post ≤ X₇ ∧ X₈ ≤ __retres1_10_post ∧ __retres1_10_post ≤ X₈ ∧ X₉ ≤ cnt_29_post ∧ cnt_29_post ≤ X₉ ∧ X₁₀ ≤ cnt_34_post ∧ cnt_34_post ≤ X₁₀ ∧ X₁₁ ≤ ct_115_post ∧ ct_115_post ≤ X₁₁ ∧ X₁₂ ≤ ct_15_post ∧ ct_15_post ≤ X₁₂ ∧ X₁₃ ≤ ct_64_post ∧ ct_64_post ≤ X₁₃ ∧ X₁₄ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₄ ∧ X₁₅ ≤ lt_12_post ∧ lt_12_post ≤ X₁₅ ∧ X₁₆ ≤ lt_13_post ∧ lt_13_post ≤ X₁₆ ∧ X₁₇ ≤ lt_14_post ∧ lt_14_post ≤ X₁₇ ∧ X₁₈ ≤ lt_16_post ∧ lt_16_post ≤ X₁₈ ∧ X₁₉ ≤ lt_17_post ∧ lt_17_post ≤ X₁₉ ∧ X₂₀ ≤ lt_18_post ∧ lt_18_post ≤ X₂₀ ∧ X₂₁ ≤ lt_19_post ∧ lt_19_post ≤ X₂₁ ∧ X₂₂ ≤ lt_20_post ∧ lt_20_post ≤ X₂₂ ∧ X₂₃ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₂₃
  t₁₃: l9(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃) → l11(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, __cil_tmp2_11_post, __const_256_post, __disjvr_0_post, __disjvr_1_post, __retres1_10_post, cnt_29_post, cnt_34_post, ct_115_post, ct_15_post, ct_64_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, lt_19_post, lt_20_post, ntStatus_8_post) :|: X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ X₃ ≤ Result_4_post ∧ Result_4_post ≤ X₃ ∧ X₄ ≤ __cil_tmp2_11_post ∧ __cil_tmp2_11_post ≤ X₄ ∧ X₅ ≤ __const_256_post ∧ __const_256_post ≤ X₅ ∧ X₆ ≤ __disjvr_0_post ∧ __disjvr_0_post ≤ X₆ ∧ X₇ ≤ __disjvr_1_post ∧ __disjvr_1_post ≤ X₇ ∧ X₈ ≤ __retres1_10_post ∧ __retres1_10_post ≤ X₈ ∧ X₉ ≤ cnt_29_post ∧ cnt_29_post ≤ X₉ ∧ X₁₀ ≤ cnt_34_post ∧ cnt_34_post ≤ X₁₀ ∧ X₁₁ ≤ ct_115_post ∧ ct_115_post ≤ X₁₁ ∧ X₁₂ ≤ ct_15_post ∧ ct_15_post ≤ X₁₂ ∧ X₁₃ ≤ ct_64_post ∧ ct_64_post ≤ X₁₃ ∧ X₁₄ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₄ ∧ X₁₅ ≤ lt_12_post ∧ lt_12_post ≤ X₁₅ ∧ X₁₆ ≤ lt_13_post ∧ lt_13_post ≤ X₁₆ ∧ X₁₇ ≤ lt_14_post ∧ lt_14_post ≤ X₁₇ ∧ X₁₈ ≤ lt_16_post ∧ lt_16_post ≤ X₁₈ ∧ X₁₉ ≤ lt_17_post ∧ lt_17_post ≤ X₁₉ ∧ X₂₀ ≤ lt_18_post ∧ lt_18_post ≤ X₂₀ ∧ X₂₁ ≤ lt_19_post ∧ lt_19_post ≤ X₂₁ ∧ X₂₂ ≤ lt_20_post ∧ lt_20_post ≤ X₂₂ ∧ X₂₃ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₂₃


Preprocessing
  Eliminate variables [Dc_6_post; InterfaceType_5_post; MaximumInterfaceType_9_post; ct_15_post; fdoExtension_7_post; lt_12_post; lt_13_post; lt_14_post; lt_16_post; lt_17_post; lt_18_post; lt_19_post; lt_20_post; ntStatus_8_post; X₀; X₁; X₂; X₃; X₄; X₆; X₇; X₈; X₁₂; X₁₄; X₁₅; X₁₆; X₁₇; X₁₈; X₁₉; X₂₀; X₂₁; X₂₂; X₂₃] that do not contribute to the problem


  Found invariant 1 ≤ X₄ ∧ X₂ ≤ 1+X₁ ∧ 1+X₁ ≤ X₂ for location l11


  Found invariant X₄ ≤ 0 ∧ X₂ ≤ 1+X₁ ∧ 1+X₁ ≤ X₂ for location l6


  Found invariant 1 ≤ X₃ ∧ 2+X₁ ≤ X₂ for location l12


  Found invariant X₄ ≤ X₀ ∧ 1 ≤ X₄ ∧ 2 ≤ X₀+X₄ ∧ X₀ ≤ X₄ ∧ X₂ ≤ 1+X₁ ∧ 1+X₁ ≤ X₂ ∧ 1 ≤ X₀ for location l7


  Found invariant X₃ ≤ X₀ ∧ 1 ≤ X₃ ∧ 2 ≤ X₀+X₃ ∧ X₀ ≤ X₃ ∧ 2+X₁ ≤ X₂ ∧ 1 ≤ X₀ for location l5


  Found invariant 1 ≤ X₃ ∧ 2+X₁ ≤ X₂ for location l8


  Found invariant 1+X₁ ≤ X₂ for location l10


  Found invariant X₃ ≤ 0 ∧ 2+X₁ ≤ X₂ for location l4


  Found invariant 1 ≤ X₄ ∧ X₂ ≤ 1+X₁ ∧ 1+X₁ ≤ X₂ for location l9


  Found invariant X₂ ≤ X₁ for location l3


Problem after Preprocessing
  Start:  l0
  Program_Vars:  X₀, X₁, X₂, X₃, X₄
  Temp_Vars:  Result_4_post, __cil_tmp2_11_post, __retres1_10_post, lt_12_1, lt_13_1, lt_14_1, lt_16_1, lt_17_1, lt_18_1, lt_19_1, lt_20_1
  Locations:  l0, l1, l10, l11, l12, l2, l3, l4, l5, l6, l7, l8, l9
  Return Locations:  
  Transitions:
  t₃₄: l0(X₀, X₁, X₂, X₃, X₄) → l2(X₀, X₁, X₂, X₃, X₄)
  t₃₅: l1(X₀, X₁, X₂, X₃, X₄) → l3(X₀, X₁, X₂, X₃, X₄) :|: 0 ≤ 0 ∧ __cil_tmp2_11_post ≤ Result_4_post ∧ Result_4_post ≤ __cil_tmp2_11_post ∧ __retres1_10_post ≤ __cil_tmp2_11_post ∧ __cil_tmp2_11_post ≤ __retres1_10_post ∧ 0 ≤ __retres1_10_post ∧ __retres1_10_post ≤ 0 ∧ lt_20_1 ≤ lt_19_1 ∧ X₁ ≤ lt_19_1 ∧ lt_19_1 ≤ X₁ ∧ X₂ ≤ lt_20_1 ∧ lt_20_1 ≤ X₂
  t₃₆: l1(X₀, X₁, X₂, X₃, X₄) → l4(X₀, X₁, X₂, X₃, X₄) :|: 0 ≤ 0 ∧ lt_16_1 ≤ 1+X₁ ∧ 1+X₁ ≤ lt_16_1 ∧ 1+lt_16_1 ≤ lt_17_1 ∧ 1+lt_19_1 ≤ lt_20_1 ∧ X₃ ≤ lt_14_1 ∧ lt_14_1 ≤ 0 ∧ lt_14_1 ≤ X₃ ∧ X₂ ≤ lt_17_1 ∧ lt_17_1 ≤ X₂ ∧ X₁ ≤ lt_18_1 ∧ lt_18_1 ≤ X₁ ∧ X₁ ≤ lt_19_1 ∧ lt_19_1 ≤ X₁ ∧ X₂ ≤ lt_20_1 ∧ lt_20_1 ≤ X₂
  t₃₇: l1(X₀, X₁, X₂, X₃, X₄) → l5(X₀, X₁, X₂, X₃, X₄) :|: 0 ≤ 0 ∧ lt_16_1 ≤ 1+X₁ ∧ 1 ≤ lt_14_1 ∧ 1+X₁ ≤ lt_16_1 ∧ 1+lt_16_1 ≤ lt_17_1 ∧ 1+lt_19_1 ≤ lt_20_1 ∧ X₀ ≤ lt_13_1 ∧ X₃ ≤ lt_13_1 ∧ lt_13_1 ≤ X₀ ∧ lt_13_1 ≤ X₃ ∧ X₃ ≤ lt_14_1 ∧ lt_14_1 ≤ X₃ ∧ X₂ ≤ lt_17_1 ∧ lt_17_1 ≤ X₂ ∧ X₁ ≤ lt_18_1 ∧ lt_18_1 ≤ X₁ ∧ X₁ ≤ lt_19_1 ∧ lt_19_1 ≤ X₁ ∧ X₂ ≤ lt_20_1 ∧ lt_20_1 ≤ X₂
  t₃₈: l1(X₀, X₁, X₂, X₃, X₄) → l6(X₀, X₁, X₂, X₃, X₄) :|: 0 ≤ 0 ∧ lt_16_1 ≤ 1+X₁ ∧ 1+X₁ ≤ lt_16_1 ∧ 1+lt_19_1 ≤ lt_20_1 ∧ X₄ ≤ lt_14_1 ∧ lt_14_1 ≤ 0 ∧ lt_14_1 ≤ X₄ ∧ lt_17_1 ≤ lt_16_1 ∧ X₂ ≤ lt_17_1 ∧ lt_17_1 ≤ X₂ ∧ X₁ ≤ lt_18_1 ∧ lt_18_1 ≤ X₁ ∧ X₁ ≤ lt_19_1 ∧ lt_19_1 ≤ X₁ ∧ X₂ ≤ lt_20_1 ∧ lt_20_1 ≤ X₂
  t₃₉: l1(X₀, X₁, X₂, X₃, X₄) → l7(X₀, X₁, X₂, X₃, X₄) :|: 0 ≤ 0 ∧ lt_16_1 ≤ 1+X₁ ∧ 1 ≤ lt_14_1 ∧ 1+X₁ ≤ lt_16_1 ∧ 1+lt_19_1 ≤ lt_20_1 ∧ X₀ ≤ lt_13_1 ∧ X₄ ≤ lt_13_1 ∧ lt_13_1 ≤ X₀ ∧ lt_13_1 ≤ X₄ ∧ X₄ ≤ lt_14_1 ∧ lt_14_1 ≤ X₄ ∧ lt_17_1 ≤ lt_16_1 ∧ X₂ ≤ lt_17_1 ∧ lt_17_1 ≤ X₂ ∧ X₁ ≤ lt_18_1 ∧ lt_18_1 ≤ X₁ ∧ X₁ ≤ lt_19_1 ∧ lt_19_1 ≤ X₁ ∧ X₂ ≤ lt_20_1 ∧ lt_20_1 ≤ X₂
  t₄₀: l1(X₀, X₁, X₂, X₃, X₄) → l8(X₀, X₁, X₂, X₃, X₄) :|: 0 ≤ 0 ∧ lt_16_1 ≤ 1+X₁ ∧ 1 ≤ lt_14_1 ∧ 1+X₁ ≤ lt_16_1 ∧ 1+lt_16_1 ≤ lt_17_1 ∧ 1+lt_19_1 ≤ lt_20_1 ∧ X₃ ≤ lt_14_1 ∧ lt_14_1 ≤ X₃ ∧ X₂ ≤ lt_17_1 ∧ lt_17_1 ≤ X₂ ∧ X₁ ≤ lt_18_1 ∧ lt_18_1 ≤ X₁ ∧ X₁ ≤ lt_19_1 ∧ lt_19_1 ≤ X₁ ∧ X₂ ≤ lt_20_1 ∧ lt_20_1 ≤ X₂
  t₄₁: l1(X₀, X₁, X₂, X₃, X₄) → l9(X₀, X₁, X₂, X₃, X₄) :|: 0 ≤ 0 ∧ lt_16_1 ≤ 1+X₁ ∧ 1 ≤ lt_14_1 ∧ 1+X₁ ≤ lt_16_1 ∧ 1+lt_19_1 ≤ lt_20_1 ∧ X₄ ≤ lt_14_1 ∧ lt_14_1 ≤ X₄ ∧ lt_17_1 ≤ lt_16_1 ∧ X₂ ≤ lt_17_1 ∧ lt_17_1 ≤ X₂ ∧ X₁ ≤ lt_18_1 ∧ lt_18_1 ≤ X₁ ∧ X₁ ≤ lt_19_1 ∧ lt_19_1 ≤ X₁ ∧ X₂ ≤ lt_20_1 ∧ lt_20_1 ≤ X₂
  t₄₂: l11(X₀, X₁, X₂, X₃, X₄) → l10(X₀, X₁, X₂, X₃, X₄) :|: 0 ≤ 0 ∧ __cil_tmp2_11_post ≤ Result_4_post ∧ Result_4_post ≤ __cil_tmp2_11_post ∧ __retres1_10_post ≤ __cil_tmp2_11_post ∧ __cil_tmp2_11_post ≤ __retres1_10_post ∧ lt_12_1 ≤ __retres1_10_post ∧ __retres1_10_post ≤ lt_12_1 ∧ X₄ ≤ lt_12_1 ∧ lt_12_1 ≤ X₄ ∧ X₂ ≤ 1+X₁ ∧ 1+X₁ ≤ X₂ ∧ 1 ≤ X₄
  t₄₃: l12(X₀, X₁, X₂, X₃, X₄) → l10(X₀, X₁, X₂, X₃, X₄) :|: 0 ≤ 0 ∧ __cil_tmp2_11_post ≤ Result_4_post ∧ Result_4_post ≤ __cil_tmp2_11_post ∧ __retres1_10_post ≤ __cil_tmp2_11_post ∧ __cil_tmp2_11_post ≤ __retres1_10_post ∧ lt_12_1 ≤ __retres1_10_post ∧ __retres1_10_post ≤ lt_12_1 ∧ X₃ ≤ lt_12_1 ∧ lt_12_1 ≤ X₃ ∧ 1 ≤ X₃ ∧ 2+X₁ ≤ X₂
  t₄₄: l2(X₀, X₁, X₂, X₃, X₄) → l1(X₀, X₁, X₂, X₃, X₄) :|: 0 ≤ 0
  t₄₅: l4(X₀, X₁, X₂, X₃, X₄) → l1(X₀, X₁, X₂, X₃, X₄) :|: 2+X₁ ≤ X₂ ∧ X₃ ≤ 0
  t₄₆: l5(X₀, X₁, X₂, X₃, X₄) → l1(X₀, X₁, X₂, X₃, X₄) :|: 1 ≤ X₀ ∧ 1 ≤ X₃ ∧ 2 ≤ X₀+X₃ ∧ 2+X₁ ≤ X₂ ∧ X₃ ≤ X₀ ∧ X₀ ≤ X₃
  t₄₇: l6(X₀, X₁, X₂, X₃, X₄) → l1(X₀, X₁, X₂, X₃, X₄) :|: X₂ ≤ 1+X₁ ∧ 1+X₁ ≤ X₂ ∧ X₄ ≤ 0
  t₄₈: l7(X₀, X₁, X₂, X₃, X₄) → l1(X₀, X₁, X₂, X₃, X₄) :|: X₂ ≤ 1+X₁ ∧ 1 ≤ X₀ ∧ 1+X₁ ≤ X₂ ∧ 1 ≤ X₄ ∧ 2 ≤ X₀+X₄ ∧ X₄ ≤ X₀ ∧ X₀ ≤ X₄
  t₄₉: l8(X₀, X₁, X₂, X₃, X₄) → l12(X₀, X₁, X₂, X₃, X₄) :|: 1 ≤ X₃ ∧ 2+X₁ ≤ X₂
  t₅₀: l9(X₀, X₁, X₂, X₃, X₄) → l11(X₀, X₁, X₂, X₃, X₄) :|: X₂ ≤ 1+X₁ ∧ 1+X₁ ≤ X₂ ∧ 1 ≤ X₄


  Found invariant X₄ ≤ 0 ∧ X₂ ≤ 1+X₁ ∧ 1+X₁ ≤ X₂ for location l1_v3


  Found invariant X₃ ≤ 0 ∧ 2+X₁ ≤ X₂ for location l1_v1


  Found invariant X₃ ≤ X₀ ∧ 1 ≤ X₃ ∧ 2 ≤ X₀+X₃ ∧ X₀ ≤ X₃ ∧ 2+X₁ ≤ X₂ ∧ 1 ≤ X₀ for location l5_v1


  Found invariant X₃ ≤ 0 ∧ 2+X₁ ≤ X₂ for location l4_v1


  Found invariant 1 ≤ X₃ ∧ 2+X₁ ≤ X₂ for location l12


  Found invariant 1+X₁ ≤ X₂ for location l10


  Found invariant X₄ ≤ X₀ ∧ 1 ≤ X₄ ∧ 2 ≤ X₀+X₄ ∧ X₀ ≤ X₄ ∧ X₂ ≤ 1+X₁ ∧ 1+X₁ ≤ X₂ ∧ 1 ≤ X₀ for location l1_v4


  Found invariant X₂ ≤ X₁ for location l3


  Found invariant 1 ≤ X₄ ∧ X₂ ≤ 1+X₁ ∧ 1+X₁ ≤ X₂ for location l11


  Found invariant X₃ ≤ X₀ ∧ 1 ≤ X₃ ∧ 2 ≤ X₀+X₃ ∧ X₀ ≤ X₃ ∧ 2+X₁ ≤ X₂ ∧ 1 ≤ X₀ for location l1_v2


  Found invariant X₄ ≤ 0 ∧ X₂ ≤ 1+X₁ ∧ 1+X₁ ≤ X₂ for location l6_v1


  Found invariant X₄ ≤ X₀ ∧ 1 ≤ X₄ ∧ 2 ≤ X₀+X₄ ∧ X₀ ≤ X₄ ∧ X₂ ≤ 1+X₁ ∧ 1+X₁ ≤ X₂ ∧ 1 ≤ X₀ for location l7_v1


  Found invariant 1 ≤ X₃ ∧ 2+X₁ ≤ X₂ for location l8


  Found invariant 1 ≤ X₄ ∧ X₂ ≤ 1+X₁ ∧ 1+X₁ ≤ X₂ for location l9


All Bounds
Termination behavior
  Overall termination: Infinite
    t₃₄: Finite
    t₃₅: Finite
    t₃₆: Infinite
    t₃₇: Infinite
    t₃₈: Infinite
    t₃₉: Infinite
    t₄₀: Finite
    t₄₁: Finite
    t₄₂: Finite
    t₄₃: Finite
    t₄₄: Finite
    t₄₅: Infinite
    t₄₆: Infinite
    t₄₇: Infinite
    t₄₈: Infinite
    t₄₉: Finite
    t₅₀: Finite



