

================================================================
== Vitis HLS Report for 'set_hash_stream_Pipeline_VITIS_LOOP_48_3'
================================================================
* Date:           Wed Jun  7 23:11:31 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        chls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  11.00 ns|  2.769 ns|     2.97 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.198 us|  0.198 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_48_3  |       16|       16|         1|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.76>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%aux_diff = alloca i32 1"   --->   Operation 4 'alloca' 'aux_diff' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%h256_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %h256"   --->   Operation 6 'read' 'h256_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 16, i6 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %aux_diff"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc27"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_1 = load i6 %i" [chls/sub_modules.cpp:49]   --->   Operation 10 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.78ns)   --->   "%icmp_ln48 = icmp_eq  i6 %i_1, i6 32" [chls/sub_modules.cpp:48]   --->   Operation 12 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %for.inc27.split, void %for.end29.exitStub" [chls/sub_modules.cpp:48]   --->   Operation 13 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%aux_diff_load = load i12 %aux_diff" [chls/sub_modules.cpp:50]   --->   Operation 14 'load' 'aux_diff_load' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln35 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [chls/sub_modules.cpp:35]   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln35' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [chls/sub_modules.cpp:48]   --->   Operation 16 'specloopname' 'specloopname_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i6 %i_1" [chls/sub_modules.cpp:49]   --->   Operation 17 'trunc' 'trunc_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln49, i3 0" [chls/sub_modules.cpp:49]   --->   Operation 18 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i8 %shl_ln1" [chls/sub_modules.cpp:49]   --->   Operation 19 'zext' 'zext_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.53ns)   --->   "%lshr_ln49 = lshr i256 %h256_read, i256 %zext_ln49" [chls/sub_modules.cpp:49]   --->   Operation 20 'lshr' 'lshr_ln49' <Predicate = (!icmp_ln48)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%h = trunc i256 %lshr_ln49" [chls/sub_modules.cpp:49]   --->   Operation 21 'trunc' 'h' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i8 %h" [chls/sub_modules.cpp:50]   --->   Operation 22 'zext' 'zext_ln50' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.80ns)   --->   "%aux_diff_1 = add i12 %zext_ln50, i12 %aux_diff_load" [chls/sub_modules.cpp:50]   --->   Operation 23 'add' 'aux_diff_1' <Predicate = (!icmp_ln48)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.78ns)   --->   "%i_2 = add i6 %i_1, i6 1" [chls/sub_modules.cpp:48]   --->   Operation 24 'add' 'i_2' <Predicate = (!icmp_ln48)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln48 = store i6 %i_2, i6 %i" [chls/sub_modules.cpp:48]   --->   Operation 25 'store' 'store_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln48 = store i12 %aux_diff_1, i12 %aux_diff" [chls/sub_modules.cpp:48]   --->   Operation 26 'store' 'store_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln48 = br void %for.inc27" [chls/sub_modules.cpp:48]   --->   Operation 27 'br' 'br_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%aux_diff_load_1 = load i12 %aux_diff"   --->   Operation 28 'load' 'aux_diff_load_1' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %aux_diff_out, i12 %aux_diff_load_1"   --->   Operation 29 'write' 'write_ln0' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 30 'ret' 'ret_ln0' <Predicate = (icmp_ln48)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ h256]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ aux_diff_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
aux_diff               (alloca           ) [ 01]
i                      (alloca           ) [ 01]
h256_read              (read             ) [ 00]
store_ln0              (store            ) [ 00]
store_ln0              (store            ) [ 00]
br_ln0                 (br               ) [ 00]
i_1                    (load             ) [ 00]
specpipeline_ln0       (specpipeline     ) [ 00]
icmp_ln48              (icmp             ) [ 01]
br_ln48                (br               ) [ 00]
aux_diff_load          (load             ) [ 00]
speclooptripcount_ln35 (speclooptripcount) [ 00]
specloopname_ln48      (specloopname     ) [ 00]
trunc_ln49             (trunc            ) [ 00]
shl_ln1                (bitconcatenate   ) [ 00]
zext_ln49              (zext             ) [ 00]
lshr_ln49              (lshr             ) [ 00]
h                      (trunc            ) [ 00]
zext_ln50              (zext             ) [ 00]
aux_diff_1             (add              ) [ 00]
i_2                    (add              ) [ 00]
store_ln48             (store            ) [ 00]
store_ln48             (store            ) [ 00]
br_ln48                (br               ) [ 00]
aux_diff_load_1        (load             ) [ 00]
write_ln0              (write            ) [ 00]
ret_ln0                (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="h256">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h256"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="aux_diff_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aux_diff_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i256"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i12P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="aux_diff_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="aux_diff/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="i_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="h256_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="256" slack="0"/>
<pin id="48" dir="0" index="1" bw="256" slack="0"/>
<pin id="49" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="h256_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="write_ln0_write_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="12" slack="0"/>
<pin id="55" dir="0" index="2" bw="12" slack="0"/>
<pin id="56" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="store_ln0_store_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="6" slack="0"/>
<pin id="61" dir="0" index="1" bw="6" slack="0"/>
<pin id="62" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="store_ln0_store_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="0" index="1" bw="12" slack="0"/>
<pin id="67" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="i_1_load_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="6" slack="0"/>
<pin id="71" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="icmp_ln48_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="6" slack="0"/>
<pin id="74" dir="0" index="1" bw="6" slack="0"/>
<pin id="75" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="aux_diff_load_load_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="12" slack="0"/>
<pin id="80" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="aux_diff_load/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="trunc_ln49_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="6" slack="0"/>
<pin id="83" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="shl_ln1_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="8" slack="0"/>
<pin id="87" dir="0" index="1" bw="5" slack="0"/>
<pin id="88" dir="0" index="2" bw="1" slack="0"/>
<pin id="89" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="zext_ln49_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="8" slack="0"/>
<pin id="95" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="lshr_ln49_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="256" slack="0"/>
<pin id="99" dir="0" index="1" bw="8" slack="0"/>
<pin id="100" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln49/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="h_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="256" slack="0"/>
<pin id="105" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="h/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="zext_ln50_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="aux_diff_1_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="0"/>
<pin id="113" dir="0" index="1" bw="12" slack="0"/>
<pin id="114" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="aux_diff_1/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="i_2_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="6" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln48_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="6" slack="0"/>
<pin id="125" dir="0" index="1" bw="6" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln48_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="12" slack="0"/>
<pin id="130" dir="0" index="1" bw="12" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="aux_diff_load_1_load_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="12" slack="0"/>
<pin id="135" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="aux_diff_load_1/1 "/>
</bind>
</comp>

<comp id="137" class="1005" name="aux_diff_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="12" slack="0"/>
<pin id="139" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="aux_diff "/>
</bind>
</comp>

<comp id="145" class="1005" name="i_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="6" slack="0"/>
<pin id="147" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="4" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="36" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="68"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="76"><net_src comp="69" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="20" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="69" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="90"><net_src comp="30" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="81" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="92"><net_src comp="32" pin="0"/><net_sink comp="85" pin=2"/></net>

<net id="96"><net_src comp="85" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="101"><net_src comp="46" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="93" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="106"><net_src comp="97" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="110"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="115"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="78" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="69" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="34" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="117" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="111" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="133" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="140"><net_src comp="38" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="142"><net_src comp="137" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="143"><net_src comp="137" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="144"><net_src comp="137" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="148"><net_src comp="42" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="59" pin=1"/></net>

<net id="150"><net_src comp="145" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="151"><net_src comp="145" pin="1"/><net_sink comp="123" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: aux_diff_out | {1 }
 - Input state : 
	Port: set_hash_stream_Pipeline_VITIS_LOOP_48_3 : h256 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln48 : 2
		br_ln48 : 3
		aux_diff_load : 1
		trunc_ln49 : 2
		shl_ln1 : 3
		zext_ln49 : 4
		lshr_ln49 : 5
		h : 6
		zext_ln50 : 7
		aux_diff_1 : 8
		i_2 : 2
		store_ln48 : 3
		store_ln48 : 9
		aux_diff_load_1 : 1
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|   lshr   |    lshr_ln49_fu_97    |    0    |   950   |
|----------|-----------------------|---------|---------|
|    add   |   aux_diff_1_fu_111   |    0    |    19   |
|          |       i_2_fu_117      |    0    |    13   |
|----------|-----------------------|---------|---------|
|   icmp   |    icmp_ln48_fu_72    |    0    |    13   |
|----------|-----------------------|---------|---------|
|   read   |  h256_read_read_fu_46 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  | write_ln0_write_fu_52 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |    trunc_ln49_fu_81   |    0    |    0    |
|          |        h_fu_103       |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|     shl_ln1_fu_85     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   zext   |    zext_ln49_fu_93    |    0    |    0    |
|          |    zext_ln50_fu_107   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   995   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|aux_diff_reg_137|   12   |
|    i_reg_145   |    6   |
+----------------+--------+
|      Total     |   18   |
+----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   995  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   18   |    -   |
+-----------+--------+--------+
|   Total   |   18   |   995  |
+-----------+--------+--------+
