LSE_CPS_ID_1 "d:/rtl_fpga/verilog/mux_n-1/mux_n1.v:4[8:9]"
LSE_CPS_ID_2 "d:/rtl_fpga/verilog/mux_n-1/mux_n1.v:2[15:16]"
LSE_CPS_ID_3 "d:/rtl_fpga/verilog/mux_n-1/mux_n1.v:2[15:16]"
LSE_CPS_ID_4 "d:/rtl_fpga/verilog/mux_n-1/mux_n1.v:2[15:16]"
LSE_CPS_ID_5 "d:/rtl_fpga/verilog/mux_n-1/mux_n1.v:2[15:16]"
LSE_CPS_ID_6 "d:/rtl_fpga/verilog/mux_n-1/mux_n1.v:3[23:24]"
LSE_CPS_ID_7 "d:/rtl_fpga/verilog/mux_n-1/mux_n1.v:3[23:24]"
