$date
	Sat Aug 19 19:10:33 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module BinaryToBCD_tb $end
$var wire 12 ! BCD_output [11:0] $end
$var reg 8 " binary_input [7:0] $end
$scope module uut $end
$var wire 12 # BCD_output [11:0] $end
$var wire 8 $ binary_input [7:0] $end
$var reg 12 % BCD_register [11:0] $end
$var reg 8 & shift_register [7:0] $end
$var integer 32 ' i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1000 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#10000
b1010000100 !
b1010000100 #
b1010000100 %
b1000 '
b0 &
b11111111 "
b11111111 $
#20000
b100100 !
b100100 #
b100100 %
b1000 '
b0 &
b10000000 "
b10000000 $
#30000
b1010100010 !
b1010100010 #
b1010100010 %
b1000 '
b0 &
b1000000 "
b1000000 $
#40000
b100110000010 !
b100110000010 #
b100110000010 %
b1000 '
b0 &
b1010 "
b1010 $
#50000
