INFO: [VRFC 10-163] Analyzing VHDL file "/home/david/Documents/CR-Project/ProjectCoProcessor/ProjectCoProcessor.srcs/sources_1/new/projectPackage.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/david/Documents/CR-Project/ProjectCoProcessor/ProjectCoProcessor.srcs/sources_1/new/Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/david/Documents/CR-Project/ProjectCoProcessor/ProjectCoProcessor.srcs/sources_1/new/Buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Buffer_imp
INFO: [VRFC 10-163] Analyzing VHDL file "/home/david/Documents/CR-Project/ProjectCoProcessor/ProjectCoProcessor.srcs/sources_1/new/DistanceCalculator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DistanceCalculator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/david/Documents/CR-Project/ProjectCoProcessor/ProjectCoProcessor.srcs/sources_1/new/EuclideanDistance.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EuclideanDistance
INFO: [VRFC 10-163] Analyzing VHDL file "/home/david/Documents/CR-Project/ProjectCoProcessor/ProjectCoProcessor.srcs/sources_1/new/ParallelSum.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ParallelSum
INFO: [VRFC 10-163] Analyzing VHDL file "/home/david/Documents/CR-Project/ProjectCoProcessor/ProjectCoProcessor.srcs/sources_1/new/PickSmallest.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PickSmallest
INFO: [VRFC 10-163] Analyzing VHDL file "/home/david/Documents/CR-Project/ProjectCoProcessor/ProjectCoProcessor.srcs/sources_1/new/PickCentroid.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PickCentroid
INFO: [VRFC 10-163] Analyzing VHDL file "/home/david/Documents/CR-Project/ProjectCoProcessor/ProjectCoProcessor.srcs/sources_1/new/demux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity demux
INFO: [VRFC 10-163] Analyzing VHDL file "/home/david/Documents/CR-Project/ProjectCoProcessor/ProjectCoProcessor.srcs/sources_1/new/TopLevel.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TopLevel
INFO: [VRFC 10-163] Analyzing VHDL file "/home/david/Documents/CR-Project/ProjectCoProcessor/ProjectCoProcessor.srcs/sources_1/new/Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Testbench
ERROR: [VRFC 10-724] found '3' definitions of operator "&", cannot determine exact overloaded matching definition for "&" [/home/david/Documents/CR-Project/ProjectCoProcessor/ProjectCoProcessor.srcs/sources_1/new/Testbench.vhd:31]
ERROR: [VRFC 10-408] cannot convert type point_array to type std_logic_vector [/home/david/Documents/CR-Project/ProjectCoProcessor/ProjectCoProcessor.srcs/sources_1/new/Testbench.vhd:31]
ERROR: [VRFC 10-724] found '3' definitions of operator "&", cannot determine exact overloaded matching definition for "&" [/home/david/Documents/CR-Project/ProjectCoProcessor/ProjectCoProcessor.srcs/sources_1/new/Testbench.vhd:32]
ERROR: [VRFC 10-408] cannot convert type point_array to type std_logic_vector [/home/david/Documents/CR-Project/ProjectCoProcessor/ProjectCoProcessor.srcs/sources_1/new/Testbench.vhd:32]
ERROR: [VRFC 10-1472] type error near to_signed ; expected type std_ulogic [/home/david/Documents/CR-Project/ProjectCoProcessor/ProjectCoProcessor.srcs/sources_1/new/Testbench.vhd:67]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/david/Documents/CR-Project/ProjectCoProcessor/ProjectCoProcessor.srcs/sources_1/new/Testbench.vhd:10]
INFO: [VRFC 10-240] VHDL file /home/david/Documents/CR-Project/ProjectCoProcessor/ProjectCoProcessor.srcs/sources_1/new/Testbench.vhd ignored due to errors
