`timescale 1 ns/ 1 ps
`include "./helper/assert.vt"
`include "../hardware.v"
`include "../modules/inp.v"
`include "../modules/out.v"
`include "../modules/controller.v"
`include "../modules/alu.v"
`include "../modules/shifter.v"
`include "../modules/processor.v"
`include "../modules/register.v"
`include "../modules/seg7.v"

module hardware_test();
  reg clock, reset;

  wire res;
  wire [15:0] inp;
  wire [7:0] led0, led1, led2, led3, led4, led5, led6, led7, seg_sel, oled;
  hardware hardware_(
    .clock(clock), .n_reset(reset),
    .inp(inp),
    .led0(led0), .led1(led1),
    .led2(led2), .led3(led3),
    .led4(led4), .led5(led5),
    .led6(led6), .led7(led7),
    .seg_sel(seg_sel), .oled(oled)
  );
  
  initial begin
    clock = 0;
    reset = 1;
    #30
    reset = 0;
    #30
    reset = 1;
    #1000000
    $display("TEST FINSHED in %m");
    $finish();
  end
  
  always begin
    #10
    clock <= ~clock;
  end
endmodule
