=====
SETUP
2.277
163.983
166.260
i2s_tx/dacfifo_rddata_r0_14_s1
161.185
161.532
i2s_tx/n65_s83
162.547
162.968
i2s_tx/n65_s71
162.968
163.077
i2s_tx/n65_s65
163.077
163.146
i2s_tx/n65_s62
163.146
163.215
i2s_tx/n65_s61
163.215
163.284
i2s_tx/n147_s4
163.562
163.983
i2s_tx/dacdat_s1
163.983
=====
SETUP
4.171
7.031
11.202
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/async_fifo_inst/wr_ptr_gray2_6_s0
1.311
1.617
i2s_tx/async_fifo_inst/wr_gray2_bin_4_s1
2.187
2.556
i2s_tx/async_fifo_inst/wr_gray2_bin_3_s0
2.560
2.892
i2s_tx/async_fifo_inst/wr_gray2_bin_2_s0
3.172
3.382
i2s_tx/async_fifo_inst/wr_gray2_bin_1_s0
3.386
3.784
i2s_tx/async_fifo_inst/wr_gray2_bin_0_s0
3.788
4.120
i2s_tx/async_fifo_inst/n12775_s0
4.534
4.984
i2s_tx/async_fifo_inst/n12776_s0
4.984
5.024
i2s_tx/async_fifo_inst/n12777_s0
5.024
5.064
i2s_tx/async_fifo_inst/n12778_s0
5.064
5.104
i2s_tx/async_fifo_inst/n12779_s0
5.104
5.144
i2s_tx/async_fifo_inst/n12780_s0
5.144
5.184
i2s_tx/async_fifo_inst/n12781_s0
5.184
5.224
i2s_tx/async_fifo_inst/n12782_s0
5.224
5.264
i2s_tx/async_fifo_inst/n12535_s1
5.463
5.675
i2s_tx/async_fifo_inst/dacfifo_rddata_dacfifo_rddata_0_0_s
7.031
=====
SETUP
4.663
6.528
11.190
gw_gao_inst_0/tck_ibuf
0.000
0.587
gw_gao_inst_0/u_gw_jtag
0.587
1.174
gw_gao_inst_0/u_la0_top/capture_mem_addr_max_10_s0
3.035
3.341
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n704_s12
3.979
4.400
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n704_s8
4.967
5.336
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n704_s5
5.338
5.548
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n706_s1
6.107
6.528
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1
6.528
=====
SETUP
4.800
6.197
10.997
gw_gao_inst_0/tck_ibuf
0.000
0.587
gw_gao_inst_0/u_gw_jtag
0.587
1.174
gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_3_s0
3.038
3.344
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s7
4.478
4.899
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s4
4.901
5.299
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s3
5.689
6.087
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1
6.197
=====
SETUP
4.817
6.372
11.189
gw_gao_inst_0/tck_ibuf
0.000
0.587
gw_gao_inst_0/u_gw_jtag
0.587
1.174
gw_gao_inst_0/u_la0_top/capture_mem_addr_max_10_s0
3.035
3.341
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n704_s12
3.979
4.400
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n704_s8
4.967
5.336
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n704_s5
5.338
5.548
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n710_s1
5.951
6.372
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1
6.372
=====
SETUP
4.825
6.366
11.190
gw_gao_inst_0/tck_ibuf
0.000
0.587
gw_gao_inst_0/u_gw_jtag
0.587
1.174
gw_gao_inst_0/u_la0_top/capture_mem_addr_max_10_s0
3.035
3.341
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n704_s12
3.979
4.400
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n704_s8
4.967
5.336
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n704_s5
5.338
5.548
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n709_s1
5.997
6.366
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1
6.366
=====
SETUP
4.837
6.163
11.000
gw_gao_inst_0/tck_ibuf
0.000
0.587
gw_gao_inst_0/u_gw_jtag
0.587
1.174
gw_gao_inst_0/u_la0_top/capture_mem_addr_max_10_s0
3.035
3.341
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n704_s12
3.979
4.400
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n704_s8
4.967
5.336
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n704_s5
5.338
5.548
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s4
5.843
6.053
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1
6.163
=====
SETUP
4.862
6.329
11.190
gw_gao_inst_0/tck_ibuf
0.000
0.587
gw_gao_inst_0/u_gw_jtag
0.587
1.174
gw_gao_inst_0/u_la0_top/capture_mem_addr_max_10_s0
3.035
3.341
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n704_s12
3.979
4.400
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n704_s8
4.967
5.336
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n704_s5
5.338
5.548
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n711_s1
5.997
6.329
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1
6.329
=====
SETUP
2.985
3.314
6.299
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
1.302
1.608
i2s_tx/n71_s3
1.890
2.311
i2s_tx/state_1_s5
2.441
2.773
i2s_tx/n138_s10
2.901
3.314
i2s_tx/state_0_s3
3.314
=====
SETUP
3.023
3.274
6.297
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
1.302
1.608
i2s_tx/n71_s3
1.890
2.311
i2s_tx/n68_s5
2.317
2.734
i2s_tx/n70_s1
2.905
3.274
i2s_tx/bit_cnt_5_s1
3.274
=====
SETUP
3.060
3.237
6.297
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
1.302
1.608
i2s_tx/n71_s3
1.890
2.311
i2s_tx/n68_s5
2.317
2.734
i2s_tx/n69_s1
2.905
3.237
i2s_tx/bit_cnt_6_s1
3.237
=====
SETUP
3.132
3.175
6.307
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
1.302
1.608
i2s_tx/n71_s3
1.890
2.311
i2s_tx/state_1_s5
2.441
2.773
i2s_tx/n137_s9
2.777
3.175
i2s_tx/state_1_s6
3.175
=====
SETUP
3.187
3.118
6.305
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
1.302
1.608
i2s_tx/n71_s3
1.890
2.311
i2s_tx/n68_s5
2.317
2.734
i2s_tx/n74_s1
2.749
3.118
i2s_tx/bit_cnt_1_s1
3.118
=====
SETUP
3.187
3.118
6.305
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
1.302
1.608
i2s_tx/n71_s3
1.890
2.311
i2s_tx/n68_s5
2.317
2.734
i2s_tx/n73_s1
2.749
3.118
i2s_tx/bit_cnt_2_s1
3.118
=====
SETUP
3.187
3.118
6.305
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
1.302
1.608
i2s_tx/n71_s3
1.890
2.311
i2s_tx/n68_s5
2.317
2.734
i2s_tx/n72_s1
2.749
3.118
i2s_tx/bit_cnt_3_s1
3.118
=====
SETUP
3.187
3.118
6.305
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
1.302
1.608
i2s_tx/n71_s3
1.890
2.311
i2s_tx/n68_s5
2.317
2.734
i2s_tx/n68_s1
2.749
3.118
i2s_tx/bit_cnt_7_s1
3.118
=====
SETUP
3.351
2.946
6.297
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
1.302
1.608
i2s_tx/n71_s3
1.890
2.311
i2s_tx/n71_s1
2.577
2.946
i2s_tx/bit_cnt_4_s1
2.946
=====
SETUP
3.638
2.461
6.099
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
1.298
1.604
i2s_tx/bit_cnt_7_s3
1.888
2.305
i2s_tx/bit_cnt_4_s1
2.461
=====
SETUP
3.638
2.461
6.099
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
1.298
1.604
i2s_tx/bit_cnt_7_s3
1.888
2.305
i2s_tx/bit_cnt_5_s1
2.461
=====
SETUP
3.638
2.461
6.099
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
1.298
1.604
i2s_tx/bit_cnt_7_s3
1.888
2.305
i2s_tx/bit_cnt_6_s1
2.461
=====
SETUP
3.688
2.419
6.107
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
1.298
1.604
i2s_tx/bit_cnt_7_s3
1.888
2.305
i2s_tx/bit_cnt_1_s1
2.419
=====
SETUP
3.688
2.419
6.107
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
1.298
1.604
i2s_tx/bit_cnt_7_s3
1.888
2.305
i2s_tx/bit_cnt_2_s1
2.419
=====
SETUP
3.688
2.419
6.107
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
1.298
1.604
i2s_tx/bit_cnt_7_s3
1.888
2.305
i2s_tx/bit_cnt_3_s1
2.419
=====
SETUP
3.688
2.419
6.107
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
1.298
1.604
i2s_tx/bit_cnt_7_s3
1.888
2.305
i2s_tx/bit_cnt_7_s1
2.419
=====
SETUP
3.791
2.508
6.299
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
1.302
1.608
i2s_tx/n146_s12
1.720
2.137
i2s_tx/n146_s6
2.139
2.508
i2s_tx/bit_cnt_0_s1
2.508
=====
HOLD
-0.804
1.343
2.147
clk_ibuf
0.000
0.581
gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1
0.882
1.023
gw_gao_inst_0/u_la0_top/n3927_s1
1.095
1.343
gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0
1.343
=====
HOLD
0.009
1.010
1.000
clk_ibuf
0.000
0.581
iir_inst/IIR_Filter_Top_right/IIR/iir_direct_form_ii/delay_coeff_we_catch/dReg[1]_0_s0
0.869
1.010
iir_inst/IIR_Filter_Top_right/IIR/iir_direct_form_ii/coeff_a_rom/mem_mem_0_0_s
1.010
=====
HOLD
0.013
1.014
1.000
clk_ibuf
0.000
0.581
reverb_top_inst/reverb_left/IIR_Filter__reverb/IIR/iir_direct_form_ii/delay_coeff_we_catch/dReg[1]_0_s0
0.873
1.014
reverb_top_inst/reverb_left/IIR_Filter__reverb/IIR/iir_direct_form_ii/coeff_a_rom/mem_mem_0_0_s
1.014
=====
HOLD
0.019
1.015
0.996
clk_ibuf
0.000
0.581
eqa_top_inst/eqa_left/IIR_Filter_Top_eqa3/IIR/iir_direct_form_ii/delay_coeff_we_catch/dReg[1]_0_s0
0.874
1.015
eqa_top_inst/eqa_left/IIR_Filter_Top_eqa3/IIR/iir_direct_form_ii/coeff_a_rom/mem_mem_0_0_s
1.015
=====
HOLD
0.023
1.023
1.000
clk_ibuf
0.000
0.581
eqa_top_inst/eqa_right/IIR_Filter_Top_eqa3/IIR/iir_direct_form_ii/delay_coeff_we_catch/dReg[1]_0_s0
0.882
1.023
eqa_top_inst/eqa_right/IIR_Filter_Top_eqa3/IIR/iir_direct_form_ii/coeff_a_rom/mem_mem_0_0_s
1.023
=====
HOLD
0.024
1.025
1.000
clk_ibuf
0.000
0.581
eqa_top_inst/eqa_left/IIR_Filter_Top_eqa5/IIR/iir_direct_form_ii/delay_coeff_we_catch/dReg[1]_0_s0
0.884
1.025
eqa_top_inst/eqa_left/IIR_Filter_Top_eqa5/IIR/iir_direct_form_ii/coeff_a_rom/mem_mem_0_0_s
1.025
=====
HOLD
0.025
1.022
0.996
clk_ibuf
0.000
0.581
reverb_top_inst/reverb_right/IIR_Filter__reverb/IIR/iir_direct_form_ii/delay_coeff_we_catch/dReg[1]_0_s0
0.881
1.022
reverb_top_inst/reverb_right/IIR_Filter__reverb/IIR/iir_direct_form_ii/coeff_a_rom/mem_mem_0_0_s
1.022
=====
HOLD
0.028
1.029
1.000
clk_ibuf
0.000
0.581
eqa_top_inst/eqa_right/IIR_Filter_Top_eqa5/IIR/iir_direct_form_ii/delay_coeff_we_catch/dReg[1]_0_s0
0.888
1.029
eqa_top_inst/eqa_right/IIR_Filter_Top_eqa5/IIR/iir_direct_form_ii/coeff_a_rom/mem_mem_0_0_s
1.029
=====
HOLD
0.031
1.121
1.090
clk_ibuf
0.000
0.581
iir_inst/IIR_Filter_Top_left/IIR/iir_direct_form_ii/delay_coeff_b_in/dReg[3]_13_s0
0.884
1.028
iir_inst/IIR_Filter_Top_left/IIR/iir_direct_form_ii/coeff_a_rom/mem_mem_0_0_s
1.121
=====
HOLD
0.031
1.121
1.090
clk_ibuf
0.000
0.581
eqa_top_inst/eqa_right/IIR_Filter_Top_eqa1/IIR/iir_direct_form_ii/delay_coeff_a_in/dReg[3]_6_s0
0.884
1.028
eqa_top_inst/eqa_right/IIR_Filter_Top_eqa1/IIR/iir_direct_form_ii/coeff_a_rom/mem_mem_0_0_s
1.121
=====
HOLD
0.034
1.034
1.000
clk_ibuf
0.000
0.581
eqa_top_inst/eqa_right/IIR_Filter_Top_eqa4/IIR/iir_direct_form_ii/delay_coeff_we_catch/dReg[1]_0_s0
0.893
1.034
eqa_top_inst/eqa_right/IIR_Filter_Top_eqa4/IIR/iir_direct_form_ii/coeff_a_rom/mem_mem_0_0_s
1.034
=====
HOLD
0.034
1.035
1.000
clk_ibuf
0.000
0.581
eqa_top_inst/eqa_left/IIR_Filter_Top_eqa2/IIR/iir_direct_form_ii/delay_coeff_we_catch/dReg[1]_0_s0
0.894
1.035
eqa_top_inst/eqa_left/IIR_Filter_Top_eqa2/IIR/iir_direct_form_ii/coeff_a_rom/mem_mem_0_0_s
1.035
=====
HOLD
0.037
1.038
1.000
clk_ibuf
0.000
0.581
eqa_top_inst/eqa_left/IIR_Filter_Top_eqa4/IIR/iir_direct_form_ii/delay_coeff_we_catch/dReg[1]_0_s0
0.897
1.038
eqa_top_inst/eqa_left/IIR_Filter_Top_eqa4/IIR/iir_direct_form_ii/coeff_a_rom/mem_mem_0_0_s
1.038
=====
HOLD
0.042
1.132
1.090
clk_ibuf
0.000
0.581
eqa_top_inst/eqa_right/IIR_Filter_Top_eqa1/IIR/iir_direct_form_ii/delay_coeff_a_in/dReg[3]_1_s0
0.889
1.033
eqa_top_inst/eqa_right/IIR_Filter_Top_eqa1/IIR/iir_direct_form_ii/coeff_a_rom/mem_mem_0_0_s
1.132
=====
HOLD
0.042
1.039
0.996
clk_ibuf
0.000
0.581
iir_inst/IIR_Filter_Top_left/IIR/iir_direct_form_ii/delay_coeff_we_catch/dReg[1]_0_s0
0.898
1.039
iir_inst/IIR_Filter_Top_left/IIR/iir_direct_form_ii/coeff_a_rom/mem_mem_0_0_s
1.039
=====
HOLD
0.042
1.039
0.996
clk_ibuf
0.000
0.581
eqa_top_inst/eqa_left/IIR_Filter_Top_eqa1/IIR/iir_direct_form_ii/delay_coeff_we_catch/dReg[1]_0_s0
0.898
1.039
eqa_top_inst/eqa_left/IIR_Filter_Top_eqa1/IIR/iir_direct_form_ii/coeff_a_rom/mem_mem_0_0_s
1.039
=====
HOLD
0.043
1.137
1.094
clk_ibuf
0.000
0.581
eqa_top_inst/eqa_left/IIR_Filter_Top_eqa4/IIR/iir_direct_form_ii/delay_coeff_a_in/dReg[3]_2_s0
0.892
1.036
eqa_top_inst/eqa_left/IIR_Filter_Top_eqa4/IIR/iir_direct_form_ii/coeff_a_rom/mem_mem_0_0_s
1.137
=====
HOLD
0.044
1.040
0.996
clk_ibuf
0.000
0.581
eqa_top_inst/eqa_right/IIR_Filter_Top_eqa1/IIR/iir_direct_form_ii/delay_coeff_we_catch/dReg[1]_0_s0
0.899
1.040
eqa_top_inst/eqa_right/IIR_Filter_Top_eqa1/IIR/iir_direct_form_ii/coeff_a_rom/mem_mem_0_0_s
1.040
=====
HOLD
0.047
1.141
1.094
clk_ibuf
0.000
0.581
eqa_top_inst/eqa_left/IIR_Filter_Top_eqa4/IIR/iir_direct_form_ii/delay_coeff_b_in/dReg[3]_9_s0
0.896
1.040
eqa_top_inst/eqa_left/IIR_Filter_Top_eqa4/IIR/iir_direct_form_ii/coeff_a_rom/mem_mem_0_0_s
1.141
=====
HOLD
0.047
1.141
1.094
clk_ibuf
0.000
0.581
eqa_top_inst/eqa_left/IIR_Filter_Top_eqa4/IIR/iir_direct_form_ii/delay_coeff_a_in/dReg[3]_10_s0
0.896
1.040
eqa_top_inst/eqa_left/IIR_Filter_Top_eqa4/IIR/iir_direct_form_ii/coeff_a_rom/mem_mem_0_0_s
1.141
=====
HOLD
0.047
1.141
1.094
clk_ibuf
0.000
0.581
eqa_top_inst/eqa_left/IIR_Filter_Top_eqa4/IIR/iir_direct_form_ii/delay_coeff_a_in/dReg[3]_6_s0
0.896
1.040
eqa_top_inst/eqa_left/IIR_Filter_Top_eqa4/IIR/iir_direct_form_ii/coeff_a_rom/mem_mem_0_0_s
1.141
=====
HOLD
0.047
1.048
1.000
clk_ibuf
0.000
0.581
eqa_top_inst/eqa_right/IIR_Filter_Top_eqa2/IIR/iir_direct_form_ii/delay_coeff_we_catch/dReg[1]_0_s0
0.907
1.048
eqa_top_inst/eqa_right/IIR_Filter_Top_eqa2/IIR/iir_direct_form_ii/coeff_a_rom/mem_mem_0_0_s
1.048
=====
HOLD
0.051
1.145
1.094
clk_ibuf
0.000
0.581
eqa_top_inst/eqa_left/IIR_Filter_Top_eqa4/IIR/iir_direct_form_ii/delay_coeff_a_in/dReg[3]_14_s0
0.900
1.044
eqa_top_inst/eqa_left/IIR_Filter_Top_eqa4/IIR/iir_direct_form_ii/coeff_a_rom/mem_mem_0_0_s
1.145
=====
HOLD
0.109
1.203
1.094
clk_ibuf
0.000
0.581
eqa_top_inst/eqa_left/IIR_Filter_Top_eqa4/IIR/iir_direct_form_ii/delay_coeff_b_in/dReg[3]_15_s0
0.885
1.029
eqa_top_inst/eqa_left/IIR_Filter_Top_eqa4/IIR/iir_direct_form_ii/coeff_a_rom/mem_mem_0_0_s
1.203
=====
HOLD
0.119
1.213
1.094
clk_ibuf
0.000
0.581
eqa_top_inst/eqa_right/IIR_Filter_Top_eqa5/IIR/iir_direct_form_ii/delay_coeff_b_in/dReg[3]_5_s0
0.880
1.024
eqa_top_inst/eqa_right/IIR_Filter_Top_eqa5/IIR/iir_direct_form_ii/coeff_a_rom/mem_mem_0_0_s
1.213
