<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4242" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4242{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4242{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_4242{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_4242{left:69px;bottom:912px;letter-spacing:-0.19px;word-spacing:-1.16px;}
#t5_4242{left:69px;bottom:895px;letter-spacing:-0.15px;word-spacing:-0.84px;}
#t6_4242{left:69px;bottom:878px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t7_4242{left:75px;bottom:1005px;}
#t8_4242{left:117px;bottom:1005px;letter-spacing:-0.16px;word-spacing:0.02px;}
#t9_4242{left:354px;bottom:1005px;}
#ta_4242{left:433px;bottom:1005px;letter-spacing:-0.13px;}
#tb_4242{left:631px;bottom:1005px;letter-spacing:-0.12px;}
#tc_4242{left:631px;bottom:988px;letter-spacing:-0.12px;}
#td_4242{left:75px;bottom:964px;}
#te_4242{left:117px;bottom:964px;letter-spacing:-0.16px;word-spacing:0.02px;}
#tf_4242{left:354px;bottom:964px;}
#tg_4242{left:433px;bottom:964px;letter-spacing:-0.13px;}
#th_4242{left:631px;bottom:964px;letter-spacing:-0.12px;}
#ti_4242{left:631px;bottom:947px;letter-spacing:-0.12px;}
#tj_4242{left:162px;bottom:845px;letter-spacing:0.13px;}
#tk_4242{left:75px;bottom:822px;letter-spacing:-0.14px;}
#tl_4242{left:172px;bottom:822px;letter-spacing:-0.13px;}
#tm_4242{left:302px;bottom:822px;letter-spacing:-0.14px;}
#tn_4242{left:313px;bottom:805px;letter-spacing:-0.14px;}
#to_4242{left:381px;bottom:822px;letter-spacing:-0.12px;}
#tp_4242{left:398px;bottom:805px;letter-spacing:-0.13px;}
#tq_4242{left:515px;bottom:822px;letter-spacing:-0.12px;}
#tr_4242{left:710px;bottom:822px;letter-spacing:-0.14px;}
#ts_4242{left:75px;bottom:781px;}
#tt_4242{left:117px;bottom:781px;letter-spacing:-0.14px;}
#tu_4242{left:301px;bottom:781px;}
#tv_4242{left:380px;bottom:781px;letter-spacing:-0.09px;}
#tw_4242{left:624px;bottom:781px;letter-spacing:-0.11px;}
#tx_4242{left:75px;bottom:756px;}
#ty_4242{left:117px;bottom:756px;letter-spacing:-0.13px;}
#tz_4242{left:301px;bottom:756px;}
#t10_4242{left:380px;bottom:756px;}
#t11_4242{left:625px;bottom:756px;letter-spacing:-0.12px;}
#t12_4242{left:75px;bottom:732px;}
#t13_4242{left:117px;bottom:732px;letter-spacing:-0.11px;}
#t14_4242{left:117px;bottom:715px;letter-spacing:-0.14px;}
#t15_4242{left:301px;bottom:732px;}
#t16_4242{left:380px;bottom:732px;letter-spacing:-0.09px;}
#t17_4242{left:625px;bottom:732px;letter-spacing:-0.12px;}
#t18_4242{left:75px;bottom:690px;}
#t19_4242{left:117px;bottom:690px;letter-spacing:-0.11px;}
#t1a_4242{left:117px;bottom:674px;letter-spacing:-0.14px;}
#t1b_4242{left:301px;bottom:690px;}
#t1c_4242{left:380px;bottom:690px;}
#t1d_4242{left:460px;bottom:690px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1e_4242{left:460px;bottom:674px;letter-spacing:-0.12px;word-spacing:-0.21px;}
#t1f_4242{left:625px;bottom:690px;letter-spacing:-0.11px;}
#t1g_4242{left:625px;bottom:674px;letter-spacing:-0.11px;}
#t1h_4242{left:75px;bottom:649px;}
#t1i_4242{left:117px;bottom:649px;letter-spacing:-0.11px;word-spacing:-1.19px;}
#t1j_4242{left:117px;bottom:632px;letter-spacing:-0.12px;}
#t1k_4242{left:301px;bottom:649px;}
#t1l_4242{left:380px;bottom:649px;letter-spacing:-0.09px;}
#t1m_4242{left:625px;bottom:649px;letter-spacing:-0.12px;}
#t1n_4242{left:75px;bottom:608px;}
#t1o_4242{left:117px;bottom:608px;letter-spacing:-0.12px;}
#t1p_4242{left:301px;bottom:608px;}
#t1q_4242{left:380px;bottom:608px;letter-spacing:-0.09px;}
#t1r_4242{left:624px;bottom:608px;letter-spacing:-0.11px;}
#t1s_4242{left:625px;bottom:591px;letter-spacing:-0.12px;}
#t1t_4242{left:75px;bottom:567px;}
#t1u_4242{left:117px;bottom:567px;letter-spacing:-0.11px;}
#t1v_4242{left:301px;bottom:567px;}
#t1w_4242{left:380px;bottom:567px;letter-spacing:-0.09px;}
#t1x_4242{left:625px;bottom:567px;letter-spacing:-0.13px;}
#t1y_4242{left:75px;bottom:542px;letter-spacing:-0.21px;}
#t1z_4242{left:117px;bottom:542px;letter-spacing:-0.15px;}
#t20_4242{left:301px;bottom:542px;}
#t21_4242{left:380px;bottom:542px;letter-spacing:-0.08px;}
#t22_4242{left:625px;bottom:542px;letter-spacing:-0.11px;}
#t23_4242{left:75px;bottom:518px;letter-spacing:-0.17px;}
#t24_4242{left:117px;bottom:518px;letter-spacing:-0.12px;}
#t25_4242{left:301px;bottom:518px;letter-spacing:-0.12px;}
#t26_4242{left:380px;bottom:518px;}
#t27_4242{left:625px;bottom:518px;letter-spacing:-0.13px;}
#t28_4242{left:75px;bottom:493px;letter-spacing:-0.17px;}
#t29_4242{left:117px;bottom:493px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t2a_4242{left:301px;bottom:493px;}
#t2b_4242{left:380px;bottom:493px;letter-spacing:-0.08px;}
#t2c_4242{left:624px;bottom:493px;letter-spacing:-0.13px;}
#t2d_4242{left:75px;bottom:469px;letter-spacing:-0.21px;}
#t2e_4242{left:117px;bottom:469px;letter-spacing:-0.11px;}
#t2f_4242{left:117px;bottom:452px;letter-spacing:-0.1px;}
#t2g_4242{left:301px;bottom:469px;}
#t2h_4242{left:380px;bottom:469px;letter-spacing:-0.09px;}
#t2i_4242{left:460px;bottom:469px;letter-spacing:-0.11px;}
#t2j_4242{left:460px;bottom:452px;letter-spacing:-0.1px;}
#t2k_4242{left:625px;bottom:469px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2l_4242{left:625px;bottom:452px;letter-spacing:-0.12px;}
#t2m_4242{left:625px;bottom:435px;letter-spacing:-0.13px;}
#t2n_4242{left:75px;bottom:411px;letter-spacing:-0.18px;}
#t2o_4242{left:117px;bottom:411px;letter-spacing:-0.12px;word-spacing:-0.51px;}
#t2p_4242{left:117px;bottom:394px;letter-spacing:-0.1px;}
#t2q_4242{left:301px;bottom:411px;}
#t2r_4242{left:380px;bottom:411px;letter-spacing:-0.09px;}
#t2s_4242{left:460px;bottom:411px;letter-spacing:-0.11px;}
#t2t_4242{left:460px;bottom:394px;letter-spacing:-0.1px;}
#t2u_4242{left:625px;bottom:411px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2v_4242{left:625px;bottom:394px;letter-spacing:-0.12px;}
#t2w_4242{left:75px;bottom:370px;letter-spacing:-0.18px;}
#t2x_4242{left:117px;bottom:370px;letter-spacing:-0.12px;word-spacing:-0.51px;}
#t2y_4242{left:117px;bottom:353px;letter-spacing:-0.1px;}
#t2z_4242{left:301px;bottom:370px;}
#t30_4242{left:380px;bottom:370px;}
#t31_4242{left:460px;bottom:370px;letter-spacing:-0.12px;}
#t32_4242{left:460px;bottom:353px;letter-spacing:-0.1px;}
#t33_4242{left:625px;bottom:370px;letter-spacing:-0.12px;}
#t34_4242{left:75px;bottom:328px;letter-spacing:-0.21px;}
#t35_4242{left:117px;bottom:328px;letter-spacing:-0.13px;}
#t36_4242{left:301px;bottom:328px;}
#t37_4242{left:380px;bottom:328px;letter-spacing:-0.07px;}
#t38_4242{left:460px;bottom:328px;letter-spacing:-0.12px;}
#t39_4242{left:460px;bottom:312px;letter-spacing:-0.11px;}
#t3a_4242{left:625px;bottom:328px;letter-spacing:-0.13px;}
#t3b_4242{left:75px;bottom:287px;letter-spacing:-0.21px;}
#t3c_4242{left:117px;bottom:287px;letter-spacing:-0.12px;}
#t3d_4242{left:117px;bottom:270px;letter-spacing:-0.12px;}
#t3e_4242{left:301px;bottom:287px;}
#t3f_4242{left:380px;bottom:287px;}
#t3g_4242{left:625px;bottom:287px;letter-spacing:-0.13px;}
#t3h_4242{left:75px;bottom:246px;letter-spacing:-0.21px;}
#t3i_4242{left:117px;bottom:246px;letter-spacing:-0.12px;}
#t3j_4242{left:117px;bottom:229px;letter-spacing:-0.12px;}
#t3k_4242{left:301px;bottom:246px;}
#t3l_4242{left:380px;bottom:246px;}
#t3m_4242{left:625px;bottom:246px;letter-spacing:-0.12px;}
#t3n_4242{left:75px;bottom:205px;letter-spacing:-0.21px;}
#t3o_4242{left:117px;bottom:205px;letter-spacing:-0.11px;}
#t3p_4242{left:117px;bottom:188px;letter-spacing:-0.12px;}
#t3q_4242{left:301px;bottom:205px;}
#t3r_4242{left:380px;bottom:205px;letter-spacing:-0.08px;}
#t3s_4242{left:625px;bottom:205px;letter-spacing:-0.12px;}
#t3t_4242{left:75px;bottom:163px;letter-spacing:-0.21px;}
#t3u_4242{left:117px;bottom:163px;letter-spacing:-0.11px;}
#t3v_4242{left:301px;bottom:163px;}
#t3w_4242{left:380px;bottom:163px;letter-spacing:-0.1px;}
#t3x_4242{left:624px;bottom:163px;letter-spacing:-0.11px;}
#t3y_4242{left:75px;bottom:139px;letter-spacing:-0.21px;}
#t3z_4242{left:117px;bottom:139px;letter-spacing:-0.1px;}
#t40_4242{left:301px;bottom:139px;}
#t41_4242{left:380px;bottom:139px;letter-spacing:-0.1px;}
#t42_4242{left:624px;bottom:139px;letter-spacing:-0.11px;}
#t43_4242{left:148px;bottom:1086px;letter-spacing:0.13px;word-spacing:0.02px;}
#t44_4242{left:75px;bottom:1063px;letter-spacing:-0.14px;}
#t45_4242{left:198px;bottom:1063px;letter-spacing:-0.13px;}
#t46_4242{left:355px;bottom:1063px;letter-spacing:-0.12px;}
#t47_4242{left:377px;bottom:1046px;letter-spacing:-0.11px;}
#t48_4242{left:363px;bottom:1030px;letter-spacing:-0.12px;}
#t49_4242{left:504px;bottom:1063px;letter-spacing:-0.13px;}
#t4a_4242{left:713px;bottom:1063px;letter-spacing:-0.14px;}

.s1_4242{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4242{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4242{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4242{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s5_4242{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4242{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4242" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4242Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4242" style="-webkit-user-select: none;"><object width="935" height="1210" data="4242/4242.svg" type="image/svg+xml" id="pdf4242" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4242" class="t s1_4242">33-80 </span><span id="t2_4242" class="t s1_4242">Vol. 3C </span>
<span id="t3_4242" class="t s2_4242">INTEL® PROCESSOR TRACE </span>
<span id="t4_4242" class="t s3_4242">Table 33-59 illustrates examples of Event Trace, assuming TriggerEn &amp;&amp; ContextEn &amp;&amp; EventEn is true. In all cases, </span>
<span id="t5_4242" class="t s3_4242">other trace sources (e.g., BranchEn), if enabled, may generate additional packets. For details, see the other tables </span>
<span id="t6_4242" class="t s3_4242">in this section. </span>
<span id="t7_4242" class="t s4_4242">2 </span><span id="t8_4242" class="t s4_4242">PTWRITE rm32 </span><span id="t9_4242" class="t s4_4242">1 </span><span id="ta_4242" class="t s4_4242">FUP, PTW.IP=1 if FUPonPTW=1 </span><span id="tb_4242" class="t s4_4242">PTW(IP=1?, 4B, rm32_value), </span>
<span id="tc_4242" class="t s4_4242">FUP(CLIP)? </span>
<span id="td_4242" class="t s4_4242">3 </span><span id="te_4242" class="t s4_4242">PTWRITE rm64 </span><span id="tf_4242" class="t s4_4242">1 </span><span id="tg_4242" class="t s4_4242">FUP, PTW.IP=1 if FUPonPTW=1 </span><span id="th_4242" class="t s4_4242">PTW(IP=1?, 8B, rm64_value), </span>
<span id="ti_4242" class="t s4_4242">FUP(CLIP)? </span>
<span id="tj_4242" class="t s5_4242">Table 33-59. Event Trace Examples when TriggerEn &amp;&amp; ContextEn &amp;&amp; EventEn is True </span>
<span id="tk_4242" class="t s6_4242">Case </span><span id="tl_4242" class="t s6_4242">Operation </span><span id="tm_4242" class="t s6_4242">ContextEn </span>
<span id="tn_4242" class="t s6_4242">Before </span>
<span id="to_4242" class="t s6_4242">ContextEn </span>
<span id="tp_4242" class="t s6_4242">After </span>
<span id="tq_4242" class="t s6_4242">Details </span><span id="tr_4242" class="t s6_4242">Packets </span>
<span id="ts_4242" class="t s4_4242">1 </span><span id="tt_4242" class="t s4_4242">IRET </span><span id="tu_4242" class="t s4_4242">1 </span><span id="tv_4242" class="t s4_4242">D.C. </span><span id="tw_4242" class="t s4_4242">CFE.IRET(IP=1), FUP(CLIP) </span>
<span id="tx_4242" class="t s4_4242">2 </span><span id="ty_4242" class="t s4_4242">IRET </span><span id="tz_4242" class="t s4_4242">0 </span><span id="t10_4242" class="t s4_4242">1 </span><span id="t11_4242" class="t s4_4242">CFE(IRET) </span>
<span id="t12_4242" class="t s4_4242">3 </span><span id="t13_4242" class="t s4_4242">External interrupt, including </span>
<span id="t14_4242" class="t s4_4242">NMI </span>
<span id="t15_4242" class="t s4_4242">1 </span><span id="t16_4242" class="t s4_4242">D.C. </span><span id="t17_4242" class="t s4_4242">CFE.INTR(IP=1, Vector), FUP(NLIP) </span>
<span id="t18_4242" class="t s4_4242">4 </span><span id="t19_4242" class="t s4_4242">External interrupt, including </span>
<span id="t1a_4242" class="t s4_4242">NMI </span>
<span id="t1b_4242" class="t s4_4242">1 </span><span id="t1c_4242" class="t s4_4242">1 </span><span id="t1d_4242" class="t s4_4242">Assumes BranchEn=1, </span>
<span id="t1e_4242" class="t s4_4242">illustrates the shared FUP. </span>
<span id="t1f_4242" class="t s4_4242">CFE.INTR(IP=0, Vector), FUP(NLIP), </span>
<span id="t1g_4242" class="t s4_4242">TIP(BLIP) </span>
<span id="t1h_4242" class="t s4_4242">5 </span><span id="t1i_4242" class="t s4_4242">SW Interrupt, Exception/Fault </span>
<span id="t1j_4242" class="t s4_4242">other than #PF </span>
<span id="t1k_4242" class="t s4_4242">1 </span><span id="t1l_4242" class="t s4_4242">D.C. </span><span id="t1m_4242" class="t s4_4242">CFE.INTR(IP=1, Vector), FUP(CLIP) </span>
<span id="t1n_4242" class="t s4_4242">6 </span><span id="t1o_4242" class="t s4_4242">Page Fault (#PF) </span><span id="t1p_4242" class="t s4_4242">1 </span><span id="t1q_4242" class="t s4_4242">D.C. </span><span id="t1r_4242" class="t s4_4242">EVD.PFA, CFE.INTR(IP=1,14), </span>
<span id="t1s_4242" class="t s4_4242">FUP(CLIP) </span>
<span id="t1t_4242" class="t s4_4242">7 </span><span id="t1u_4242" class="t s4_4242">Page Fault (#PF) </span><span id="t1v_4242" class="t s4_4242">0 </span><span id="t1w_4242" class="t s4_4242">D.C. </span><span id="t1x_4242" class="t s4_4242">None </span>
<span id="t1y_4242" class="t s4_4242">10 </span><span id="t1z_4242" class="t s4_4242">SMI </span><span id="t20_4242" class="t s4_4242">1 </span><span id="t21_4242" class="t s4_4242">D.C. </span><span id="t22_4242" class="t s4_4242">CFE.SMI(IP=1), FUP(NLIP) </span>
<span id="t23_4242" class="t s4_4242">11 </span><span id="t24_4242" class="t s4_4242">RSM, TraceEn restored to 1 </span><span id="t25_4242" class="t s4_4242">D.C. </span><span id="t26_4242" class="t s4_4242">1 </span><span id="t27_4242" class="t s4_4242">CFE.RSM(IP=0) </span>
<span id="t28_4242" class="t s4_4242">12 </span><span id="t29_4242" class="t s4_4242">Entry to Shutdown </span><span id="t2a_4242" class="t s4_4242">1 </span><span id="t2b_4242" class="t s4_4242">D.C. </span><span id="t2c_4242" class="t s4_4242">CFE.SHUTDOWN(IP=1), FUP(CLIP) </span>
<span id="t2d_4242" class="t s4_4242">13 </span><span id="t2e_4242" class="t s4_4242">VM exit caused by interrupt, </span>
<span id="t2f_4242" class="t s4_4242">fault, or SMI </span>
<span id="t2g_4242" class="t s4_4242">1 </span><span id="t2h_4242" class="t s4_4242">D.C. </span><span id="t2i_4242" class="t s4_4242">Assumes “Conceal VMX in </span>
<span id="t2j_4242" class="t s4_4242">PT” exit control is 0. </span>
<span id="t2k_4242" class="t s4_4242">EVD.VMXQ, EVD.VMXR, </span>
<span id="t2l_4242" class="t s4_4242">CFE.VMEXIT_INTR(IP=1, Vector), </span>
<span id="t2m_4242" class="t s4_4242">FUP(VMCSg.LIP) </span>
<span id="t2n_4242" class="t s4_4242">14 </span><span id="t2o_4242" class="t s4_4242">VM exit caused by other than </span>
<span id="t2p_4242" class="t s4_4242">interrupt, fault, or SMI </span>
<span id="t2q_4242" class="t s4_4242">1 </span><span id="t2r_4242" class="t s4_4242">D.C. </span><span id="t2s_4242" class="t s4_4242">Assumes “Conceal VMX in </span>
<span id="t2t_4242" class="t s4_4242">PT” exit control is 0. </span>
<span id="t2u_4242" class="t s4_4242">EVD.VMXQ, EVD.VMXR, </span>
<span id="t2v_4242" class="t s4_4242">CFE.VMEXIT(IP=1), FUP(VMCSg.LIP) </span>
<span id="t2w_4242" class="t s4_4242">15 </span><span id="t2x_4242" class="t s4_4242">VM exit caused by other than </span>
<span id="t2y_4242" class="t s4_4242">interrupt, fault, or SMI </span>
<span id="t2z_4242" class="t s4_4242">0 </span><span id="t30_4242" class="t s4_4242">1 </span><span id="t31_4242" class="t s4_4242">Assumes “Conceal VMX in </span>
<span id="t32_4242" class="t s4_4242">PT” exit control is 0. </span>
<span id="t33_4242" class="t s4_4242">CFE.VMEXIT(IP=0) </span>
<span id="t34_4242" class="t s4_4242">16 </span><span id="t35_4242" class="t s4_4242">VM entry </span><span id="t36_4242" class="t s4_4242">1 </span><span id="t37_4242" class="t s4_4242">D.C. </span><span id="t38_4242" class="t s4_4242">Assumes “Conceal VMX in </span>
<span id="t39_4242" class="t s4_4242">PT” entry control is 0. </span>
<span id="t3a_4242" class="t s4_4242">CFE.VMENTRY(IP=1), FUP(VMCSh.LIP) </span>
<span id="t3b_4242" class="t s4_4242">17 </span><span id="t3c_4242" class="t s4_4242">AEX/EEE, from opt-out (non- </span>
<span id="t3d_4242" class="t s4_4242">debug) enclave </span>
<span id="t3e_4242" class="t s4_4242">0 </span><span id="t3f_4242" class="t s4_4242">0 </span><span id="t3g_4242" class="t s4_4242">None </span>
<span id="t3h_4242" class="t s4_4242">18 </span><span id="t3i_4242" class="t s4_4242">AEX/EEE, from opt-out (non- </span>
<span id="t3j_4242" class="t s4_4242">debug) enclave </span>
<span id="t3k_4242" class="t s4_4242">0 </span><span id="t3l_4242" class="t s4_4242">1 </span><span id="t3m_4242" class="t s4_4242">CFE.INTR(IP=0) </span>
<span id="t3n_4242" class="t s4_4242">19 </span><span id="t3o_4242" class="t s4_4242">AEX, from opt-in (debug) </span>
<span id="t3p_4242" class="t s4_4242">enclave </span>
<span id="t3q_4242" class="t s4_4242">1 </span><span id="t3r_4242" class="t s4_4242">D.C. </span><span id="t3s_4242" class="t s4_4242">CFE.INTR(IP=1, Vec), FUP(AEP LIP) </span>
<span id="t3t_4242" class="t s4_4242">20 </span><span id="t3u_4242" class="t s4_4242">INIT </span><span id="t3v_4242" class="t s4_4242">1 </span><span id="t3w_4242" class="t s4_4242">D.C. </span><span id="t3x_4242" class="t s4_4242">CFE.INIT(IP=1), FUP(NLIP) </span>
<span id="t3y_4242" class="t s4_4242">21 </span><span id="t3z_4242" class="t s4_4242">SIPI </span><span id="t40_4242" class="t s4_4242">1 </span><span id="t41_4242" class="t s4_4242">D.C. </span><span id="t42_4242" class="t s4_4242">CFE.SIPI(IP=0) </span>
<span id="t43_4242" class="t s5_4242">Table 33-58. Examples of Power Event Trace when (Contd.)TriggerEn &amp;&amp; PwrEvtEn is True </span>
<span id="t44_4242" class="t s6_4242">Case </span><span id="t45_4242" class="t s6_4242">Operation </span><span id="t46_4242" class="t s6_4242">ContextEn </span>
<span id="t47_4242" class="t s6_4242">&amp;&amp; </span>
<span id="t48_4242" class="t s6_4242">FilterEn </span>
<span id="t49_4242" class="t s6_4242">Details </span><span id="t4a_4242" class="t s6_4242">Packets </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
