   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"system_stm32f10x.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.global	SystemCoreClock
  19              		.section	.data.SystemCoreClock,"aw",%progbits
  20              		.align	2
  23              	SystemCoreClock:
  24 0000 00366E01 		.word	24000000
  25              		.global	AHBPrescTable
  26              		.section	.data.AHBPrescTable,"aw",%progbits
  27              		.align	2
  30              	AHBPrescTable:
  31 0000 00       		.byte	0
  32 0001 00       		.byte	0
  33 0002 00       		.byte	0
  34 0003 00       		.byte	0
  35 0004 00       		.byte	0
  36 0005 00       		.byte	0
  37 0006 00       		.byte	0
  38 0007 00       		.byte	0
  39 0008 01       		.byte	1
  40 0009 02       		.byte	2
  41 000a 03       		.byte	3
  42 000b 04       		.byte	4
  43 000c 06       		.byte	6
  44 000d 07       		.byte	7
  45 000e 08       		.byte	8
  46 000f 09       		.byte	9
  47              		.section	.text.SystemInit,"ax",%progbits
  48              		.align	2
  49              		.global	SystemInit
  50              		.thumb
  51              		.thumb_func
  53              	SystemInit:
  54              	.LFB56:
  55              		.file 1 "../src/system_stm32f10x.c"
   1:../src/system_stm32f10x.c **** /**
   2:../src/system_stm32f10x.c ****   ******************************************************************************
   3:../src/system_stm32f10x.c ****   * @file    system_stm32f10x.c
   4:../src/system_stm32f10x.c ****   * @author  MCD Application Team
   5:../src/system_stm32f10x.c ****   * @version V3.5.0
   6:../src/system_stm32f10x.c ****   * @date    11-March-2011
   7:../src/system_stm32f10x.c ****   * @brief   CMSIS Cortex-M3 Device Peripheral Access Layer System Source File.
   8:../src/system_stm32f10x.c ****   * 
   9:../src/system_stm32f10x.c ****   * 1.  This file provides two functions and one global variable to be called from 
  10:../src/system_stm32f10x.c ****   *     user application:
  11:../src/system_stm32f10x.c ****   *      - SystemInit(): Setups the system clock (System clock source, PLL Multiplier
  12:../src/system_stm32f10x.c ****   *                      factors, AHB/APBx prescalers and Flash settings). 
  13:../src/system_stm32f10x.c ****   *                      This function is called at startup just after reset and 
  14:../src/system_stm32f10x.c ****   *                      before branch to main program. This call is made inside
  15:../src/system_stm32f10x.c ****   *                      the "startup_stm32f10x_xx.s" file.
  16:../src/system_stm32f10x.c ****   *
  17:../src/system_stm32f10x.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  18:../src/system_stm32f10x.c ****   *                                  by the user application to setup the SysTick 
  19:../src/system_stm32f10x.c ****   *                                  timer or configure other parameters.
  20:../src/system_stm32f10x.c ****   *                                     
  21:../src/system_stm32f10x.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  22:../src/system_stm32f10x.c ****   *                                 be called whenever the core clock is changed
  23:../src/system_stm32f10x.c ****   *                                 during program execution.
  24:../src/system_stm32f10x.c ****   *
  25:../src/system_stm32f10x.c ****   * 2. After each device reset the HSI (8 MHz) is used as system clock source.
  26:../src/system_stm32f10x.c ****   *    Then SystemInit() function is called, in "startup_stm32f10x_xx.s" file, to
  27:../src/system_stm32f10x.c ****   *    configure the system clock before to branch to main program.
  28:../src/system_stm32f10x.c ****   *
  29:../src/system_stm32f10x.c ****   * 3. If the system clock source selected by user fails to startup, the SystemInit()
  30:../src/system_stm32f10x.c ****   *    function will do nothing and HSI still used as system clock source. User can 
  31:../src/system_stm32f10x.c ****   *    add some code to deal with this issue inside the SetSysClock() function.
  32:../src/system_stm32f10x.c ****   *
  33:../src/system_stm32f10x.c ****   * 4. The default value of HSE crystal is set to 8 MHz (or 25 MHz, depedning on
  34:../src/system_stm32f10x.c ****   *    the product used), refer to "HSE_VALUE" define in "stm32f10x.h" file. 
  35:../src/system_stm32f10x.c ****   *    When HSE is used as system clock source, directly or through PLL, and you
  36:../src/system_stm32f10x.c ****   *    are using different crystal you have to adapt the HSE value to your own
  37:../src/system_stm32f10x.c ****   *    configuration.
  38:../src/system_stm32f10x.c ****   *        
  39:../src/system_stm32f10x.c ****   ******************************************************************************
  40:../src/system_stm32f10x.c ****   * @attention
  41:../src/system_stm32f10x.c ****   *
  42:../src/system_stm32f10x.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  43:../src/system_stm32f10x.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  44:../src/system_stm32f10x.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  45:../src/system_stm32f10x.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  46:../src/system_stm32f10x.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  47:../src/system_stm32f10x.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  48:../src/system_stm32f10x.c ****   *
  49:../src/system_stm32f10x.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  50:../src/system_stm32f10x.c ****   ******************************************************************************
  51:../src/system_stm32f10x.c ****   */
  52:../src/system_stm32f10x.c **** 
  53:../src/system_stm32f10x.c **** /** @addtogroup CMSIS
  54:../src/system_stm32f10x.c ****   * @{
  55:../src/system_stm32f10x.c ****   */
  56:../src/system_stm32f10x.c **** 
  57:../src/system_stm32f10x.c **** /** @addtogroup stm32f10x_system
  58:../src/system_stm32f10x.c ****   * @{
  59:../src/system_stm32f10x.c ****   */  
  60:../src/system_stm32f10x.c ****   
  61:../src/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Includes
  62:../src/system_stm32f10x.c ****   * @{
  63:../src/system_stm32f10x.c ****   */
  64:../src/system_stm32f10x.c **** 
  65:../src/system_stm32f10x.c **** #include "stm32f10x.h"
  66:../src/system_stm32f10x.c **** 
  67:../src/system_stm32f10x.c **** /**
  68:../src/system_stm32f10x.c ****   * @}
  69:../src/system_stm32f10x.c ****   */
  70:../src/system_stm32f10x.c **** 
  71:../src/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_TypesDefinitions
  72:../src/system_stm32f10x.c ****   * @{
  73:../src/system_stm32f10x.c ****   */
  74:../src/system_stm32f10x.c **** 
  75:../src/system_stm32f10x.c **** /**
  76:../src/system_stm32f10x.c ****   * @}
  77:../src/system_stm32f10x.c ****   */
  78:../src/system_stm32f10x.c **** 
  79:../src/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Defines
  80:../src/system_stm32f10x.c ****   * @{
  81:../src/system_stm32f10x.c ****   */
  82:../src/system_stm32f10x.c **** 
  83:../src/system_stm32f10x.c **** /*!< Uncomment the line corresponding to the desired System clock (SYSCLK)
  84:../src/system_stm32f10x.c ****    frequency (after reset the HSI is used as SYSCLK source)
  85:../src/system_stm32f10x.c ****    
  86:../src/system_stm32f10x.c ****    IMPORTANT NOTE:
  87:../src/system_stm32f10x.c ****    ============== 
  88:../src/system_stm32f10x.c ****    1. After each device reset the HSI is used as System clock source.
  89:../src/system_stm32f10x.c **** 
  90:../src/system_stm32f10x.c ****    2. Please make sure that the selected System clock doesn't exceed your device's
  91:../src/system_stm32f10x.c ****       maximum frequency.
  92:../src/system_stm32f10x.c ****       
  93:../src/system_stm32f10x.c ****    3. If none of the define below is enabled, the HSI is used as System clock
  94:../src/system_stm32f10x.c ****     source.
  95:../src/system_stm32f10x.c **** 
  96:../src/system_stm32f10x.c ****    4. The System clock configuration functions provided within this file assume that:
  97:../src/system_stm32f10x.c ****         - For Low, Medium and High density Value line devices an external 8MHz 
  98:../src/system_stm32f10x.c ****           crystal is used to drive the System clock.
  99:../src/system_stm32f10x.c ****         - For Low, Medium and High density devices an external 8MHz crystal is
 100:../src/system_stm32f10x.c ****           used to drive the System clock.
 101:../src/system_stm32f10x.c ****         - For Connectivity line devices an external 25MHz crystal is used to drive
 102:../src/system_stm32f10x.c ****           the System clock.
 103:../src/system_stm32f10x.c ****      If you are using different crystal you have to adapt those functions accordingly.
 104:../src/system_stm32f10x.c ****     */
 105:../src/system_stm32f10x.c ****     
 106:../src/system_stm32f10x.c **** #if defined (STM32F10X_LD_VL) || (defined STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 107:../src/system_stm32f10x.c **** /* #define SYSCLK_FREQ_HSE    HSE_VALUE */
 108:../src/system_stm32f10x.c ****  #define SYSCLK_FREQ_24MHz  24000000
 109:../src/system_stm32f10x.c **** #else
 110:../src/system_stm32f10x.c **** /* #define SYSCLK_FREQ_HSE    HSE_VALUE */
 111:../src/system_stm32f10x.c **** /* #define SYSCLK_FREQ_24MHz  24000000 */ 
 112:../src/system_stm32f10x.c **** /* #define SYSCLK_FREQ_36MHz  36000000 */
 113:../src/system_stm32f10x.c **** /* #define SYSCLK_FREQ_48MHz  48000000 */
 114:../src/system_stm32f10x.c **** /* #define SYSCLK_FREQ_56MHz  56000000 */
 115:../src/system_stm32f10x.c **** #define SYSCLK_FREQ_72MHz  72000000
 116:../src/system_stm32f10x.c **** #endif
 117:../src/system_stm32f10x.c **** 
 118:../src/system_stm32f10x.c **** /*!< Uncomment the following line if you need to use external SRAM mounted
 119:../src/system_stm32f10x.c ****      on STM3210E-EVAL board (STM32 High density and XL-density devices) or on 
 120:../src/system_stm32f10x.c ****      STM32100E-EVAL board (STM32 High-density value line devices) as data memory */ 
 121:../src/system_stm32f10x.c **** #if defined (STM32F10X_HD) || (defined STM32F10X_XL) || (defined STM32F10X_HD_VL)
 122:../src/system_stm32f10x.c **** /* #define DATA_IN_ExtSRAM */
 123:../src/system_stm32f10x.c **** #endif
 124:../src/system_stm32f10x.c **** 
 125:../src/system_stm32f10x.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
 126:../src/system_stm32f10x.c ****      Internal SRAM. */ 
 127:../src/system_stm32f10x.c **** /* #define VECT_TAB_SRAM */
 128:../src/system_stm32f10x.c **** #define VECT_TAB_OFFSET  0x0 /*!< Vector Table base offset field. 
 129:../src/system_stm32f10x.c ****                                   This value must be a multiple of 0x200. */
 130:../src/system_stm32f10x.c **** 
 131:../src/system_stm32f10x.c **** 
 132:../src/system_stm32f10x.c **** /**
 133:../src/system_stm32f10x.c ****   * @}
 134:../src/system_stm32f10x.c ****   */
 135:../src/system_stm32f10x.c **** 
 136:../src/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Macros
 137:../src/system_stm32f10x.c ****   * @{
 138:../src/system_stm32f10x.c ****   */
 139:../src/system_stm32f10x.c **** 
 140:../src/system_stm32f10x.c **** /**
 141:../src/system_stm32f10x.c ****   * @}
 142:../src/system_stm32f10x.c ****   */
 143:../src/system_stm32f10x.c **** 
 144:../src/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Variables
 145:../src/system_stm32f10x.c ****   * @{
 146:../src/system_stm32f10x.c ****   */
 147:../src/system_stm32f10x.c **** 
 148:../src/system_stm32f10x.c **** /*******************************************************************************
 149:../src/system_stm32f10x.c **** *  Clock Definitions
 150:../src/system_stm32f10x.c **** *******************************************************************************/
 151:../src/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 152:../src/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_HSE;        /*!< System Clock Frequency (Core Cloc
 153:../src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 154:../src/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_24MHz;        /*!< System Clock Frequency (Core Cl
 155:../src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 156:../src/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_36MHz;        /*!< System Clock Frequency (Core Cl
 157:../src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 158:../src/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_48MHz;        /*!< System Clock Frequency (Core Cl
 159:../src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 160:../src/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_56MHz;        /*!< System Clock Frequency (Core Cl
 161:../src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 162:../src/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_72MHz;        /*!< System Clock Frequency (Core Cl
 163:../src/system_stm32f10x.c **** #else /*!< HSI Selected as System Clock source */
 164:../src/system_stm32f10x.c ****   uint32_t SystemCoreClock         = HSI_VALUE;        /*!< System Clock Frequency (Core Clock) */
 165:../src/system_stm32f10x.c **** #endif
 166:../src/system_stm32f10x.c **** 
 167:../src/system_stm32f10x.c **** __I uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 168:../src/system_stm32f10x.c **** /**
 169:../src/system_stm32f10x.c ****   * @}
 170:../src/system_stm32f10x.c ****   */
 171:../src/system_stm32f10x.c **** 
 172:../src/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_FunctionPrototypes
 173:../src/system_stm32f10x.c ****   * @{
 174:../src/system_stm32f10x.c ****   */
 175:../src/system_stm32f10x.c **** 
 176:../src/system_stm32f10x.c **** static void SetSysClock(void);
 177:../src/system_stm32f10x.c **** 
 178:../src/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 179:../src/system_stm32f10x.c ****   static void SetSysClockToHSE(void);
 180:../src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 181:../src/system_stm32f10x.c ****   static void SetSysClockTo24(void);
 182:../src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 183:../src/system_stm32f10x.c ****   static void SetSysClockTo36(void);
 184:../src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 185:../src/system_stm32f10x.c ****   static void SetSysClockTo48(void);
 186:../src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 187:../src/system_stm32f10x.c ****   static void SetSysClockTo56(void);  
 188:../src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 189:../src/system_stm32f10x.c ****   static void SetSysClockTo72(void);
 190:../src/system_stm32f10x.c **** #endif
 191:../src/system_stm32f10x.c **** 
 192:../src/system_stm32f10x.c **** #ifdef DATA_IN_ExtSRAM
 193:../src/system_stm32f10x.c ****   static void SystemInit_ExtMemCtl(void); 
 194:../src/system_stm32f10x.c **** #endif /* DATA_IN_ExtSRAM */
 195:../src/system_stm32f10x.c **** 
 196:../src/system_stm32f10x.c **** /**
 197:../src/system_stm32f10x.c ****   * @}
 198:../src/system_stm32f10x.c ****   */
 199:../src/system_stm32f10x.c **** 
 200:../src/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Functions
 201:../src/system_stm32f10x.c ****   * @{
 202:../src/system_stm32f10x.c ****   */
 203:../src/system_stm32f10x.c **** 
 204:../src/system_stm32f10x.c **** /**
 205:../src/system_stm32f10x.c ****   * @brief  Setup the microcontroller system
 206:../src/system_stm32f10x.c ****   *         Initialize the Embedded Flash Interface, the PLL and update the 
 207:../src/system_stm32f10x.c ****   *         SystemCoreClock variable.
 208:../src/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 209:../src/system_stm32f10x.c ****   * @param  None
 210:../src/system_stm32f10x.c ****   * @retval None
 211:../src/system_stm32f10x.c ****   */
 212:../src/system_stm32f10x.c **** void SystemInit (void)
 213:../src/system_stm32f10x.c **** {
  56              		.loc 1 213 0
  57              		.cfi_startproc
  58              		@ args = 0, pretend = 0, frame = 0
  59              		@ frame_needed = 1, uses_anonymous_args = 0
  60 0000 80B5     		push	{r7, lr}
  61              		.cfi_def_cfa_offset 8
  62              		.cfi_offset 7, -8
  63              		.cfi_offset 14, -4
  64 0002 00AF     		add	r7, sp, #0
  65              		.cfi_def_cfa_register 7
 214:../src/system_stm32f10x.c ****   /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
 215:../src/system_stm32f10x.c ****   /* Set HSION bit */
 216:../src/system_stm32f10x.c ****   RCC->CR |= (uint32_t)0x00000001;
  66              		.loc 1 216 0
  67 0004 4FF48053 		mov	r3, #4096
  68 0008 C4F20203 		movt	r3, 16386
  69 000c 4FF48052 		mov	r2, #4096
  70 0010 C4F20202 		movt	r2, 16386
  71 0014 1268     		ldr	r2, [r2]
  72 0016 42F00102 		orr	r2, r2, #1
  73 001a 1A60     		str	r2, [r3]
 217:../src/system_stm32f10x.c **** 
 218:../src/system_stm32f10x.c ****   /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
 219:../src/system_stm32f10x.c **** #ifndef STM32F10X_CL
 220:../src/system_stm32f10x.c ****   RCC->CFGR &= (uint32_t)0xF8FF0000;
  74              		.loc 1 220 0
  75 001c 4FF48052 		mov	r2, #4096
  76 0020 C4F20202 		movt	r2, 16386
  77 0024 4FF48053 		mov	r3, #4096
  78 0028 C4F20203 		movt	r3, 16386
  79 002c 5968     		ldr	r1, [r3, #4]
  80 002e 0023     		movs	r3, #0
  81 0030 CFF6FF03 		movt	r3, 63743
  82 0034 0B40     		ands	r3, r3, r1
  83 0036 5360     		str	r3, [r2, #4]
 221:../src/system_stm32f10x.c **** #else
 222:../src/system_stm32f10x.c ****   RCC->CFGR &= (uint32_t)0xF0FF0000;
 223:../src/system_stm32f10x.c **** #endif /* STM32F10X_CL */   
 224:../src/system_stm32f10x.c ****   
 225:../src/system_stm32f10x.c ****   /* Reset HSEON, CSSON and PLLON bits */
 226:../src/system_stm32f10x.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
  84              		.loc 1 226 0
  85 0038 4FF48053 		mov	r3, #4096
  86 003c C4F20203 		movt	r3, 16386
  87 0040 4FF48052 		mov	r2, #4096
  88 0044 C4F20202 		movt	r2, 16386
  89 0048 1268     		ldr	r2, [r2]
  90 004a 22F08472 		bic	r2, r2, #17301504
  91 004e 22F48032 		bic	r2, r2, #65536
  92 0052 1A60     		str	r2, [r3]
 227:../src/system_stm32f10x.c **** 
 228:../src/system_stm32f10x.c ****   /* Reset HSEBYP bit */
 229:../src/system_stm32f10x.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
  93              		.loc 1 229 0
  94 0054 4FF48053 		mov	r3, #4096
  95 0058 C4F20203 		movt	r3, 16386
  96 005c 4FF48052 		mov	r2, #4096
  97 0060 C4F20202 		movt	r2, 16386
  98 0064 1268     		ldr	r2, [r2]
  99 0066 22F48022 		bic	r2, r2, #262144
 100 006a 1A60     		str	r2, [r3]
 230:../src/system_stm32f10x.c **** 
 231:../src/system_stm32f10x.c ****   /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
 232:../src/system_stm32f10x.c ****   RCC->CFGR &= (uint32_t)0xFF80FFFF;
 101              		.loc 1 232 0
 102 006c 4FF48053 		mov	r3, #4096
 103 0070 C4F20203 		movt	r3, 16386
 104 0074 4FF48052 		mov	r2, #4096
 105 0078 C4F20202 		movt	r2, 16386
 106 007c 5268     		ldr	r2, [r2, #4]
 107 007e 22F4FE02 		bic	r2, r2, #8323072
 108 0082 5A60     		str	r2, [r3, #4]
 233:../src/system_stm32f10x.c **** 
 234:../src/system_stm32f10x.c **** #ifdef STM32F10X_CL
 235:../src/system_stm32f10x.c ****   /* Reset PLL2ON and PLL3ON bits */
 236:../src/system_stm32f10x.c ****   RCC->CR &= (uint32_t)0xEBFFFFFF;
 237:../src/system_stm32f10x.c **** 
 238:../src/system_stm32f10x.c ****   /* Disable all interrupts and clear pending bits  */
 239:../src/system_stm32f10x.c ****   RCC->CIR = 0x00FF0000;
 240:../src/system_stm32f10x.c **** 
 241:../src/system_stm32f10x.c ****   /* Reset CFGR2 register */
 242:../src/system_stm32f10x.c ****   RCC->CFGR2 = 0x00000000;
 243:../src/system_stm32f10x.c **** #elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 244:../src/system_stm32f10x.c ****   /* Disable all interrupts and clear pending bits  */
 245:../src/system_stm32f10x.c ****   RCC->CIR = 0x009F0000;
 109              		.loc 1 245 0
 110 0084 4FF48053 		mov	r3, #4096
 111 0088 C4F20203 		movt	r3, 16386
 112 008c 4FF41F02 		mov	r2, #10420224
 113 0090 9A60     		str	r2, [r3, #8]
 246:../src/system_stm32f10x.c **** 
 247:../src/system_stm32f10x.c ****   /* Reset CFGR2 register */
 248:../src/system_stm32f10x.c ****   RCC->CFGR2 = 0x00000000;      
 114              		.loc 1 248 0
 115 0092 4FF48053 		mov	r3, #4096
 116 0096 C4F20203 		movt	r3, 16386
 117 009a 0022     		movs	r2, #0
 118 009c DA62     		str	r2, [r3, #44]
 249:../src/system_stm32f10x.c **** #else
 250:../src/system_stm32f10x.c ****   /* Disable all interrupts and clear pending bits  */
 251:../src/system_stm32f10x.c ****   RCC->CIR = 0x009F0000;
 252:../src/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 253:../src/system_stm32f10x.c ****     
 254:../src/system_stm32f10x.c **** #if defined (STM32F10X_HD) || (defined STM32F10X_XL) || (defined STM32F10X_HD_VL)
 255:../src/system_stm32f10x.c ****   #ifdef DATA_IN_ExtSRAM
 256:../src/system_stm32f10x.c ****     SystemInit_ExtMemCtl(); 
 257:../src/system_stm32f10x.c ****   #endif /* DATA_IN_ExtSRAM */
 258:../src/system_stm32f10x.c **** #endif 
 259:../src/system_stm32f10x.c **** 
 260:../src/system_stm32f10x.c ****   /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
 261:../src/system_stm32f10x.c ****   /* Configure the Flash Latency cycles and enable prefetch buffer */
 262:../src/system_stm32f10x.c ****   SetSysClock();
 119              		.loc 1 262 0
 120 009e FFF7FEFF 		bl	SetSysClock
 263:../src/system_stm32f10x.c **** 
 264:../src/system_stm32f10x.c **** #ifdef VECT_TAB_SRAM
 265:../src/system_stm32f10x.c ****   SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
 266:../src/system_stm32f10x.c **** #else
 267:../src/system_stm32f10x.c ****   SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 121              		.loc 1 267 0
 122 00a2 4FF46D43 		mov	r3, #60672
 123 00a6 CEF20003 		movt	r3, 57344
 124 00aa 4FF00062 		mov	r2, #134217728
 125 00ae 9A60     		str	r2, [r3, #8]
 268:../src/system_stm32f10x.c **** #endif 
 269:../src/system_stm32f10x.c **** }
 126              		.loc 1 269 0
 127 00b0 80BD     		pop	{r7, pc}
 128              		.cfi_endproc
 129              	.LFE56:
 131 00b2 00BF     		.section	.text.SystemCoreClockUpdate,"ax",%progbits
 132              		.align	2
 133              		.global	SystemCoreClockUpdate
 134              		.thumb
 135              		.thumb_func
 137              	SystemCoreClockUpdate:
 138              	.LFB57:
 270:../src/system_stm32f10x.c **** 
 271:../src/system_stm32f10x.c **** /**
 272:../src/system_stm32f10x.c ****   * @brief  Update SystemCoreClock variable according to Clock Register Values.
 273:../src/system_stm32f10x.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 274:../src/system_stm32f10x.c ****   *         be used by the user application to setup the SysTick timer or configure
 275:../src/system_stm32f10x.c ****   *         other parameters.
 276:../src/system_stm32f10x.c ****   *           
 277:../src/system_stm32f10x.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 278:../src/system_stm32f10x.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 279:../src/system_stm32f10x.c ****   *         based on this variable will be incorrect.         
 280:../src/system_stm32f10x.c ****   *     
 281:../src/system_stm32f10x.c ****   * @note   - The system frequency computed by this function is not the real 
 282:../src/system_stm32f10x.c ****   *           frequency in the chip. It is calculated based on the predefined 
 283:../src/system_stm32f10x.c ****   *           constant and the selected clock source:
 284:../src/system_stm32f10x.c ****   *             
 285:../src/system_stm32f10x.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 286:../src/system_stm32f10x.c ****   *                                              
 287:../src/system_stm32f10x.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 288:../src/system_stm32f10x.c ****   *                          
 289:../src/system_stm32f10x.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
 290:../src/system_stm32f10x.c ****   *             or HSI_VALUE(*) multiplied by the PLL factors.
 291:../src/system_stm32f10x.c ****   *         
 292:../src/system_stm32f10x.c ****   *         (*) HSI_VALUE is a constant defined in stm32f1xx.h file (default value
 293:../src/system_stm32f10x.c ****   *             8 MHz) but the real value may vary depending on the variations
 294:../src/system_stm32f10x.c ****   *             in voltage and temperature.   
 295:../src/system_stm32f10x.c ****   *    
 296:../src/system_stm32f10x.c ****   *         (**) HSE_VALUE is a constant defined in stm32f1xx.h file (default value
 297:../src/system_stm32f10x.c ****   *              8 MHz or 25 MHz, depedning on the product used), user has to ensure
 298:../src/system_stm32f10x.c ****   *              that HSE_VALUE is same as the real frequency of the crystal used.
 299:../src/system_stm32f10x.c ****   *              Otherwise, this function may have wrong result.
 300:../src/system_stm32f10x.c ****   *                
 301:../src/system_stm32f10x.c ****   *         - The result of this function could be not correct when using fractional
 302:../src/system_stm32f10x.c ****   *           value for HSE crystal.
 303:../src/system_stm32f10x.c ****   * @param  None
 304:../src/system_stm32f10x.c ****   * @retval None
 305:../src/system_stm32f10x.c ****   */
 306:../src/system_stm32f10x.c **** void SystemCoreClockUpdate (void)
 307:../src/system_stm32f10x.c **** {
 139              		.loc 1 307 0
 140              		.cfi_startproc
 141              		@ args = 0, pretend = 0, frame = 16
 142              		@ frame_needed = 1, uses_anonymous_args = 0
 143              		@ link register save eliminated.
 144 0000 80B4     		push	{r7}
 145              		.cfi_def_cfa_offset 4
 146              		.cfi_offset 7, -4
 147 0002 85B0     		sub	sp, sp, #20
 148              		.cfi_def_cfa_offset 24
 149 0004 00AF     		add	r7, sp, #0
 150              		.cfi_def_cfa_register 7
 308:../src/system_stm32f10x.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 151              		.loc 1 308 0
 152 0006 0023     		movs	r3, #0
 153 0008 FB60     		str	r3, [r7, #12]
 154 000a 0023     		movs	r3, #0
 155 000c BB60     		str	r3, [r7, #8]
 156 000e 0023     		movs	r3, #0
 157 0010 7B60     		str	r3, [r7, #4]
 309:../src/system_stm32f10x.c **** 
 310:../src/system_stm32f10x.c **** #ifdef  STM32F10X_CL
 311:../src/system_stm32f10x.c ****   uint32_t prediv1source = 0, prediv1factor = 0, prediv2factor = 0, pll2mull = 0;
 312:../src/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 313:../src/system_stm32f10x.c **** 
 314:../src/system_stm32f10x.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 315:../src/system_stm32f10x.c ****   uint32_t prediv1factor = 0;
 158              		.loc 1 315 0
 159 0012 0023     		movs	r3, #0
 160 0014 3B60     		str	r3, [r7]
 316:../src/system_stm32f10x.c **** #endif /* STM32F10X_LD_VL or STM32F10X_MD_VL or STM32F10X_HD_VL */
 317:../src/system_stm32f10x.c ****     
 318:../src/system_stm32f10x.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 319:../src/system_stm32f10x.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 161              		.loc 1 319 0
 162 0016 4FF48053 		mov	r3, #4096
 163 001a C4F20203 		movt	r3, 16386
 164 001e 5B68     		ldr	r3, [r3, #4]
 165 0020 03F00C03 		and	r3, r3, #12
 166 0024 FB60     		str	r3, [r7, #12]
 320:../src/system_stm32f10x.c ****   
 321:../src/system_stm32f10x.c ****   switch (tmp)
 167              		.loc 1 321 0
 168 0026 FB68     		ldr	r3, [r7, #12]
 169 0028 042B     		cmp	r3, #4
 170 002a 0DD0     		beq	.L4
 171 002c 082B     		cmp	r3, #8
 172 002e 15D0     		beq	.L5
 173 0030 002B     		cmp	r3, #0
 174 0032 50D1     		bne	.L10
 322:../src/system_stm32f10x.c ****   {
 323:../src/system_stm32f10x.c ****     case 0x00:  /* HSI used as system clock */
 324:../src/system_stm32f10x.c ****       SystemCoreClock = HSI_VALUE;
 175              		.loc 1 324 0
 176 0034 40F20003 		movw	r3, #:lower16:SystemCoreClock
 177 0038 C0F20003 		movt	r3, #:upper16:SystemCoreClock
 178 003c 4FF49052 		mov	r2, #4608
 179 0040 C0F27A02 		movt	r2, 122
 180 0044 1A60     		str	r2, [r3]
 325:../src/system_stm32f10x.c ****       break;
 181              		.loc 1 325 0
 182 0046 50E0     		b	.L7
 183              	.L4:
 326:../src/system_stm32f10x.c ****     case 0x04:  /* HSE used as system clock */
 327:../src/system_stm32f10x.c ****       SystemCoreClock = HSE_VALUE;
 184              		.loc 1 327 0
 185 0048 40F20003 		movw	r3, #:lower16:SystemCoreClock
 186 004c C0F20003 		movt	r3, #:upper16:SystemCoreClock
 187 0050 4FF49052 		mov	r2, #4608
 188 0054 C0F27A02 		movt	r2, 122
 189 0058 1A60     		str	r2, [r3]
 328:../src/system_stm32f10x.c ****       break;
 190              		.loc 1 328 0
 191 005a 46E0     		b	.L7
 192              	.L5:
 329:../src/system_stm32f10x.c ****     case 0x08:  /* PLL used as system clock */
 330:../src/system_stm32f10x.c **** 
 331:../src/system_stm32f10x.c ****       /* Get PLL clock source and multiplication factor ----------------------*/
 332:../src/system_stm32f10x.c ****       pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 193              		.loc 1 332 0
 194 005c 4FF48053 		mov	r3, #4096
 195 0060 C4F20203 		movt	r3, 16386
 196 0064 5B68     		ldr	r3, [r3, #4]
 197 0066 03F47013 		and	r3, r3, #3932160
 198 006a BB60     		str	r3, [r7, #8]
 333:../src/system_stm32f10x.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 199              		.loc 1 333 0
 200 006c 4FF48053 		mov	r3, #4096
 201 0070 C4F20203 		movt	r3, 16386
 202 0074 5B68     		ldr	r3, [r3, #4]
 203 0076 03F48033 		and	r3, r3, #65536
 204 007a 7B60     		str	r3, [r7, #4]
 334:../src/system_stm32f10x.c ****       
 335:../src/system_stm32f10x.c **** #ifndef STM32F10X_CL      
 336:../src/system_stm32f10x.c ****       pllmull = ( pllmull >> 18) + 2;
 205              		.loc 1 336 0
 206 007c BB68     		ldr	r3, [r7, #8]
 207 007e 9B0C     		lsrs	r3, r3, #18
 208 0080 0233     		adds	r3, r3, #2
 209 0082 BB60     		str	r3, [r7, #8]
 337:../src/system_stm32f10x.c ****       
 338:../src/system_stm32f10x.c ****       if (pllsource == 0x00)
 210              		.loc 1 338 0
 211 0084 7B68     		ldr	r3, [r7, #4]
 212 0086 002B     		cmp	r3, #0
 213 0088 0CD1     		bne	.L8
 339:../src/system_stm32f10x.c ****       {
 340:../src/system_stm32f10x.c ****         /* HSI oscillator clock divided by 2 selected as PLL clock entry */
 341:../src/system_stm32f10x.c ****         SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 214              		.loc 1 341 0
 215 008a BA68     		ldr	r2, [r7, #8]
 216 008c 4FF41063 		mov	r3, #2304
 217 0090 C0F23D03 		movt	r3, 61
 218 0094 03FB02F2 		mul	r2, r3, r2
 219 0098 40F20003 		movw	r3, #:lower16:SystemCoreClock
 220 009c C0F20003 		movt	r3, #:upper16:SystemCoreClock
 221 00a0 1A60     		str	r2, [r3]
 342:../src/system_stm32f10x.c ****       }
 343:../src/system_stm32f10x.c ****       else
 344:../src/system_stm32f10x.c ****       {
 345:../src/system_stm32f10x.c ****  #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 346:../src/system_stm32f10x.c ****        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 347:../src/system_stm32f10x.c ****        /* HSE oscillator clock selected as PREDIV1 clock entry */
 348:../src/system_stm32f10x.c ****        SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull; 
 349:../src/system_stm32f10x.c ****  #else
 350:../src/system_stm32f10x.c ****         /* HSE selected as PLL clock entry */
 351:../src/system_stm32f10x.c ****         if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 352:../src/system_stm32f10x.c ****         {/* HSE oscillator clock divided by 2 */
 353:../src/system_stm32f10x.c ****           SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 354:../src/system_stm32f10x.c ****         }
 355:../src/system_stm32f10x.c ****         else
 356:../src/system_stm32f10x.c ****         {
 357:../src/system_stm32f10x.c ****           SystemCoreClock = HSE_VALUE * pllmull;
 358:../src/system_stm32f10x.c ****         }
 359:../src/system_stm32f10x.c ****  #endif
 360:../src/system_stm32f10x.c ****       }
 361:../src/system_stm32f10x.c **** #else
 362:../src/system_stm32f10x.c ****       pllmull = pllmull >> 18;
 363:../src/system_stm32f10x.c ****       
 364:../src/system_stm32f10x.c ****       if (pllmull != 0x0D)
 365:../src/system_stm32f10x.c ****       {
 366:../src/system_stm32f10x.c ****          pllmull += 2;
 367:../src/system_stm32f10x.c ****       }
 368:../src/system_stm32f10x.c ****       else
 369:../src/system_stm32f10x.c ****       { /* PLL multiplication factor = PLL input clock * 6.5 */
 370:../src/system_stm32f10x.c ****         pllmull = 13 / 2; 
 371:../src/system_stm32f10x.c ****       }
 372:../src/system_stm32f10x.c ****             
 373:../src/system_stm32f10x.c ****       if (pllsource == 0x00)
 374:../src/system_stm32f10x.c ****       {
 375:../src/system_stm32f10x.c ****         /* HSI oscillator clock divided by 2 selected as PLL clock entry */
 376:../src/system_stm32f10x.c ****         SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 377:../src/system_stm32f10x.c ****       }
 378:../src/system_stm32f10x.c ****       else
 379:../src/system_stm32f10x.c ****       {/* PREDIV1 selected as PLL clock entry */
 380:../src/system_stm32f10x.c ****         
 381:../src/system_stm32f10x.c ****         /* Get PREDIV1 clock source and division factor */
 382:../src/system_stm32f10x.c ****         prediv1source = RCC->CFGR2 & RCC_CFGR2_PREDIV1SRC;
 383:../src/system_stm32f10x.c ****         prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 384:../src/system_stm32f10x.c ****         
 385:../src/system_stm32f10x.c ****         if (prediv1source == 0)
 386:../src/system_stm32f10x.c ****         { 
 387:../src/system_stm32f10x.c ****           /* HSE oscillator clock selected as PREDIV1 clock entry */
 388:../src/system_stm32f10x.c ****           SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull;          
 389:../src/system_stm32f10x.c ****         }
 390:../src/system_stm32f10x.c ****         else
 391:../src/system_stm32f10x.c ****         {/* PLL2 clock selected as PREDIV1 clock entry */
 392:../src/system_stm32f10x.c ****           
 393:../src/system_stm32f10x.c ****           /* Get PREDIV2 division factor and PLL2 multiplication factor */
 394:../src/system_stm32f10x.c ****           prediv2factor = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> 4) + 1;
 395:../src/system_stm32f10x.c ****           pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
 396:../src/system_stm32f10x.c ****           SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;  
 397:../src/system_stm32f10x.c ****         }
 398:../src/system_stm32f10x.c ****       }
 399:../src/system_stm32f10x.c **** #endif /* STM32F10X_CL */ 
 400:../src/system_stm32f10x.c ****       break;
 222              		.loc 1 400 0
 223 00a2 22E0     		b	.L7
 224              	.L8:
 346:../src/system_stm32f10x.c ****        /* HSE oscillator clock selected as PREDIV1 clock entry */
 225              		.loc 1 346 0
 226 00a4 4FF48053 		mov	r3, #4096
 227 00a8 C4F20203 		movt	r3, 16386
 228 00ac DB6A     		ldr	r3, [r3, #44]
 229 00ae 03F00F03 		and	r3, r3, #15
 230 00b2 0133     		adds	r3, r3, #1
 231 00b4 3B60     		str	r3, [r7]
 348:../src/system_stm32f10x.c ****  #else
 232              		.loc 1 348 0
 233 00b6 4FF49053 		mov	r3, #4608
 234 00ba C0F27A03 		movt	r3, 122
 235 00be 3A68     		ldr	r2, [r7]
 236 00c0 B3FBF2F3 		udiv	r3, r3, r2
 237 00c4 BA68     		ldr	r2, [r7, #8]
 238 00c6 02FB03F2 		mul	r2, r2, r3
 239 00ca 40F20003 		movw	r3, #:lower16:SystemCoreClock
 240 00ce C0F20003 		movt	r3, #:upper16:SystemCoreClock
 241 00d2 1A60     		str	r2, [r3]
 242              		.loc 1 400 0
 243 00d4 09E0     		b	.L7
 244              	.L10:
 401:../src/system_stm32f10x.c **** 
 402:../src/system_stm32f10x.c ****     default:
 403:../src/system_stm32f10x.c ****       SystemCoreClock = HSI_VALUE;
 245              		.loc 1 403 0
 246 00d6 40F20003 		movw	r3, #:lower16:SystemCoreClock
 247 00da C0F20003 		movt	r3, #:upper16:SystemCoreClock
 248 00de 4FF49052 		mov	r2, #4608
 249 00e2 C0F27A02 		movt	r2, 122
 250 00e6 1A60     		str	r2, [r3]
 404:../src/system_stm32f10x.c ****       break;
 251              		.loc 1 404 0
 252 00e8 00BF     		nop
 253              	.L7:
 405:../src/system_stm32f10x.c ****   }
 406:../src/system_stm32f10x.c ****   
 407:../src/system_stm32f10x.c ****   /* Compute HCLK clock frequency ----------------*/
 408:../src/system_stm32f10x.c ****   /* Get HCLK prescaler */
 409:../src/system_stm32f10x.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 254              		.loc 1 409 0
 255 00ea 4FF48053 		mov	r3, #4096
 256 00ee C4F20203 		movt	r3, 16386
 257 00f2 5B68     		ldr	r3, [r3, #4]
 258 00f4 03F0F003 		and	r3, r3, #240
 259 00f8 1A09     		lsrs	r2, r3, #4
 260 00fa 40F20003 		movw	r3, #:lower16:AHBPrescTable
 261 00fe C0F20003 		movt	r3, #:upper16:AHBPrescTable
 262 0102 9B5C     		ldrb	r3, [r3, r2]
 263 0104 DBB2     		uxtb	r3, r3
 264 0106 FB60     		str	r3, [r7, #12]
 410:../src/system_stm32f10x.c ****   /* HCLK clock frequency */
 411:../src/system_stm32f10x.c ****   SystemCoreClock >>= tmp;  
 265              		.loc 1 411 0
 266 0108 40F20003 		movw	r3, #:lower16:SystemCoreClock
 267 010c C0F20003 		movt	r3, #:upper16:SystemCoreClock
 268 0110 1A68     		ldr	r2, [r3]
 269 0112 FB68     		ldr	r3, [r7, #12]
 270 0114 DA40     		lsrs	r2, r2, r3
 271 0116 40F20003 		movw	r3, #:lower16:SystemCoreClock
 272 011a C0F20003 		movt	r3, #:upper16:SystemCoreClock
 273 011e 1A60     		str	r2, [r3]
 412:../src/system_stm32f10x.c **** }
 274              		.loc 1 412 0
 275 0120 1437     		adds	r7, r7, #20
 276 0122 BD46     		mov	sp, r7
 277              		@ sp needed
 278 0124 5DF8047B 		ldr	r7, [sp], #4
 279 0128 7047     		bx	lr
 280              		.cfi_endproc
 281              	.LFE57:
 283 012a 00BF     		.section	.text.SetSysClock,"ax",%progbits
 284              		.align	2
 285              		.thumb
 286              		.thumb_func
 288              	SetSysClock:
 289              	.LFB58:
 413:../src/system_stm32f10x.c **** 
 414:../src/system_stm32f10x.c **** /**
 415:../src/system_stm32f10x.c ****   * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
 416:../src/system_stm32f10x.c ****   * @param  None
 417:../src/system_stm32f10x.c ****   * @retval None
 418:../src/system_stm32f10x.c ****   */
 419:../src/system_stm32f10x.c **** static void SetSysClock(void)
 420:../src/system_stm32f10x.c **** {
 290              		.loc 1 420 0
 291              		.cfi_startproc
 292              		@ args = 0, pretend = 0, frame = 0
 293              		@ frame_needed = 1, uses_anonymous_args = 0
 294 0000 80B5     		push	{r7, lr}
 295              		.cfi_def_cfa_offset 8
 296              		.cfi_offset 7, -8
 297              		.cfi_offset 14, -4
 298 0002 00AF     		add	r7, sp, #0
 299              		.cfi_def_cfa_register 7
 421:../src/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 422:../src/system_stm32f10x.c ****   SetSysClockToHSE();
 423:../src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 424:../src/system_stm32f10x.c ****   SetSysClockTo24();
 300              		.loc 1 424 0
 301 0004 FFF7FEFF 		bl	SetSysClockTo24
 425:../src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 426:../src/system_stm32f10x.c ****   SetSysClockTo36();
 427:../src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 428:../src/system_stm32f10x.c ****   SetSysClockTo48();
 429:../src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 430:../src/system_stm32f10x.c ****   SetSysClockTo56();  
 431:../src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 432:../src/system_stm32f10x.c ****   SetSysClockTo72();
 433:../src/system_stm32f10x.c **** #endif
 434:../src/system_stm32f10x.c ****  
 435:../src/system_stm32f10x.c ****  /* If none of the define above is enabled, the HSI is used as System clock
 436:../src/system_stm32f10x.c ****     source (default after reset) */ 
 437:../src/system_stm32f10x.c **** }
 302              		.loc 1 437 0
 303 0008 80BD     		pop	{r7, pc}
 304              		.cfi_endproc
 305              	.LFE58:
 307 000a 00BF     		.section	.text.SetSysClockTo24,"ax",%progbits
 308              		.align	2
 309              		.thumb
 310              		.thumb_func
 312              	SetSysClockTo24:
 313              	.LFB59:
 438:../src/system_stm32f10x.c **** 
 439:../src/system_stm32f10x.c **** /**
 440:../src/system_stm32f10x.c ****   * @brief  Setup the external memory controller. Called in startup_stm32f10x.s 
 441:../src/system_stm32f10x.c ****   *          before jump to __main
 442:../src/system_stm32f10x.c ****   * @param  None
 443:../src/system_stm32f10x.c ****   * @retval None
 444:../src/system_stm32f10x.c ****   */ 
 445:../src/system_stm32f10x.c **** #ifdef DATA_IN_ExtSRAM
 446:../src/system_stm32f10x.c **** /**
 447:../src/system_stm32f10x.c ****   * @brief  Setup the external memory controller. 
 448:../src/system_stm32f10x.c ****   *         Called in startup_stm32f10x_xx.s/.c before jump to main.
 449:../src/system_stm32f10x.c ****   * 	      This function configures the external SRAM mounted on STM3210E-EVAL
 450:../src/system_stm32f10x.c ****   *         board (STM32 High density devices). This SRAM will be used as program
 451:../src/system_stm32f10x.c ****   *         data memory (including heap and stack).
 452:../src/system_stm32f10x.c ****   * @param  None
 453:../src/system_stm32f10x.c ****   * @retval None
 454:../src/system_stm32f10x.c ****   */ 
 455:../src/system_stm32f10x.c **** void SystemInit_ExtMemCtl(void) 
 456:../src/system_stm32f10x.c **** {
 457:../src/system_stm32f10x.c **** /*!< FSMC Bank1 NOR/SRAM3 is used for the STM3210E-EVAL, if another Bank is 
 458:../src/system_stm32f10x.c ****   required, then adjust the Register Addresses */
 459:../src/system_stm32f10x.c **** 
 460:../src/system_stm32f10x.c ****   /* Enable FSMC clock */
 461:../src/system_stm32f10x.c ****   RCC->AHBENR = 0x00000114;
 462:../src/system_stm32f10x.c ****   
 463:../src/system_stm32f10x.c ****   /* Enable GPIOD, GPIOE, GPIOF and GPIOG clocks */  
 464:../src/system_stm32f10x.c ****   RCC->APB2ENR = 0x000001E0;
 465:../src/system_stm32f10x.c ****   
 466:../src/system_stm32f10x.c **** /* ---------------  SRAM Data lines, NOE and NWE configuration ---------------*/
 467:../src/system_stm32f10x.c **** /*----------------  SRAM Address lines configuration -------------------------*/
 468:../src/system_stm32f10x.c **** /*----------------  NOE and NWE configuration --------------------------------*/  
 469:../src/system_stm32f10x.c **** /*----------------  NE3 configuration ----------------------------------------*/
 470:../src/system_stm32f10x.c **** /*----------------  NBL0, NBL1 configuration ---------------------------------*/
 471:../src/system_stm32f10x.c ****   
 472:../src/system_stm32f10x.c ****   GPIOD->CRL = 0x44BB44BB;  
 473:../src/system_stm32f10x.c ****   GPIOD->CRH = 0xBBBBBBBB;
 474:../src/system_stm32f10x.c **** 
 475:../src/system_stm32f10x.c ****   GPIOE->CRL = 0xB44444BB;  
 476:../src/system_stm32f10x.c ****   GPIOE->CRH = 0xBBBBBBBB;
 477:../src/system_stm32f10x.c **** 
 478:../src/system_stm32f10x.c ****   GPIOF->CRL = 0x44BBBBBB;  
 479:../src/system_stm32f10x.c ****   GPIOF->CRH = 0xBBBB4444;
 480:../src/system_stm32f10x.c **** 
 481:../src/system_stm32f10x.c ****   GPIOG->CRL = 0x44BBBBBB;  
 482:../src/system_stm32f10x.c ****   GPIOG->CRH = 0x44444B44;
 483:../src/system_stm32f10x.c ****    
 484:../src/system_stm32f10x.c **** /*----------------  FSMC Configuration ---------------------------------------*/  
 485:../src/system_stm32f10x.c **** /*----------------  Enable FSMC Bank1_SRAM Bank ------------------------------*/
 486:../src/system_stm32f10x.c ****   
 487:../src/system_stm32f10x.c ****   FSMC_Bank1->BTCR[4] = 0x00001011;
 488:../src/system_stm32f10x.c ****   FSMC_Bank1->BTCR[5] = 0x00000200;
 489:../src/system_stm32f10x.c **** }
 490:../src/system_stm32f10x.c **** #endif /* DATA_IN_ExtSRAM */
 491:../src/system_stm32f10x.c **** 
 492:../src/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 493:../src/system_stm32f10x.c **** /**
 494:../src/system_stm32f10x.c ****   * @brief  Selects HSE as System clock source and configure HCLK, PCLK2
 495:../src/system_stm32f10x.c ****   *         and PCLK1 prescalers.
 496:../src/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 497:../src/system_stm32f10x.c ****   * @param  None
 498:../src/system_stm32f10x.c ****   * @retval None
 499:../src/system_stm32f10x.c ****   */
 500:../src/system_stm32f10x.c **** static void SetSysClockToHSE(void)
 501:../src/system_stm32f10x.c **** {
 502:../src/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 503:../src/system_stm32f10x.c ****   
 504:../src/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 505:../src/system_stm32f10x.c ****   /* Enable HSE */    
 506:../src/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 507:../src/system_stm32f10x.c ****  
 508:../src/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 509:../src/system_stm32f10x.c ****   do
 510:../src/system_stm32f10x.c ****   {
 511:../src/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 512:../src/system_stm32f10x.c ****     StartUpCounter++;  
 513:../src/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 514:../src/system_stm32f10x.c **** 
 515:../src/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 516:../src/system_stm32f10x.c ****   {
 517:../src/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 518:../src/system_stm32f10x.c ****   }
 519:../src/system_stm32f10x.c ****   else
 520:../src/system_stm32f10x.c ****   {
 521:../src/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 522:../src/system_stm32f10x.c ****   }  
 523:../src/system_stm32f10x.c **** 
 524:../src/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 525:../src/system_stm32f10x.c ****   {
 526:../src/system_stm32f10x.c **** 
 527:../src/system_stm32f10x.c **** #if !defined STM32F10X_LD_VL && !defined STM32F10X_MD_VL && !defined STM32F10X_HD_VL
 528:../src/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 529:../src/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 530:../src/system_stm32f10x.c **** 
 531:../src/system_stm32f10x.c ****     /* Flash 0 wait state */
 532:../src/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 533:../src/system_stm32f10x.c **** 
 534:../src/system_stm32f10x.c **** #ifndef STM32F10X_CL
 535:../src/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;
 536:../src/system_stm32f10x.c **** #else
 537:../src/system_stm32f10x.c ****     if (HSE_VALUE <= 24000000)
 538:../src/system_stm32f10x.c **** 	{
 539:../src/system_stm32f10x.c ****       FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;
 540:../src/system_stm32f10x.c **** 	}
 541:../src/system_stm32f10x.c **** 	else
 542:../src/system_stm32f10x.c **** 	{
 543:../src/system_stm32f10x.c ****       FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_1;
 544:../src/system_stm32f10x.c **** 	}
 545:../src/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 546:../src/system_stm32f10x.c **** #endif
 547:../src/system_stm32f10x.c ****  
 548:../src/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 549:../src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 550:../src/system_stm32f10x.c ****       
 551:../src/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 552:../src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 553:../src/system_stm32f10x.c ****     
 554:../src/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 555:../src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 556:../src/system_stm32f10x.c ****     
 557:../src/system_stm32f10x.c ****     /* Select HSE as system clock source */
 558:../src/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 559:../src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_HSE;    
 560:../src/system_stm32f10x.c **** 
 561:../src/system_stm32f10x.c ****     /* Wait till HSE is used as system clock source */
 562:../src/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x04)
 563:../src/system_stm32f10x.c ****     {
 564:../src/system_stm32f10x.c ****     }
 565:../src/system_stm32f10x.c ****   }
 566:../src/system_stm32f10x.c ****   else
 567:../src/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 568:../src/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
 569:../src/system_stm32f10x.c ****   }  
 570:../src/system_stm32f10x.c **** }
 571:../src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 572:../src/system_stm32f10x.c **** /**
 573:../src/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 24MHz and configure HCLK, PCLK2 
 574:../src/system_stm32f10x.c ****   *         and PCLK1 prescalers.
 575:../src/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 576:../src/system_stm32f10x.c ****   * @param  None
 577:../src/system_stm32f10x.c ****   * @retval None
 578:../src/system_stm32f10x.c ****   */
 579:../src/system_stm32f10x.c **** static void SetSysClockTo24(void)
 580:../src/system_stm32f10x.c **** {
 314              		.loc 1 580 0
 315              		.cfi_startproc
 316              		@ args = 0, pretend = 0, frame = 8
 317              		@ frame_needed = 1, uses_anonymous_args = 0
 318              		@ link register save eliminated.
 319 0000 80B4     		push	{r7}
 320              		.cfi_def_cfa_offset 4
 321              		.cfi_offset 7, -4
 322 0002 83B0     		sub	sp, sp, #12
 323              		.cfi_def_cfa_offset 16
 324 0004 00AF     		add	r7, sp, #0
 325              		.cfi_def_cfa_register 7
 581:../src/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 326              		.loc 1 581 0
 327 0006 0023     		movs	r3, #0
 328 0008 7B60     		str	r3, [r7, #4]
 329 000a 0023     		movs	r3, #0
 330 000c 3B60     		str	r3, [r7]
 582:../src/system_stm32f10x.c ****   
 583:../src/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 584:../src/system_stm32f10x.c ****   /* Enable HSE */    
 585:../src/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 331              		.loc 1 585 0
 332 000e 4FF48053 		mov	r3, #4096
 333 0012 C4F20203 		movt	r3, 16386
 334 0016 4FF48052 		mov	r2, #4096
 335 001a C4F20202 		movt	r2, 16386
 336 001e 1268     		ldr	r2, [r2]
 337 0020 42F48032 		orr	r2, r2, #65536
 338 0024 1A60     		str	r2, [r3]
 339              	.L14:
 586:../src/system_stm32f10x.c ****  
 587:../src/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 588:../src/system_stm32f10x.c ****   do
 589:../src/system_stm32f10x.c ****   {
 590:../src/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 340              		.loc 1 590 0 discriminator 1
 341 0026 4FF48053 		mov	r3, #4096
 342 002a C4F20203 		movt	r3, 16386
 343 002e 1B68     		ldr	r3, [r3]
 344 0030 03F40033 		and	r3, r3, #131072
 345 0034 3B60     		str	r3, [r7]
 591:../src/system_stm32f10x.c ****     StartUpCounter++;  
 346              		.loc 1 591 0 discriminator 1
 347 0036 7B68     		ldr	r3, [r7, #4]
 348 0038 0133     		adds	r3, r3, #1
 349 003a 7B60     		str	r3, [r7, #4]
 592:../src/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 350              		.loc 1 592 0 discriminator 1
 351 003c 3B68     		ldr	r3, [r7]
 352 003e 002B     		cmp	r3, #0
 353 0040 03D1     		bne	.L13
 354 0042 7B68     		ldr	r3, [r7, #4]
 355 0044 B3F5A06F 		cmp	r3, #1280
 356 0048 EDD1     		bne	.L14
 357              	.L13:
 593:../src/system_stm32f10x.c **** 
 594:../src/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 358              		.loc 1 594 0
 359 004a 4FF48053 		mov	r3, #4096
 360 004e C4F20203 		movt	r3, 16386
 361 0052 1B68     		ldr	r3, [r3]
 362 0054 03F40033 		and	r3, r3, #131072
 363 0058 002B     		cmp	r3, #0
 364 005a 02D0     		beq	.L15
 595:../src/system_stm32f10x.c ****   {
 596:../src/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 365              		.loc 1 596 0
 366 005c 0123     		movs	r3, #1
 367 005e 3B60     		str	r3, [r7]
 368 0060 01E0     		b	.L16
 369              	.L15:
 597:../src/system_stm32f10x.c ****   }
 598:../src/system_stm32f10x.c ****   else
 599:../src/system_stm32f10x.c ****   {
 600:../src/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 370              		.loc 1 600 0
 371 0062 0023     		movs	r3, #0
 372 0064 3B60     		str	r3, [r7]
 373              	.L16:
 601:../src/system_stm32f10x.c ****   }  
 602:../src/system_stm32f10x.c **** 
 603:../src/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 374              		.loc 1 603 0
 375 0066 3B68     		ldr	r3, [r7]
 376 0068 012B     		cmp	r3, #1
 377 006a 6DD1     		bne	.L12
 604:../src/system_stm32f10x.c ****   {
 605:../src/system_stm32f10x.c **** #if !defined STM32F10X_LD_VL && !defined STM32F10X_MD_VL && !defined STM32F10X_HD_VL 
 606:../src/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 607:../src/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 608:../src/system_stm32f10x.c **** 
 609:../src/system_stm32f10x.c ****     /* Flash 0 wait state */
 610:../src/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 611:../src/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;    
 612:../src/system_stm32f10x.c **** #endif
 613:../src/system_stm32f10x.c ****  
 614:../src/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 615:../src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 378              		.loc 1 615 0
 379 006c 4FF48053 		mov	r3, #4096
 380 0070 C4F20203 		movt	r3, 16386
 381 0074 4FF48052 		mov	r2, #4096
 382 0078 C4F20202 		movt	r2, 16386
 383 007c 5268     		ldr	r2, [r2, #4]
 384 007e 5A60     		str	r2, [r3, #4]
 616:../src/system_stm32f10x.c ****       
 617:../src/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 618:../src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 385              		.loc 1 618 0
 386 0080 4FF48053 		mov	r3, #4096
 387 0084 C4F20203 		movt	r3, 16386
 388 0088 4FF48052 		mov	r2, #4096
 389 008c C4F20202 		movt	r2, 16386
 390 0090 5268     		ldr	r2, [r2, #4]
 391 0092 5A60     		str	r2, [r3, #4]
 619:../src/system_stm32f10x.c ****     
 620:../src/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 621:../src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 392              		.loc 1 621 0
 393 0094 4FF48053 		mov	r3, #4096
 394 0098 C4F20203 		movt	r3, 16386
 395 009c 4FF48052 		mov	r2, #4096
 396 00a0 C4F20202 		movt	r2, 16386
 397 00a4 5268     		ldr	r2, [r2, #4]
 398 00a6 5A60     		str	r2, [r3, #4]
 622:../src/system_stm32f10x.c ****     
 623:../src/system_stm32f10x.c **** #ifdef STM32F10X_CL
 624:../src/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
 625:../src/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 6 = 24 MHz */ 
 626:../src/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
 627:../src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
 628:../src/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL6); 
 629:../src/system_stm32f10x.c **** 
 630:../src/system_stm32f10x.c ****     /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
 631:../src/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 10 = 4 MHz */       
 632:../src/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
 633:../src/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
 634:../src/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
 635:../src/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV10);
 636:../src/system_stm32f10x.c ****   
 637:../src/system_stm32f10x.c ****     /* Enable PLL2 */
 638:../src/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
 639:../src/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
 640:../src/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
 641:../src/system_stm32f10x.c ****     {
 642:../src/system_stm32f10x.c ****     }   
 643:../src/system_stm32f10x.c **** #elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
 644:../src/system_stm32f10x.c ****     /*  PLL configuration:  = (HSE / 2) * 6 = 24 MHz */
 645:../src/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 399              		.loc 1 645 0
 400 00a8 4FF48053 		mov	r3, #4096
 401 00ac C4F20203 		movt	r3, 16386
 402 00b0 4FF48052 		mov	r2, #4096
 403 00b4 C4F20202 		movt	r2, 16386
 404 00b8 5268     		ldr	r2, [r2, #4]
 405 00ba 22F47C12 		bic	r2, r2, #4128768
 406 00be 5A60     		str	r2, [r3, #4]
 646:../src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLXTPRE_PREDIV1_Div2 | RCC_CFGR_PLL
 407              		.loc 1 646 0
 408 00c0 4FF48053 		mov	r3, #4096
 409 00c4 C4F20203 		movt	r3, 16386
 410 00c8 4FF48052 		mov	r2, #4096
 411 00cc C4F20202 		movt	r2, 16386
 412 00d0 5268     		ldr	r2, [r2, #4]
 413 00d2 42F49812 		orr	r2, r2, #1245184
 414 00d6 5A60     		str	r2, [r3, #4]
 647:../src/system_stm32f10x.c **** #else    
 648:../src/system_stm32f10x.c ****     /*  PLL configuration:  = (HSE / 2) * 6 = 24 MHz */
 649:../src/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 650:../src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLXTPRE_HSE_Div2 | RCC_CFGR_PLLMULL6);
 651:../src/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 652:../src/system_stm32f10x.c **** 
 653:../src/system_stm32f10x.c ****     /* Enable PLL */
 654:../src/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 415              		.loc 1 654 0
 416 00d8 4FF48053 		mov	r3, #4096
 417 00dc C4F20203 		movt	r3, 16386
 418 00e0 4FF48052 		mov	r2, #4096
 419 00e4 C4F20202 		movt	r2, 16386
 420 00e8 1268     		ldr	r2, [r2]
 421 00ea 42F08072 		orr	r2, r2, #16777216
 422 00ee 1A60     		str	r2, [r3]
 655:../src/system_stm32f10x.c **** 
 656:../src/system_stm32f10x.c ****     /* Wait till PLL is ready */
 657:../src/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 423              		.loc 1 657 0
 424 00f0 00BF     		nop
 425              	.L18:
 426              		.loc 1 657 0 is_stmt 0 discriminator 1
 427 00f2 4FF48053 		mov	r3, #4096
 428 00f6 C4F20203 		movt	r3, 16386
 429 00fa 1B68     		ldr	r3, [r3]
 430 00fc 03F00073 		and	r3, r3, #33554432
 431 0100 002B     		cmp	r3, #0
 432 0102 F6D0     		beq	.L18
 658:../src/system_stm32f10x.c ****     {
 659:../src/system_stm32f10x.c ****     }
 660:../src/system_stm32f10x.c **** 
 661:../src/system_stm32f10x.c ****     /* Select PLL as system clock source */
 662:../src/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 433              		.loc 1 662 0 is_stmt 1
 434 0104 4FF48053 		mov	r3, #4096
 435 0108 C4F20203 		movt	r3, 16386
 436 010c 4FF48052 		mov	r2, #4096
 437 0110 C4F20202 		movt	r2, 16386
 438 0114 5268     		ldr	r2, [r2, #4]
 439 0116 22F00302 		bic	r2, r2, #3
 440 011a 5A60     		str	r2, [r3, #4]
 663:../src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 441              		.loc 1 663 0
 442 011c 4FF48053 		mov	r3, #4096
 443 0120 C4F20203 		movt	r3, 16386
 444 0124 4FF48052 		mov	r2, #4096
 445 0128 C4F20202 		movt	r2, 16386
 446 012c 5268     		ldr	r2, [r2, #4]
 447 012e 42F00202 		orr	r2, r2, #2
 448 0132 5A60     		str	r2, [r3, #4]
 664:../src/system_stm32f10x.c **** 
 665:../src/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
 666:../src/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 449              		.loc 1 666 0
 450 0134 00BF     		nop
 451              	.L19:
 452              		.loc 1 666 0 is_stmt 0 discriminator 1
 453 0136 4FF48053 		mov	r3, #4096
 454 013a C4F20203 		movt	r3, 16386
 455 013e 5B68     		ldr	r3, [r3, #4]
 456 0140 03F00C03 		and	r3, r3, #12
 457 0144 082B     		cmp	r3, #8
 458 0146 F6D1     		bne	.L19
 459              	.L12:
 667:../src/system_stm32f10x.c ****     {
 668:../src/system_stm32f10x.c ****     }
 669:../src/system_stm32f10x.c ****   }
 670:../src/system_stm32f10x.c ****   else
 671:../src/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 672:../src/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
 673:../src/system_stm32f10x.c ****   } 
 674:../src/system_stm32f10x.c **** }
 460              		.loc 1 674 0 is_stmt 1
 461 0148 0C37     		adds	r7, r7, #12
 462 014a BD46     		mov	sp, r7
 463              		@ sp needed
 464 014c 5DF8047B 		ldr	r7, [sp], #4
 465 0150 7047     		bx	lr
 466              		.cfi_endproc
 467              	.LFE59:
 469 0152 00BF     		.text
 470              	.Letext0:
 471              		.file 2 "c:\\program files (x86)\\mentorgraphics\\sourcery_codebench_lite_for_arm_eabi\\arm-none-e
 472              		.file 3 "D:\\workspace\\rfm12\\stm32_std\\CMSIS\\CM3\\CoreSupport/core_cm3.h"
 473              		.file 4 "D:\\workspace\\rfm12\\stm32_std\\CMSIS\\CM3\\DeviceSupport\\ST\\STM32F10x/stm32f10x.h"
DEFINED SYMBOLS
                            *ABS*:00000000 system_stm32f10x.c
C:\Users\Serj\AppData\Local\Temp\cc1sCRK5.s:23     .data.SystemCoreClock:00000000 SystemCoreClock
C:\Users\Serj\AppData\Local\Temp\cc1sCRK5.s:20     .data.SystemCoreClock:00000000 $d
C:\Users\Serj\AppData\Local\Temp\cc1sCRK5.s:30     .data.AHBPrescTable:00000000 AHBPrescTable
C:\Users\Serj\AppData\Local\Temp\cc1sCRK5.s:27     .data.AHBPrescTable:00000000 $d
C:\Users\Serj\AppData\Local\Temp\cc1sCRK5.s:48     .text.SystemInit:00000000 $t
C:\Users\Serj\AppData\Local\Temp\cc1sCRK5.s:53     .text.SystemInit:00000000 SystemInit
C:\Users\Serj\AppData\Local\Temp\cc1sCRK5.s:288    .text.SetSysClock:00000000 SetSysClock
C:\Users\Serj\AppData\Local\Temp\cc1sCRK5.s:132    .text.SystemCoreClockUpdate:00000000 $t
C:\Users\Serj\AppData\Local\Temp\cc1sCRK5.s:137    .text.SystemCoreClockUpdate:00000000 SystemCoreClockUpdate
C:\Users\Serj\AppData\Local\Temp\cc1sCRK5.s:284    .text.SetSysClock:00000000 $t
C:\Users\Serj\AppData\Local\Temp\cc1sCRK5.s:312    .text.SetSysClockTo24:00000000 SetSysClockTo24
C:\Users\Serj\AppData\Local\Temp\cc1sCRK5.s:308    .text.SetSysClockTo24:00000000 $t
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.69ef232822fae12fd5bc55108b75a1e4
                           .group:00000000 wm4.stm32f10x.h.51.b859cb68ed44ee02c916b41cb8c68f1c
                           .group:00000000 wm4.core_cm3.h.47.c45d264953076019d6b3b1c20e8ad771
                           .group:00000000 wm4.newlib.h.8.384a112feabb3bef7b573ae48cde2e3b
                           .group:00000000 wm4.features.h.22.6a4ca7cd053637cc1d0db6c16f39b2d7
                           .group:00000000 wm4.config.h.183.aa62afef667fb61d15fa64c48beb2f14
                           .group:00000000 wm4._ansi.h.23.2147fde150631f5584b9dc29b914d1b8
                           .group:00000000 wm4.stdint.h.20.54ad762faa59e3c05491630641c8d8bf
                           .group:00000000 wm4.core_cmInstr.h.39.3d3d1b4a79aef37532666dc6ee87c6ac
                           .group:00000000 wm4.core_cm3.h.144.f4158be2ca5a330459fef4214a4bb0f1
                           .group:00000000 wm4.stm32f10x.h.522.a925aafc848b1f088438cf0e9b167b78
                           .group:00000000 wm4.stm32f10x_adc.h.83.4d35a50d598070ecea6f33bcef02c922
                           .group:00000000 wm4.stm32f10x_bkp.h.25.4622919f1e30efdad5eb44e12edd5513
                           .group:00000000 wm4.stm32f10x_can.h.25.48aab46fcce6d08400bf960b028e4698
                           .group:00000000 wm4.stm32f10x_cec.h.25.8f03450e7bbb704d96e7bc73ec0f66a7
                           .group:00000000 wm4.stm32f10x_dac.h.25.d946244edf026333094657d55ea894b8
                           .group:00000000 wm4.stm32f10x_dbgmcu.h.25.d3351200fc7f9c8615d1ae81d40db08a
                           .group:00000000 wm4.stm32f10x_dma.h.25.94e36204daa98cae5dcc70a10a9694d5
                           .group:00000000 wm4.stm32f10x_exti.h.25.b9064155c5c006b5154b39788c79001a
                           .group:00000000 wm4.stm32f10x_flash.h.25.4be61fcb02863962a1e006449d310650
                           .group:00000000 wm4.stm32f10x_fsmc.h.25.bca154da2699cdb6024c0c6c4fc5aa89
                           .group:00000000 wm4.stm32f10x_gpio.h.25.80c981af0e637567395034c576cfb3ce
                           .group:00000000 wm4.stm32f10x_i2c.h.25.7b6cbaea24c6f25f538f8516d1814cb2
                           .group:00000000 wm4.stm32f10x_iwdg.h.25.da9374ab9856795610487f312ccf3122
                           .group:00000000 wm4.stm32f10x_pwr.h.25.37ef75009f751ef5fe27910e0bf00a62
                           .group:00000000 wm4.stm32f10x_rcc.h.25.fe8897e7491f2eb0cff54551d08eb765
                           .group:00000000 wm4.stm32f10x_rtc.h.25.361142606ba98ddcd10369f321f6e636
                           .group:00000000 wm4.stm32f10x_sdio.h.25.1fb5280a7690ef99070096bf8c866b3a
                           .group:00000000 wm4.stm32f10x_spi.h.25.68b3d5ccfcf895f9fe505ce20c0c300f
                           .group:00000000 wm4.stm32f10x_tim.h.25.21c6ec062f1e74898cb96a57da276fec
                           .group:00000000 wm4.stm32f10x_usart.h.25.29629c699b65db3f3efd3561f66b0bf6
                           .group:00000000 wm4.stm32f10x_wwdg.h.25.dde12201d86b5aa9ecaafb5eccdc6549
                           .group:00000000 wm4.misc.h.25.068e106f368fa5369a681ef57c106f4b
                           .group:00000000 wm4.stm32f10x.h.8304.f7d8ad90959e99679b3257267c3aadfe

NO UNDEFINED SYMBOLS
