

Implementation tool: Xilinx Vivado v.2018.3
Project:             smvmProject
Solution:            Loop2PU2C4all3
Device target:       xc7z020clg484-1
Report date:         Tue Jun 11 19:00:31 +0200 2024

#=== Post-Implementation Resource usage ===
SLICE:          123
LUT:            343
FF:             315
DSP:              6
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    6.540
CP achieved post-implementation:    6.571
Timing met
