// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module sp_extender (
        extend_temp1_V_read,
        extend_temp2_V_read,
        extend_temp1_V_write,
        ap_return_0,
        ap_return_1,
        ap_return_2
);


input  [121:0] extend_temp1_V_read;
input  [121:0] extend_temp2_V_read;
input  [121:0] extend_temp1_V_write;
output  [121:0] ap_return_0;
output  [121:0] ap_return_1;
output  [121:0] ap_return_2;

wire   [121:0] tmp_fu_44_p2;
wire   [121:0] r_V_fu_50_p2;

assign ap_return_0 = r_V_fu_50_p2;

assign ap_return_1 = extend_temp1_V_write;

assign ap_return_2 = extend_temp1_V_read;

assign r_V_fu_50_p2 = (tmp_fu_44_p2 | extend_temp1_V_read);

assign tmp_fu_44_p2 = (extend_temp1_V_write | extend_temp2_V_read);

endmodule //sp_extender
