Running: D:\14.7\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/MahmoudErfanMohamed_18102150/SingleCycleTest_isim_beh.exe -prj D:/MahmoudErfanMohamed_18102150/SingleCycleTest_beh.prj work.SingleCycleTest 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/MahmoudErfanMohamed_18102150/signextend.vhd" into library work
Parsing VHDL file "D:/MahmoudErfanMohamed_18102150/shiftlift2.vhd" into library work
Parsing VHDL file "D:/MahmoudErfanMohamed_18102150/RegisterFiles.vhd" into library work
Parsing VHDL file "D:/MahmoudErfanMohamed_18102150/PC.vhd" into library work
Parsing VHDL file "D:/MahmoudErfanMohamed_18102150/Mux2x1_32.vhd" into library work
Parsing VHDL file "D:/MahmoudErfanMohamed_18102150/IR.vhd" into library work
Parsing VHDL file "D:/MahmoudErfanMohamed_18102150/Data_Memory.vhd" into library work
Parsing VHDL file "D:/MahmoudErfanMohamed_18102150/CONTROL_UNIT.vhd" into library work
Parsing VHDL file "D:/MahmoudErfanMohamed_18102150/ALU_Control.vhd" into library work
Parsing VHDL file "D:/MahmoudErfanMohamed_18102150/ALU.vhd" into library work
Parsing VHDL file "D:/MahmoudErfanMohamed_18102150/AddFour.vhd" into library work
Parsing VHDL file "D:/MahmoudErfanMohamed_18102150/Add.vhd" into library work
Parsing VHDL file "D:/MahmoudErfanMohamed_18102150/Singlecycle.vhd" into library work
WARNING:HDLCompiler:946 - "D:/MahmoudErfanMohamed_18102150/Singlecycle.vhd" Line 199: Actual for formal port sm is neither a static name nor a globally static expression
Parsing VHDL file "D:/MahmoudErfanMohamed_18102150/SingleCycleTest.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity PC [pc_default]
Compiling architecture behavioral of entity AddFour [addfour_default]
Compiling architecture behavioral of entity CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity IR [ir_default]
Compiling architecture behavioral of entity shiftlift2 [shiftlift2_default]
Compiling architecture behavioral of entity signextend [signextend_default]
Compiling architecture behavioral of entity Add [add_default]
Compiling architecture behavioral of entity Mux2x1_32 [mux2x1_32_default]
Compiling architecture behavioral of entity RegisterFiles [registerfiles_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity ALU_Control [alu_control_default]
Compiling architecture behavioral of entity Data_Memory [data_memory_default]
Compiling architecture behavioral of entity Singlecycle [singlecycle_default]
Compiling architecture behavior of entity singlecycletest
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 32 VHDL Units
Built simulation executable D:/MahmoudErfanMohamed_18102150/SingleCycleTest_isim_beh.exe
Fuse Memory Usage: 38428 KB
Fuse CPU Usage: 1780 ms
