Analysis & Synthesis report for Data_Display
Sat May 28 17:01:35 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |Sound_Connect|top:u1|state
 12. State Machine - |Sound_Connect|top:u1|cnt
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Registers Packed Into Inferred Megafunctions
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for sld_signaltap:auto_signaltap_0
 20. Source assignments for Beat_Generator:u0|fifo:u5|altsyncram:fifo_buf_rtl_0|altsyncram_csg1:auto_generated
 21. Source assignments for Beat_Generator:u0|fifo:u2|altsyncram:fifo_buf_rtl_0|altsyncram_ksg1:auto_generated
 22. Parameter Settings for User Entity Instance: Beat_Generator:u0
 23. Parameter Settings for User Entity Instance: Beat_Generator:u0|fifo:u0
 24. Parameter Settings for User Entity Instance: Beat_Generator:u0|fifo:u1
 25. Parameter Settings for User Entity Instance: Beat_Generator:u0|fifo:u2
 26. Parameter Settings for User Entity Instance: Beat_Generator:u0|fifo:u3
 27. Parameter Settings for User Entity Instance: Beat_Generator:u0|fifo:u4
 28. Parameter Settings for User Entity Instance: Beat_Generator:u0|fifo:u5
 29. Parameter Settings for User Entity Instance: top:u1
 30. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 31. Parameter Settings for Inferred Entity Instance: Beat_Generator:u0|fifo:u5|altsyncram:fifo_buf_rtl_0
 32. Parameter Settings for Inferred Entity Instance: Beat_Generator:u0|fifo:u2|altsyncram:fifo_buf_rtl_0
 33. Parameter Settings for Inferred Entity Instance: Beat_Generator:u0|lpm_divide:Div2
 34. Parameter Settings for Inferred Entity Instance: Beat_Generator:u0|lpm_mult:Mult0
 35. Parameter Settings for Inferred Entity Instance: Beat_Generator:u0|lpm_divide:Div3
 36. altsyncram Parameter Settings by Entity Instance
 37. lpm_mult Parameter Settings by Entity Instance
 38. Port Connectivity Checks: "Beat_Generator:u0|fifo:u5"
 39. Port Connectivity Checks: "Beat_Generator:u0|fifo:u4"
 40. Port Connectivity Checks: "Beat_Generator:u0|fifo:u3"
 41. Port Connectivity Checks: "Beat_Generator:u0|fifo:u2"
 42. Port Connectivity Checks: "Beat_Generator:u0|fifo:u1"
 43. Port Connectivity Checks: "Beat_Generator:u0|fifo:u0"
 44. SignalTap II Logic Analyzer Settings
 45. Post-Synthesis Netlist Statistics for Top Partition
 46. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 47. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 48. Elapsed Time Per Partition
 49. Connections to In-System Debugging Instance "auto_signaltap_0"
 50. Analysis & Synthesis Messages
 51. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat May 28 17:01:35 2016       ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; Data_Display                                ;
; Top-level Entity Name              ; Sound_Connect                               ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,573                                       ;
;     Total combinational functions  ; 2,313                                       ;
;     Dedicated logic registers      ; 1,972                                       ;
; Total registers                    ; 1972                                        ;
; Total pins                         ; 7                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 7,520                                       ;
; Embedded Multiplier 9-bit elements ; 4                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; Sound_Connect      ; Data_Display       ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                               ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; fifo.vhd                                                           ; yes             ; User VHDL File                               ; C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/fifo.vhd                                                           ;             ;
; Scale_Clock.vhd                                                    ; yes             ; User VHDL File                               ; C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/Scale_Clock.vhd                                                    ;             ;
; Beat_Generator.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/Beat_Generator.v                                                   ;             ;
; Sound_Connect.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/Sound_Connect.v                                                    ;             ;
; Top.v                                                              ; yes             ; User Verilog HDL File                        ; C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/Top.v                                                              ;             ;
; macros.vh                                                          ; yes             ; User Unspecified File                        ; C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/macros.vh                                                          ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                                      ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                                 ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                                    ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                                       ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                       ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/dffeea.inc                                                                                                             ;             ;
; aglobal151.inc                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc                                                                                                         ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                          ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                           ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                                 ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                         ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                  ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                            ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                         ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                          ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altrom.inc                                                                                                             ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altram.inc                                                                                                             ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                           ;             ;
; db/altsyncram_0124.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/db/altsyncram_0124.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                                           ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                         ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                            ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                                    ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                                         ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                            ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/muxlut.inc                                                                                                             ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/bypassff.inc                                                                                                           ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altshift.inc                                                                                                           ;             ;
; db/mux_rsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/db/mux_rsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                         ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/declut.inc                                                                                                             ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                        ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                        ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                        ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                                           ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                        ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                                ;             ;
; db/cntr_shi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/db/cntr_shi.tdf                                                    ;             ;
; db/cmpr_tgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/db/cmpr_tgc.tdf                                                    ;             ;
; db/cntr_05j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/db/cntr_05j.tdf                                                    ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/db/cntr_egi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                         ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                          ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                      ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                            ; altera_sld  ;
; db/ip/sldabc1bcf2/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/db/ip/sldabc1bcf2/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldabc1bcf2/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/db/ip/sldabc1bcf2/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldabc1bcf2/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/db/ip/sldabc1bcf2/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldabc1bcf2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/db/ip/sldabc1bcf2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldabc1bcf2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/db/ip/sldabc1bcf2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldabc1bcf2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/db/ip/sldabc1bcf2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                       ;             ;
; db/altsyncram_csg1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/db/altsyncram_csg1.tdf                                             ;             ;
; db/altsyncram_ksg1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/db/altsyncram_ksg1.tdf                                             ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                                         ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/abs_divider.inc                                                                                                        ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                                                    ;             ;
; db/lpm_divide_3jm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/db/lpm_divide_3jm.tdf                                              ;             ;
; db/sign_div_unsign_rlh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/db/sign_div_unsign_rlh.tdf                                         ;             ;
; db/alt_u_div_a7f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/db/alt_u_div_a7f.tdf                                               ;             ;
; db/add_sub_7pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/db/add_sub_7pc.tdf                                                 ;             ;
; db/add_sub_8pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/db/add_sub_8pc.tdf                                                 ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                                           ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/multcore.inc                                                                                                           ;             ;
; db/mult_dft.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/db/mult_dft.tdf                                                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 3,573     ;
;                                             ;           ;
; Total combinational functions               ; 2313      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 800       ;
;     -- 3 input functions                    ; 645       ;
;     -- <=2 input functions                  ; 868       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1682      ;
;     -- arithmetic mode                      ; 631       ;
;                                             ;           ;
; Total registers                             ; 1972      ;
;     -- Dedicated logic registers            ; 1972      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 7         ;
; Total memory bits                           ; 7520      ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 4         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1224      ;
; Total fan-out                               ; 14588     ;
; Average fan-out                             ; 3.28      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Sound_Connect                                                                                                                          ; 2313 (1)          ; 1972 (0)     ; 7520        ; 4            ; 0       ; 2         ; 7    ; 0            ; |Sound_Connect                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |Beat_Generator:u0|                                                                                                                  ; 1317 (221)        ; 192 (165)    ; 1120        ; 4            ; 0       ; 2         ; 0    ; 0            ; |Sound_Connect|Beat_Generator:u0                                                                                                                                                                                                                                                                                                                          ; work         ;
;       |fifo:u0|                                                                                                                         ; 19 (19)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|Beat_Generator:u0|fifo:u0                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |fifo:u2|                                                                                                                         ; 13 (13)           ; 0 (0)        ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|Beat_Generator:u0|fifo:u2                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |altsyncram:fifo_buf_rtl_0|                                                                                                    ; 0 (0)             ; 0 (0)        ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|Beat_Generator:u0|fifo:u2|altsyncram:fifo_buf_rtl_0                                                                                                                                                                                                                                                                                        ; work         ;
;             |altsyncram_ksg1:auto_generated|                                                                                            ; 0 (0)             ; 0 (0)        ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|Beat_Generator:u0|fifo:u2|altsyncram:fifo_buf_rtl_0|altsyncram_ksg1:auto_generated                                                                                                                                                                                                                                                         ; work         ;
;       |fifo:u5|                                                                                                                         ; 23 (23)           ; 12 (12)      ; 320         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|Beat_Generator:u0|fifo:u5                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |altsyncram:fifo_buf_rtl_0|                                                                                                    ; 0 (0)             ; 0 (0)        ; 320         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|Beat_Generator:u0|fifo:u5|altsyncram:fifo_buf_rtl_0                                                                                                                                                                                                                                                                                        ; work         ;
;             |altsyncram_csg1:auto_generated|                                                                                            ; 0 (0)             ; 0 (0)        ; 320         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|Beat_Generator:u0|fifo:u5|altsyncram:fifo_buf_rtl_0|altsyncram_csg1:auto_generated                                                                                                                                                                                                                                                         ; work         ;
;       |lpm_divide:Div2|                                                                                                                 ; 546 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|Beat_Generator:u0|lpm_divide:Div2                                                                                                                                                                                                                                                                                                          ; work         ;
;          |lpm_divide_3jm:auto_generated|                                                                                                ; 546 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|Beat_Generator:u0|lpm_divide:Div2|lpm_divide_3jm:auto_generated                                                                                                                                                                                                                                                                            ; work         ;
;             |sign_div_unsign_rlh:divider|                                                                                               ; 546 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|Beat_Generator:u0|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider                                                                                                                                                                                                                                                ; work         ;
;                |alt_u_div_a7f:divider|                                                                                                  ; 546 (546)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|Beat_Generator:u0|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider                                                                                                                                                                                                                          ; work         ;
;       |lpm_divide:Div3|                                                                                                                 ; 481 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|Beat_Generator:u0|lpm_divide:Div3                                                                                                                                                                                                                                                                                                          ; work         ;
;          |lpm_divide_3jm:auto_generated|                                                                                                ; 481 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|Beat_Generator:u0|lpm_divide:Div3|lpm_divide_3jm:auto_generated                                                                                                                                                                                                                                                                            ; work         ;
;             |sign_div_unsign_rlh:divider|                                                                                               ; 481 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|Beat_Generator:u0|lpm_divide:Div3|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider                                                                                                                                                                                                                                                ; work         ;
;                |alt_u_div_a7f:divider|                                                                                                  ; 481 (481)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|Beat_Generator:u0|lpm_divide:Div3|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider                                                                                                                                                                                                                          ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 14 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Sound_Connect|Beat_Generator:u0|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                           ; work         ;
;          |mult_dft:auto_generated|                                                                                                      ; 14 (14)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Sound_Connect|Beat_Generator:u0|lpm_mult:Mult0|mult_dft:auto_generated                                                                                                                                                                                                                                                                                   ; work         ;
;    |scale_clock:u2|                                                                                                                     ; 41 (41)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|scale_clock:u2                                                                                                                                                                                                                                                                                                                             ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 120 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 119 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 119 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 119 (1)           ; 90 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 118 (0)           ; 85 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 118 (79)          ; 85 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 610 (2)           ; 1455 (200)   ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 608 (0)           ; 1255 (0)     ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 608 (88)          ; 1255 (472)   ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 15 (0)            ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; work         ;
;                   |mux_rsc:auto_generated|                                                                                              ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                              ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)             ; 0 (0)        ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; work         ;
;                |altsyncram_0124:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated                                                                                                                                                 ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 50 (50)           ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 235 (1)           ; 516 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 200 (0)           ; 500 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)             ; 300 (300)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 200 (0)           ; 200 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 34 (34)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 159 (9)           ; 144 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; work         ;
;                   |cntr_shi:auto_generated|                                                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_shi:auto_generated                                                             ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 6 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; work         ;
;                   |cntr_05j:auto_generated|                                                                                             ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_05j:auto_generated                                                                                      ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 100 (100)         ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; work         ;
;    |top:u1|                                                                                                                             ; 224 (224)         ; 210 (210)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Sound_Connect|top:u1                                                                                                                                                                                                                                                                                                                                     ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Beat_Generator:u0|fifo:u2|altsyncram:fifo_buf_rtl_0|altsyncram_ksg1:auto_generated|ALTSYNCRAM                                                                                                         ; AUTO ; Simple Dual Port ; 50           ; 16           ; 50           ; 16           ; 800  ; None ;
; Beat_Generator:u0|fifo:u5|altsyncram:fifo_buf_rtl_0|altsyncram_csg1:auto_generated|ALTSYNCRAM                                                                                                         ; AUTO ; Simple Dual Port ; 20           ; 16           ; 20           ; 16           ; 320  ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 100          ; 64           ; 100          ; 6400 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Sound_Connect|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Sound_Connect|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Sound_Connect|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Sound_Connect|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Sound_Connect|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Sound_Connect|top:u1|state                                                                                                                                                                                  ;
+---------------+---------------+---------------+-------------+-------------+------------+------------+------------+------------+--------------+------------+------------+------------+------------+--------------+------------+
; Name          ; state.ACK_EXT ; state.ADD_EXT ; state.STOP2 ; state.STOP1 ; state.ACK4 ; state.DATA ; state.ACK3 ; state.ADD3 ; state.START2 ; state.ACK2 ; state.ADD2 ; state.ACK1 ; state.ADD1 ; state.START1 ; state.IDLE ;
+---------------+---------------+---------------+-------------+-------------+------------+------------+------------+------------+--------------+------------+------------+------------+------------+--------------+------------+
; state.IDLE    ; 0             ; 0             ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0            ; 0          ;
; state.START1  ; 0             ; 0             ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 1            ; 1          ;
; state.ADD1    ; 0             ; 0             ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0            ; 0          ; 0          ; 0          ; 1          ; 0            ; 1          ;
; state.ACK1    ; 0             ; 0             ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0            ; 0          ; 0          ; 1          ; 0          ; 0            ; 1          ;
; state.ADD2    ; 0             ; 0             ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0            ; 0          ; 1          ; 0          ; 0          ; 0            ; 1          ;
; state.ACK2    ; 0             ; 0             ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0            ; 1          ; 0          ; 0          ; 0          ; 0            ; 1          ;
; state.START2  ; 0             ; 0             ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1            ; 0          ; 0          ; 0          ; 0          ; 0            ; 1          ;
; state.ADD3    ; 0             ; 0             ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0            ; 1          ;
; state.ACK3    ; 0             ; 0             ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0            ; 1          ;
; state.DATA    ; 0             ; 0             ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0            ; 1          ;
; state.ACK4    ; 0             ; 0             ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0            ; 1          ;
; state.STOP1   ; 0             ; 0             ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0            ; 1          ;
; state.STOP2   ; 0             ; 0             ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0            ; 1          ;
; state.ADD_EXT ; 0             ; 1             ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0            ; 1          ;
; state.ACK_EXT ; 1             ; 0             ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0            ; 1          ;
+---------------+---------------+---------------+-------------+-------------+------------+------------+------------+------------+--------------+------------+------------+------------+------------+--------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------+
; State Machine - |Sound_Connect|top:u1|cnt                 ;
+---------+---------+---------+---------+---------+---------+
; Name    ; cnt.000 ; cnt.011 ; cnt.010 ; cnt.001 ; cnt.101 ;
+---------+---------+---------+---------+---------+---------+
; cnt.101 ; 0       ; 0       ; 0       ; 0       ; 0       ;
; cnt.001 ; 0       ; 0       ; 0       ; 1       ; 1       ;
; cnt.010 ; 0       ; 0       ; 1       ; 0       ; 1       ;
; cnt.011 ; 0       ; 1       ; 0       ; 0       ; 1       ;
; cnt.000 ; 1       ; 0       ; 0       ; 0       ; 1       ;
+---------+---------+---------+---------+---------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Beat_Generator:u0|fifo:u1|write_addr[5]                                                                                                                                                ; Merged with Beat_Generator:u0|fifo:u0|write_addr[5]                                                                                                                                                ;
; Beat_Generator:u0|fifo:u2|write_addr[5]                                                                                                                                                ; Merged with Beat_Generator:u0|fifo:u0|write_addr[5]                                                                                                                                                ;
; Beat_Generator:u0|fifo:u1|write_addr[4]                                                                                                                                                ; Merged with Beat_Generator:u0|fifo:u0|write_addr[4]                                                                                                                                                ;
; Beat_Generator:u0|fifo:u2|write_addr[4]                                                                                                                                                ; Merged with Beat_Generator:u0|fifo:u0|write_addr[4]                                                                                                                                                ;
; Beat_Generator:u0|fifo:u1|write_addr[3]                                                                                                                                                ; Merged with Beat_Generator:u0|fifo:u0|write_addr[3]                                                                                                                                                ;
; Beat_Generator:u0|fifo:u2|write_addr[3]                                                                                                                                                ; Merged with Beat_Generator:u0|fifo:u0|write_addr[3]                                                                                                                                                ;
; Beat_Generator:u0|fifo:u1|write_addr[2]                                                                                                                                                ; Merged with Beat_Generator:u0|fifo:u0|write_addr[2]                                                                                                                                                ;
; Beat_Generator:u0|fifo:u2|write_addr[2]                                                                                                                                                ; Merged with Beat_Generator:u0|fifo:u0|write_addr[2]                                                                                                                                                ;
; Beat_Generator:u0|fifo:u1|write_addr[1]                                                                                                                                                ; Merged with Beat_Generator:u0|fifo:u0|write_addr[1]                                                                                                                                                ;
; Beat_Generator:u0|fifo:u2|write_addr[1]                                                                                                                                                ; Merged with Beat_Generator:u0|fifo:u0|write_addr[1]                                                                                                                                                ;
; Beat_Generator:u0|fifo:u1|write_addr[0]                                                                                                                                                ; Merged with Beat_Generator:u0|fifo:u0|write_addr[0]                                                                                                                                                ;
; Beat_Generator:u0|fifo:u2|write_addr[0]                                                                                                                                                ; Merged with Beat_Generator:u0|fifo:u0|write_addr[0]                                                                                                                                                ;
; Beat_Generator:u0|fifo:u1|read_addr[5]                                                                                                                                                 ; Merged with Beat_Generator:u0|fifo:u0|read_addr[5]                                                                                                                                                 ;
; Beat_Generator:u0|fifo:u2|read_addr[5]                                                                                                                                                 ; Merged with Beat_Generator:u0|fifo:u0|read_addr[5]                                                                                                                                                 ;
; Beat_Generator:u0|fifo:u1|read_addr[4]                                                                                                                                                 ; Merged with Beat_Generator:u0|fifo:u0|read_addr[4]                                                                                                                                                 ;
; Beat_Generator:u0|fifo:u2|read_addr[4]                                                                                                                                                 ; Merged with Beat_Generator:u0|fifo:u0|read_addr[4]                                                                                                                                                 ;
; Beat_Generator:u0|fifo:u1|read_addr[3]                                                                                                                                                 ; Merged with Beat_Generator:u0|fifo:u0|read_addr[3]                                                                                                                                                 ;
; Beat_Generator:u0|fifo:u2|read_addr[3]                                                                                                                                                 ; Merged with Beat_Generator:u0|fifo:u0|read_addr[3]                                                                                                                                                 ;
; Beat_Generator:u0|fifo:u1|read_addr[2]                                                                                                                                                 ; Merged with Beat_Generator:u0|fifo:u0|read_addr[2]                                                                                                                                                 ;
; Beat_Generator:u0|fifo:u2|read_addr[2]                                                                                                                                                 ; Merged with Beat_Generator:u0|fifo:u0|read_addr[2]                                                                                                                                                 ;
; Beat_Generator:u0|fifo:u1|read_addr[1]                                                                                                                                                 ; Merged with Beat_Generator:u0|fifo:u0|read_addr[1]                                                                                                                                                 ;
; Beat_Generator:u0|fifo:u2|read_addr[1]                                                                                                                                                 ; Merged with Beat_Generator:u0|fifo:u0|read_addr[1]                                                                                                                                                 ;
; Beat_Generator:u0|fifo:u1|read_addr[0]                                                                                                                                                 ; Merged with Beat_Generator:u0|fifo:u0|read_addr[0]                                                                                                                                                 ;
; Beat_Generator:u0|fifo:u2|read_addr[0]                                                                                                                                                 ; Merged with Beat_Generator:u0|fifo:u0|read_addr[0]                                                                                                                                                 ;
; Beat_Generator:u0|fifo:u1|write_addr[6]                                                                                                                                                ; Merged with Beat_Generator:u0|fifo:u0|write_addr[6]                                                                                                                                                ;
; Beat_Generator:u0|fifo:u2|write_addr[6]                                                                                                                                                ; Merged with Beat_Generator:u0|fifo:u0|write_addr[6]                                                                                                                                                ;
; Beat_Generator:u0|fifo:u1|read_addr[6]                                                                                                                                                 ; Merged with Beat_Generator:u0|fifo:u0|read_addr[6]                                                                                                                                                 ;
; Beat_Generator:u0|fifo:u2|read_addr[6]                                                                                                                                                 ; Merged with Beat_Generator:u0|fifo:u0|read_addr[6]                                                                                                                                                 ;
; Beat_Generator:u0|fifo:u1|empty                                                                                                                                                        ; Merged with Beat_Generator:u0|fifo:u0|empty                                                                                                                                                        ;
; Beat_Generator:u0|fifo:u2|empty                                                                                                                                                        ; Merged with Beat_Generator:u0|fifo:u0|empty                                                                                                                                                        ;
; top:u1|cnt.101                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                        ;
; top:u1|state~19                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                        ;
; top:u1|state~20                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                        ;
; top:u1|state~21                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                        ;
; top:u1|state~22                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                        ;
; top:u1|cnt~4                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                        ;
; top:u1|cnt~5                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                        ;
; top:u1|cnt_sum[0]                                                                                                                                                                      ; Merged with top:u1|cnt_10ms[0]                                                                                                                                                                     ;
; top:u1|cnt_sum[1]                                                                                                                                                                      ; Merged with top:u1|cnt_10ms[1]                                                                                                                                                                     ;
; Beat_Generator:u0|avgZ[26..31]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Beat_Generator:u0|avgZ_new[26..31]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Beat_Generator:u0|avgZ_diff[27..31]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 56                                                                                                                                                 ;                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 16                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Beat_Generator:u0|avgZ[31]                                                                                                                                   ; Stuck at GND              ; Beat_Generator:u0|avgZ_new[31], Beat_Generator:u0|avgZ_diff[31]                                                                                               ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; Beat_Generator:u0|avgZ[30]                                                                                                                                   ; Stuck at GND              ; Beat_Generator:u0|avgZ_new[30], Beat_Generator:u0|avgZ_diff[30]                                                                                               ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; Beat_Generator:u0|avgZ[29]                                                                                                                                   ; Stuck at GND              ; Beat_Generator:u0|avgZ_new[29], Beat_Generator:u0|avgZ_diff[29]                                                                                               ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; Beat_Generator:u0|avgZ[28]                                                                                                                                   ; Stuck at GND              ; Beat_Generator:u0|avgZ_new[28], Beat_Generator:u0|avgZ_diff[28]                                                                                               ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; Beat_Generator:u0|avgZ[27]                                                                                                                                   ; Stuck at GND              ; Beat_Generator:u0|avgZ_new[27], Beat_Generator:u0|avgZ_diff[27]                                                                                               ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; Beat_Generator:u0|avgZ[26]                                                                                                                                   ; Stuck at GND              ; Beat_Generator:u0|avgZ_new[26]                                                                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1972  ;
; Number of registers using Synchronous Clear  ; 48    ;
; Number of registers using Synchronous Load   ; 101   ;
; Number of registers using Asynchronous Clear ; 748   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 791   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Beat_Generator:u0|count_fifo_length2[3]                                                                                                                                                                                                                                                                                         ; 2       ;
; Beat_Generator:u0|count_fifo_length2[5]                                                                                                                                                                                                                                                                                         ; 2       ;
; Beat_Generator:u0|count_fifo_length[2]                                                                                                                                                                                                                                                                                          ; 2       ;
; Beat_Generator:u0|count_fifo_length[5]                                                                                                                                                                                                                                                                                          ; 2       ;
; Beat_Generator:u0|count_fifo_length[6]                                                                                                                                                                                                                                                                                          ; 2       ;
; Beat_Generator:u0|fifo:u0|empty                                                                                                                                                                                                                                                                                                 ; 3       ;
; top:u1|sda_r                                                                                                                                                                                                                                                                                                                    ; 7       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 17                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                            ;
+---------------------------------------+------------------------------------------+------+
; Register Name                         ; Megafunction                             ; Type ;
+---------------------------------------+------------------------------------------+------+
; Beat_Generator:u0|fifo:u5|dout[0..15] ; Beat_Generator:u0|fifo:u5|fifo_buf_rtl_0 ; RAM  ;
; Beat_Generator:u0|fifo:u2|dout[0..15] ; Beat_Generator:u0|fifo:u2|fifo_buf_rtl_0 ; RAM  ;
+---------------------------------------+------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Sound_Connect|Beat_Generator:u0|sumZ[10]                                                                                                                                                                                                                                                                                                                               ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Sound_Connect|top:u1|db_r[6]                                                                                                                                                                                                                                                                                                                                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Sound_Connect|top:u1|times[4]                                                                                                                                                                                                                                                                                                                                          ;
; 9:1                ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |Sound_Connect|top:u1|num[3]                                                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                        ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Sound_Connect|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Sound_Connect|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Sound_Connect|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Sound_Connect|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Sound_Connect|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |Sound_Connect|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |Sound_Connect|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for Beat_Generator:u0|fifo:u5|altsyncram:fifo_buf_rtl_0|altsyncram_csg1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for Beat_Generator:u0|fifo:u2|altsyncram:fifo_buf_rtl_0|altsyncram_ksg1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Beat_Generator:u0 ;
+----------------+----------+------------------------------------+
; Parameter Name ; Value    ; Type                               ;
+----------------+----------+------------------------------------+
; fifo_length    ; 01100100 ; Unsigned Binary                    ;
; fifo_length2   ; 00101000 ; Unsigned Binary                    ;
+----------------+----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Beat_Generator:u0|fifo:u0 ;
+------------------+-------+---------------------------------------------+
; Parameter Name   ; Value ; Type                                        ;
+------------------+-------+---------------------------------------------+
; fifo_data_width  ; 16    ; Signed Integer                              ;
; fifo_buffer_size ; 101   ; Signed Integer                              ;
+------------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Beat_Generator:u0|fifo:u1 ;
+------------------+-------+---------------------------------------------+
; Parameter Name   ; Value ; Type                                        ;
+------------------+-------+---------------------------------------------+
; fifo_data_width  ; 16    ; Signed Integer                              ;
; fifo_buffer_size ; 101   ; Signed Integer                              ;
+------------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Beat_Generator:u0|fifo:u2 ;
+------------------+-------+---------------------------------------------+
; Parameter Name   ; Value ; Type                                        ;
+------------------+-------+---------------------------------------------+
; fifo_data_width  ; 16    ; Signed Integer                              ;
; fifo_buffer_size ; 101   ; Signed Integer                              ;
+------------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Beat_Generator:u0|fifo:u3 ;
+------------------+-------+---------------------------------------------+
; Parameter Name   ; Value ; Type                                        ;
+------------------+-------+---------------------------------------------+
; fifo_data_width  ; 16    ; Signed Integer                              ;
; fifo_buffer_size ; 41    ; Signed Integer                              ;
+------------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Beat_Generator:u0|fifo:u4 ;
+------------------+-------+---------------------------------------------+
; Parameter Name   ; Value ; Type                                        ;
+------------------+-------+---------------------------------------------+
; fifo_data_width  ; 16    ; Signed Integer                              ;
; fifo_buffer_size ; 41    ; Signed Integer                              ;
+------------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Beat_Generator:u0|fifo:u5 ;
+------------------+-------+---------------------------------------------+
; Parameter Name   ; Value ; Type                                        ;
+------------------+-------+---------------------------------------------+
; fifo_data_width  ; 16    ; Signed Integer                              ;
; fifo_buffer_size ; 41    ; Signed Integer                              ;
+------------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u1 ;
+----------------+-------+----------------------------+
; Parameter Name ; Value ; Type                       ;
+----------------+-------+----------------------------+
; IDLE           ; 0000  ; Unsigned Binary            ;
; START1         ; 0001  ; Unsigned Binary            ;
; ADD1           ; 0010  ; Unsigned Binary            ;
; ACK1           ; 0011  ; Unsigned Binary            ;
; ADD2           ; 0100  ; Unsigned Binary            ;
; ACK2           ; 0101  ; Unsigned Binary            ;
; START2         ; 0110  ; Unsigned Binary            ;
; ADD3           ; 0111  ; Unsigned Binary            ;
; ACK3           ; 1000  ; Unsigned Binary            ;
; DATA           ; 1001  ; Unsigned Binary            ;
; ACK4           ; 1010  ; Unsigned Binary            ;
; STOP1          ; 1011  ; Unsigned Binary            ;
; STOP2          ; 1100  ; Unsigned Binary            ;
; ADD_EXT        ; 1101  ; Unsigned Binary            ;
; ACK_EXT        ; 1110  ; Unsigned Binary            ;
+----------------+-------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                            ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                    ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_data_bits                                   ; 100                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_bits                                ; 100                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_sample_depth                                ; 64                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_segment_size                                ; 64                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                             ; String         ;
; sld_inversion_mask_length                       ; 320                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                        ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_storage_qualifier_bits                      ; 100                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Beat_Generator:u0|fifo:u5|altsyncram:fifo_buf_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                  ;
; WIDTH_A                            ; 16                   ; Untyped                                  ;
; WIDTHAD_A                          ; 5                    ; Untyped                                  ;
; NUMWORDS_A                         ; 20                   ; Untyped                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 16                   ; Untyped                                  ;
; WIDTHAD_B                          ; 5                    ; Untyped                                  ;
; NUMWORDS_B                         ; 20                   ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_csg1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Beat_Generator:u0|fifo:u2|altsyncram:fifo_buf_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                  ;
; WIDTH_A                            ; 16                   ; Untyped                                  ;
; WIDTHAD_A                          ; 6                    ; Untyped                                  ;
; NUMWORDS_A                         ; 50                   ; Untyped                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 16                   ; Untyped                                  ;
; WIDTHAD_B                          ; 6                    ; Untyped                                  ;
; NUMWORDS_B                         ; 50                   ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_ksg1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Beat_Generator:u0|lpm_divide:Div2 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 7              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_3jm ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Beat_Generator:u0|lpm_mult:Mult0   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 6            ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 38           ; Untyped             ;
; LPM_WIDTHR                                     ; 38           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_dft     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Beat_Generator:u0|lpm_divide:Div3 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 7              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_3jm ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                ;
+-------------------------------------------+-----------------------------------------------------+
; Name                                      ; Value                                               ;
+-------------------------------------------+-----------------------------------------------------+
; Number of entity instances                ; 2                                                   ;
; Entity Instance                           ; Beat_Generator:u0|fifo:u5|altsyncram:fifo_buf_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                           ;
;     -- WIDTH_A                            ; 16                                                  ;
;     -- NUMWORDS_A                         ; 20                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                        ;
;     -- WIDTH_B                            ; 16                                                  ;
;     -- NUMWORDS_B                         ; 20                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                            ;
; Entity Instance                           ; Beat_Generator:u0|fifo:u2|altsyncram:fifo_buf_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                           ;
;     -- WIDTH_A                            ; 16                                                  ;
;     -- NUMWORDS_A                         ; 50                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                        ;
;     -- WIDTH_B                            ; 16                                                  ;
;     -- NUMWORDS_B                         ; 50                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                            ;
+-------------------------------------------+-----------------------------------------------------+


+--------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                           ;
+---------------------------------------+----------------------------------+
; Name                                  ; Value                            ;
+---------------------------------------+----------------------------------+
; Number of entity instances            ; 1                                ;
; Entity Instance                       ; Beat_Generator:u0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 6                                ;
;     -- LPM_WIDTHB                     ; 32                               ;
;     -- LPM_WIDTHP                     ; 38                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
+---------------------------------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Beat_Generator:u0|fifo:u5"                                                                                        ;
+-------+--------+------------------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity         ; Details                                                                                                  ;
+-------+--------+------------------+----------------------------------------------------------------------------------------------------------+
; wr_en ; Input  ; Info             ; Stuck at VCC                                                                                             ;
; din   ; Input  ; Critical Warning ; Can't connect array with 32 elements in array dimension 1 to port with 16 elements in the same dimension ;
; dout  ; Output ; Critical Warning ; Can't connect array with 32 elements in array dimension 1 to port with 16 elements in the same dimension ;
+-------+--------+------------------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Beat_Generator:u0|fifo:u4"                                                                                              ;
+-------------+--------+------------------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity         ; Details                                                                                                  ;
+-------------+--------+------------------+----------------------------------------------------------------------------------------------------------+
; wr_en       ; Input  ; Info             ; Stuck at VCC                                                                                             ;
; din         ; Input  ; Critical Warning ; Can't connect array with 32 elements in array dimension 1 to port with 16 elements in the same dimension ;
; dout        ; Output ; Critical Warning ; Can't connect array with 32 elements in array dimension 1 to port with 16 elements in the same dimension ;
; dout[15..0] ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
+-------------+--------+------------------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Beat_Generator:u0|fifo:u3"                                                                                              ;
+-------------+--------+------------------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity         ; Details                                                                                                  ;
+-------------+--------+------------------+----------------------------------------------------------------------------------------------------------+
; wr_en       ; Input  ; Info             ; Stuck at VCC                                                                                             ;
; din         ; Input  ; Critical Warning ; Can't connect array with 32 elements in array dimension 1 to port with 16 elements in the same dimension ;
; dout        ; Output ; Critical Warning ; Can't connect array with 32 elements in array dimension 1 to port with 16 elements in the same dimension ;
; dout[15..0] ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; full        ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; empty       ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
+-------------+--------+------------------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "Beat_Generator:u0|fifo:u2" ;
+-------+-------+----------+----------------------------+
; Port  ; Type  ; Severity ; Details                    ;
+-------+-------+----------+----------------------------+
; wr_en ; Input ; Info     ; Stuck at VCC               ;
+-------+-------+----------+----------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "Beat_Generator:u0|fifo:u1" ;
+-------+-------+----------+----------------------------+
; Port  ; Type  ; Severity ; Details                    ;
+-------+-------+----------+----------------------------+
; wr_en ; Input ; Info     ; Stuck at VCC               ;
+-------+-------+----------+----------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "Beat_Generator:u0|fifo:u0" ;
+-------+-------+----------+----------------------------+
; Port  ; Type  ; Severity ; Details                    ;
+-------+-------+----------+----------------------------+
; wr_en ; Input ; Info     ; Stuck at VCC               ;
+-------+-------+----------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 100                 ; 100              ; 64           ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 104                         ;
; cycloneiii_ff         ; 427                         ;
;     CLR               ; 189                         ;
;     ENA               ; 172                         ;
;     ENA CLR           ; 28                          ;
;     ENA CLR SLD       ; 5                           ;
;     ENA SLD           ; 32                          ;
;     plain             ; 1                           ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 1583                        ;
;     arith             ; 564                         ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 158                         ;
;         3 data inputs ; 402                         ;
;     normal            ; 1019                        ;
;         0 data inputs ; 55                          ;
;         1 data inputs ; 46                          ;
;         2 data inputs ; 480                         ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 407                         ;
; cycloneiii_mac_mult   ; 2                           ;
; cycloneiii_mac_out    ; 2                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 73.50                       ;
; Average LUT depth     ; 44.25                       ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 583                                                    ;
; cycloneiii_ff         ; 1455                                                   ;
;     CLR               ; 130                                                    ;
;     ENA               ; 90                                                     ;
;     ENA CLR           ; 358                                                    ;
;     ENA SCLR SLD      ; 36                                                     ;
;     ENA SLD           ; 7                                                      ;
;     SLD               ; 11                                                     ;
;     plain             ; 823                                                    ;
; cycloneiii_lcell_comb ; 610                                                    ;
;     arith             ; 59                                                     ;
;         2 data inputs ; 58                                                     ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 551                                                    ;
;         0 data inputs ; 6                                                      ;
;         1 data inputs ; 4                                                      ;
;         2 data inputs ; 21                                                     ;
;         3 data inputs ; 177                                                    ;
;         4 data inputs ; 343                                                    ;
; cycloneiii_ram_block  ; 100                                                    ;
;                       ;                                                        ;
; Max LUT depth         ; 4.10                                                   ;
; Average LUT depth     ; 1.57                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 106                                      ;
; cycloneiii_ff         ; 90                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 32                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 15                                       ;
; cycloneiii_lcell_comb ; 120                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 112                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 7                                        ;
;         2 data inputs ; 20                                       ;
;         3 data inputs ; 34                                       ;
;         4 data inputs ; 50                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.76                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:03     ;
; Top                            ; 00:00:03     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                      ;
+------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                               ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Beat_Generator:u0|X_coordinate[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[0]                   ; N/A     ;
; Beat_Generator:u0|X_coordinate[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[0]                   ; N/A     ;
; Beat_Generator:u0|X_coordinate[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[10]                  ; N/A     ;
; Beat_Generator:u0|X_coordinate[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[10]                  ; N/A     ;
; Beat_Generator:u0|X_coordinate[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[11]                  ; N/A     ;
; Beat_Generator:u0|X_coordinate[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[11]                  ; N/A     ;
; Beat_Generator:u0|X_coordinate[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[12]                  ; N/A     ;
; Beat_Generator:u0|X_coordinate[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[12]                  ; N/A     ;
; Beat_Generator:u0|X_coordinate[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[13]                  ; N/A     ;
; Beat_Generator:u0|X_coordinate[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[13]                  ; N/A     ;
; Beat_Generator:u0|X_coordinate[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[14]                  ; N/A     ;
; Beat_Generator:u0|X_coordinate[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[14]                  ; N/A     ;
; Beat_Generator:u0|X_coordinate[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[15]                  ; N/A     ;
; Beat_Generator:u0|X_coordinate[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[15]                  ; N/A     ;
; Beat_Generator:u0|X_coordinate[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[1]                   ; N/A     ;
; Beat_Generator:u0|X_coordinate[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[1]                   ; N/A     ;
; Beat_Generator:u0|X_coordinate[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[2]                   ; N/A     ;
; Beat_Generator:u0|X_coordinate[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[2]                   ; N/A     ;
; Beat_Generator:u0|X_coordinate[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[3]                   ; N/A     ;
; Beat_Generator:u0|X_coordinate[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[3]                   ; N/A     ;
; Beat_Generator:u0|X_coordinate[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[4]                   ; N/A     ;
; Beat_Generator:u0|X_coordinate[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[4]                   ; N/A     ;
; Beat_Generator:u0|X_coordinate[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[5]                   ; N/A     ;
; Beat_Generator:u0|X_coordinate[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[5]                   ; N/A     ;
; Beat_Generator:u0|X_coordinate[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[6]                   ; N/A     ;
; Beat_Generator:u0|X_coordinate[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[6]                   ; N/A     ;
; Beat_Generator:u0|X_coordinate[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[7]                   ; N/A     ;
; Beat_Generator:u0|X_coordinate[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[7]                   ; N/A     ;
; Beat_Generator:u0|X_coordinate[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[8]                   ; N/A     ;
; Beat_Generator:u0|X_coordinate[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[8]                   ; N/A     ;
; Beat_Generator:u0|X_coordinate[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[9]                   ; N/A     ;
; Beat_Generator:u0|X_coordinate[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[9]                   ; N/A     ;
; Beat_Generator:u0|Y_coordinate[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[0]                   ; N/A     ;
; Beat_Generator:u0|Y_coordinate[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[0]                   ; N/A     ;
; Beat_Generator:u0|Y_coordinate[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[10]                  ; N/A     ;
; Beat_Generator:u0|Y_coordinate[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[10]                  ; N/A     ;
; Beat_Generator:u0|Y_coordinate[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[11]                  ; N/A     ;
; Beat_Generator:u0|Y_coordinate[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[11]                  ; N/A     ;
; Beat_Generator:u0|Y_coordinate[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[12]                  ; N/A     ;
; Beat_Generator:u0|Y_coordinate[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[12]                  ; N/A     ;
; Beat_Generator:u0|Y_coordinate[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[13]                  ; N/A     ;
; Beat_Generator:u0|Y_coordinate[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[13]                  ; N/A     ;
; Beat_Generator:u0|Y_coordinate[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[14]                  ; N/A     ;
; Beat_Generator:u0|Y_coordinate[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[14]                  ; N/A     ;
; Beat_Generator:u0|Y_coordinate[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[15]                  ; N/A     ;
; Beat_Generator:u0|Y_coordinate[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[15]                  ; N/A     ;
; Beat_Generator:u0|Y_coordinate[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[1]                   ; N/A     ;
; Beat_Generator:u0|Y_coordinate[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[1]                   ; N/A     ;
; Beat_Generator:u0|Y_coordinate[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[2]                   ; N/A     ;
; Beat_Generator:u0|Y_coordinate[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[2]                   ; N/A     ;
; Beat_Generator:u0|Y_coordinate[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[3]                   ; N/A     ;
; Beat_Generator:u0|Y_coordinate[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[3]                   ; N/A     ;
; Beat_Generator:u0|Y_coordinate[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[4]                   ; N/A     ;
; Beat_Generator:u0|Y_coordinate[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[4]                   ; N/A     ;
; Beat_Generator:u0|Y_coordinate[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[5]                   ; N/A     ;
; Beat_Generator:u0|Y_coordinate[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[5]                   ; N/A     ;
; Beat_Generator:u0|Y_coordinate[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[6]                   ; N/A     ;
; Beat_Generator:u0|Y_coordinate[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[6]                   ; N/A     ;
; Beat_Generator:u0|Y_coordinate[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[7]                   ; N/A     ;
; Beat_Generator:u0|Y_coordinate[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[7]                   ; N/A     ;
; Beat_Generator:u0|Y_coordinate[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[8]                   ; N/A     ;
; Beat_Generator:u0|Y_coordinate[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[8]                   ; N/A     ;
; Beat_Generator:u0|Y_coordinate[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[9]                   ; N/A     ;
; Beat_Generator:u0|Y_coordinate[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[9]                   ; N/A     ;
; Beat_Generator:u0|Z_coordinate[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[0]                   ; N/A     ;
; Beat_Generator:u0|Z_coordinate[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[0]                   ; N/A     ;
; Beat_Generator:u0|Z_coordinate[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[10]                  ; N/A     ;
; Beat_Generator:u0|Z_coordinate[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[10]                  ; N/A     ;
; Beat_Generator:u0|Z_coordinate[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[11]                  ; N/A     ;
; Beat_Generator:u0|Z_coordinate[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[11]                  ; N/A     ;
; Beat_Generator:u0|Z_coordinate[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[12]                  ; N/A     ;
; Beat_Generator:u0|Z_coordinate[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[12]                  ; N/A     ;
; Beat_Generator:u0|Z_coordinate[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[13]                  ; N/A     ;
; Beat_Generator:u0|Z_coordinate[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[13]                  ; N/A     ;
; Beat_Generator:u0|Z_coordinate[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[14]                  ; N/A     ;
; Beat_Generator:u0|Z_coordinate[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[14]                  ; N/A     ;
; Beat_Generator:u0|Z_coordinate[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[15]                  ; N/A     ;
; Beat_Generator:u0|Z_coordinate[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[15]                  ; N/A     ;
; Beat_Generator:u0|Z_coordinate[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[1]                   ; N/A     ;
; Beat_Generator:u0|Z_coordinate[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[1]                   ; N/A     ;
; Beat_Generator:u0|Z_coordinate[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[2]                   ; N/A     ;
; Beat_Generator:u0|Z_coordinate[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[2]                   ; N/A     ;
; Beat_Generator:u0|Z_coordinate[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[3]                   ; N/A     ;
; Beat_Generator:u0|Z_coordinate[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[3]                   ; N/A     ;
; Beat_Generator:u0|Z_coordinate[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[4]                   ; N/A     ;
; Beat_Generator:u0|Z_coordinate[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[4]                   ; N/A     ;
; Beat_Generator:u0|Z_coordinate[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[5]                   ; N/A     ;
; Beat_Generator:u0|Z_coordinate[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[5]                   ; N/A     ;
; Beat_Generator:u0|Z_coordinate[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[6]                   ; N/A     ;
; Beat_Generator:u0|Z_coordinate[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[6]                   ; N/A     ;
; Beat_Generator:u0|Z_coordinate[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[7]                   ; N/A     ;
; Beat_Generator:u0|Z_coordinate[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[7]                   ; N/A     ;
; Beat_Generator:u0|Z_coordinate[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[8]                   ; N/A     ;
; Beat_Generator:u0|Z_coordinate[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[8]                   ; N/A     ;
; Beat_Generator:u0|Z_coordinate[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[9]                   ; N/A     ;
; Beat_Generator:u0|Z_coordinate[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[9]                   ; N/A     ;
; beat                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Beat_Generator:u0|beat_en           ; N/A     ;
; beat                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Beat_Generator:u0|beat_en           ; N/A     ;
; beat_int[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Beat_Generator:u0|beat_intensity[0] ; N/A     ;
; beat_int[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Beat_Generator:u0|beat_intensity[0] ; N/A     ;
; beat_int[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Beat_Generator:u0|beat_intensity[1] ; N/A     ;
; beat_int[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Beat_Generator:u0|beat_intensity[1] ; N/A     ;
; clk                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                 ; N/A     ;
; scale_clock:u2|clk_Hz              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scale_clock:u2|clk_Hz_i             ; N/A     ;
; scale_clock:u2|clk_Hz              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scale_clock:u2|clk_Hz_i             ; N/A     ;
; top:u1|X_Accel[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[0]                   ; N/A     ;
; top:u1|X_Accel[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[0]                   ; N/A     ;
; top:u1|X_Accel[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[10]                  ; N/A     ;
; top:u1|X_Accel[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[10]                  ; N/A     ;
; top:u1|X_Accel[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[11]                  ; N/A     ;
; top:u1|X_Accel[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[11]                  ; N/A     ;
; top:u1|X_Accel[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[12]                  ; N/A     ;
; top:u1|X_Accel[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[12]                  ; N/A     ;
; top:u1|X_Accel[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[13]                  ; N/A     ;
; top:u1|X_Accel[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[13]                  ; N/A     ;
; top:u1|X_Accel[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[14]                  ; N/A     ;
; top:u1|X_Accel[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[14]                  ; N/A     ;
; top:u1|X_Accel[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[15]                  ; N/A     ;
; top:u1|X_Accel[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[15]                  ; N/A     ;
; top:u1|X_Accel[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[1]                   ; N/A     ;
; top:u1|X_Accel[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[1]                   ; N/A     ;
; top:u1|X_Accel[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[2]                   ; N/A     ;
; top:u1|X_Accel[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[2]                   ; N/A     ;
; top:u1|X_Accel[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[3]                   ; N/A     ;
; top:u1|X_Accel[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[3]                   ; N/A     ;
; top:u1|X_Accel[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[4]                   ; N/A     ;
; top:u1|X_Accel[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[4]                   ; N/A     ;
; top:u1|X_Accel[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[5]                   ; N/A     ;
; top:u1|X_Accel[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[5]                   ; N/A     ;
; top:u1|X_Accel[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[6]                   ; N/A     ;
; top:u1|X_Accel[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[6]                   ; N/A     ;
; top:u1|X_Accel[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[7]                   ; N/A     ;
; top:u1|X_Accel[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[7]                   ; N/A     ;
; top:u1|X_Accel[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[8]                   ; N/A     ;
; top:u1|X_Accel[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[8]                   ; N/A     ;
; top:u1|X_Accel[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[9]                   ; N/A     ;
; top:u1|X_Accel[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|X_Accel[9]                   ; N/A     ;
; top:u1|Y_Accel[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[0]                   ; N/A     ;
; top:u1|Y_Accel[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[0]                   ; N/A     ;
; top:u1|Y_Accel[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[10]                  ; N/A     ;
; top:u1|Y_Accel[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[10]                  ; N/A     ;
; top:u1|Y_Accel[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[11]                  ; N/A     ;
; top:u1|Y_Accel[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[11]                  ; N/A     ;
; top:u1|Y_Accel[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[12]                  ; N/A     ;
; top:u1|Y_Accel[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[12]                  ; N/A     ;
; top:u1|Y_Accel[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[13]                  ; N/A     ;
; top:u1|Y_Accel[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[13]                  ; N/A     ;
; top:u1|Y_Accel[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[14]                  ; N/A     ;
; top:u1|Y_Accel[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[14]                  ; N/A     ;
; top:u1|Y_Accel[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[15]                  ; N/A     ;
; top:u1|Y_Accel[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[15]                  ; N/A     ;
; top:u1|Y_Accel[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[1]                   ; N/A     ;
; top:u1|Y_Accel[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[1]                   ; N/A     ;
; top:u1|Y_Accel[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[2]                   ; N/A     ;
; top:u1|Y_Accel[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[2]                   ; N/A     ;
; top:u1|Y_Accel[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[3]                   ; N/A     ;
; top:u1|Y_Accel[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[3]                   ; N/A     ;
; top:u1|Y_Accel[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[4]                   ; N/A     ;
; top:u1|Y_Accel[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[4]                   ; N/A     ;
; top:u1|Y_Accel[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[5]                   ; N/A     ;
; top:u1|Y_Accel[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[5]                   ; N/A     ;
; top:u1|Y_Accel[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[6]                   ; N/A     ;
; top:u1|Y_Accel[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[6]                   ; N/A     ;
; top:u1|Y_Accel[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[7]                   ; N/A     ;
; top:u1|Y_Accel[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[7]                   ; N/A     ;
; top:u1|Y_Accel[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[8]                   ; N/A     ;
; top:u1|Y_Accel[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[8]                   ; N/A     ;
; top:u1|Y_Accel[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[9]                   ; N/A     ;
; top:u1|Y_Accel[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Y_Accel[9]                   ; N/A     ;
; top:u1|Z_Accel[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[0]                   ; N/A     ;
; top:u1|Z_Accel[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[0]                   ; N/A     ;
; top:u1|Z_Accel[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[10]                  ; N/A     ;
; top:u1|Z_Accel[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[10]                  ; N/A     ;
; top:u1|Z_Accel[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[11]                  ; N/A     ;
; top:u1|Z_Accel[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[11]                  ; N/A     ;
; top:u1|Z_Accel[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[12]                  ; N/A     ;
; top:u1|Z_Accel[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[12]                  ; N/A     ;
; top:u1|Z_Accel[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[13]                  ; N/A     ;
; top:u1|Z_Accel[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[13]                  ; N/A     ;
; top:u1|Z_Accel[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[14]                  ; N/A     ;
; top:u1|Z_Accel[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[14]                  ; N/A     ;
; top:u1|Z_Accel[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[15]                  ; N/A     ;
; top:u1|Z_Accel[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[15]                  ; N/A     ;
; top:u1|Z_Accel[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[1]                   ; N/A     ;
; top:u1|Z_Accel[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[1]                   ; N/A     ;
; top:u1|Z_Accel[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[2]                   ; N/A     ;
; top:u1|Z_Accel[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[2]                   ; N/A     ;
; top:u1|Z_Accel[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[3]                   ; N/A     ;
; top:u1|Z_Accel[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[3]                   ; N/A     ;
; top:u1|Z_Accel[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[4]                   ; N/A     ;
; top:u1|Z_Accel[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[4]                   ; N/A     ;
; top:u1|Z_Accel[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[5]                   ; N/A     ;
; top:u1|Z_Accel[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[5]                   ; N/A     ;
; top:u1|Z_Accel[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[6]                   ; N/A     ;
; top:u1|Z_Accel[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[6]                   ; N/A     ;
; top:u1|Z_Accel[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[7]                   ; N/A     ;
; top:u1|Z_Accel[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[7]                   ; N/A     ;
; top:u1|Z_Accel[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[8]                   ; N/A     ;
; top:u1|Z_Accel[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[8]                   ; N/A     ;
; top:u1|Z_Accel[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[9]                   ; N/A     ;
; top:u1|Z_Accel[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|Z_Accel[9]                   ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
+------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Sat May 28 17:01:02 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Beat_Dude -c Data_Display
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file fifo.vhd
    Info (12022): Found design unit 1: fifo-behavior File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/fifo.vhd Line: 29
    Info (12023): Found entity 1: fifo File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/fifo.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file scale_clock.vhd
    Info (12022): Found design unit 1: scale_clock-Behavioral File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/Scale_Clock.vhd Line: 15
    Info (12023): Found entity 1: scale_clock File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/Scale_Clock.vhd Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file beat_generator.v
    Info (12023): Found entity 1: Beat_Generator File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/Beat_Generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sound_connect.v
    Info (12023): Found entity 1: Sound_Connect File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/Sound_Connect.v Line: 1
Warning (10238): Verilog Module Declaration warning at Top.v(16): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "top" File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/Top.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/Top.v Line: 4
Warning (10236): Verilog HDL Implicit Net warning at Beat_Generator.v(106): created implicit net for "full" File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/Beat_Generator.v Line: 106
Warning (10236): Verilog HDL Implicit Net warning at Beat_Generator.v(107): created implicit net for "empty" File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/Beat_Generator.v Line: 107
Info (12127): Elaborating entity "Sound_Connect" for the top level hierarchy
Info (12128): Elaborating entity "Beat_Generator" for hierarchy "Beat_Generator:u0" File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/Sound_Connect.v Line: 34
Info (12128): Elaborating entity "fifo" for hierarchy "Beat_Generator:u0|fifo:u0" File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/Beat_Generator.v Line: 67
Info (12128): Elaborating entity "fifo" for hierarchy "Beat_Generator:u0|fifo:u3" File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/Beat_Generator.v Line: 108
Info (12128): Elaborating entity "top" for hierarchy "top:u1" File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/Sound_Connect.v Line: 45
Warning (10036): Verilog HDL or VHDL warning at Top.v(60): object "X_Gy" assigned a value but never read File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/Top.v Line: 60
Warning (10036): Verilog HDL or VHDL warning at Top.v(61): object "Y_Gy" assigned a value but never read File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/Top.v Line: 61
Warning (10036): Verilog HDL or VHDL warning at Top.v(62): object "Z_Gy" assigned a value but never read File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/Top.v Line: 62
Info (12128): Elaborating entity "scale_clock" for hierarchy "scale_clock:u2" File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/Sound_Connect.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0124.tdf
    Info (12023): Found entity 1: altsyncram_0124 File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/db/altsyncram_0124.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/db/mux_rsc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_shi.tdf
    Info (12023): Found entity 1: cntr_shi File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/db/cntr_shi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/db/cmpr_tgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_05j.tdf
    Info (12023): Found entity 1: cntr_05j File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/db/cntr_05j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/db/cntr_egi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/db/cmpr_qgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2016.05.28.17:01:20 Progress: Loading sldabc1bcf2/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldabc1bcf2/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/db/ip/sldabc1bcf2/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldabc1bcf2/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/db/ip/sldabc1bcf2/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldabc1bcf2/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/db/ip/sldabc1bcf2/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldabc1bcf2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/db/ip/sldabc1bcf2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldabc1bcf2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/db/ip/sldabc1bcf2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 92
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/db/ip/sldabc1bcf2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldabc1bcf2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/db/ip/sldabc1bcf2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Beat_Generator:u0|fifo:u5|fifo_buf_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 20
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 20
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Beat_Generator:u0|fifo:u2|fifo_buf_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 50
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 3 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Beat_Generator:u0|Div2" File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/Beat_Generator.v Line: 163
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Beat_Generator:u0|Mult0" File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/Beat_Generator.v Line: 219
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Beat_Generator:u0|Div3" File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/Beat_Generator.v Line: 219
Info (12130): Elaborated megafunction instantiation "Beat_Generator:u0|fifo:u5|altsyncram:fifo_buf_rtl_0"
Info (12133): Instantiated megafunction "Beat_Generator:u0|fifo:u5|altsyncram:fifo_buf_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "20"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "20"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_csg1.tdf
    Info (12023): Found entity 1: altsyncram_csg1 File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/db/altsyncram_csg1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Beat_Generator:u0|fifo:u2|altsyncram:fifo_buf_rtl_0"
Info (12133): Instantiated megafunction "Beat_Generator:u0|fifo:u2|altsyncram:fifo_buf_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "50"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ksg1.tdf
    Info (12023): Found entity 1: altsyncram_ksg1 File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/db/altsyncram_ksg1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Beat_Generator:u0|lpm_divide:Div2" File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/Beat_Generator.v Line: 163
Info (12133): Instantiated megafunction "Beat_Generator:u0|lpm_divide:Div2" with the following parameter: File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/Beat_Generator.v Line: 163
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf
    Info (12023): Found entity 1: lpm_divide_3jm File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/db/lpm_divide_3jm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_rlh File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/db/sign_div_unsign_rlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf
    Info (12023): Found entity 1: alt_u_div_a7f File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/db/alt_u_div_a7f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "Beat_Generator:u0|lpm_mult:Mult0" File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/Beat_Generator.v Line: 219
Info (12133): Instantiated megafunction "Beat_Generator:u0|lpm_mult:Mult0" with the following parameter: File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/Beat_Generator.v Line: 219
    Info (12134): Parameter "LPM_WIDTHA" = "6"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "38"
    Info (12134): Parameter "LPM_WIDTHR" = "38"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_dft.tdf
    Info (12023): Found entity 1: mult_dft File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/db/mult_dft.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "Beat_Generator:u0|lpm_divide:Div3" File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/Beat_Generator.v Line: 219
Info (12133): Instantiated megafunction "Beat_Generator:u0|lpm_divide:Div3" with the following parameter: File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/Beat_Generator.v Line: 219
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 34 buffer(s)
    Info (13019): Ignored 34 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/Top.v Line: 187
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 7 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 350
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high File: c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 256
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/output_files/Data_Display.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 233 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3745 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 5 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 3597 logic cells
    Info (21064): Implemented 132 RAM segments
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 934 megabytes
    Info: Processing ended: Sat May 28 17:01:35 2016
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:01:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/output_files/Data_Display.map.smsg.


