<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="A78maxi_512k_RAM2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="A78maxi_512k_RAM2.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="A78maxi_512k_RAM2.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_GYD" xil_pn:name="A78maxi_512k_RAM2.gyd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_JEDEC" xil_pn:name="A78maxi_512k_RAM2.jed"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="A78maxi_512k_RAM2.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="A78maxi_512k_RAM2.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MFD" xil_pn:name="A78maxi_512k_RAM2.mfd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGA" xil_pn:name="A78maxi_512k_RAM2.nga"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="A78maxi_512k_RAM2.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="A78maxi_512k_RAM2.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="A78maxi_512k_RAM2.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="A78maxi_512k_RAM2.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PNX" xil_pn:name="A78maxi_512k_RAM2.pnx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="A78maxi_512k_RAM2.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="A78maxi_512k_RAM2.rpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="A78maxi_512k_RAM2.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="A78maxi_512k_RAM2.syr"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="A78maxi_512k_RAM2.tim"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="A78maxi_512k_RAM2.tspec"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="A78maxi_512k_RAM2.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VM6" xil_pn:name="A78maxi_512k_RAM2.vm6"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="A78maxi_512k_RAM2.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="A78maxi_512k_RAM2.xst"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="A78maxi_512k_RAM2_build.xml"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="A78maxi_512k_RAM2_envsettings.html"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="A78maxi_512k_RAM2_html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="A78maxi_512k_RAM2_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="A78maxi_512k_RAM2_pad.csv"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="A78maxi_512k_RAM2_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="A78maxi_512k_RAM2_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1750678211" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1750678211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1754248266" xil_pn:in_ck="-5045555576531458242" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4957921291061477262" xil_pn:start_ts="1754248264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="A78maxi_512k_RAM2.vf"/>
    </transform>
    <transform xil_pn:end_ts="1754248272" xil_pn:in_ck="-711887868189121412" xil_pn:name="TRANEXT_xstsynthesize_xc9500xl" xil_pn:prop_ck="2081396015273311363" xil_pn:start_ts="1754248266">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="A78maxi_512k_RAM2.jhd"/>
      <outfile xil_pn:name="A78maxi_512k_RAM2.lso"/>
      <outfile xil_pn:name="A78maxi_512k_RAM2.ngc"/>
      <outfile xil_pn:name="A78maxi_512k_RAM2.ngr"/>
      <outfile xil_pn:name="A78maxi_512k_RAM2.prj"/>
      <outfile xil_pn:name="A78maxi_512k_RAM2.stx"/>
      <outfile xil_pn:name="A78maxi_512k_RAM2.syr"/>
      <outfile xil_pn:name="A78maxi_512k_RAM2.xst"/>
      <outfile xil_pn:name="A78maxi_512k_RAM2_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1750678217" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8765542143066453014" xil_pn:start_ts="1750678217">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1754248277" xil_pn:in_ck="-5045555576531463560" xil_pn:name="TRAN_ngdbuild" xil_pn:prop_ck="4127910281116314221" xil_pn:start_ts="1754248272">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="A78maxi_512k_RAM2.bld"/>
      <outfile xil_pn:name="A78maxi_512k_RAM2.ngd"/>
      <outfile xil_pn:name="A78maxi_512k_RAM2_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1754248286" xil_pn:in_ck="-5045555576531463559" xil_pn:name="TRANEXT_vm6File_xc9500xl" xil_pn:prop_ck="-1115340304225653820" xil_pn:start_ts="1754248277">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="A78maxi_512k_RAM2.gyd"/>
      <outfile xil_pn:name="A78maxi_512k_RAM2.mfd"/>
      <outfile xil_pn:name="A78maxi_512k_RAM2.nga"/>
      <outfile xil_pn:name="A78maxi_512k_RAM2.pad"/>
      <outfile xil_pn:name="A78maxi_512k_RAM2.pnx"/>
      <outfile xil_pn:name="A78maxi_512k_RAM2.rpt"/>
      <outfile xil_pn:name="A78maxi_512k_RAM2.vm6"/>
      <outfile xil_pn:name="A78maxi_512k_RAM2.xml"/>
      <outfile xil_pn:name="A78maxi_512k_RAM2_build.xml"/>
      <outfile xil_pn:name="A78maxi_512k_RAM2_html"/>
      <outfile xil_pn:name="A78maxi_512k_RAM2_pad.csv"/>
    </transform>
    <transform xil_pn:end_ts="1754248288" xil_pn:in_ck="-5045555576531454695" xil_pn:name="TRANEXT_crtProg_xc9500" xil_pn:prop_ck="-6294026017969277533" xil_pn:start_ts="1754248286">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="A78maxi_512k_RAM2.jed"/>
    </transform>
    <transform xil_pn:end_ts="1754248286" xil_pn:in_ck="-5045555576531454695" xil_pn:name="TRAN_timRpt" xil_pn:prop_ck="111903974446" xil_pn:start_ts="1754248285">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
  </transforms>

</generated_project>
