module lab3_part1(SW, LEDR);

	//ports for input and output
	input SW[9:0];
	output LEDR[0];
	
	//
	seven_to_one v0 (
		.Input[0](SW[6]),
		.Input[1](SW[5]),
		.Input[2](SW[4]),
		.Input[3](SW[3]),
		.Input[4](SW[2]),
		.Input[5](SW[1]),
		.Input[6](SW[0]),
		.Out(LEDR[0]),
		.MuxSelect[0](SW[9]),
		.MuxSelect[1](SW[8]),
		.MuxSelect[2](SW[7])
	);	
		
	
endmodule

module seven_to_one(input [6:0] Input, input [2:0] MuxSelect, output Out);
	reg Out;
	always @(*)
	begin
		case(MuxSelect[2:0])
			3'b000: Out = Input[0];
			3'b001: Out = Input[1];
			3'b010: Out = Input[2];
			3'b011: Out = Input[3];
			3'b100: Out = Input[4];
			3'b101: Out = Input[5];
			3'b110: Out = Input[6];
			default: Out = Input[0];
		endcase
	end
endmodule
			