design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
Conv_AXILiteS_s_axi.v,verilog,xil_defaultlib,../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/60bc/hdl/verilog/Conv_AXILiteS_s_axi.v,incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
Conv_fadd_32ns_32bkb.v,verilog,xil_defaultlib,../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/60bc/hdl/verilog/Conv_fadd_32ns_32bkb.v,incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
Conv_fcmp_32ns_32dEe.v,verilog,xil_defaultlib,../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/60bc/hdl/verilog/Conv_fcmp_32ns_32dEe.v,incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
Conv_fmul_32ns_32cud.v,verilog,xil_defaultlib,../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/60bc/hdl/verilog/Conv_fmul_32ns_32cud.v,incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
Conv_gmem_m_axi.v,verilog,xil_defaultlib,../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/60bc/hdl/verilog/Conv_gmem_m_axi.v,incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
Conv_mac_mul_sub_ibs.v,verilog,xil_defaultlib,../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/60bc/hdl/verilog/Conv_mac_mul_sub_ibs.v,incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
Conv_mac_muladd_1jbC.v,verilog,xil_defaultlib,../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/60bc/hdl/verilog/Conv_mac_muladd_1jbC.v,incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
Conv_mac_muladd_1mb6.v,verilog,xil_defaultlib,../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/60bc/hdl/verilog/Conv_mac_muladd_1mb6.v,incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
Conv_mac_muladd_8lbW.v,verilog,xil_defaultlib,../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/60bc/hdl/verilog/Conv_mac_muladd_8lbW.v,incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
Conv_mul_mul_8ns_g8j.v,verilog,xil_defaultlib,../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/60bc/hdl/verilog/Conv_mul_mul_8ns_g8j.v,incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
Conv_mul_mul_16nsfYi.v,verilog,xil_defaultlib,../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/60bc/hdl/verilog/Conv_mul_mul_16nsfYi.v,incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
Conv_mul_mul_16nskbM.v,verilog,xil_defaultlib,../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/60bc/hdl/verilog/Conv_mul_mul_16nskbM.v,incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
Conv_mul_mul_16s_hbi.v,verilog,xil_defaultlib,../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/60bc/hdl/verilog/Conv_mul_mul_16s_hbi.v,incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
Conv_sdiv_19s_9nseOg.v,verilog,xil_defaultlib,../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/60bc/hdl/verilog/Conv_sdiv_19s_9nseOg.v,incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
Conv.v,verilog,xil_defaultlib,../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/60bc/hdl/verilog/Conv.v,incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
Conv_ap_fadd_3_full_dsp_32.vhd,vhdl,xil_defaultlib,../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/60bc/hdl/ip/Conv_ap_fadd_3_full_dsp_32.vhd,incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
Conv_ap_fcmp_0_no_dsp_32.vhd,vhdl,xil_defaultlib,../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/60bc/hdl/ip/Conv_ap_fcmp_0_no_dsp_32.vhd,incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
Conv_ap_fmul_2_max_dsp_32.vhd,vhdl,xil_defaultlib,../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/60bc/hdl/ip/Conv_ap_fmul_2_max_dsp_32.vhd,incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_Conv_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_Conv_0_0/sim/design_1_Conv_0_0.vhd,incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
Pool_AXILiteS_s_axi.v,verilog,xil_defaultlib,../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/6ae4/hdl/verilog/Pool_AXILiteS_s_axi.v,incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
Pool_fadd_32ns_32bkb.v,verilog,xil_defaultlib,../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/6ae4/hdl/verilog/Pool_fadd_32ns_32bkb.v,incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
Pool_fcmp_32ns_32eOg.v,verilog,xil_defaultlib,../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/6ae4/hdl/verilog/Pool_fcmp_32ns_32eOg.v,incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
Pool_fdiv_32ns_32cud.v,verilog,xil_defaultlib,../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/6ae4/hdl/verilog/Pool_fdiv_32ns_32cud.v,incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
Pool_gmem_m_axi.v,verilog,xil_defaultlib,../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/6ae4/hdl/verilog/Pool_gmem_m_axi.v,incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
Pool_mac_muladd_1hbi.v,verilog,xil_defaultlib,../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/6ae4/hdl/verilog/Pool_mac_muladd_1hbi.v,incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
Pool_mul_mul_16s_g8j.v,verilog,xil_defaultlib,../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/6ae4/hdl/verilog/Pool_mul_mul_16s_g8j.v,incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
Pool_udiv_16ns_8nfYi.v,verilog,xil_defaultlib,../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/6ae4/hdl/verilog/Pool_udiv_16ns_8nfYi.v,incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
Pool_uitofp_32ns_dEe.v,verilog,xil_defaultlib,../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/6ae4/hdl/verilog/Pool_uitofp_32ns_dEe.v,incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
Pool.v,verilog,xil_defaultlib,../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/6ae4/hdl/verilog/Pool.v,incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
Pool_ap_fadd_3_full_dsp_32.vhd,vhdl,xil_defaultlib,../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/6ae4/hdl/ip/Pool_ap_fadd_3_full_dsp_32.vhd,incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
Pool_ap_fcmp_0_no_dsp_32.vhd,vhdl,xil_defaultlib,../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/6ae4/hdl/ip/Pool_ap_fcmp_0_no_dsp_32.vhd,incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
Pool_ap_fdiv_14_no_dsp_32.vhd,vhdl,xil_defaultlib,../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/6ae4/hdl/ip/Pool_ap_fdiv_14_no_dsp_32.vhd,incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
Pool_ap_uitofp_4_no_dsp_32.vhd,vhdl,xil_defaultlib,../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/6ae4/hdl/ip/Pool_ap_uitofp_4_no_dsp_32.vhd,incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_Pool_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_Pool_0_0/sim/design_1_Pool_0_0.vhd,incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_axi_dma_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_dma_0_0/sim/design_1_axi_dma_0_0.vhd,incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_rst_ps7_0_100M_2.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_100M_2/sim/design_1_rst_ps7_0_100M_2.vhd,incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_auto_us_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v,incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_auto_pc_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v,incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_auto_us_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v,incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_auto_pc_2.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v,incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_auto_us_2.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_us_2/sim/design_1_auto_us_2.v,incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_auto_pc_3.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_3/sim/design_1_auto_pc_3.v,incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_auto_us_3.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_us_3/sim/design_1_auto_us_3.v,incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_auto_pc_4.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_4/sim/design_1_auto_pc_4.v,incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
glbl.v,Verilog,xil_defaultlib,glbl.v
