<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<!-- saved from url=(0049)http://www.bawankule.com/verilogcenter/quest.html -->
<HTML><HEAD><TITLE>Rajesh Bawankule's Verilog Center : Sample Questions Asked in Interviews</TITLE>
<META http-equiv=Content-Type content="text/html; charset=iso-8859-1">
<META content="MSHTML 6.00.2800.1543" name=GENERATOR>
<META content="Rajesh Bawankule" name=Author>
<META 
content="Verilog Center:Verilog Center is an Oracle of Verilog Hardware Description Language and E.D.A." 
name=Description>
<META 
content="Verilog, verilog, FAQ, faq, PLI, digital, rajesh, bawankule, eda, IP, core, CAD, HDL, Hardware Description Language, design, verification, RTL, rtl, synopsys, synthesis, Synopsys, Cadence, ASIC, asic, VHDL, bawankule, hardware, Verilog, synthesis, cadence, synopsys, verification, simulation" 
name=keywords>
<META content="computers, software, CAD/CAM, IC Design" name=Classification>
<META content="Microsoft FrontPage 4.0" name=GENERATOR>
<META 
content="Verilog, verilog, FAQ, faq, PLI, digital, rajesh, bawankule, eda, IP, core, CAD, HDL, Hardware Description Language, design, verification, RTL, rtl, synopsys, synthesis, Synopsys, Cadence, ASIC, asic, VHDL, bawankule, hardware, Verilog, synthesis, cadence, synopsys, verification, simulation" 
name=KeyWords>
<META content="tb, default" name="Microsoft Border"></HEAD>
<BODY text=#000000 vLink=#993366 aLink=#ff0000 link=#0000ee bgColor=#ffffff><!--msnavigation-->
<TABLE cellSpacing=0 cellPadding=0 width="100%" border=0>
  <TBODY>
  <TR>
    <TD>
      <CENTER>
      <P><B><FONT face=Arial,Helvetica size=2>[ <A 
      href="http://www.bawankule.com/verilogfaq/index.htm">Verilog FAQ</A>&nbsp; 
      |&nbsp; <A 
      href="http://www.bawankule.com/verilogcenter/techtips.html">Tips</A>&nbsp; 
      |&nbsp; <A 
      href="http://www.bawankule.com/verilogcenter/online.html">Online Books</A> 
      |&nbsp; <A 
      href="http://www.bawankule.com/verilogcenter/papers.html">Papers</A>&nbsp; 
      |&nbsp; <A href="http://www.bawankule.com/verilogcenter/free.html">Free 
      Stuff</A> |&nbsp;&nbsp; <A 
      href="http://www.bawankule.com/verilogcenter/tools.html">Tools</A>&nbsp; | 
      <A href="http://www.bawankule.com/verilogcenter/quest.html">Jobs</A> | <A 
      href="http://www.bawankule.com/verilogcenter/new.html">What's New</A> 
      &nbsp;]</FONT></B> </P></CENTER>
      <HR>
    </TD></TR><!--msnavigation--></TBODY></TABLE><!--msnavigation-->
<TABLE dir=ltr cellSpacing=0 cellPadding=0 width="100%" border=0>
  <TBODY>
  <TR><!--msnavigation-->
    <TD vAlign=top>&nbsp; 
      <TABLE cellSpacing=0 cellPadding=0 width=607 border=0>
        <TBODY>
        <TR height=256>
          <TD vAlign=top align=left height=256>
            <CENTER>
            <H1><A href="http://www.bawankule.com/verilogcenter/index.htm"><IMG 
            height=53 
            src="Rajesh Bawankule's Verilog Center  Sample Questions Asked in Interviews_files/verilogsmall.jpg" 
            width=200 align=left NOSAVE></A>Sample Questions asked in 
            Interviews</H1></CENTER>
            <DIV align=right><B>Rajesh Bawankule</B></DIV>
            <H3><FONT face=Arial,Helvetica size=2>Introduction 
            :</FONT></H3><FONT face=Arial,Helvetica size=2>A fresh graduate 
            faces some tough questions in his first job interview. The questions 
            themselves are simple but require practical and innovative approach 
            to solve them. I started collecting some questions from my own 
            experience and from my friends. </FONT>
            <P><FONT face=Arial,Helvetica size=2><U><B>Note</B></U>: Please do 
            not send me emails asking for solutions. You are not supposed to 
            answer these questions in 10 seconds like some university multiple 
            choice questions. Some questions may have more than correct answers 
            and some may not even have correct answer :)&nbsp;</FONT></P>
            <P><FONT face=Arial,Helvetica size=2>What matters is your approach 
            to solution and understanding of basic hardware design 
            principles.</FONT></P>
            <HR>

            <P>S<FONT face=Arial,Helvetica size=2>ome other pages on interview 
            questions:</FONT></P>
            <P><FONT face=Arial,Helvetica size=2>1. <A 
            href="http://grumpytom.com/Interview_Questions/questions.html" 
            target=_blank>Electrical Engineering Technical Interview 
            Questions/Review </A>: This page has answers too.</FONT></P>
            <P><FONT face=Arial,Helvetica size=2>2. <A 
            href="http://ceaspub.eas.asu.edu/cse517/interview.html" 
            target=_blank>http://ceaspub.eas.asu.edu/cse517/interview.html</A></FONT></P>
            <HR>

            <H4><B><FONT face=Arial>Recently added questions</FONT></B></H4>
            <P><FONT face=Arial size=2>Q. Create 4 bit multiplier using a ROM 
            and what will be the size of the ROM. How can you realize it when 
            the outputs are specified.<BR><BR>Q. How can you swap 2 integers a 
            and b, without using a 3rd variable<BR><BR>Q. Which one is 
            preferred? 1's complement or 2's complement and why?<BR><BR>Q. Which 
            one is preferred in FSM design? Mealy or Moore? Why?<BR><BR>Q. Which 
            one is preferred in design entry? RTL coding or Schematic? 
            Why?<BR><BR>Q. Design a 2 input OR gate using a 2:1 mux.</FONT></P>
            <P><FONT face=Arial size=2>Q. Design a 2 input AND gate using a 2 
            input XOR gate.<BR>&nbsp;</FONT></P>
            <HR>

            <H4><FONT face=Arial>Old Questions</FONT></H4>
            <P><FONT face=Arial size=2><BR>Q. Design a logic which mimics a 
            infinite width register. It takes input serially 1 bit at a time. 
            Output is asserted high when this register holds a value which is 
            divisible by 5.&nbsp;</FONT></P>
            <P><FONT face=Arial size=2>For example:&nbsp;</FONT></P>
            <DIV align=left>
            <TABLE width="81%" borderColorLight=#808080 border=1>
              <TBODY>
              <TR>
                <TD width="28%">Input</TD>
                <TD width="28%">Sequence</TD>
                <TD width="28%">Value</TD>
                <TD width="72%">Output</TD></TR>
              <TR>
                <TD width="28%">1</TD>
                <TD width="28%">1</TD>
                <TD width="28%">1</TD>
                <TD width="72%">0</TD></TR>
              <TR>
                <TD width="28%">0</TD>
                <TD width="28%">10</TD>
                <TD width="28%">2</TD>
                <TD width="72%">0</TD></TR>
              <TR>
                <TD width="28%">1</TD>
                <TD width="28%">101</TD>
                <TD width="28%">5</TD>
                <TD width="72%">1</TD></TR>
              <TR>
                <TD width="28%">0</TD>
                <TD width="28%">1010</TD>
                <TD width="28%">10</TD>
                <TD width="72%">1</TD></TR>
              <TR>
                <TD width="28%">1</TD>
                <TD width="28%">10101</TD>
                <TD width="28%">21</TD>
                <TD width="72%">0</TD></TR></TBODY></TABLE></DIV>
            <P><FONT face=Arial size=2><BR>(Hint: Use a FSM to create 
            this)</FONT></P>
            <HR>

            <P><FONT face=Arial size=2>Q. Design a block which has 3 inputs as 
            followed.<BR>&nbsp;&nbsp; 1. system clock of pretty high 
            freq<BR>&nbsp;&nbsp; 2. asynch clock input P<BR>&nbsp;&nbsp; 3. 
            asynch clock input Q</FONT></P>
            <BLOCKQUOTE>
              <P><FONT face=Arial size=2>P and Q clocks have 50% duty cycle 
              each. Their frequencies are close enough and they have phase 
              difference. Design the block to generate these 
            outputs.</FONT></P></BLOCKQUOTE>
            <P><FONT face=Arial size=2>&nbsp;&nbsp; 1. PeqQ : goes high if 
            periods of P and Q are same<BR>&nbsp;&nbsp; 2. PleQ : goes high if 
            P's period is less than that of Q.<BR>&nbsp;&nbsp; 3. PgrQ :&nbsp; 
            goes high if P's period is greater&nbsp; than that of Q. </FONT></P>
            <HR>

            <P><FONT face=Arial size=2>Q. What's the difference between a latch 
            and a flip-flop? Write Verilog RTL code for each. (This is one of 
            the most common questions but still some EE's don't know how to 
            explain it correctly!)</FONT></P>
            <HR>

            <P><FONT face=Arial size=2>Q. Design a black box whose input clock 
            and output relationship as shown in diagram.</FONT></P>
            <P><FONT face=Arial size=2>&nbsp;&nbsp;&nbsp;</FONT><FONT 
            face=Courier size=2>&nbsp;</FONT><FONT face=Courier 
            size=3>&nbsp;</FONT><FONT face=Courier size=2> 
            &nbsp;&nbsp;&nbsp;&nbsp;&nbsp; __&nbsp;&nbsp;&nbsp; 
            __&nbsp;&nbsp;&nbsp; __&nbsp;&nbsp;&nbsp; __&nbsp;&nbsp;&nbsp; 
            __&nbsp;&nbsp;&nbsp; __&nbsp;&nbsp;&nbsp; __&nbsp;&nbsp;&nbsp; 
            __&nbsp;&nbsp;&nbsp; __&nbsp;&nbsp;<BR>clk&nbsp;&nbsp;&nbsp;&nbsp; 
            __|&nbsp; |__|&nbsp; |__|&nbsp; |__|&nbsp; |__|&nbsp; |__|&nbsp; 
            |__|&nbsp; |__|&nbsp; |__|&nbsp; 
            |__<BR>&nbsp;<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 
            __&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 
            __&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 
            __&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 
            __&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 
            __&nbsp;&nbsp;<BR>Output&nbsp; __|&nbsp; |________|&nbsp; 
            |________|&nbsp; |________|&nbsp; |________|&nbsp; 
            |__<BR><BR></FONT></P>
            <HR width="100%">

            <P><FONT face=Arial size=2>Q. Design a digital circuit to delay the 
            negative edge of the input<BR>&nbsp;&nbsp; signal by 2 clock 
            cycles.<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 
            &nbsp;______________________<BR>&nbsp;&nbsp; input&nbsp; 
            </FONT><FONT face="Courier New" size=2>&nbsp; 
            ________|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 
            |_____________<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 
            _&nbsp;&nbsp; _&nbsp;&nbsp; _&nbsp;&nbsp; _&nbsp;&nbsp; 
            _&nbsp;&nbsp; _&nbsp;&nbsp; _&nbsp;&nbsp; _&nbsp;&nbsp; 
            _&nbsp;&nbsp; _&nbsp;&nbsp; _&nbsp;&nbsp; _&nbsp;&nbsp; _<BR>&nbsp; 
            clock &nbsp; _| |_| |_| |_| |_| |_| |_| |_| |_| |_| |_| |_| |_| 
            |_<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 
            ___________________________<BR>&nbsp;&nbsp;output&nbsp; 
            _________|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 
            |___________</FONT></P>
            <HR width="100%">

            <P><FONT face=Arial size=2>Q. Design a Pattern matching 
            block</FONT></P>
            <P><FONT face=Arial size=2>- Output is asserted if pattern "101" is 
            detected in last 4 inputs.<BR>- How will you modify this design if 
            it is required to detect same "101" pattern anywhere in last<BR>8 
            samples?</FONT></P>
            <HR width="100%">

            <H3><FONT face=Arial,Helvetica size=2>Questions:</FONT></H3>
            <P>Q.</P>
            <P>&nbsp;<IMG height=187 
            src="Rajesh Bawankule's Verilog Center  Sample Questions Asked in Interviews_files/quest_skew.gif" 
            width=392 border=0></P>
            <P>The digital circuit is shown with logic delay (dly3) and two 
            clock buffer delays (dly1, dly2).</P>
            <P>- How will you fix setup timing violations occurring at pin 
            B?<BR>- How will you fix hold violations occurring at pin B?</P>
            <P>(Hint: Change the values of three delays to get desired 
            effect)</P>
            <HR>

            <P>Q.&nbsp;</P>
            <P align=center><IMG height=113 
            src="Rajesh Bawankule's Verilog Center  Sample Questions Asked in Interviews_files/quest_fifo.gif" 
            width=287 border=0></P>
            <P align=left>Sender sends data at the rate of 80 words / 100 
            clocks<BR>Receiver can consume at the rate of 8 words / 10 
clocks</P>
            <P align=left>Calculate the depth of FIFO so that no data is 
            dropped.<BR>Assumptions: There is no feedback or handshake 
            mechanism. Occurrence of data in that time period is guaranteed but 
            exact place in those clock cycles is indeterminate.</P>
            <HR>

            <P align=left>Q</P>
            <P align=center><IMG height=209 
            src="Rajesh Bawankule's Verilog Center  Sample Questions Asked in Interviews_files/quest_direction.gif" 
            width=336 border=0></P>
            <P align=left>Optical sensors A and B are positioned at 90 degrees 
            to each other as shown in Figure. Half od the disc is white and 
            remaining is black. When black portion is under sensor it generates 
            logic 0 and logic 1 when white portion is under 
            sensor.<BR><BR>Design Direction finder block using digital 
            components (flip flops and gates) to indicate speed. Logic 0 for 
            clockwise and Logic 1 for counter clockwise.</P>
            <HR>

            <P align=left>Q</P>
            <P align=center><IMG height=194 
            src="Rajesh Bawankule's Verilog Center  Sample Questions Asked in Interviews_files/quest_flop.gif" 
            width=176 border=0></P>
            <P align=left>Will this design work satisfactorily?<BR>Assumptions: 
            thold = tsetup = tclock_out = tclock_skew = 1ns.<BR>After reset A = 
            0, B = 1</P>
            <HR>

            <P align=left>&nbsp;</P><FONT face=Arial,Helvetica size=2>Q. Design 
            a 4:1 mux in Verilog.</FONT> 
            <UL>
              <UL><IMG height=198 alt="4:1 MUX" 
                src="Rajesh Bawankule's Verilog Center  Sample Questions Asked in Interviews_files/mux.gif" 
                width=266 NOSAVE></UL>
              <LI><FONT face=Arial,Helvetica size=2>Multiple styles of coding. 
              e.g.</FONT> <FONT size=2><BR>&nbsp;<FONT 
              face=Arial,Helvetica>Using <B>if-else</B> statements</FONT> 
</FONT>
              <P><FONT size=2><FONT face=Arial,Helvetica>if(sel_1 == 0 
              &amp;&amp; sel_0 == 0) output = I0;</FONT> <BR><FONT 
              face=Arial,Helvetica>else if(sel_1 == 0 &amp;&amp; sel_0 == 1) 
              output = I1;</FONT> <BR><FONT face=Arial,Helvetica>else if(sel_1 
              == 1 &amp;&amp; sel_0 == 0) output = I2;</FONT> <BR><FONT 
              face=Arial,Helvetica>else if(sel_1 == 1 &amp;&amp; sel_0 == 1) 
              output = I3;</FONT> </FONT>
              <P><FONT face=Arial,Helvetica size=2>Using <B>case 
              </B>statement</FONT> 
              <P><FONT size=2><FONT face=Arial,Helvetica>case ({sel_1, 
              sel_0})</FONT> <BR><FONT 
              face=Arial,Helvetica>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 00 : output = 
              I0;</FONT> <BR><FONT 
              face=Arial,Helvetica>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 01 : output = 
              I1;</FONT> <BR><FONT 
              face=Arial,Helvetica>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 10 : output = 
              I2;</FONT> <BR><FONT 
              face=Arial,Helvetica>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 11 : output = 
              I3;</FONT> <BR><FONT 
              face=Arial,Helvetica>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; default : 
              output = I0;</FONT> <BR><FONT face=Arial,Helvetica>endcase</FONT> 
              </FONT></P>
              <LI><FONT face=Arial,Helvetica size=2>What are the advantages / 
              disadvantages of each coding style shown above?</FONT> 
              <LI><FONT face=Arial,Helvetica size=2>How Synthesis tool will give 
              result for above codes?</FONT> 
              <LI><FONT face=Arial,Helvetica size=2>What happens if default 
              statement is removed in case statement?</FONT> 
              <LI><FONT face=Arial,Helvetica size=2>What happens if combination 
              11 and default statement is removed? (Hint Latch inference)</FONT> 
              <BR><FONT size=2>(<FONT face=Arial,Helvetica>Comments : Though 
              this questions looks simple and out of text books, the answers to 
              supporting questions can come only after some experience / 
              experimentation.)</FONT></FONT></LI></UL>
            <HR width="100%">

            <P><FONT face=Arial,Helvetica size=2>Q. Design a FSM (Finite State 
            Machine) to detect a sequence 10110.</FONT> 
            <P><IMG height=480 
            src="Rajesh Bawankule's Verilog Center  Sample Questions Asked in Interviews_files/fsm_seq_detector.gif" 
            width=576 border=0> 
            <UL>
              <LI><FONT face=Arial,Helvetica size=2>Have a good approach to 
              solve the design problem.</FONT> 
              <LI><FONT face=Arial,Helvetica size=2>Know the difference between 
              Mealy, Moore, 1-Hot type of state encoding.</FONT> 
              <LI><FONT face=Arial,Helvetica size=2>Each state should have 
              output transitions for all combinations of inputs.</FONT> 
              <LI><FONT face=Arial,Helvetica size=2>All states make transition 
              to appropriate states and not to default if sequence is broken. 
              e.g. S3 makes transition to S2 in example shown.</FONT> 
              <LI><FONT face=Arial,Helvetica size=2>Take help of FSM block 
              diagram to write Verilog code.</FONT> </LI></UL>
            <HR width="100%">

            <P><FONT face=Arial,Helvetica size=2>Q. One more sequence 
            detector:</FONT> 
            <P><FONT size=2><FONT face=Arial,Helvetica>Design a FSM (Finite 
            State Machine) to detect more than one "1"s in last 3 
            samples.</FONT> <BR><FONT face=Arial,Helvetica>For example: If the 
            input sampled at clock edges is 0 1 0 1 0 1 1 0 0 1</FONT> <BR><FONT 
            face=Arial,Helvetica>then output should be 0 0 0 1 0 1 1 1 0 0 as 
            shown in timing diagram.</FONT> </FONT>
            <P><FONT face=Arial,Helvetica size=2>And yes, you have to design 
            this FSM using not more than 4 states!!</FONT> 
            <P><IMG height=157 alt="Sequence Detector Timing Diagram" 
            src="Rajesh Bawankule's Verilog Center  Sample Questions Asked in Interviews_files/seqdetector.gif" 
            width=614 NOSAVE> 
            <P>
            <HR>

            <P><FONT face=Arial,Helvetica size=2>Q. Design a state machine to 
            divide the clock by 3/2.</FONT> 
            <P><FONT size=2><IMG height=126 alt="frequency divider" 
            src="Rajesh Bawankule's Verilog Center  Sample Questions Asked in Interviews_files/divider.gif" 
            width=416 NOSAVE> </FONT>
            <P><FONT face=Arial,Helvetica size=2>(Hint: 2 FSMs working on 
            posedge and negedge)</FONT> 
            <P>
            <HR width="100%">

            <P><FONT face=Arial,Helvetica size=2>Q. Draw timing diagrams for 
            following circuit.</FONT> 
            <P><FONT size=2><IMG height=231 alt="Diagram of cascaded flip-flops" 
            src="Rajesh Bawankule's Verilog Center  Sample Questions Asked in Interviews_files/ff.gif" 
            width=416 NOSAVE> </FONT>
            <P><FONT size=2><IMG height=329 alt="Timing Diagram" 
            src="Rajesh Bawankule's Verilog Center  Sample Questions Asked in Interviews_files/wave.gif" 
            width=391 NOSAVE> </FONT>
            <UL>
              <LI><FONT face=Arial,Helvetica size=2>What is the <A 
              href="http://www.bawankule.com/verilogcenter/images/equation.gif">maximum 
              frequency </A>at which this circuit can operate?</FONT> 
              <LI><FONT face=Arial,Helvetica size=2>What is the minimum width of 
              input pulse and position?</FONT> 
              <LI><FONT face=Arial,Helvetica size=2>Problem can be given 
              interesting twist by specifying all delays in min and max 
              types.</FONT> </LI></UL>
            <HR width="100%">

            <P><FONT face=Arial,Helvetica size=2>Q. Design a Digital Peak 
            Detector in Verilog.</FONT> 
            <P><FONT size=2><IMG height=266 alt="Peak Detector Diagrams" 
            src="Rajesh Bawankule's Verilog Center  Sample Questions Asked in Interviews_files/peak.gif" 
            width=434 NOSAVE> </FONT>
            <P>
            <HR width="100%">

            <P><FONT face=Arial,Helvetica size=2>Q. Design a RZ (return to zero 
            )circuit. Design a clock to pulse circuit in Verilog / hardware 
            gates.</FONT> 
            <P><FONT size=2><IMG height=250 alt="Return to Zero Circuit" 
            src="Rajesh Bawankule's Verilog Center  Sample Questions Asked in Interviews_files/pulse.gif" 
            width=432 NOSAVE> </FONT>
            <P>
            <HR width="100%">

            <P><FONT face=Arial,Helvetica size=2>Q. Miscellaneous Basic Verilog 
            Questions:</FONT> 
            <UL>
              <LI><FONT face=Arial,Helvetica size=2>What is the difference 
              between Behavior modeling and RTL modeling?</FONT> 
              <LI><FONT face=Arial,Helvetica size=2>What is the benefit of using 
              Behavior modeling style over RTL modeling?</FONT> 
              <LI><FONT face=Arial,Helvetica size=2>What is the difference 
              between blocking assignments and non-blocking assignments ?</FONT> 

              <LI><FONT face=Arial,Helvetica size=2>How do you implement the 
              bi-directional ports in Verilog HDL</FONT> 
              <LI><FONT face=Arial,Helvetica size=2>How to model inertial and 
              transport delay using Verilog?</FONT> 
              <LI><FONT face=Arial,Helvetica size=2>How to synchronize control 
              signals and data between two different clock domains?</FONT> 
            </LI></UL></TD></TR></TBODY></TABLE>&nbsp;<!--msnavigation--></TD></TR><!--msnavigation--></TBODY></TABLE><!--msnavigation-->
<TABLE cellSpacing=0 cellPadding=0 width="100%" border=0>
  <TBODY>
  <TR>
    <TD>
      <HR>

      <CENTER>
      <P><B><FONT face=Arial,Helvetica size=2>[ <A 
      href="http://www.bawankule.com/verilogfaq/index.htm">Verilog FAQ</A>&nbsp; 
      |&nbsp; <A 
      href="http://www.bawankule.com/verilogcenter/techtips.html">Tips</A>&nbsp; 
      |&nbsp; <A 
      href="http://www.bawankule.com/verilogcenter/online.html">Online Books</A> 
      |&nbsp; <A 
      href="http://www.bawankule.com/verilogcenter/papers.html">Papers</A>&nbsp; 
      |&nbsp; <A href="http://www.bawankule.com/verilogcenter/free.html">Free 
      Stuff</A> |&nbsp;&nbsp; <A 
      href="http://www.bawankule.com/verilogcenter/tools.html">Tools</A>&nbsp; | 
      <A href="http://www.bawankule.com/verilogcenter/quest.html">Jobs</A> | <A 
      href="http://www.bawankule.com/verilogcenter/new.html">What's New</A> 
      &nbsp;]</FONT></B> </P>
      <HR>

      <P><FONT face=Arial,Helvetica color=black size=2>Copyright <A 
      href="mailto:rajesh@bawankule.com">Rajesh Bawankule</A>&nbsp; 
      1997-2005</FONT></P></CENTER></TD></TR><!--msnavigation--></TBODY></TABLE></BODY></HTML>
