# 100DaysofVERILOG

The README.md file lists the contents of the design for each day.

**`DAY 1`** : Structural modelling of basic gates using universal gates

**`DAY 2`** : Implementing boolean functions using AOI complex gates

**`DAY 3`** : Implementing boolean functions usin truth tables

**`DAY 4`** : Code converters: Binary to Gray and Gary to Binary

**`DAY 5`** : Code converters: Binary to One-hot and One-hot to Binary

**`DAY 6`** : BCD to seven sement display

**`DAY 7`** : Code converters: Binary to BCD and BCD to Binary

**`DAY 8`** : 

**`DAY 9`** : Decoders : 2:4, 3:8 using behavioral, dataflow and structural modelling

**`DAY 10`** : Priority Encoder : 8:3
