// Seed: 2564877547
module module_0 #(
    parameter id_0 = 32'd5
) (
    input supply1 _id_0,
    input tri0 id_1,
    input wand id_2
);
  logic [-1 'b0 : id_0] id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11;
  assign module_1.id_3 = 0;
  logic id_12;
  ;
  assign id_8 = id_10;
endmodule
module module_1 #(
    parameter id_1 = 32'd64
) (
    output supply1 id_0,
    input wire _id_1,
    output tri0 id_2,
    input tri0 id_3,
    output tri id_4,
    output tri id_5,
    input supply0 id_6,
    input tri0 id_7,
    input wire id_8,
    input wand id_9,
    input uwire id_10,
    input wor id_11
);
  assign #id_13 id_0 = id_7 - "";
  wire [id_1  ==  -1 : {  1  {  1  }  }] id_14;
  module_0 modCall_1 (
      id_13,
      id_7,
      id_8
  );
  logic id_15;
  ;
endmodule
