

================================================================
== Vitis HLS Report for 'tcp_session_handler'
================================================================
* Date:           Sat Dec 30 12:25:45 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        tcp_session_handler
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.000 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  8.000 ns|  8.000 ns|    3|    3|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 4 
2 --> 3 
3 --> 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%spectopmodule_ln21 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [tcp_session_handler.cpp:21]   --->   Operation 5 'spectopmodule' 'spectopmodule_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ip"   --->   Operation 6 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ip, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ip, void @empty_6, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %port_nr"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %port_nr, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %port_nr, void @empty_6, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %close"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %close, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_1, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %close, void @empty_6, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %session_id"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %session_id, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %session_id, void @empty_6, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %success"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %success, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_11, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %success, void @empty_6, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %listen_port_V_data_V, i2 %listen_port_V_keep_V, i2 %listen_port_V_strb_V, i1 %listen_port_V_last_V, void @empty_12, i32 1, i32 1, void @empty_13, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %listen_port_V_data_V"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %listen_port_V_keep_V"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %listen_port_V_strb_V"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %listen_port_V_last_V"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %port_status_V_data_V, i1 %port_status_V_keep_V, i1 %port_status_V_strb_V, i1 %port_status_V_last_V, void @empty_12, i32 1, i32 1, void @empty_13, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %port_status_V_data_V"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %port_status_V_keep_V"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %port_status_V_strb_V"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %port_status_V_last_V"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %open_connection_V_data_V, i8 %open_connection_V_keep_V, i8 %open_connection_V_strb_V, i1 %open_connection_V_last_V, void @empty_12, i32 1, i32 1, void @empty_13, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %open_connection_V_data_V"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %open_connection_V_keep_V"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %open_connection_V_strb_V"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %open_connection_V_last_V"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %close_connection_V_data_V, i2 %close_connection_V_keep_V, i2 %close_connection_V_strb_V, i1 %close_connection_V_last_V, void @empty_12, i32 1, i32 1, void @empty_13, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %close_connection_V_data_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %close_connection_V_keep_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %close_connection_V_strb_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %close_connection_V_last_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %open_status_V_data_V, i16 %open_status_V_keep_V, i16 %open_status_V_strb_V, i1 %open_status_V_last_V, void @empty_12, i32 1, i32 1, void @empty_13, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %open_status_V_data_V"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %open_status_V_keep_V"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %open_status_V_strb_V"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %open_status_V_last_V"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.00ns)   --->   "%close_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %close"   --->   Operation 46 'read' 'close_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 47 [1/1] (1.00ns)   --->   "%port_nr_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %port_nr"   --->   Operation 47 'read' 'port_nr_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 48 [1/1] (1.00ns)   --->   "%ip_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ip"   --->   Operation 48 'read' 'ip_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln45 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i128 %open_status_V_data_V, i16 %open_status_V_keep_V, i16 %open_status_V_strb_V, i1 0, i1 %open_status_V_last_V, i1 0, i1 0, void @empty_14" [tcp_session_handler.cpp:45]   --->   Operation 49 'specaxissidechannel' 'specaxissidechannel_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln45 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %open_connection_V_data_V, i8 %open_connection_V_keep_V, i8 %open_connection_V_strb_V, i1 0, i1 %open_connection_V_last_V, i1 0, i1 0, void @empty_15" [tcp_session_handler.cpp:45]   --->   Operation 50 'specaxissidechannel' 'specaxissidechannel_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln45 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %port_status_V_data_V, i1 %port_status_V_keep_V, i1 %port_status_V_strb_V, i1 0, i1 %port_status_V_last_V, i1 0, i1 0, void @empty_7" [tcp_session_handler.cpp:45]   --->   Operation 51 'specaxissidechannel' 'specaxissidechannel_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln45 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i16 %listen_port_V_data_V, i2 %listen_port_V_keep_V, i2 %listen_port_V_strb_V, i1 0, i1 %listen_port_V_last_V, i1 0, i1 0, void @empty_9" [tcp_session_handler.cpp:45]   --->   Operation 52 'specaxissidechannel' 'specaxissidechannel_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln45 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i16 %close_connection_V_data_V, i2 %close_connection_V_keep_V, i2 %close_connection_V_strb_V, i1 0, i1 %close_connection_V_last_V, i1 0, i1 0, void @empty_0" [tcp_session_handler.cpp:45]   --->   Operation 53 'specaxissidechannel' 'specaxissidechannel_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %close_read, void %if.then, void %if.else" [tcp_session_handler.cpp:45]   --->   Operation 54 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %port_nr_read"   --->   Operation 55 'trunc' 'tmp' <Predicate = (!close_read)> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %listen_port_V_data_V, i2 %listen_port_V_keep_V, i2 %listen_port_V_strb_V, i1 %listen_port_V_last_V, i16 %tmp, i2 0, i2 0, i1 0"   --->   Operation 56 'write' 'write_ln258' <Predicate = (!close_read)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%empty = read i11 @_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A, i8 %port_status_V_data_V, i1 %port_status_V_keep_V, i1 %port_status_V_strb_V, i1 %port_status_V_last_V"   --->   Operation 57 'read' 'empty' <Predicate = (!close_read)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = extractvalue i11 %empty"   --->   Operation 58 'extractvalue' 'tmp_data_V_2' <Predicate = (!close_read)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.58ns)   --->   "%icmp_ln50 = icmp_ne  i8 %tmp_data_V_2, i8 0" [tcp_session_handler.cpp:50]   --->   Operation 59 'icmp' 'icmp_ln50' <Predicate = (!close_read)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (1.00ns)   --->   "%write_ln50 = write void @_ssdm_op_Write.s_axilite.i1P0A, i1 %success, i1 %icmp_ln50" [tcp_session_handler.cpp:50]   --->   Operation 60 'write' 'write_ln50' <Predicate = (!close_read)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 61 [1/1] (0.58ns)   --->   "%icmp_ln901 = icmp_eq  i8 %tmp_data_V_2, i8 0"   --->   Operation 61 'icmp' 'icmp_ln901' <Predicate = (!close_read)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (1.00ns)   --->   "%session_id_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %session_id" [tcp_session_handler.cpp:66]   --->   Operation 62 'read' 'session_id_read' <Predicate = (close_read)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%closeConnection_pkt_data_V = trunc i32 %session_id_read"   --->   Operation 63 'trunc' 'closeConnection_pkt_data_V' <Predicate = (close_read)> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %close_connection_V_data_V, i2 %close_connection_V_keep_V, i2 %close_connection_V_strb_V, i1 %close_connection_V_last_V, i16 %closeConnection_pkt_data_V, i2 0, i2 0, i1 0"   --->   Operation 64 'write' 'write_ln258' <Predicate = (close_read)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 2 <SV = 1> <Delay = 1.58>
ST_2 : Operation 65 [1/2] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %listen_port_V_data_V, i2 %listen_port_V_keep_V, i2 %listen_port_V_strb_V, i1 %listen_port_V_last_V, i16 %tmp, i2 0, i2 0, i1 0"   --->   Operation 65 'write' 'write_ln258' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln901 = br i1 %icmp_ln901, void %if.then8, void %if.end24"   --->   Operation 66 'br' 'br_ln901' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i16.i32, i16 %tmp, i32 %ip_read"   --->   Operation 67 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln901)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_s = partset i64 @_ssdm_op_PartSet.i64.i64.i48.i32.i32, i64 0, i48 %tmp_3, i32 0, i32 47"   --->   Operation 68 'partset' 'p_Result_s' <Predicate = (!icmp_ln901)> <Delay = 0.00>
ST_2 : Operation 69 [2/2] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %open_connection_V_data_V, i8 %open_connection_V_keep_V, i8 %open_connection_V_strb_V, i1 %open_connection_V_last_V, i64 %p_Result_s, i8 0, i8 0, i1 0"   --->   Operation 69 'write' 'write_ln258' <Predicate = (!icmp_ln901)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%empty_23 = read i161 @_ssdm_op_Read.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %open_status_V_data_V, i16 %open_status_V_keep_V, i16 %open_status_V_strb_V, i1 %open_status_V_last_V"   --->   Operation 70 'read' 'empty_23' <Predicate = (!icmp_ln901)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_data_V_5 = extractvalue i161 %empty_23"   --->   Operation 71 'extractvalue' 'tmp_data_V_5' <Predicate = (!icmp_ln901)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln668 = trunc i128 %tmp_data_V_5"   --->   Operation 72 'trunc' 'trunc_ln668' <Predicate = (!icmp_ln901)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i16 %trunc_ln668" [tcp_session_handler.cpp:62]   --->   Operation 73 'zext' 'zext_ln62' <Predicate = (!icmp_ln901)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.00ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %session_id, i32 %zext_ln62" [tcp_session_handler.cpp:62]   --->   Operation 74 'write' 'write_ln62' <Predicate = (!icmp_ln901)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %tmp_data_V_5, i32 16, i32 23"   --->   Operation 75 'partselect' 'tmp_s' <Predicate = (!icmp_ln901)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.58ns)   --->   "%icmp_ln63 = icmp_ne  i8 %tmp_s, i8 0" [tcp_session_handler.cpp:63]   --->   Operation 76 'icmp' 'icmp_ln63' <Predicate = (!icmp_ln901)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (1.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.s_axilite.i1P0A, i1 %success, i1 %icmp_ln63" [tcp_session_handler.cpp:63]   --->   Operation 77 'write' 'write_ln63' <Predicate = (!icmp_ln901)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 78 [1/2] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %open_connection_V_data_V, i8 %open_connection_V_keep_V, i8 %open_connection_V_strb_V, i1 %open_connection_V_last_V, i64 %p_Result_s, i8 0, i8 0, i1 0"   --->   Operation 78 'write' 'write_ln258' <Predicate = (!close_read & !icmp_ln901)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln64 = br void %if.end24" [tcp_session_handler.cpp:64]   --->   Operation 79 'br' 'br_ln64' <Predicate = (!close_read & !icmp_ln901)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%ret_ln70 = ret" [tcp_session_handler.cpp:70]   --->   Operation 80 'ret' 'ret_ln70' <Predicate = true> <Delay = 0.00>

State 4 <SV = 1> <Delay = 0.00>
ST_4 : Operation 81 [1/2] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %close_connection_V_data_V, i2 %close_connection_V_keep_V, i2 %close_connection_V_strb_V, i1 %close_connection_V_last_V, i16 %closeConnection_pkt_data_V, i2 0, i2 0, i1 0"   --->   Operation 81 'write' 'write_ln258' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end24"   --->   Operation 82 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ip]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ port_nr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ close]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ session_id]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ success]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ listen_port_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ listen_port_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ listen_port_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ listen_port_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ port_status_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ port_status_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ port_status_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ port_status_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ open_connection_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ open_connection_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ open_connection_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ open_connection_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ close_connection_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ close_connection_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ close_connection_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ close_connection_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ open_status_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ open_status_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ open_status_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ open_status_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln21         (spectopmodule      ) [ 00000]
specbitsmap_ln0            (specbitsmap        ) [ 00000]
specinterface_ln0          (specinterface      ) [ 00000]
specinterface_ln0          (specinterface      ) [ 00000]
specbitsmap_ln0            (specbitsmap        ) [ 00000]
specinterface_ln0          (specinterface      ) [ 00000]
specinterface_ln0          (specinterface      ) [ 00000]
specbitsmap_ln0            (specbitsmap        ) [ 00000]
specinterface_ln0          (specinterface      ) [ 00000]
specinterface_ln0          (specinterface      ) [ 00000]
specbitsmap_ln0            (specbitsmap        ) [ 00000]
specinterface_ln0          (specinterface      ) [ 00000]
specinterface_ln0          (specinterface      ) [ 00000]
specbitsmap_ln0            (specbitsmap        ) [ 00000]
specinterface_ln0          (specinterface      ) [ 00000]
specinterface_ln0          (specinterface      ) [ 00000]
specinterface_ln0          (specinterface      ) [ 00000]
specbitsmap_ln0            (specbitsmap        ) [ 00000]
specbitsmap_ln0            (specbitsmap        ) [ 00000]
specbitsmap_ln0            (specbitsmap        ) [ 00000]
specbitsmap_ln0            (specbitsmap        ) [ 00000]
specinterface_ln0          (specinterface      ) [ 00000]
specbitsmap_ln0            (specbitsmap        ) [ 00000]
specbitsmap_ln0            (specbitsmap        ) [ 00000]
specbitsmap_ln0            (specbitsmap        ) [ 00000]
specbitsmap_ln0            (specbitsmap        ) [ 00000]
specinterface_ln0          (specinterface      ) [ 00000]
specbitsmap_ln0            (specbitsmap        ) [ 00000]
specbitsmap_ln0            (specbitsmap        ) [ 00000]
specbitsmap_ln0            (specbitsmap        ) [ 00000]
specbitsmap_ln0            (specbitsmap        ) [ 00000]
specinterface_ln0          (specinterface      ) [ 00000]
specbitsmap_ln0            (specbitsmap        ) [ 00000]
specbitsmap_ln0            (specbitsmap        ) [ 00000]
specbitsmap_ln0            (specbitsmap        ) [ 00000]
specbitsmap_ln0            (specbitsmap        ) [ 00000]
specinterface_ln0          (specinterface      ) [ 00000]
specbitsmap_ln0            (specbitsmap        ) [ 00000]
specbitsmap_ln0            (specbitsmap        ) [ 00000]
specbitsmap_ln0            (specbitsmap        ) [ 00000]
specbitsmap_ln0            (specbitsmap        ) [ 00000]
close_read                 (read               ) [ 01111]
port_nr_read               (read               ) [ 00000]
ip_read                    (read               ) [ 00100]
specaxissidechannel_ln45   (specaxissidechannel) [ 00000]
specaxissidechannel_ln45   (specaxissidechannel) [ 00000]
specaxissidechannel_ln45   (specaxissidechannel) [ 00000]
specaxissidechannel_ln45   (specaxissidechannel) [ 00000]
specaxissidechannel_ln45   (specaxissidechannel) [ 00000]
br_ln45                    (br                 ) [ 00000]
tmp                        (trunc              ) [ 00100]
empty                      (read               ) [ 00000]
tmp_data_V_2               (extractvalue       ) [ 00000]
icmp_ln50                  (icmp               ) [ 00000]
write_ln50                 (write              ) [ 00000]
icmp_ln901                 (icmp               ) [ 00111]
session_id_read            (read               ) [ 00000]
closeConnection_pkt_data_V (trunc              ) [ 00001]
write_ln258                (write              ) [ 00000]
br_ln901                   (br                 ) [ 00000]
tmp_3                      (bitconcatenate     ) [ 00000]
p_Result_s                 (partset            ) [ 00010]
empty_23                   (read               ) [ 00000]
tmp_data_V_5               (extractvalue       ) [ 00000]
trunc_ln668                (trunc              ) [ 00000]
zext_ln62                  (zext               ) [ 00000]
write_ln62                 (write              ) [ 00000]
tmp_s                      (partselect         ) [ 00000]
icmp_ln63                  (icmp               ) [ 00000]
write_ln63                 (write              ) [ 00000]
write_ln258                (write              ) [ 00000]
br_ln64                    (br                 ) [ 00000]
ret_ln70                   (ret                ) [ 00000]
write_ln258                (write              ) [ 00000]
br_ln0                     (br                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ip">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="port_nr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="port_nr"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="close">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="close"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="session_id">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="session_id"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="success">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="success"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="listen_port_V_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="listen_port_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="listen_port_V_keep_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="listen_port_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="listen_port_V_strb_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="listen_port_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="listen_port_V_last_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="listen_port_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="port_status_V_data_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="port_status_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="port_status_V_keep_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="port_status_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="port_status_V_strb_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="port_status_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="port_status_V_last_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="port_status_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="open_connection_V_data_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="open_connection_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="open_connection_V_keep_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="open_connection_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="open_connection_V_strb_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="open_connection_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="open_connection_V_last_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="open_connection_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="close_connection_V_data_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="close_connection_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="close_connection_V_keep_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="close_connection_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="close_connection_V_strb_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="close_connection_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="close_connection_V_last_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="close_connection_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="open_status_V_data_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="open_status_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="open_status_V_keep_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="open_status_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="open_status_V_strb_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="open_status_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="open_status_V_last_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="open_status_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="close_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="close_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="port_nr_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="port_nr_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="ip_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ip_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="0" index="2" bw="2" slack="0"/>
<pin id="162" dir="0" index="3" bw="2" slack="0"/>
<pin id="163" dir="0" index="4" bw="1" slack="0"/>
<pin id="164" dir="0" index="5" bw="16" slack="0"/>
<pin id="165" dir="0" index="6" bw="1" slack="0"/>
<pin id="166" dir="0" index="7" bw="1" slack="0"/>
<pin id="167" dir="0" index="8" bw="1" slack="0"/>
<pin id="168" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln258/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="empty_read_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="11" slack="0"/>
<pin id="179" dir="0" index="1" bw="8" slack="0"/>
<pin id="180" dir="0" index="2" bw="1" slack="0"/>
<pin id="181" dir="0" index="3" bw="1" slack="0"/>
<pin id="182" dir="0" index="4" bw="1" slack="0"/>
<pin id="183" dir="1" index="5" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_write_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="0" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="1" slack="0"/>
<pin id="193" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/1 write_ln63/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="session_id_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="session_id_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_write_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="16" slack="0"/>
<pin id="205" dir="0" index="2" bw="2" slack="0"/>
<pin id="206" dir="0" index="3" bw="2" slack="0"/>
<pin id="207" dir="0" index="4" bw="1" slack="0"/>
<pin id="208" dir="0" index="5" bw="16" slack="0"/>
<pin id="209" dir="0" index="6" bw="1" slack="0"/>
<pin id="210" dir="0" index="7" bw="1" slack="0"/>
<pin id="211" dir="0" index="8" bw="1" slack="0"/>
<pin id="212" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln258/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_write_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="0" slack="0"/>
<pin id="223" dir="0" index="1" bw="64" slack="0"/>
<pin id="224" dir="0" index="2" bw="8" slack="0"/>
<pin id="225" dir="0" index="3" bw="8" slack="0"/>
<pin id="226" dir="0" index="4" bw="1" slack="0"/>
<pin id="227" dir="0" index="5" bw="64" slack="0"/>
<pin id="228" dir="0" index="6" bw="1" slack="0"/>
<pin id="229" dir="0" index="7" bw="1" slack="0"/>
<pin id="230" dir="0" index="8" bw="1" slack="0"/>
<pin id="231" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln258/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="empty_23_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="161" slack="0"/>
<pin id="242" dir="0" index="1" bw="128" slack="0"/>
<pin id="243" dir="0" index="2" bw="16" slack="0"/>
<pin id="244" dir="0" index="3" bw="16" slack="0"/>
<pin id="245" dir="0" index="4" bw="1" slack="0"/>
<pin id="246" dir="1" index="5" bw="161" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_23/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="write_ln62_write_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="0" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="0" index="2" bw="16" slack="0"/>
<pin id="256" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln62/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_data_V_2_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="11" slack="0"/>
<pin id="266" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_2/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="icmp_ln50_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="icmp_ln901_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln901/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="closeConnection_pkt_data_V_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="closeConnection_pkt_data_V/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_3_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="48" slack="0"/>
<pin id="288" dir="0" index="1" bw="16" slack="1"/>
<pin id="289" dir="0" index="2" bw="32" slack="1"/>
<pin id="290" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="p_Result_s_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="64" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="48" slack="0"/>
<pin id="296" dir="0" index="3" bw="1" slack="0"/>
<pin id="297" dir="0" index="4" bw="7" slack="0"/>
<pin id="298" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_data_V_5_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="161" slack="0"/>
<pin id="307" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_5/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="trunc_ln668_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="128" slack="0"/>
<pin id="311" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln668/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="zext_ln62_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="16" slack="0"/>
<pin id="315" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_s_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="0" index="1" bw="128" slack="0"/>
<pin id="321" dir="0" index="2" bw="6" slack="0"/>
<pin id="322" dir="0" index="3" bw="6" slack="0"/>
<pin id="323" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="icmp_ln63_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/2 "/>
</bind>
</comp>

<comp id="335" class="1005" name="close_read_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="2"/>
<pin id="337" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="close_read "/>
</bind>
</comp>

<comp id="339" class="1005" name="ip_read_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ip_read "/>
</bind>
</comp>

<comp id="344" class="1005" name="tmp_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="16" slack="1"/>
<pin id="346" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="350" class="1005" name="icmp_ln901_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="1"/>
<pin id="352" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln901 "/>
</bind>
</comp>

<comp id="354" class="1005" name="closeConnection_pkt_data_V_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="1"/>
<pin id="356" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="closeConnection_pkt_data_V "/>
</bind>
</comp>

<comp id="359" class="1005" name="p_Result_s_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="64" slack="1"/>
<pin id="361" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="144"><net_src comp="86" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="88" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="88" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="169"><net_src comp="104" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="170"><net_src comp="10" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="173"><net_src comp="16" pin="0"/><net_sink comp="158" pin=4"/></net>

<net id="174"><net_src comp="106" pin="0"/><net_sink comp="158" pin=6"/></net>

<net id="175"><net_src comp="106" pin="0"/><net_sink comp="158" pin=7"/></net>

<net id="176"><net_src comp="108" pin="0"/><net_sink comp="158" pin=8"/></net>

<net id="184"><net_src comp="110" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="18" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="20" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="187"><net_src comp="22" pin="0"/><net_sink comp="177" pin=3"/></net>

<net id="188"><net_src comp="24" pin="0"/><net_sink comp="177" pin=4"/></net>

<net id="194"><net_src comp="114" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="8" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="200"><net_src comp="116" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="6" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="213"><net_src comp="104" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="214"><net_src comp="34" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="215"><net_src comp="36" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="216"><net_src comp="38" pin="0"/><net_sink comp="202" pin=3"/></net>

<net id="217"><net_src comp="40" pin="0"/><net_sink comp="202" pin=4"/></net>

<net id="218"><net_src comp="106" pin="0"/><net_sink comp="202" pin=6"/></net>

<net id="219"><net_src comp="106" pin="0"/><net_sink comp="202" pin=7"/></net>

<net id="220"><net_src comp="108" pin="0"/><net_sink comp="202" pin=8"/></net>

<net id="232"><net_src comp="126" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="233"><net_src comp="26" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="234"><net_src comp="28" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="235"><net_src comp="30" pin="0"/><net_sink comp="221" pin=3"/></net>

<net id="236"><net_src comp="32" pin="0"/><net_sink comp="221" pin=4"/></net>

<net id="237"><net_src comp="128" pin="0"/><net_sink comp="221" pin=6"/></net>

<net id="238"><net_src comp="128" pin="0"/><net_sink comp="221" pin=7"/></net>

<net id="239"><net_src comp="108" pin="0"/><net_sink comp="221" pin=8"/></net>

<net id="247"><net_src comp="130" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="42" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="44" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="250"><net_src comp="46" pin="0"/><net_sink comp="240" pin=3"/></net>

<net id="251"><net_src comp="48" pin="0"/><net_sink comp="240" pin=4"/></net>

<net id="257"><net_src comp="132" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="6" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="146" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="158" pin=5"/></net>

<net id="267"><net_src comp="177" pin="5"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="264" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="112" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="274"><net_src comp="268" pin="2"/><net_sink comp="189" pin=2"/></net>

<net id="279"><net_src comp="264" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="112" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="196" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="202" pin=5"/></net>

<net id="291"><net_src comp="118" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="299"><net_src comp="120" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="300"><net_src comp="122" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="301"><net_src comp="286" pin="3"/><net_sink comp="292" pin=2"/></net>

<net id="302"><net_src comp="60" pin="0"/><net_sink comp="292" pin=3"/></net>

<net id="303"><net_src comp="124" pin="0"/><net_sink comp="292" pin=4"/></net>

<net id="304"><net_src comp="292" pin="5"/><net_sink comp="221" pin=5"/></net>

<net id="308"><net_src comp="240" pin="5"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="305" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="309" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="324"><net_src comp="134" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="305" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="326"><net_src comp="136" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="327"><net_src comp="138" pin="0"/><net_sink comp="318" pin=3"/></net>

<net id="332"><net_src comp="318" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="112" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="334"><net_src comp="328" pin="2"/><net_sink comp="189" pin=2"/></net>

<net id="338"><net_src comp="140" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="152" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="347"><net_src comp="259" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="158" pin=5"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="353"><net_src comp="275" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="281" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="202" pin=5"/></net>

<net id="362"><net_src comp="292" pin="5"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="221" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: session_id | {2 }
	Port: success | {1 2 }
	Port: listen_port_V_data_V | {2 }
	Port: listen_port_V_keep_V | {2 }
	Port: listen_port_V_strb_V | {2 }
	Port: listen_port_V_last_V | {2 }
	Port: open_connection_V_data_V | {3 }
	Port: open_connection_V_keep_V | {3 }
	Port: open_connection_V_strb_V | {3 }
	Port: open_connection_V_last_V | {3 }
	Port: close_connection_V_data_V | {4 }
	Port: close_connection_V_keep_V | {4 }
	Port: close_connection_V_strb_V | {4 }
	Port: close_connection_V_last_V | {4 }
 - Input state : 
	Port: tcp_session_handler : ip | {1 }
	Port: tcp_session_handler : port_nr | {1 }
	Port: tcp_session_handler : close | {1 }
	Port: tcp_session_handler : session_id | {1 }
	Port: tcp_session_handler : port_status_V_data_V | {1 }
	Port: tcp_session_handler : port_status_V_keep_V | {1 }
	Port: tcp_session_handler : port_status_V_strb_V | {1 }
	Port: tcp_session_handler : port_status_V_last_V | {1 }
	Port: tcp_session_handler : open_status_V_data_V | {2 }
	Port: tcp_session_handler : open_status_V_keep_V | {2 }
	Port: tcp_session_handler : open_status_V_strb_V | {2 }
	Port: tcp_session_handler : open_status_V_last_V | {2 }
  - Chain level:
	State 1
		write_ln258 : 1
		icmp_ln50 : 1
		write_ln50 : 2
		icmp_ln901 : 1
		write_ln258 : 1
	State 2
		p_Result_s : 1
		write_ln258 : 2
		trunc_ln668 : 1
		zext_ln62 : 2
		write_ln62 : 3
		tmp_s : 1
		icmp_ln63 : 2
		write_ln63 : 3
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|          |          icmp_ln50_fu_268         |    0    |    11   |
|   icmp   |         icmp_ln901_fu_275         |    0    |    11   |
|          |          icmp_ln63_fu_328         |    0    |    11   |
|----------|-----------------------------------|---------|---------|
|          |       close_read_read_fu_140      |    0    |    0    |
|          |      port_nr_read_read_fu_146     |    0    |    0    |
|   read   |        ip_read_read_fu_152        |    0    |    0    |
|          |         empty_read_fu_177         |    0    |    0    |
|          |    session_id_read_read_fu_196    |    0    |    0    |
|          |        empty_23_read_fu_240       |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |          grp_write_fu_158         |    0    |    0    |
|          |          grp_write_fu_189         |    0    |    0    |
|   write  |          grp_write_fu_202         |    0    |    0    |
|          |          grp_write_fu_221         |    0    |    0    |
|          |      write_ln62_write_fu_252      |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |             tmp_fu_259            |    0    |    0    |
|   trunc  | closeConnection_pkt_data_V_fu_281 |    0    |    0    |
|          |         trunc_ln668_fu_309        |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|extractvalue|        tmp_data_V_2_fu_264        |    0    |    0    |
|          |        tmp_data_V_5_fu_305        |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|bitconcatenate|            tmp_3_fu_286           |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|  partset |         p_Result_s_fu_292         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   zext   |          zext_ln62_fu_313         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|partselect|            tmp_s_fu_318           |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    0    |    33   |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|closeConnection_pkt_data_V_reg_354|   16   |
|        close_read_reg_335        |    1   |
|        icmp_ln901_reg_350        |    1   |
|          ip_read_reg_339         |   32   |
|        p_Result_s_reg_359        |   64   |
|            tmp_reg_344           |   16   |
+----------------------------------+--------+
|               Total              |   130  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_158 |  p5  |   2  |  16  |   32   ||    9    |
| grp_write_fu_189 |  p2  |   2  |   1  |    2   ||    9    |
| grp_write_fu_202 |  p5  |   2  |  16  |   32   ||    9    |
| grp_write_fu_221 |  p5  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   194  ||  1.548  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   33   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   36   |
|  Register |    -   |   130  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   130  |   69   |
+-----------+--------+--------+--------+
