;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #472, @260
	SUB #472, @260
	DJN -701, @-0
	JMP 0
	SUB 207, <120
	SUB 207, <120
	SUB 0, 0
	SUB 0, 0
	SUB 12, @10
	JMN @12, #800
	JMN @12, #800
	JMN @12, #800
	JMN @12, #800
	ADD 121, @703
	SLT 121, 0
	SLT 121, 0
	SUB 0, 0
	JMP @12, #200
	CMP 0, 0
	SLT 121, 0
	JMP <-127, 100
	JMP @12, #200
	JMP @12, #200
	SUB -7, <-120
	SUB -7, <-120
	SUB 0, 0
	SUB -7, <-120
	SUB -7, <-120
	JMP 0
	SUB 12, @10
	JMP 0
	ADD -701, <-0
	JMP 0
	JMP 0
	JMP 0
	SUB 0, 0
	JMP 0
	SUB 0, 0
	MOV -7, <-20
	SUB @-127, 100
	SUB 0, 0
	SUB 0, 0
	CMP -207, <-126
	SUB @-127, 100
	MOV -7, <-20
	DJN -1, @-20
