\hypertarget{nm__bus__wrapper__sam4s_8c}{}\section{third\+\_\+party/atmel/devices/wilc1000/bus\+\_\+wrapper/source/nm\+\_\+bus\+\_\+wrapper\+\_\+sam4s.c File Reference}
\label{nm__bus__wrapper__sam4s_8c}\index{third\+\_\+party/atmel/devices/wilc1000/bus\+\_\+wrapper/source/nm\+\_\+bus\+\_\+wrapper\+\_\+sam4s.\+c@{third\+\_\+party/atmel/devices/wilc1000/bus\+\_\+wrapper/source/nm\+\_\+bus\+\_\+wrapper\+\_\+sam4s.\+c}}


S\+PI bus wrapper for S\+A\+M4S microcontrollers.  


{\ttfamily \#include $<$stdio.\+h$>$}\newline
{\ttfamily \#include \char`\"{}sam4s.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}bsp/include/nm\+\_\+bsp.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}common/include/nm\+\_\+common.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}bus\+\_\+wrapper/include/nm\+\_\+bus\+\_\+wrapper.\+h\char`\"{}}\newline
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{nm__bus__wrapper__sam4s_8c_afbc973888cb214292ecd9094a69adf68}{N\+M\+\_\+\+B\+U\+S\+\_\+\+M\+A\+X\+\_\+\+T\+R\+X\+\_\+\+SZ}~2048
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
static \hyperlink{group__DataT_gae35f10ffd0ac8dd2bc3e794da9bdfbc7}{sint8} \hyperlink{nm__bus__wrapper__sam4s_8c_ae656e55934eaeffc372287189b5e0d5b}{spi\+\_\+rw} (\hyperlink{group__DataT_ga4df709a77647e870bbf1d955b8edc9a6}{uint8} $\ast$pu8\+Mosi, \hyperlink{group__DataT_ga4df709a77647e870bbf1d955b8edc9a6}{uint8} $\ast$pu8\+Miso, \hyperlink{group__DataT_ga1daa745171fc6e31d942c161422a76f9}{uint16} u16\+Sz)
\begin{DoxyCompactList}\small\item\em S\+PI transfer. \end{DoxyCompactList}\item 
\hyperlink{group__DataT_gae35f10ffd0ac8dd2bc3e794da9bdfbc7}{sint8} \hyperlink{nm__bus__wrapper__sam4s_8c_ac6735b4dcb286ba50ed1b2db8ae04d31}{nm\+\_\+bus\+\_\+init} (void $\ast$pvinit)
\begin{DoxyCompactList}\small\item\em S\+PI bus initialization. \end{DoxyCompactList}\item 
\hyperlink{group__DataT_gae35f10ffd0ac8dd2bc3e794da9bdfbc7}{sint8} \hyperlink{nm__bus__wrapper__sam4s_8c_aa98500dc13748397906e03440fb3892a}{nm\+\_\+bus\+\_\+ioctl} (\hyperlink{group__DataT_ga4df709a77647e870bbf1d955b8edc9a6}{uint8} u8\+Cmd, void $\ast$pv\+Parameter)
\begin{DoxyCompactList}\small\item\em I\+O\+C\+TL command processing. \end{DoxyCompactList}\item 
\hyperlink{group__DataT_gae35f10ffd0ac8dd2bc3e794da9bdfbc7}{sint8} \hyperlink{nm__bus__wrapper__sam4s_8c_a577ad43e9d464f7309b5ffa75f4ae15a}{nm\+\_\+bus\+\_\+deinit} (void)
\begin{DoxyCompactList}\small\item\em S\+PI bus deinitialization. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
static \hyperlink{stdint_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{nm__bus__wrapper__sam4s_8c_a38e2250244d3f7799048819b9aed0b1e}{tx\+Buffer} \mbox{[}\hyperlink{nm__bus__wrapper__stm32l4xx_8c_afbc973888cb214292ecd9094a69adf68}{N\+M\+\_\+\+B\+U\+S\+\_\+\+M\+A\+X\+\_\+\+T\+R\+X\+\_\+\+SZ}\mbox{]}
\item 
static \hyperlink{stdint_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{nm__bus__wrapper__sam4s_8c_af1d8e5f3079139edc69c503e92ab2718}{rx\+Buffer} \mbox{[}\hyperlink{nm__bus__wrapper__stm32l4xx_8c_afbc973888cb214292ecd9094a69adf68}{N\+M\+\_\+\+B\+U\+S\+\_\+\+M\+A\+X\+\_\+\+T\+R\+X\+\_\+\+SZ}\mbox{]}
\item 
\hyperlink{structtstrNmBusCapabilities}{tstr\+Nm\+Bus\+Capabilities} \hyperlink{nm__bus__wrapper__sam4s_8c_ae7dfa29166b4111ca6c3e3bab953eb79}{egstr\+Nm\+Bus\+Capabilities}
\begin{DoxyCompactList}\small\item\em Bus capabilities information. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+PI bus wrapper for S\+A\+M4S microcontrollers. 

\hypertarget{pic32mz__ef__curiosity_8h_License}{}\subsection{License}\label{pic32mz__ef__curiosity_8h_License}
S\+P\+D\+X-\/\+License-\/\+Identifier\+: G\+P\+L-\/2.\+0-\/or-\/later

Copyright (C) 2010-\/2019 Oryx Embedded S\+A\+RL. All rights reserved.

This program is free software; you can redistribute it and/or modify it under the terms of the G\+NU General Public License as published by the Free Software Foundation; either version 2 of the License, or (at your option) any later version.

This program is distributed in the hope that it will be useful, but W\+I\+T\+H\+O\+UT A\+NY W\+A\+R\+R\+A\+N\+TY; without even the implied warranty of M\+E\+R\+C\+H\+A\+N\+T\+A\+B\+I\+L\+I\+TY or F\+I\+T\+N\+E\+SS F\+OR A P\+A\+R\+T\+I\+C\+U\+L\+AR P\+U\+R\+P\+O\+SE. See the G\+NU General Public License for more details.

You should have received a copy of the G\+NU General Public License along with this program; if not, write to the Free Software Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-\/1301, U\+SA.

\begin{DoxyAuthor}{Author}
Oryx Embedded S\+A\+RL (www.\+oryx-\/embedded.\+com) 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
1.\+9.\+6 
\end{DoxyVersion}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{nm__bus__wrapper__sam4s_8c_afbc973888cb214292ecd9094a69adf68}\label{nm__bus__wrapper__sam4s_8c_afbc973888cb214292ecd9094a69adf68}} 
\index{nm\+\_\+bus\+\_\+wrapper\+\_\+sam4s.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+sam4s.\+c}!N\+M\+\_\+\+B\+U\+S\+\_\+\+M\+A\+X\+\_\+\+T\+R\+X\+\_\+\+SZ@{N\+M\+\_\+\+B\+U\+S\+\_\+\+M\+A\+X\+\_\+\+T\+R\+X\+\_\+\+SZ}}
\index{N\+M\+\_\+\+B\+U\+S\+\_\+\+M\+A\+X\+\_\+\+T\+R\+X\+\_\+\+SZ@{N\+M\+\_\+\+B\+U\+S\+\_\+\+M\+A\+X\+\_\+\+T\+R\+X\+\_\+\+SZ}!nm\+\_\+bus\+\_\+wrapper\+\_\+sam4s.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+sam4s.\+c}}
\subsubsection{\texorpdfstring{N\+M\+\_\+\+B\+U\+S\+\_\+\+M\+A\+X\+\_\+\+T\+R\+X\+\_\+\+SZ}{NM\_BUS\_MAX\_TRX\_SZ}}
{\footnotesize\ttfamily \#define N\+M\+\_\+\+B\+U\+S\+\_\+\+M\+A\+X\+\_\+\+T\+R\+X\+\_\+\+SZ~2048}



Definition at line 37 of file nm\+\_\+bus\+\_\+wrapper\+\_\+sam4s.\+c.



\subsection{Function Documentation}
\mbox{\Hypertarget{nm__bus__wrapper__sam4s_8c_a577ad43e9d464f7309b5ffa75f4ae15a}\label{nm__bus__wrapper__sam4s_8c_a577ad43e9d464f7309b5ffa75f4ae15a}} 
\index{nm\+\_\+bus\+\_\+wrapper\+\_\+sam4s.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+sam4s.\+c}!nm\+\_\+bus\+\_\+deinit@{nm\+\_\+bus\+\_\+deinit}}
\index{nm\+\_\+bus\+\_\+deinit@{nm\+\_\+bus\+\_\+deinit}!nm\+\_\+bus\+\_\+wrapper\+\_\+sam4s.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+sam4s.\+c}}
\subsubsection{\texorpdfstring{nm\+\_\+bus\+\_\+deinit()}{nm\_bus\_deinit()}}
{\footnotesize\ttfamily \hyperlink{group__DataT_gae35f10ffd0ac8dd2bc3e794da9bdfbc7}{sint8} nm\+\_\+bus\+\_\+deinit (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



S\+PI bus deinitialization. 

De-\/initialize the bus wrapper.


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em pvinit} & Unused parameter \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status code (M2\+M\+\_\+\+S\+U\+C\+C\+E\+SS or M2\+M\+\_\+\+E\+R\+R\+\_\+\+B\+U\+S\+\_\+\+F\+A\+IL) 
\end{DoxyReturn}


Definition at line 206 of file nm\+\_\+bus\+\_\+wrapper\+\_\+sam4s.\+c.


\begin{DoxyCode}
207 \{
208    \textcolor{comment}{//Not implemented}
209    \textcolor{keywordflow}{return} \hyperlink{nm__common_8h_a9ef27ba27aafdd1aa3a79d3ba2c36b8f}{M2M\_SUCCESS};
210 \}
\end{DoxyCode}
\mbox{\Hypertarget{nm__bus__wrapper__sam4s_8c_ac6735b4dcb286ba50ed1b2db8ae04d31}\label{nm__bus__wrapper__sam4s_8c_ac6735b4dcb286ba50ed1b2db8ae04d31}} 
\index{nm\+\_\+bus\+\_\+wrapper\+\_\+sam4s.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+sam4s.\+c}!nm\+\_\+bus\+\_\+init@{nm\+\_\+bus\+\_\+init}}
\index{nm\+\_\+bus\+\_\+init@{nm\+\_\+bus\+\_\+init}!nm\+\_\+bus\+\_\+wrapper\+\_\+sam4s.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+sam4s.\+c}}
\subsubsection{\texorpdfstring{nm\+\_\+bus\+\_\+init()}{nm\_bus\_init()}}
{\footnotesize\ttfamily \hyperlink{group__DataT_gae35f10ffd0ac8dd2bc3e794da9bdfbc7}{sint8} nm\+\_\+bus\+\_\+init (\begin{DoxyParamCaption}\item[{void $\ast$}]{pvinit }\end{DoxyParamCaption})}



S\+PI bus initialization. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em pvinit} & Unused parameter \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status code (M2\+M\+\_\+\+S\+U\+C\+C\+E\+SS or M2\+M\+\_\+\+E\+R\+R\+\_\+\+B\+U\+S\+\_\+\+F\+A\+IL) 
\end{DoxyReturn}


Definition at line 112 of file nm\+\_\+bus\+\_\+wrapper\+\_\+sam4s.\+c.


\begin{DoxyCode}
113 \{
114    \hyperlink{group__DataT_ga100e7c691a47d6978527c479a0158245}{uint32} div;
115 
116    \textcolor{comment}{//Enable PIO peripheral clock}
117    PMC->PMC\_PCER0 = (1 << CONF\_WILC\_SPI\_ID\_PIO);
118    \textcolor{comment}{//Enable SPI peripheral clock}
119    PMC->PMC\_PCER0 = (1 << CONF\_WILC\_SPI\_ID);
120 
121    \textcolor{comment}{//Disable interrupts on SPI pins}
122    CONF\_WILC\_SPI\_PIO->PIO\_IDR = CONF\_WILC\_SCK\_PIN | CONF\_WILC\_MOSI\_PIN | CONF\_WILC\_MISO\_PIN;
123    \textcolor{comment}{//Internal pull-up resistors}
124    CONF\_WILC\_SPI\_PIO->PIO\_PUER = CONF\_WILC\_SCK\_PIN | CONF\_WILC\_MOSI\_PIN | CONF\_WILC\_MISO\_PIN;
125    \textcolor{comment}{//Assign corresponding pins to Peripheral A function}
126    CONF\_WILC\_SPI\_PIO->PIO\_ABCDSR[0] &= ~(CONF\_WILC\_SCK\_PIN | CONF\_WILC\_MOSI\_PIN | CONF\_WILC\_MISO\_PIN);
127    CONF\_WILC\_SPI\_PIO->PIO\_ABCDSR[1] &= ~(CONF\_WILC\_SCK\_PIN | CONF\_WILC\_MOSI\_PIN | CONF\_WILC\_MISO\_PIN);
128    \textcolor{comment}{//Disable the PIO from controlling the corresponding pins}
129    CONF\_WILC\_SPI\_PIO->PIO\_PDR = CONF\_WILC\_SCK\_PIN | CONF\_WILC\_MOSI\_PIN | CONF\_WILC\_MISO\_PIN;
130 
131    \textcolor{comment}{//Disable SPI module}
132    CONF\_WILC\_SPI->SPI\_CR = SPI\_CR\_SPIDIS;
133    \textcolor{comment}{//Reset SPI module}
134    CONF\_WILC\_SPI->SPI\_CR = SPI\_CR\_SWRST;
135    CONF\_WILC\_SPI->SPI\_CR = SPI\_CR\_SWRST;
136 
137    \textcolor{comment}{//Master mode operation}
138    CONF\_WILC\_SPI->SPI\_MR = SPI\_MR\_MODFDIS | SPI\_MR\_MSTR;
139 
140    \textcolor{comment}{//Calculate clock divider}
141    div = SystemCoreClock / CONF\_WILC\_SPI\_CLOCK;
142 
143    \textcolor{comment}{//SPI configuration (8-bit words, clock phase = 1, clock polarity = 0)}
144    CONF\_WILC\_SPI->SPI\_CSR[0] = SPI\_CSR\_SCBR(div) | SPI\_CSR\_BITS\_8\_BIT | SPI\_CSR\_NCPHA;
145 
146    \textcolor{comment}{//Enable SPI module}
147    CONF\_WILC\_SPI->SPI\_CR = SPI\_CR\_SPIEN;
148 
149    \textcolor{comment}{//Disable DMA transfer}
150    CONF\_WILC\_SPI->SPI\_PTCR = SPI\_PTCR\_TXTDIS | SPI\_PTCR\_RXTDIS;
151 
152    \textcolor{comment}{//Reset WILC1000}
153    \hyperlink{group__NmBspResetFn_ga3e540428a9246a27c61999ecb7e13d05}{nm\_bsp\_reset}();
154 
155    \textcolor{comment}{//Successful operation}
156    \textcolor{keywordflow}{return} \hyperlink{nm__common_8h_a9ef27ba27aafdd1aa3a79d3ba2c36b8f}{M2M\_SUCCESS};
157 \}
\end{DoxyCode}
\mbox{\Hypertarget{nm__bus__wrapper__sam4s_8c_aa98500dc13748397906e03440fb3892a}\label{nm__bus__wrapper__sam4s_8c_aa98500dc13748397906e03440fb3892a}} 
\index{nm\+\_\+bus\+\_\+wrapper\+\_\+sam4s.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+sam4s.\+c}!nm\+\_\+bus\+\_\+ioctl@{nm\+\_\+bus\+\_\+ioctl}}
\index{nm\+\_\+bus\+\_\+ioctl@{nm\+\_\+bus\+\_\+ioctl}!nm\+\_\+bus\+\_\+wrapper\+\_\+sam4s.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+sam4s.\+c}}
\subsubsection{\texorpdfstring{nm\+\_\+bus\+\_\+ioctl()}{nm\_bus\_ioctl()}}
{\footnotesize\ttfamily \hyperlink{group__DataT_gae35f10ffd0ac8dd2bc3e794da9bdfbc7}{sint8} nm\+\_\+bus\+\_\+ioctl (\begin{DoxyParamCaption}\item[{\hyperlink{group__DataT_ga4df709a77647e870bbf1d955b8edc9a6}{uint8}}]{u8\+Cmd,  }\item[{void $\ast$}]{pv\+Parameter }\end{DoxyParamCaption})}



I\+O\+C\+TL command processing. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em u8\+Cmd} & Command opcode \\
\hline
\mbox{\tt in}  & {\em pv\+Parameter} & Command parameters \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status code (M2\+M\+\_\+\+S\+U\+C\+C\+E\+SS or M2\+M\+\_\+\+E\+R\+R\+\_\+\+B\+U\+S\+\_\+\+F\+A\+IL) 
\end{DoxyReturn}


Definition at line 167 of file nm\+\_\+bus\+\_\+wrapper\+\_\+sam4s.\+c.


\begin{DoxyCode}
168 \{
169    \hyperlink{group__DataT_gae35f10ffd0ac8dd2bc3e794da9bdfbc7}{sint8} ret;
170 \textcolor{preprocessor}{#ifdef CONF\_WILC\_USE\_SPI}
171    \hyperlink{structtstrNmSpiRw}{tstrNmSpiRw} *spiRwParams;
172 \textcolor{preprocessor}{#endif}
173 
174    \textcolor{comment}{//Check commande opcode}
175    \textcolor{keywordflow}{switch}(u8Cmd)
176    \{
177 \textcolor{preprocessor}{#ifdef CONF\_WILC\_USE\_SPI}
178    \textcolor{comment}{//Read/write command?}
179    \textcolor{keywordflow}{case} \hyperlink{nm__bus__wrapper_8h_a7c9c01416493afd57406928672066506}{NM\_BUS\_IOCTL\_RW}:
180       \textcolor{comment}{//Retrieve command parameters}
181       spiRwParams = (\hyperlink{structtstrNmSpiRw}{tstrNmSpiRw} *) pvParameter;
182       \textcolor{comment}{//Perform SPI transfer}
183       ret = \hyperlink{nm__bus__wrapper__sam4s_8c_ae656e55934eaeffc372287189b5e0d5b}{spi\_rw}(spiRwParams->\hyperlink{structtstrNmSpiRw_aa0a0dd7106812c8af780cb0729e2d1ef}{pu8InBuf}, spiRwParams->\hyperlink{structtstrNmSpiRw_a6778f8ba906b9eb363ac0422fca66dd5}{pu8OutBuf}, spiRwParams->
      \hyperlink{structtstrNmSpiRw_a7daa8262b96cb0543eb9189c65622c72}{u16Sz});
184       \textcolor{keywordflow}{break};
185 \textcolor{preprocessor}{#endif}
186    \textcolor{comment}{//Invalid command?}
187    \textcolor{keywordflow}{default}:
188       \textcolor{comment}{//Debug message}
189       \hyperlink{nm__common_8h_a34d005df494e50b05cd38b80f318d7ac}{M2M\_ERR}(\textcolor{stringliteral}{"Invalid IOCTL command!\(\backslash\)r\(\backslash\)n"});
190       \textcolor{comment}{//Report an error}
191       ret = \hyperlink{nm__common_8h_a1337ea19161996276a331dc168c6b24b}{M2M\_ERR\_BUS\_FAIL};
192       \textcolor{keywordflow}{break};
193    \}
194 
195    \textcolor{comment}{//Return status code}
196    \textcolor{keywordflow}{return} ret;
197 \}
\end{DoxyCode}
\mbox{\Hypertarget{nm__bus__wrapper__sam4s_8c_ae656e55934eaeffc372287189b5e0d5b}\label{nm__bus__wrapper__sam4s_8c_ae656e55934eaeffc372287189b5e0d5b}} 
\index{nm\+\_\+bus\+\_\+wrapper\+\_\+sam4s.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+sam4s.\+c}!spi\+\_\+rw@{spi\+\_\+rw}}
\index{spi\+\_\+rw@{spi\+\_\+rw}!nm\+\_\+bus\+\_\+wrapper\+\_\+sam4s.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+sam4s.\+c}}
\subsubsection{\texorpdfstring{spi\+\_\+rw()}{spi\_rw()}}
{\footnotesize\ttfamily static \hyperlink{group__DataT_gae35f10ffd0ac8dd2bc3e794da9bdfbc7}{sint8} spi\+\_\+rw (\begin{DoxyParamCaption}\item[{\hyperlink{group__DataT_ga4df709a77647e870bbf1d955b8edc9a6}{uint8} $\ast$}]{pu8\+Mosi,  }\item[{\hyperlink{group__DataT_ga4df709a77647e870bbf1d955b8edc9a6}{uint8} $\ast$}]{pu8\+Miso,  }\item[{\hyperlink{group__DataT_ga1daa745171fc6e31d942c161422a76f9}{uint16}}]{u16\+Sz }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



S\+PI transfer. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em pu8\+Mosi} & The data to be written to the slave device \\
\hline
\mbox{\tt out}  & {\em pu8\+Miso} & The data received from the slave device \\
\hline
\mbox{\tt in}  & {\em u16\+Sz} & Number of bytes to be transferred \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status code (M2\+M\+\_\+\+S\+U\+C\+C\+E\+SS or M2\+M\+\_\+\+E\+R\+R\+\_\+\+B\+U\+S\+\_\+\+F\+A\+IL) 
\end{DoxyReturn}


Definition at line 62 of file nm\+\_\+bus\+\_\+wrapper\+\_\+sam4s.\+c.


\begin{DoxyCode}
63 \{
64    \textcolor{comment}{//Pull the CS pin low}
65    CONF\_WILC\_CS\_PIO->PIO\_CODR = CONF\_WILC\_CS\_PIN;
66 
67    \textcolor{comment}{//Copy data to TX buffer}
68    \textcolor{keywordflow}{if}(pu8Mosi != \hyperlink{group__BSPDefine_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL})
69       \hyperlink{nm__common_8h_a62b30b611dfcc58e190254d1f663470a}{m2m\_memcpy}(\hyperlink{nm__bus__wrapper__sam4s_8c_a38e2250244d3f7799048819b9aed0b1e}{txBuffer}, pu8Mosi, u16Sz);
70    \textcolor{keywordflow}{else}
71       \hyperlink{nm__common_8h_ad4de761e451e6416e7e21d6abc4fb776}{m2m\_memset}(\hyperlink{nm__bus__wrapper__sam4s_8c_a38e2250244d3f7799048819b9aed0b1e}{txBuffer}, 0, u16Sz);
72 
73    \textcolor{comment}{//Set source address}
74    CONF\_WILC\_SPI->SPI\_TPR = (\hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}) \hyperlink{nm__bus__wrapper__sam4s_8c_a38e2250244d3f7799048819b9aed0b1e}{txBuffer};
75    \textcolor{comment}{//Set the number of data to be transferred}
76    CONF\_WILC\_SPI->SPI\_TCR = u16Sz;
77 
78    \textcolor{comment}{//Set destination address}
79    CONF\_WILC\_SPI->SPI\_RPR = (\hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}) \hyperlink{nm__bus__wrapper__sam4s_8c_af1d8e5f3079139edc69c503e92ab2718}{rxBuffer};
80    \textcolor{comment}{//Set the number of data to be transferred}
81    CONF\_WILC\_SPI->SPI\_RCR = u16Sz;
82 
83    \textcolor{comment}{//Start DMA transfer}
84    CONF\_WILC\_SPI->SPI\_PTCR = SPI\_PTCR\_TXTEN | SPI\_PTCR\_RXTEN;
85 
86    \textcolor{comment}{//Wait for the DMA transfer to be complete}
87    \textcolor{keywordflow}{while}(!(CONF\_WILC\_SPI->SPI\_SR & SPI\_SR\_TXBUFE));
88    \textcolor{keywordflow}{while}(!(CONF\_WILC\_SPI->SPI\_SR & SPI\_SR\_RXBUFF));
89    \textcolor{keywordflow}{while}(!(CONF\_WILC\_SPI->SPI\_SR & SPI\_SR\_TXEMPTY));
90 
91    \textcolor{comment}{//Disable DMA transfer}
92    CONF\_WILC\_SPI->SPI\_PTCR = SPI\_PTCR\_TXTDIS | SPI\_PTCR\_RXTDIS;
93 
94    \textcolor{comment}{//Copy data from RX buffer}
95    \textcolor{keywordflow}{if}(pu8Miso != \hyperlink{group__BSPDefine_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL})
96       \hyperlink{nm__common_8h_a62b30b611dfcc58e190254d1f663470a}{m2m\_memcpy}(pu8Miso, \hyperlink{nm__bus__wrapper__sam4s_8c_af1d8e5f3079139edc69c503e92ab2718}{rxBuffer}, u16Sz);
97 
98    \textcolor{comment}{//Terminate the operation by raising the CS pin}
99    CONF\_WILC\_CS\_PIO->PIO\_SODR = CONF\_WILC\_CS\_PIN;
100 
101    \textcolor{comment}{//Successful operation}
102    \textcolor{keywordflow}{return} \hyperlink{nm__common_8h_a9ef27ba27aafdd1aa3a79d3ba2c36b8f}{M2M\_SUCCESS};
103 \}
\end{DoxyCode}


\subsection{Variable Documentation}
\mbox{\Hypertarget{nm__bus__wrapper__sam4s_8c_ae7dfa29166b4111ca6c3e3bab953eb79}\label{nm__bus__wrapper__sam4s_8c_ae7dfa29166b4111ca6c3e3bab953eb79}} 
\index{nm\+\_\+bus\+\_\+wrapper\+\_\+sam4s.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+sam4s.\+c}!egstr\+Nm\+Bus\+Capabilities@{egstr\+Nm\+Bus\+Capabilities}}
\index{egstr\+Nm\+Bus\+Capabilities@{egstr\+Nm\+Bus\+Capabilities}!nm\+\_\+bus\+\_\+wrapper\+\_\+sam4s.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+sam4s.\+c}}
\subsubsection{\texorpdfstring{egstr\+Nm\+Bus\+Capabilities}{egstrNmBusCapabilities}}
{\footnotesize\ttfamily \hyperlink{structtstrNmBusCapabilities}{tstr\+Nm\+Bus\+Capabilities} egstr\+Nm\+Bus\+Capabilities}

{\bfseries Initial value\+:}
\begin{DoxyCode}
=
\{
   \hyperlink{nm__bus__wrapper__sam4s_8c_afbc973888cb214292ecd9094a69adf68}{NM\_BUS\_MAX\_TRX\_SZ}
\}
\end{DoxyCode}


Bus capabilities information. 

$<$ Bus capabilities. This structure must be declared at platform specific bus wrapper 

Definition at line 48 of file nm\+\_\+bus\+\_\+wrapper\+\_\+sam4s.\+c.

\mbox{\Hypertarget{nm__bus__wrapper__sam4s_8c_af1d8e5f3079139edc69c503e92ab2718}\label{nm__bus__wrapper__sam4s_8c_af1d8e5f3079139edc69c503e92ab2718}} 
\index{nm\+\_\+bus\+\_\+wrapper\+\_\+sam4s.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+sam4s.\+c}!rx\+Buffer@{rx\+Buffer}}
\index{rx\+Buffer@{rx\+Buffer}!nm\+\_\+bus\+\_\+wrapper\+\_\+sam4s.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+sam4s.\+c}}
\subsubsection{\texorpdfstring{rx\+Buffer}{rxBuffer}}
{\footnotesize\ttfamily \hyperlink{stdint_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} rx\+Buffer\mbox{[}\hyperlink{nm__bus__wrapper__stm32l4xx_8c_afbc973888cb214292ecd9094a69adf68}{N\+M\+\_\+\+B\+U\+S\+\_\+\+M\+A\+X\+\_\+\+T\+R\+X\+\_\+\+SZ}\mbox{]}\hspace{0.3cm}{\ttfamily [static]}}



Definition at line 41 of file nm\+\_\+bus\+\_\+wrapper\+\_\+sam4s.\+c.

\mbox{\Hypertarget{nm__bus__wrapper__sam4s_8c_a38e2250244d3f7799048819b9aed0b1e}\label{nm__bus__wrapper__sam4s_8c_a38e2250244d3f7799048819b9aed0b1e}} 
\index{nm\+\_\+bus\+\_\+wrapper\+\_\+sam4s.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+sam4s.\+c}!tx\+Buffer@{tx\+Buffer}}
\index{tx\+Buffer@{tx\+Buffer}!nm\+\_\+bus\+\_\+wrapper\+\_\+sam4s.\+c@{nm\+\_\+bus\+\_\+wrapper\+\_\+sam4s.\+c}}
\subsubsection{\texorpdfstring{tx\+Buffer}{txBuffer}}
{\footnotesize\ttfamily \hyperlink{stdint_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} tx\+Buffer\mbox{[}\hyperlink{nm__bus__wrapper__stm32l4xx_8c_afbc973888cb214292ecd9094a69adf68}{N\+M\+\_\+\+B\+U\+S\+\_\+\+M\+A\+X\+\_\+\+T\+R\+X\+\_\+\+SZ}\mbox{]}\hspace{0.3cm}{\ttfamily [static]}}



Definition at line 40 of file nm\+\_\+bus\+\_\+wrapper\+\_\+sam4s.\+c.

