

================================================================
== Vitis HLS Report for 'twiddles8'
================================================================
* Date:           Fri May 30 23:10:29 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        TRANS_FFT
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.558 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       50|       50|  0.400 us|  0.400 us|   50|   50|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                |                     |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |            Instance            |        Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_sin_or_cos_double_s_fu_119  |sin_or_cos_double_s  |        8|        8|  64.000 ns|  64.000 ns|    1|    1|      yes|
        |grp_sin_or_cos_double_s_fu_138  |sin_or_cos_double_s  |        8|        8|  64.000 ns|  64.000 ns|    1|    1|      yes|
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- twiddles  |       47|       47|        42|          1|          1|     7|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      28|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        0|   236|     7564|   14922|    -|
|Memory               |        0|     -|       32|      33|    -|
|Multiplexer          |        -|     -|        -|      67|    -|
|Register             |        -|     -|     1019|      96|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|   236|     8615|   15146|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     7|       ~0|       3|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     3|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+------+------+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+------+------+-----+
    |dadd_64ns_64ns_64_4_full_dsp_1_U32  |dadd_64ns_64ns_64_4_full_dsp_1  |        0|   3|   430|   708|    0|
    |ddiv_64ns_64ns_64_14_no_dsp_1_U39   |ddiv_64ns_64ns_64_14_no_dsp_1   |        0|   0|     0|     0|    0|
    |dmul_64ns_64ns_64_4_max_dsp_1_U33   |dmul_64ns_64ns_64_4_max_dsp_1   |        0|   8|   275|   108|    0|
    |dmul_64ns_64ns_64_4_max_dsp_1_U34   |dmul_64ns_64ns_64_4_max_dsp_1   |        0|   8|   275|   108|    0|
    |dmul_64ns_64ns_64_4_max_dsp_1_U35   |dmul_64ns_64ns_64_4_max_dsp_1   |        0|   8|   275|   108|    0|
    |dmul_64ns_64ns_64_4_max_dsp_1_U36   |dmul_64ns_64ns_64_4_max_dsp_1   |        0|   8|   275|   108|    0|
    |dmul_64ns_64ns_64_4_max_dsp_1_U37   |dmul_64ns_64ns_64_4_max_dsp_1   |        0|   8|   275|   108|    0|
    |dmul_64ns_64ns_64_4_max_dsp_1_U38   |dmul_64ns_64ns_64_4_max_dsp_1   |        0|   8|   275|   108|    0|
    |dsub_64ns_64ns_64_4_full_dsp_1_U31  |dsub_64ns_64ns_64_4_full_dsp_1  |        0|   3|   430|   708|    0|
    |grp_sin_or_cos_double_s_fu_119      |sin_or_cos_double_s             |        0|  91|  2527|  6429|    0|
    |grp_sin_or_cos_double_s_fu_138      |sin_or_cos_double_s             |        0|  91|  2527|  6429|    0|
    |sitodp_32ns_64_2_no_dsp_1_U40       |sitodp_32ns_64_2_no_dsp_1       |        0|   0|     0|     0|    0|
    |sitodp_32ns_64_2_no_dsp_1_U41       |sitodp_32ns_64_2_no_dsp_1       |        0|   0|     0|     0|    0|
    +------------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                               |                                |        0| 236|  7564| 14922|    0|
    +------------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |         Memory        |                   Module                  | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |twiddles8_reversed8_U  |twiddles8_twiddles8_reversed8_ROM_AUTO_1R  |        0|  32|  33|    0|     8|   32|     1|          256|
    +-----------------------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                  |                                           |        0|  32|  33|    0|     8|   32|     1|          256|
    +-----------------------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln28_fu_238_p2       |         +|   0|  0|  12|           4|           1|
    |icmp_ln28_fu_225_p2      |      icmp|   0|  0|  12|           4|           5|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  28|          11|           9|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  26|          5|    1|          5|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter41  |   9|          2|    1|          2|
    |grp_fu_200_p0             |  14|          3|   32|         96|
    |j_fu_58                   |   9|          2|    4|          8|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  67|         14|   39|        113|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |a_x_addr_reg_285                             |   3|   0|    3|          0|
    |a_y_addr_reg_291                             |   3|   0|    3|          0|
    |ap_CS_fsm                                    |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                      |   1|   0|    1|          0|
    |conv1_reg_266                                |  64|   0|   64|          0|
    |conv2_reg_271                                |  64|   0|   64|          0|
    |conv_reg_302                                 |  64|   0|   64|          0|
    |div_reg_312                                  |  64|   0|   64|          0|
    |grp_sin_or_cos_double_s_fu_119_ap_start_reg  |   1|   0|    1|          0|
    |grp_sin_or_cos_double_s_fu_138_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln28_reg_276                            |   1|   0|    1|          0|
    |j_fu_58                                      |   4|   0|    4|          0|
    |mul1_reg_352                                 |  64|   0|   64|          0|
    |mul2_reg_357                                 |  64|   0|   64|          0|
    |mul3_reg_362                                 |  64|   0|   64|          0|
    |mul8_reg_347                                 |  64|   0|   64|          0|
    |mul_reg_307                                  |  64|   0|   64|          0|
    |phi_reg_317                                  |  64|   0|   64|          0|
    |phi_x_reg_323                                |  64|   0|   64|          0|
    |phi_y_reg_329                                |  64|   0|   64|          0|
    |a_x_addr_reg_285                             |  64|  32|    3|          0|
    |a_y_addr_reg_291                             |  64|  32|    3|          0|
    |icmp_ln28_reg_276                            |  64|  32|    1|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        |1019|  96|  834|          0|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|     twiddles8|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|     twiddles8|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|     twiddles8|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|     twiddles8|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|     twiddles8|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|     twiddles8|  return value|
|a_x_address0  |  out|    3|   ap_memory|           a_x|         array|
|a_x_ce0       |  out|    1|   ap_memory|           a_x|         array|
|a_x_we0       |  out|    1|   ap_memory|           a_x|         array|
|a_x_d0        |  out|   64|   ap_memory|           a_x|         array|
|a_x_address1  |  out|    3|   ap_memory|           a_x|         array|
|a_x_ce1       |  out|    1|   ap_memory|           a_x|         array|
|a_x_q1        |   in|   64|   ap_memory|           a_x|         array|
|a_y_address0  |  out|    3|   ap_memory|           a_y|         array|
|a_y_ce0       |  out|    1|   ap_memory|           a_y|         array|
|a_y_we0       |  out|    1|   ap_memory|           a_y|         array|
|a_y_d0        |  out|   64|   ap_memory|           a_y|         array|
|a_y_address1  |  out|    3|   ap_memory|           a_y|         array|
|a_y_ce1       |  out|    1|   ap_memory|           a_y|         array|
|a_y_q1        |   in|   64|   ap_memory|           a_y|         array|
|i             |   in|    6|     ap_none|             i|        scalar|
|n             |   in|   10|     ap_none|             n|        scalar|
+--------------+-----+-----+------------+--------------+--------------+

