<dec f='llvm/llvm/include/llvm/Support/TargetOpcodes.def' l='624' type='177'/>
<doc f='llvm/llvm/include/llvm/Support/TargetOpcodes.def' l='623'>/// Generic BRANCH instruction. This is an unconditional branch.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='945' u='r' c='_ZN4llvm14CombinerHelper29matchOptBrCondByInvertingCondERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='219' u='r' c='_ZN4llvm16MachineIRBuilder7buildBrERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='2105' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector11earlySelectERN4llvm12MachineInstrE'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenPreLegalizeGICombiner.inc' l='546' c='_ZNK12_GLOBAL__N_136AArch64GenPreLegalizerCombinerHelper13tryCombineAllERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderE'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenPostLegalizeGICombiner.inc' l='556' c='_ZNK12_GLOBAL__N_136AMDGPUGenPostLegalizerCombinerHelper13tryCombineAllERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderE'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenPreLegalizeGICombiner.inc' l='539' c='_ZNK12_GLOBAL__N_135AMDGPUGenPreLegalizerCombinerHelper13tryCombineAllERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderERNS1_14CombinerHelperE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='451' c='_ZNK4llvm19ARMRegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
