# Lab 7: Becoming a Processor Designer

I would like to work on Core (as to have immediate impact and use my verilog skills as well as bolster them) as well as begin more work on the defunct Memory group. Perhaps making an outline could be something impactful to do. 