

================================================================
== Vitis HLS Report for 'merge_sort_ap_fixed_16_6_5_3_0_config5_Pipeline_VITIS_LOOP_157_4'
================================================================
* Date:           Tue Mar  4 14:24:07 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.267 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_157_4  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       75|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        0|       14|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      108|     -|
|Register             |        -|      -|      293|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      293|      197|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_7_2_32_1_1_U850  |sparsemux_7_2_32_1_1  |        0|   0|  0|  14|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   0|  0|  14|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln159_1_fu_328_p2  |         +|   0|  0|   9|           2|           1|
    |k_fu_351_p2            |         +|   0|  0|  39|          32|           1|
    |ap_condition_252       |       and|   0|  0|   2|           1|           1|
    |ap_condition_255       |       and|   0|  0|   2|           1|           1|
    |ap_condition_258       |       and|   0|  0|   2|           1|           1|
    |ap_condition_261       |       and|   0|  0|   2|           1|           1|
    |ap_condition_264       |       and|   0|  0|   2|           1|           1|
    |ap_condition_267       |       and|   0|  0|   2|           1|           1|
    |ap_condition_270       |       and|   0|  0|   2|           1|           1|
    |ap_condition_273       |       and|   0|  0|   2|           1|           1|
    |icmp_ln157_fu_315_p2   |      icmp|   0|  0|   9|           2|           2|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  75|          45|          14|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_fu_92                  |   9|          2|    2|          4|
    |k_8_fu_88                |   9|          2|   32|         64|
    |temp_70_fu_96            |   9|          2|   32|         64|
    |temp_71_fu_100           |   9|          2|   32|         64|
    |temp_72_fu_104           |   9|          2|   32|         64|
    |temp_73_fu_108           |   9|          2|   32|         64|
    |temp_74_fu_112           |   9|          2|   32|         64|
    |temp_75_fu_116           |   9|          2|   32|         64|
    |temp_76_fu_120           |   9|          2|   32|         64|
    |temp_77_fu_124           |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 108|         24|  292|        584|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_92                  |   2|   0|    2|          0|
    |k_8_fu_88                |  32|   0|   32|          0|
    |temp_70_fu_96            |  32|   0|   32|          0|
    |temp_71_fu_100           |  32|   0|   32|          0|
    |temp_72_fu_104           |  32|   0|   32|          0|
    |temp_73_fu_108           |  32|   0|   32|          0|
    |temp_74_fu_112           |  32|   0|   32|          0|
    |temp_75_fu_116           |  32|   0|   32|          0|
    |temp_76_fu_120           |  32|   0|   32|          0|
    |temp_77_fu_124           |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 293|   0|  293|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+--------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_157_4|  return value|
|temp_69_reload      |   in|   32|     ap_none|                                                           temp_69_reload|        scalar|
|temp_68_reload      |   in|   32|     ap_none|                                                           temp_68_reload|        scalar|
|temp_67_reload      |   in|   32|     ap_none|                                                           temp_67_reload|        scalar|
|temp_66_reload      |   in|   32|     ap_none|                                                           temp_66_reload|        scalar|
|temp_65_reload      |   in|   32|     ap_none|                                                           temp_65_reload|        scalar|
|temp_64_reload      |   in|   32|     ap_none|                                                           temp_64_reload|        scalar|
|temp_63_reload      |   in|   32|     ap_none|                                                           temp_63_reload|        scalar|
|temp_62_reload      |   in|   32|     ap_none|                                                           temp_62_reload|        scalar|
|empty               |   in|    2|     ap_none|                                                                    empty|        scalar|
|k_6_reload          |   in|   32|     ap_none|                                                               k_6_reload|        scalar|
|mux_case_07711      |   in|   32|     ap_none|                                                           mux_case_07711|        scalar|
|mux_case_17815      |   in|   32|     ap_none|                                                           mux_case_17815|        scalar|
|mux_case_27919      |   in|   32|     ap_none|                                                           mux_case_27919|        scalar|
|temp_77_out         |  out|   32|      ap_vld|                                                              temp_77_out|       pointer|
|temp_77_out_ap_vld  |  out|    1|      ap_vld|                                                              temp_77_out|       pointer|
|temp_76_out         |  out|   32|      ap_vld|                                                              temp_76_out|       pointer|
|temp_76_out_ap_vld  |  out|    1|      ap_vld|                                                              temp_76_out|       pointer|
|temp_75_out         |  out|   32|      ap_vld|                                                              temp_75_out|       pointer|
|temp_75_out_ap_vld  |  out|    1|      ap_vld|                                                              temp_75_out|       pointer|
|temp_74_out         |  out|   32|      ap_vld|                                                              temp_74_out|       pointer|
|temp_74_out_ap_vld  |  out|    1|      ap_vld|                                                              temp_74_out|       pointer|
|temp_73_out         |  out|   32|      ap_vld|                                                              temp_73_out|       pointer|
|temp_73_out_ap_vld  |  out|    1|      ap_vld|                                                              temp_73_out|       pointer|
|temp_72_out         |  out|   32|      ap_vld|                                                              temp_72_out|       pointer|
|temp_72_out_ap_vld  |  out|    1|      ap_vld|                                                              temp_72_out|       pointer|
|temp_71_out         |  out|   32|      ap_vld|                                                              temp_71_out|       pointer|
|temp_71_out_ap_vld  |  out|    1|      ap_vld|                                                              temp_71_out|       pointer|
|temp_70_out         |  out|   32|      ap_vld|                                                              temp_70_out|       pointer|
|temp_70_out_ap_vld  |  out|    1|      ap_vld|                                                              temp_70_out|       pointer|
+--------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

