# Kratos-explorer: an extension of Kratos-benchmark

This fork aims to create a more flexible test bench that supports easy exploration of multiple parameters.

## Kernel table

![kernel_table](<./kernel table.png>)

## Code structure

### `verilog`

Within this folder:
- Required SystemVerilog libraries
- `conv_1d`, `conv_2d`, `gemms`, `gemmt`: benchmark modules

### `structure`

Within this folder:
- `arch`: contains the `ArchFactory` class that must be implemented to generate a corresponding architecture file.
    - `stratix_IV_like` contains `BaseArchFactory`, the baseline FPGA architecture implementation from the Kratos paper.
- `design`: contains the `Design` class that must be implemented to generate a corresponding SystemVerilog wrapper, as well as TCL and SDC files (for Quartus):
    - `conv_1d`, `conv_2d`, `gemms`, `gemmt`: implementations for the various benchmarks
- `exp` contains:
    - `Experiment`: instantiated with an `ArchFactory` and a `Design`, and then runs on a tool (e.g., VTR, Quartus) for generated architecture and design based on given parameters:
        - `vtr` contains `VtrExperiment`, which will run the experiment on VTR.
        - `quartus` contains `QuartusExperiment` (TO-DO)
    - `ExperimentFactory`: parameters can be given as a list instead of a value (described under Usage/Parameters). This class can then generate a new `Experiment` for each unique combination of parameters.
- `run`: contains `Runner`, which takes in an `Experiment` subclass, as well as an `ArchFactory` and `Design`, and runs all possible combinations of experiments as generated by the `ExperimentFactory`.
- `consts`: contains system-wide constants:
    - `keys`: recognized top-level parameter keys
    - `shared_defaults`: default values for certain parameters
    - `shared_requirements`: parameters that must be provided by users
    - `translation`: parameter keys to human label matching

## Usage

Sample usage can be found in `sample_runner.py`.

### Parameters

This test bench uses one dictionary passed into the runner. Class-specific parameters are then split using keys under `structure.consts.keys` (which we will shorten to `keys` here). A sample one (adapted from `sample_runner.py`) is presented here with explanations:

```
{
    keys.KEY_EXP: {
        # Experiment parameters
        'root_dir': 'experiments/conv_2d_pw', # Base folder to create the experiment in
        'verilog_search_dir': os.path.join(os.path.dirname(os.path.realpath(__file__)), 'verilog') # Search path for SystemVerilog files
    },
    keys.KEY_ARCH: {
        # Architecture parameters
        'lut_size': 3 # LUT size used
    },
    keys.KEY_DESIGN: {
        # Design parameters
        'impl': 'conv_bram_sr_fast', # Implementation name
        'module_dir': 'conv_2d', # Module directory
        'wrapper_module_name': 'conv_bram_sr_fast_wrapper', # Module name
        'data_width': 4, # Data width
        # ...and any other design-specific parameters
    }
}
```

#### Variable parameters

Provide all parameters that should be explored simultaneously as a **list**. The test bench will then automatically create and run all possible permutations.

If you would like to simultaneously explore LUT size and data width for example, then provide:
```
{
    # ...other parameters
    keys.KEY_ARCH: {
        # Architecture parameters
        'lut_size': [3, 4, 5] # Exploring sizes 3-5
        # ...other parameters
    },
    keys.KEY_DESIGN: {
        # Design parameters
        'data_width': [4, 8] # Exploring 4-bit, 8-bit
    }
}
```
In this example, the test bench will run experiments for:
- 3-LUT, 4-bit
- 4-LUT, 4-bit
- 5-LUT, 4-bit
- 3-LUT, 8-bit
- ...

In general, the resultant final number of experiments run will be `a * b * c * ...`, where `a, b, c, ...` are the lengths of each provided list.