# Single-Cycle-RISCV-On-FPGA

## File Guide

- **Files ending in .v**  
  Contain Verilog code of respective modules

- **Branch_Programme.txt**  
  Contains the binary programme to test branch, reset, and addi instructions.

- **R-Type_Programme.txt**  
  Contains the binary programme to test R-type instructions.

- **Load_and_Store_Programme.txt**  
  Contains the binary programme to test `lw` and `sw` instructions.

- **Top_Module_Block_Diagram.pdf**  
  Contains the block diagram of the entire CPU.

- **Risc_on_FPGA.pdf**  
  Contains the project report.
