Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (win64) Build 1034051 Fri Oct  3 17:14:12 MDT 2014
| Date         : Mon Oct 20 23:29:56 2014
| Host         : Viper running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_wrapper_timing_summary_postroute_physopted.rpt -rpx system_wrapper_timing_summary_postroute_physopted.rpx
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.10 2014-03-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 3 unexpandable clock pairs. (HIGH)


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.023        0.000                      0                23392        0.007        0.000                      0                23370        0.333        0.000                       0                 11218  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
clk_fpga_0                    {0.000 5.000}        10.000          100.000         
  CLKFBOUT_O                  {0.000 5.000}        10.000          100.000         
  PXL_CLK                     {0.000 1.000}        2.000           500.000         
    axi_dispctrl_1_PXL_CLK_O  {0.000 4.000}        10.000          100.000         
clk_fpga_1                    {0.000 3.333}        6.666           150.015         
clk_fpga_2                    {0.000 40.769}       81.538          12.264          
clk_fpga_3                    {0.000 3.809}        7.619           131.251         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                          1.755        0.000                      0                 5883        0.007        0.000                      0                 5883        2.500        0.000                       0                  3630  
  CLKFBOUT_O                                                                                                                                                                    8.751        0.000                       0                     2  
  PXL_CLK                                                                                                                                                                       0.333        0.000                       0                    11  
    axi_dispctrl_1_PXL_CLK_O        3.868        0.000                      0                  822        0.116        0.000                      0                  822        3.500        0.000                       0                   573  
clk_fpga_1                          0.023        0.000                      0                 8026        0.032        0.000                      0                 8026        2.083        0.000                       0                  3448  
clk_fpga_3                          0.090        0.000                      0                 8498        0.032        0.000                      0                 8498        2.559        0.000                       0                  3554  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1                axi_dispctrl_1_PXL_CLK_O        5.344        0.000                      0                   11                                                                        
axi_dispctrl_1_PXL_CLK_O  clk_fpga_1                      8.588        0.000                      0                   11                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_1         clk_fpga_1               1.565        0.000                      0                  125        0.305        0.000                      0                  125  
**async_default**  clk_fpga_3         clk_fpga_3               4.816        0.000                      0                   16        0.537        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.755ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.047ns  (logic 0.890ns (11.060%)  route 7.157ns (88.940%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 12.727 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.663     2.971    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X16Y54                                                      r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y54         FDRE (Prop_fdre_C_Q)         0.518     3.489 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=139, routed)         2.812     6.301    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc[2]
    SLICE_X24Y26         LUT6 (Prop_lut6_I3_O)        0.124     6.425 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[1]_INST_0_i_3/O
                         net (fo=1, routed)           1.238     7.663    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/n_0_s_axi_rdata[1]_INST_0_i_3
    SLICE_X23Y44         LUT6 (Prop_lut6_I4_O)        0.124     7.787 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[1]_INST_0_i_2/O
                         net (fo=1, routed)           1.551     9.337    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/n_0_s_axi_rdata[1]_INST_0_i_2
    SLICE_X23Y70         LUT6 (Prop_lut6_I5_O)        0.124     9.461 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[1]_INST_0/O
                         net (fo=1, routed)           1.557    11.018    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[1]
    SLICE_X0Y59          SRLC32E                                      r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.535    12.727    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X0Y59                                                       r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism              0.230    12.957    
                         clock uncertainty           -0.154    12.803    
    SLICE_X0Y59          SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    12.773    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         12.773    
                         arrival time                         -11.018    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.965ns  (logic 0.828ns (10.396%)  route 7.137ns (89.604%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.665     2.973    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X14Y54                                                      r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/Q
                         net (fo=151, routed)         3.017     6.446    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc[3]
    SLICE_X27Y35         LUT6 (Prop_lut6_I2_O)        0.124     6.570 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[31]_INST_0_i_7/O
                         net (fo=1, routed)           1.494     8.064    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/n_0_s_axi_rdata[31]_INST_0_i_7
    SLICE_X24Y53         LUT6 (Prop_lut6_I4_O)        0.124     8.188 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[31]_INST_0_i_4/O
                         net (fo=1, routed)           1.210     9.398    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/n_0_s_axi_rdata[31]_INST_0_i_4
    SLICE_X24Y69         LUT6 (Prop_lut6_I5_O)        0.124     9.522 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[31]_INST_0/O
                         net (fo=1, routed)           1.415    10.938    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X6Y58          SRLC32E                                      r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.495    12.687    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y58                                                       r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism              0.230    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X6Y58          SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    12.733    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         12.733    
                         arrival time                         -10.938    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             1.849ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.955ns  (logic 0.828ns (10.409%)  route 7.127ns (89.591%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 12.731 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.665     2.973    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X14Y54                                                      r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/Q
                         net (fo=151, routed)         2.818     6.247    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc[3]
    SLICE_X23Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.371 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[11]_INST_0_i_3/O
                         net (fo=1, routed)           1.537     7.908    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/n_0_s_axi_rdata[11]_INST_0_i_3
    SLICE_X22Y48         LUT6 (Prop_lut6_I4_O)        0.124     8.032 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[11]_INST_0_i_2/O
                         net (fo=1, routed)           1.427     9.459    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/n_0_s_axi_rdata[11]_INST_0_i_2
    SLICE_X22Y68         LUT6 (Prop_lut6_I5_O)        0.124     9.583 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[11]_INST_0/O
                         net (fo=1, routed)           1.345    10.928    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[11]
    SLICE_X4Y60          SRLC32E                                      r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.539    12.731    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y60                                                       r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism              0.230    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X4Y60          SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    12.777    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         12.777    
                         arrival time                         -10.928    
  -------------------------------------------------------------------
                         slack                                  1.849    

Slack (MET) :             1.866ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.945ns  (logic 0.828ns (10.422%)  route 7.117ns (89.578%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 12.727 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.665     2.973    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X14Y54                                                      r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/Q
                         net (fo=151, routed)         2.811     6.240    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc[3]
    SLICE_X25Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.364 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[4]_INST_0_i_3/O
                         net (fo=1, routed)           1.428     7.792    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/n_0_s_axi_rdata[4]_INST_0_i_3
    SLICE_X21Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.916 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[4]_INST_0_i_2/O
                         net (fo=1, routed)           1.507     9.424    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/n_0_s_axi_rdata[4]_INST_0_i_2
    SLICE_X24Y66         LUT6 (Prop_lut6_I5_O)        0.124     9.548 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[4]_INST_0/O
                         net (fo=1, routed)           1.370    10.918    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X0Y59          SRLC32E                                      r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.535    12.727    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X0Y59                                                       r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism              0.230    12.957    
                         clock uncertainty           -0.154    12.803    
    SLICE_X0Y59          SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.019    12.784    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         12.784    
                         arrival time                         -10.918    
  -------------------------------------------------------------------
                         slack                                  1.866    

Slack (MET) :             1.982ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.758ns  (logic 0.890ns (11.473%)  route 6.868ns (88.527%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.670     2.978    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X12Y55                                                      r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.518     3.496 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=126, routed)         2.558     6.054    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc[1]
    SLICE_X23Y33         LUT6 (Prop_lut6_I5_O)        0.124     6.178 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[12]_INST_0_i_3/O
                         net (fo=1, routed)           1.771     7.949    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/n_0_s_axi_rdata[12]_INST_0_i_3
    SLICE_X22Y48         LUT6 (Prop_lut6_I4_O)        0.124     8.073 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[12]_INST_0_i_2/O
                         net (fo=1, routed)           1.620     9.692    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/n_0_s_axi_rdata[12]_INST_0_i_2
    SLICE_X20Y65         LUT6 (Prop_lut6_I5_O)        0.124     9.816 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[12]_INST_0/O
                         net (fo=1, routed)           0.919    10.736    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[12]
    SLICE_X6Y60          SRLC32E                                      r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.494    12.686    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y60                                                       r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism              0.230    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X6Y60          SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    12.718    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         12.718    
                         arrival time                         -10.736    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             2.033ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.231ns  (logic 1.810ns (25.033%)  route 5.421ns (74.967%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.670     2.978    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X13Y54                                                      r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=79, routed)          1.561     4.995    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X23Y56         LUT4 (Prop_lut4_I2_O)        0.153     5.148 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.848     5.996    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/n_0_s_axi_rvalid[0]_INST_0_i_8
    SLICE_X23Y56         LUT5 (Prop_lut5_I0_O)        0.327     6.323 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.323    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/n_0_s_axi_rvalid[0]_INST_0_i_3
    SLICE_X23Y56         MUXF7 (Prop_muxf7_I1_O)      0.217     6.540 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           1.106     7.647    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/sr_rvalid
    SLICE_X14Y55         LUT2 (Prop_lut2_I1_O)        0.325     7.972 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0/O
                         net (fo=1, routed)           0.800     8.771    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rvalid
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.332     9.103 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1/O
                         net (fo=67, routed)          1.105    10.209    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0
    SLICE_X6Y63          SRLC32E                                      r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.491    12.683    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y63                                                       r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism              0.230    12.913    
                         clock uncertainty           -0.154    12.759    
    SLICE_X6Y63          SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    12.242    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         12.242    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                  2.033    

Slack (MET) :             2.036ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.768ns  (logic 0.890ns (11.457%)  route 6.878ns (88.543%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.663     2.971    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X16Y54                                                      r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y54         FDRE (Prop_fdre_C_Q)         0.518     3.489 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=121, routed)         2.443     5.932    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc[0]
    SLICE_X26Y38         LUT6 (Prop_lut6_I4_O)        0.124     6.056 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[20]_INST_0_i_3/O
                         net (fo=1, routed)           1.709     7.765    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/n_0_s_axi_rdata[20]_INST_0_i_3
    SLICE_X24Y53         LUT6 (Prop_lut6_I4_O)        0.124     7.889 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[20]_INST_0_i_2/O
                         net (fo=1, routed)           1.397     9.286    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/n_0_s_axi_rdata[20]_INST_0_i_2
    SLICE_X24Y70         LUT6 (Prop_lut6_I5_O)        0.124     9.410 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[20]_INST_0/O
                         net (fo=1, routed)           1.329    10.739    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X4Y62          SRLC32E                                      r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.537    12.729    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y62                                                       r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism              0.230    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X4Y62          SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    12.775    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                         12.775    
                         arrival time                         -10.739    
  -------------------------------------------------------------------
                         slack                                  2.036    

Slack (MET) :             2.175ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/w_pipe/m_payload_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.369ns  (logic 1.450ns (19.676%)  route 5.919ns (80.324%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[2])
                                                      1.450     4.523 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[2]
                         net (fo=10, routed)          5.919    10.442    system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/w_pipe/D[2]
    SLICE_X2Y68          FDRE                                         r  system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/w_pipe/m_payload_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.531    12.723    system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/w_pipe/aclk
    SLICE_X2Y68                                                       r  system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/w_pipe/m_payload_i_reg[2]/C
                         clock pessimism              0.116    12.839    
                         clock uncertainty           -0.154    12.685    
    SLICE_X2Y68          FDRE (Setup_fdre_C_D)       -0.067    12.618    system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/w_pipe/m_payload_i_reg[2]
  -------------------------------------------------------------------
                         required time                         12.618    
                         arrival time                         -10.442    
  -------------------------------------------------------------------
                         slack                                  2.175    

Slack (MET) :             2.177ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.089ns  (logic 1.810ns (25.534%)  route 5.279ns (74.466%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.685 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.670     2.978    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X13Y54                                                      r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=79, routed)          1.561     4.995    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X23Y56         LUT4 (Prop_lut4_I2_O)        0.153     5.148 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.848     5.996    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/n_0_s_axi_rvalid[0]_INST_0_i_8
    SLICE_X23Y56         LUT5 (Prop_lut5_I0_O)        0.327     6.323 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.323    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/n_0_s_axi_rvalid[0]_INST_0_i_3
    SLICE_X23Y56         MUXF7 (Prop_muxf7_I1_O)      0.217     6.540 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           1.106     7.647    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/sr_rvalid
    SLICE_X14Y55         LUT2 (Prop_lut2_I1_O)        0.325     7.972 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0/O
                         net (fo=1, routed)           0.800     8.771    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rvalid
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.332     9.103 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1/O
                         net (fo=67, routed)          0.963    10.067    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0
    SLICE_X6Y61          SRLC32E                                      r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.493    12.685    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y61                                                       r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism              0.230    12.915    
                         clock uncertainty           -0.154    12.761    
    SLICE_X6Y61          SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    12.244    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         12.244    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                  2.177    

Slack (MET) :             2.177ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.089ns  (logic 1.810ns (25.534%)  route 5.279ns (74.466%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.685 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.670     2.978    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X13Y54                                                      r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=79, routed)          1.561     4.995    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X23Y56         LUT4 (Prop_lut4_I2_O)        0.153     5.148 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.848     5.996    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/n_0_s_axi_rvalid[0]_INST_0_i_8
    SLICE_X23Y56         LUT5 (Prop_lut5_I0_O)        0.327     6.323 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.323    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/n_0_s_axi_rvalid[0]_INST_0_i_3
    SLICE_X23Y56         MUXF7 (Prop_muxf7_I1_O)      0.217     6.540 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           1.106     7.647    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/sr_rvalid
    SLICE_X14Y55         LUT2 (Prop_lut2_I1_O)        0.325     7.972 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0/O
                         net (fo=1, routed)           0.800     8.771    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rvalid
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.332     9.103 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1/O
                         net (fo=67, routed)          0.963    10.067    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0
    SLICE_X6Y61          SRLC32E                                      r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.493    12.685    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y61                                                       r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism              0.230    12.915    
                         clock uncertainty           -0.154    12.761    
    SLICE_X6Y61          SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    12.244    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         12.244    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                  2.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m08_couplers/m08_regslice/inst/r_pipe/m_payload_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.601%)  route 0.206ns (59.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.562     0.903    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y51                                                      r  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y51         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.206     1.250    system_i/processing_system7_0_axi_periph/m08_couplers/m08_regslice/inst/r_pipe/D[31]
    SLICE_X21Y49         FDRE                                         r  system_i/processing_system7_0_axi_periph/m08_couplers/m08_regslice/inst/r_pipe/m_payload_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.831     1.201    system_i/processing_system7_0_axi_periph/m08_couplers/m08_regslice/inst/r_pipe/aclk
    SLICE_X21Y49                                                      r  system_i/processing_system7_0_axi_periph/m08_couplers/m08_regslice/inst/r_pipe/m_payload_i_reg[31]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X21Y49         FDRE (Hold_fdre_C_D)         0.071     1.243    system_i/processing_system7_0_axi_periph/m08_couplers/m08_regslice/inst/r_pipe/m_payload_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m02_couplers/m02_regslice/inst/r_pipe/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.559%)  route 0.174ns (51.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.549     0.890    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y70                                                      r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y70         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/axi_rdata_reg[10]/Q
                         net (fo=1, routed)           0.174     1.227    system_i/processing_system7_0_axi_periph/m02_couplers/m02_regslice/inst/r_pipe/D[10]
    SLICE_X23Y70         FDRE                                         r  system_i/processing_system7_0_axi_periph/m02_couplers/m02_regslice/inst/r_pipe/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.816     1.186    system_i/processing_system7_0_axi_periph/m02_couplers/m02_regslice/inst/r_pipe/aclk
    SLICE_X23Y70                                                      r  system_i/processing_system7_0_axi_periph/m02_couplers/m02_regslice/inst/r_pipe/m_payload_i_reg[10]/C
                         clock pessimism             -0.034     1.152    
    SLICE_X23Y70         FDRE (Hold_fdre_C_D)         0.046     1.198    system_i/processing_system7_0_axi_periph/m02_couplers/m02_regslice/inst/r_pipe/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m02_couplers/m02_regslice/inst/r_pipe/m_payload_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.148%)  route 0.219ns (60.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.553     0.894    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y69                                                      r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y69         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.219     1.254    system_i/processing_system7_0_axi_periph/m02_couplers/m02_regslice/inst/r_pipe/D[9]
    SLICE_X23Y70         FDRE                                         r  system_i/processing_system7_0_axi_periph/m02_couplers/m02_regslice/inst/r_pipe/m_payload_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.816     1.186    system_i/processing_system7_0_axi_periph/m02_couplers/m02_regslice/inst/r_pipe/aclk
    SLICE_X23Y70                                                      r  system_i/processing_system7_0_axi_periph/m02_couplers/m02_regslice/inst/r_pipe/m_payload_i_reg[9]/C
                         clock pessimism             -0.034     1.152    
    SLICE_X23Y70         FDRE (Hold_fdre_C_D)         0.071     1.223    system_i/processing_system7_0_axi_periph/m02_couplers/m02_regslice/inst/r_pipe/m_payload_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/aw_pipe/aresetn_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/aw_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.755%)  route 0.203ns (52.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.558     0.899    system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/aw_pipe/aclk
    SLICE_X25Y56                                                      r  system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/aw_pipe/aresetn_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y56         FDRE (Prop_fdre_C_Q)         0.141     1.040 f  system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/aw_pipe/aresetn_d_reg[1]/Q
                         net (fo=2, routed)           0.203     1.243    system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/aw_pipe/n_0_aresetn_d_reg[1]
    SLICE_X21Y56         LUT5 (Prop_lut5_I1_O)        0.045     1.288 r  system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/aw_pipe/s_ready_i_i_1/O
                         net (fo=1, routed)           0.000     1.288    system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/aw_pipe/n_0_s_ready_i_i_1
    SLICE_X21Y56         FDRE                                         r  system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/aw_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.829     1.199    system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/aw_pipe/aclk
    SLICE_X21Y56                                                      r  system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/aw_pipe/s_ready_i_reg/C
                         clock pessimism             -0.034     1.165    
    SLICE_X21Y56         FDRE (Hold_fdre_C_D)         0.092     1.257    system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/aw_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/r_pipe/m_payload_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.008%)  route 0.230ns (61.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.563     0.903    system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y44                                                      r  system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.230     1.274    system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/r_pipe/D[31]
    SLICE_X22Y44         FDRE                                         r  system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/r_pipe/m_payload_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.828     1.198    system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/r_pipe/aclk
    SLICE_X22Y44                                                      r  system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/r_pipe/m_payload_i_reg[31]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y44         FDRE (Hold_fdre_C_D)         0.072     1.236    system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/r_pipe/m_payload_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/r_pipe/m_payload_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.083%)  route 0.229ns (61.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.563     0.903    system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y44                                                      r  system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/axi_rdata_reg[25]/Q
                         net (fo=1, routed)           0.229     1.274    system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/r_pipe/D[25]
    SLICE_X23Y45         FDRE                                         r  system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/r_pipe/m_payload_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.828     1.198    system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/r_pipe/aclk
    SLICE_X23Y45                                                      r  system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/r_pipe/m_payload_i_reg[25]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X23Y45         FDRE (Hold_fdre_C_D)         0.070     1.234    system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/r_pipe/m_payload_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m01_couplers/m01_regslice/inst/r_pipe/m_payload_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.217%)  route 0.207ns (55.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.552     0.893    system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y82                                                      r  system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y82         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/axi_rdata_reg[28]/Q
                         net (fo=1, routed)           0.207     1.263    system_i/processing_system7_0_axi_periph/m01_couplers/m01_regslice/inst/r_pipe/D[28]
    SLICE_X23Y80         FDRE                                         r  system_i/processing_system7_0_axi_periph/m01_couplers/m01_regslice/inst/r_pipe/m_payload_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.817     1.187    system_i/processing_system7_0_axi_periph/m01_couplers/m01_regslice/inst/r_pipe/aclk
    SLICE_X23Y80                                                      r  system_i/processing_system7_0_axi_periph/m01_couplers/m01_regslice/inst/r_pipe/m_payload_i_reg[28]/C
                         clock pessimism             -0.034     1.153    
    SLICE_X23Y80         FDRE (Hold_fdre_C_D)         0.070     1.223    system_i/processing_system7_0_axi_periph/m01_couplers/m01_regslice/inst/r_pipe/m_payload_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m08_couplers/m08_regslice/inst/r_pipe/m_payload_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.045%)  route 0.240ns (62.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.562     0.903    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y50                                                      r  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/axi_rdata_reg[23]/Q
                         net (fo=1, routed)           0.240     1.283    system_i/processing_system7_0_axi_periph/m08_couplers/m08_regslice/inst/r_pipe/D[23]
    SLICE_X20Y47         FDRE                                         r  system_i/processing_system7_0_axi_periph/m08_couplers/m08_regslice/inst/r_pipe/m_payload_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.831     1.201    system_i/processing_system7_0_axi_periph/m08_couplers/m08_regslice/inst/r_pipe/aclk
    SLICE_X20Y47                                                      r  system_i/processing_system7_0_axi_periph/m08_couplers/m08_regslice/inst/r_pipe/m_payload_i_reg[23]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X20Y47         FDRE (Hold_fdre_C_D)         0.063     1.235    system_i/processing_system7_0_axi_periph/m08_couplers/m08_regslice/inst/r_pipe/m_payload_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m02_couplers/m02_regslice/inst/r_pipe/m_payload_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.031%)  route 0.240ns (62.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.554     0.895    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y68                                                      r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/axi_rdata_reg[4]/Q
                         net (fo=1, routed)           0.240     1.275    system_i/processing_system7_0_axi_periph/m02_couplers/m02_regslice/inst/r_pipe/D[4]
    SLICE_X23Y70         FDRE                                         r  system_i/processing_system7_0_axi_periph/m02_couplers/m02_regslice/inst/r_pipe/m_payload_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.816     1.186    system_i/processing_system7_0_axi_periph/m02_couplers/m02_regslice/inst/r_pipe/aclk
    SLICE_X23Y70                                                      r  system_i/processing_system7_0_axi_periph/m02_couplers/m02_regslice/inst/r_pipe/m_payload_i_reg[4]/C
                         clock pessimism             -0.034     1.152    
    SLICE_X23Y70         FDRE (Hold_fdre_C_D)         0.075     1.227    system_i/processing_system7_0_axi_periph/m02_couplers/m02_regslice/inst/r_pipe/m_payload_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.925%)  route 0.219ns (54.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.552     0.892    system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y30                                                      r  system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/slv_reg1_reg[26]/Q
                         net (fo=2, routed)           0.219     1.253    system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/slv_reg1[26]
    SLICE_X19Y30         LUT6 (Prop_lut6_I1_O)        0.045     1.298 r  system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     1.298    system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/n_0_axi_rdata[26]_i_1
    SLICE_X19Y30         FDRE                                         r  system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.821     1.191    system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y30                                                      r  system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X19Y30         FDRE (Hold_fdre_C_D)         0.091     1.248    system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK    n/a            4.999     10.000  5.001   MMCME2_ADV_X0Y1  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Min Period        n/a     BUFG/I             n/a            2.155     10.000  7.845   BUFGCTRL_X0Y0    system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249     10.000  8.751   MMCME2_ADV_X0Y1  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000     10.000  9.000   SLICE_X21Y48     system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000     10.000  9.000   SLICE_X21Y48     system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000     10.000  9.000   SLICE_X21Y48     system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C             n/a            1.000     10.000  9.000   SLICE_X14Y52     system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000     10.000  9.000   SLICE_X14Y52     system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000     10.000  9.000   SLICE_X14Y52     system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C             n/a            1.000     10.000  9.000   SLICE_X17Y54     system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y1  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/DCLK    n/a            2.500     5.000   2.500   MMCME2_ADV_X0Y1  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK    n/a            2.500     5.000   2.501   MMCME2_ADV_X0Y1  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.980     5.000   4.020   SLICE_X4Y62      system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.980     5.000   4.020   SLICE_X4Y62      system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.980     5.000   4.020   SLICE_X4Y62      system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.980     5.000   4.020   SLICE_X4Y62      system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.980     5.000   4.020   SLICE_X0Y50      system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.980     5.000   4.020   SLICE_X0Y50      system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.980     5.000   4.020   SLICE_X0Y50      system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.980     5.000   4.020   SLICE_X0Y50      system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK    n/a            2.500     5.000   2.500   MMCME2_ADV_X0Y1  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK    n/a            2.500     5.000   2.501   MMCME2_ADV_X0Y1  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/DCLK
High Pulse Width  Fast    SRLC32E/CLK        n/a            0.980     5.000   4.020   SLICE_X0Y48      system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980     5.000   4.020   SLICE_X6Y49      system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK        n/a            0.980     5.000   4.020   SLICE_X0Y48      system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK        n/a            0.980     5.000   4.020   SLICE_X0Y48      system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK        n/a            0.980     5.000   4.020   SLICE_X0Y48      system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980     5.000   4.020   SLICE_X38Y99     system_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980     5.000   4.020   SLICE_X38Y99     system_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRLC32E/CLK        n/a            0.980     5.000   4.020   SLICE_X0Y59      system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT_O
  To Clock:  CLKFBOUT_O

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT_O
Waveform:           { 0 5 }
Period:             10.000
Sources:            { system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     10.000  8.751    MMCME2_ADV_X0Y1  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751    MMCME2_ADV_X0Y1  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   10.000  90.000   MMCME2_ADV_X0Y1  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   10.000  203.360  MMCME2_ADV_X0Y1  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PXL_CLK
  To Clock:  PXL_CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PXL_CLK
Waveform:           { 0 1 }
Period:             2.000
Sources:            { system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     OSERDESE2/CLK       n/a            1.667     2.000   0.333    OLOGIC_X0Y74     system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667     2.000   0.333    OLOGIC_X0Y73     system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667     2.000   0.333    OLOGIC_X0Y92     system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667     2.000   0.333    OLOGIC_X0Y91     system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667     2.000   0.333    OLOGIC_X0Y98     system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_d1_serializer_10_1/family_7.oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667     2.000   0.333    OLOGIC_X0Y97     system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_d1_serializer_10_1/family_7.oserdese2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667     2.000   0.333    OLOGIC_X0Y96     system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_d2_serializer_10_1/family_7.oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667     2.000   0.333    OLOGIC_X0Y95     system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_d2_serializer_10_1/family_7.oserdese2_slave/CLK
Min Period  n/a     BUFIO/I             n/a            1.666     2.000   0.334    BUFIO_X0Y5       system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFIO_inst/I
Min Period  n/a     BUFR/I              n/a            1.666     2.000   0.334    BUFR_X0Y5        system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   2.000   211.360  MMCME2_ADV_X0Y1  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  axi_dispctrl_1_PXL_CLK_O
  To Clock:  axi_dispctrl_1_PXL_CLK_O

Setup :            0  Failing Endpoints,  Worst Slack        3.868ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_1/U0/mm2s_fsync_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dispctrl_1_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/FSM_sequential_vga_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axi_dispctrl_1_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dispctrl_1_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dispctrl_1_PXL_CLK_O rise@10.000ns - axi_dispctrl_1_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        5.991ns  (logic 1.308ns (21.832%)  route 4.683ns (78.168%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 15.391 - 10.000 ) 
    Source Clock Delay      (SCD):    6.046ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dispctrl_1_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.666     2.974    system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    system_i/axi_dispctrl_1/inst/PXL_CLK
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O
                         net (fo=573, routed)         0.890     6.046    system_i/axi_vdma_1/U0/m_axis_mm2s_aclk
    SLICE_X29Y58                                                      r  system_i/axi_vdma_1/U0/mm2s_fsync_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.456     6.502 r  system_i/axi_vdma_1/U0/mm2s_fsync_d1_reg/Q
                         net (fo=4, routed)           0.994     7.496    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/mm2s_fsync_d1
    SLICE_X25Y57         LUT3 (Prop_lut3_I2_O)        0.153     7.649 f  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/m_axis_mm2s_tvalid_INST_0_i_2/O
                         net (fo=2, routed)           0.826     8.475    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/I2
    SLICE_X25Y58         LUT6 (Prop_lut6_I3_O)        0.327     8.802 f  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/m_axis_mm2s_tvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.905     9.707    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/p_15_out
    SLICE_X27Y58         LUT4 (Prop_lut4_I3_O)        0.124     9.831 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/m_axis_mm2s_tvalid_INST_0/O
                         net (fo=1, routed)           1.133    10.965    system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/s_axis_mm2s_tvalid
    SLICE_X35Y58         LUT2 (Prop_lut2_I0_O)        0.124    11.089 r  system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/FSM_sequential_vga_state[2]_i_4/O
                         net (fo=3, routed)           0.824    11.913    system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/n_0_FSM_sequential_vga_state[2]_i_4
    SLICE_X37Y57         LUT6 (Prop_lut6_I2_O)        0.124    12.037 r  system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/FSM_sequential_vga_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.037    system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/n_0_FSM_sequential_vga_state[1]_i_1
    SLICE_X37Y57         FDCE                                         r  system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/FSM_sequential_vga_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dispctrl_1_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.477    12.669    system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    system_i/axi_dispctrl_1/inst/PXL_CLK
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O
                         net (fo=573, routed)         0.761    15.391    system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/s_axis_mm2s_aclk
    SLICE_X37Y57                                                      r  system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/FSM_sequential_vga_state_reg[1]/C
                         clock pessimism              0.550    15.941    
                         clock uncertainty           -0.066    15.875    
    SLICE_X37Y57         FDCE (Setup_fdce_C_D)        0.031    15.906    system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/FSM_sequential_vga_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.906    
                         arrival time                         -12.037    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             4.091ns  (required time - arrival time)
  Source:                 system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_dispctrl_1_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by axi_dispctrl_1_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dispctrl_1_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dispctrl_1_PXL_CLK_O rise@10.000ns - axi_dispctrl_1_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        5.918ns  (logic 1.621ns (27.390%)  route 4.297ns (72.610%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 15.391 - 10.000 ) 
    Source Clock Delay      (SCD):    5.978ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dispctrl_1_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.666     2.974    system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    system_i/axi_dispctrl_1/inst/PXL_CLK
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O
                         net (fo=573, routed)         0.822     5.978    system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X39Y91                                                      r  system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.456     6.434 r  system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[0]/Q
                         net (fo=14, routed)          1.581     8.015    system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m[0]
    SLICE_X40Y91         LUT3 (Prop_lut3_I2_O)        0.152     8.167 r  system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1[2]_i_18/O
                         net (fo=1, routed)           0.790     8.957    system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n_0_cnt_t_1[2]_i_18
    SLICE_X41Y88         LUT6 (Prop_lut6_I5_O)        0.326     9.283 r  system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1[2]_i_10/O
                         net (fo=2, routed)           1.105    10.388    system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n_0_cnt_t_1[2]_i_10
    SLICE_X41Y91         LUT5 (Prop_lut5_I4_O)        0.152    10.540 r  system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1[4]_i_7/O
                         net (fo=2, routed)           0.822    11.361    system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n_0_cnt_t_1[4]_i_7
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.326    11.687 r  system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1[4]_i_4/O
                         net (fo=1, routed)           0.000    11.687    system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n_0_cnt_t_1[4]_i_4
    SLICE_X42Y91         MUXF7 (Prop_muxf7_I0_O)      0.209    11.896 r  system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_reg[4]_i_2/O
                         net (fo=1, routed)           0.000    11.896    system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t[4]
    SLICE_X42Y91         FDRE                                         r  system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dispctrl_1_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.477    12.669    system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    system_i/axi_dispctrl_1/inst/PXL_CLK
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O
                         net (fo=573, routed)         0.761    15.391    system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X42Y91                                                      r  system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_reg[4]/C
                         clock pessimism              0.550    15.941    
                         clock uncertainty           -0.066    15.875    
    SLICE_X42Y91         FDRE (Setup_fdre_C_D)        0.113    15.988    system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_reg[4]
  -------------------------------------------------------------------
                         required time                         15.988    
                         arrival time                         -11.896    
  -------------------------------------------------------------------
                         slack                                  4.091    

Slack (MET) :             4.095ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axi_dispctrl_1_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by axi_dispctrl_1_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dispctrl_1_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dispctrl_1_PXL_CLK_O rise@10.000ns - axi_dispctrl_1_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        5.086ns  (logic 1.042ns (20.486%)  route 4.044ns (79.514%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.456ns = ( 15.456 - 10.000 ) 
    Source Clock Delay      (SCD):    6.046ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dispctrl_1_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.666     2.974    system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    system_i/axi_dispctrl_1/inst/PXL_CLK
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O
                         net (fo=573, routed)         0.890     6.046    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_mm2s_aclk
    SLICE_X24Y60                                                      r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y60         FDRE (Prop_fdre_C_Q)         0.518     6.564 f  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter_reg[10]/Q
                         net (fo=3, routed)           0.809     7.373    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter_reg[10]
    SLICE_X23Y60         LUT6 (Prop_lut6_I3_O)        0.124     7.497 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter[0]_i_9/O
                         net (fo=1, routed)           0.574     8.071    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/n_0_GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter[0]_i_9
    SLICE_X23Y58         LUT5 (Prop_lut5_I4_O)        0.124     8.195 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter[0]_i_6/O
                         net (fo=2, routed)           0.679     8.875    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/I5
    SLICE_X26Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.999 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter[0]_i_4/O
                         net (fo=2, routed)           0.815     9.814    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/n_0_GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter[0]_i_4
    SLICE_X26Y58         LUT3 (Prop_lut3_I0_O)        0.152     9.966 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter[0]_i_1/O
                         net (fo=13, routed)          1.167    11.132    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/n_2_GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I
    SLICE_X24Y61         FDRE                                         r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dispctrl_1_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.477    12.669    system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    system_i/axi_dispctrl_1/inst/PXL_CLK
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O
                         net (fo=573, routed)         0.826    15.456    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_mm2s_aclk
    SLICE_X24Y61                                                      r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter_reg[12]/C
                         clock pessimism              0.564    16.020    
                         clock uncertainty           -0.066    15.954    
    SLICE_X24Y61         FDRE (Setup_fdre_C_R)       -0.726    15.228    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.228    
                         arrival time                         -11.132    
  -------------------------------------------------------------------
                         slack                                  4.095    

Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_dispctrl_1_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axi_dispctrl_1_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dispctrl_1_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dispctrl_1_PXL_CLK_O rise@10.000ns - axi_dispctrl_1_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        5.740ns  (logic 1.062ns (18.503%)  route 4.678ns (81.497%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.393ns = ( 15.393 - 10.000 ) 
    Source Clock Delay      (SCD):    5.978ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dispctrl_1_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.666     2.974    system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    system_i/axi_dispctrl_1/inst/PXL_CLK
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O
                         net (fo=573, routed)         0.822     5.978    system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X43Y94                                                      r  system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.456     6.434 r  system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[0]/Q
                         net (fo=7, routed)           1.534     7.968    system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[0]
    SLICE_X40Y97         LUT5 (Prop_lut5_I0_O)        0.150     8.118 r  system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[7]_i_3__0/O
                         net (fo=8, routed)           0.846     8.965    system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m1
    SLICE_X42Y96         LUT6 (Prop_lut6_I5_O)        0.332     9.297 r  system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[7]_i_1__0/O
                         net (fo=8, routed)           1.588    10.885    system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n_0_q_m_d[7]_i_1__0
    SLICE_X39Y97         LUT4 (Prop_lut4_I1_O)        0.124    11.009 r  system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[0]_i_1__0/O
                         net (fo=2, routed)           0.709    11.718    system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n_0_n0_q_m[0]_i_1__0
    SLICE_X39Y98         FDRE                                         r  system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dispctrl_1_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.477    12.669    system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    system_i/axi_dispctrl_1/inst/PXL_CLK
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O
                         net (fo=573, routed)         0.763    15.393    system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X39Y98                                                      r  system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[0]/C
                         clock pessimism              0.550    15.943    
                         clock uncertainty           -0.066    15.877    
    SLICE_X39Y98         FDRE (Setup_fdre_C_D)       -0.062    15.815    system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[0]
  -------------------------------------------------------------------
                         required time                         15.815    
                         arrival time                         -11.718    
  -------------------------------------------------------------------
                         slack                                  4.097    

Slack (MET) :             4.142ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_1/U0/mm2s_fsync_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dispctrl_1_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/FSM_sequential_vga_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axi_dispctrl_1_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dispctrl_1_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dispctrl_1_PXL_CLK_O rise@10.000ns - axi_dispctrl_1_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        5.715ns  (logic 1.308ns (22.886%)  route 4.407ns (77.114%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 15.391 - 10.000 ) 
    Source Clock Delay      (SCD):    6.046ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dispctrl_1_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.666     2.974    system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    system_i/axi_dispctrl_1/inst/PXL_CLK
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O
                         net (fo=573, routed)         0.890     6.046    system_i/axi_vdma_1/U0/m_axis_mm2s_aclk
    SLICE_X29Y58                                                      r  system_i/axi_vdma_1/U0/mm2s_fsync_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.456     6.502 r  system_i/axi_vdma_1/U0/mm2s_fsync_d1_reg/Q
                         net (fo=4, routed)           0.994     7.496    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/mm2s_fsync_d1
    SLICE_X25Y57         LUT3 (Prop_lut3_I2_O)        0.153     7.649 f  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/m_axis_mm2s_tvalid_INST_0_i_2/O
                         net (fo=2, routed)           0.826     8.475    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/I2
    SLICE_X25Y58         LUT6 (Prop_lut6_I3_O)        0.327     8.802 f  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/m_axis_mm2s_tvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.905     9.707    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/p_15_out
    SLICE_X27Y58         LUT4 (Prop_lut4_I3_O)        0.124     9.831 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/m_axis_mm2s_tvalid_INST_0/O
                         net (fo=1, routed)           1.133    10.965    system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/s_axis_mm2s_tvalid
    SLICE_X35Y58         LUT2 (Prop_lut2_I0_O)        0.124    11.089 r  system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/FSM_sequential_vga_state[2]_i_4/O
                         net (fo=3, routed)           0.548    11.637    system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/n_0_FSM_sequential_vga_state[2]_i_4
    SLICE_X37Y57         LUT6 (Prop_lut6_I2_O)        0.124    11.761 r  system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/FSM_sequential_vga_state[2]_i_1/O
                         net (fo=1, routed)           0.000    11.761    system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/n_0_FSM_sequential_vga_state[2]_i_1
    SLICE_X37Y57         FDCE                                         r  system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/FSM_sequential_vga_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dispctrl_1_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.477    12.669    system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    system_i/axi_dispctrl_1/inst/PXL_CLK
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O
                         net (fo=573, routed)         0.761    15.391    system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/s_axis_mm2s_aclk
    SLICE_X37Y57                                                      r  system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/FSM_sequential_vga_state_reg[2]/C
                         clock pessimism              0.550    15.941    
                         clock uncertainty           -0.066    15.875    
    SLICE_X37Y57         FDCE (Setup_fdce_C_D)        0.029    15.904    system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/FSM_sequential_vga_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.904    
                         arrival time                         -11.761    
  -------------------------------------------------------------------
                         slack                                  4.142    

Slack (MET) :             4.147ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_1/U0/mm2s_fsync_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dispctrl_1_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/FSM_sequential_vga_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axi_dispctrl_1_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dispctrl_1_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dispctrl_1_PXL_CLK_O rise@10.000ns - axi_dispctrl_1_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        5.712ns  (logic 1.308ns (22.898%)  route 4.404ns (77.102%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 15.391 - 10.000 ) 
    Source Clock Delay      (SCD):    6.046ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dispctrl_1_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.666     2.974    system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    system_i/axi_dispctrl_1/inst/PXL_CLK
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O
                         net (fo=573, routed)         0.890     6.046    system_i/axi_vdma_1/U0/m_axis_mm2s_aclk
    SLICE_X29Y58                                                      r  system_i/axi_vdma_1/U0/mm2s_fsync_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.456     6.502 r  system_i/axi_vdma_1/U0/mm2s_fsync_d1_reg/Q
                         net (fo=4, routed)           0.994     7.496    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/mm2s_fsync_d1
    SLICE_X25Y57         LUT3 (Prop_lut3_I2_O)        0.153     7.649 f  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I/m_axis_mm2s_tvalid_INST_0_i_2/O
                         net (fo=2, routed)           0.826     8.475    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/I2
    SLICE_X25Y58         LUT6 (Prop_lut6_I3_O)        0.327     8.802 f  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/m_axis_mm2s_tvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.905     9.707    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/p_15_out
    SLICE_X27Y58         LUT4 (Prop_lut4_I3_O)        0.124     9.831 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/m_axis_mm2s_tvalid_INST_0/O
                         net (fo=1, routed)           1.133    10.965    system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/s_axis_mm2s_tvalid
    SLICE_X35Y58         LUT2 (Prop_lut2_I0_O)        0.124    11.089 r  system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/FSM_sequential_vga_state[2]_i_4/O
                         net (fo=3, routed)           0.545    11.634    system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/n_0_FSM_sequential_vga_state[2]_i_4
    SLICE_X37Y57         LUT5 (Prop_lut5_I2_O)        0.124    11.758 r  system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/FSM_sequential_vga_state[0]_i_1/O
                         net (fo=1, routed)           0.000    11.758    system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/n_0_FSM_sequential_vga_state[0]_i_1
    SLICE_X37Y57         FDCE                                         r  system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/FSM_sequential_vga_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dispctrl_1_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.477    12.669    system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    system_i/axi_dispctrl_1/inst/PXL_CLK
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O
                         net (fo=573, routed)         0.761    15.391    system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/s_axis_mm2s_aclk
    SLICE_X37Y57                                                      r  system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/FSM_sequential_vga_state_reg[0]/C
                         clock pessimism              0.550    15.941    
                         clock uncertainty           -0.066    15.875    
    SLICE_X37Y57         FDCE (Setup_fdce_C_D)        0.031    15.906    system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/FSM_sequential_vga_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.906    
                         arrival time                         -11.758    
  -------------------------------------------------------------------
                         slack                                  4.147    

Slack (MET) :             4.181ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axi_dispctrl_1_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by axi_dispctrl_1_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dispctrl_1_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dispctrl_1_PXL_CLK_O rise@10.000ns - axi_dispctrl_1_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        5.002ns  (logic 1.042ns (20.831%)  route 3.960ns (79.169%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.458ns = ( 15.458 - 10.000 ) 
    Source Clock Delay      (SCD):    6.046ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dispctrl_1_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.666     2.974    system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    system_i/axi_dispctrl_1/inst/PXL_CLK
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O
                         net (fo=573, routed)         0.890     6.046    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_mm2s_aclk
    SLICE_X24Y60                                                      r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y60         FDRE (Prop_fdre_C_Q)         0.518     6.564 f  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter_reg[10]/Q
                         net (fo=3, routed)           0.809     7.373    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter_reg[10]
    SLICE_X23Y60         LUT6 (Prop_lut6_I3_O)        0.124     7.497 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter[0]_i_9/O
                         net (fo=1, routed)           0.574     8.071    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/n_0_GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter[0]_i_9
    SLICE_X23Y58         LUT5 (Prop_lut5_I4_O)        0.124     8.195 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter[0]_i_6/O
                         net (fo=2, routed)           0.679     8.875    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/I5
    SLICE_X26Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.999 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter[0]_i_4/O
                         net (fo=2, routed)           0.815     9.814    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/n_0_GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter[0]_i_4
    SLICE_X26Y58         LUT3 (Prop_lut3_I0_O)        0.152     9.966 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter[0]_i_1/O
                         net (fo=13, routed)          1.082    11.048    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/n_2_GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I
    SLICE_X24Y58         FDRE                                         r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dispctrl_1_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.477    12.669    system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    system_i/axi_dispctrl_1/inst/PXL_CLK
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O
                         net (fo=573, routed)         0.828    15.458    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_mm2s_aclk
    SLICE_X24Y58                                                      r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter_reg[0]/C
                         clock pessimism              0.564    16.022    
                         clock uncertainty           -0.066    15.956    
    SLICE_X24Y58         FDRE (Setup_fdre_C_R)       -0.726    15.230    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                         -11.048    
  -------------------------------------------------------------------
                         slack                                  4.181    

Slack (MET) :             4.181ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axi_dispctrl_1_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by axi_dispctrl_1_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dispctrl_1_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dispctrl_1_PXL_CLK_O rise@10.000ns - axi_dispctrl_1_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        5.002ns  (logic 1.042ns (20.831%)  route 3.960ns (79.169%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.458ns = ( 15.458 - 10.000 ) 
    Source Clock Delay      (SCD):    6.046ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dispctrl_1_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.666     2.974    system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    system_i/axi_dispctrl_1/inst/PXL_CLK
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O
                         net (fo=573, routed)         0.890     6.046    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_mm2s_aclk
    SLICE_X24Y60                                                      r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y60         FDRE (Prop_fdre_C_Q)         0.518     6.564 f  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter_reg[10]/Q
                         net (fo=3, routed)           0.809     7.373    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter_reg[10]
    SLICE_X23Y60         LUT6 (Prop_lut6_I3_O)        0.124     7.497 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter[0]_i_9/O
                         net (fo=1, routed)           0.574     8.071    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/n_0_GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter[0]_i_9
    SLICE_X23Y58         LUT5 (Prop_lut5_I4_O)        0.124     8.195 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter[0]_i_6/O
                         net (fo=2, routed)           0.679     8.875    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/I5
    SLICE_X26Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.999 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter[0]_i_4/O
                         net (fo=2, routed)           0.815     9.814    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/n_0_GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter[0]_i_4
    SLICE_X26Y58         LUT3 (Prop_lut3_I0_O)        0.152     9.966 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter[0]_i_1/O
                         net (fo=13, routed)          1.082    11.048    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/n_2_GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I
    SLICE_X24Y58         FDRE                                         r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dispctrl_1_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.477    12.669    system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    system_i/axi_dispctrl_1/inst/PXL_CLK
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O
                         net (fo=573, routed)         0.828    15.458    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_mm2s_aclk
    SLICE_X24Y58                                                      r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter_reg[1]/C
                         clock pessimism              0.564    16.022    
                         clock uncertainty           -0.066    15.956    
    SLICE_X24Y58         FDRE (Setup_fdre_C_R)       -0.726    15.230    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                         -11.048    
  -------------------------------------------------------------------
                         slack                                  4.181    

Slack (MET) :             4.181ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axi_dispctrl_1_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by axi_dispctrl_1_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dispctrl_1_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dispctrl_1_PXL_CLK_O rise@10.000ns - axi_dispctrl_1_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        5.002ns  (logic 1.042ns (20.831%)  route 3.960ns (79.169%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.458ns = ( 15.458 - 10.000 ) 
    Source Clock Delay      (SCD):    6.046ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dispctrl_1_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.666     2.974    system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    system_i/axi_dispctrl_1/inst/PXL_CLK
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O
                         net (fo=573, routed)         0.890     6.046    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_mm2s_aclk
    SLICE_X24Y60                                                      r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y60         FDRE (Prop_fdre_C_Q)         0.518     6.564 f  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter_reg[10]/Q
                         net (fo=3, routed)           0.809     7.373    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter_reg[10]
    SLICE_X23Y60         LUT6 (Prop_lut6_I3_O)        0.124     7.497 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter[0]_i_9/O
                         net (fo=1, routed)           0.574     8.071    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/n_0_GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter[0]_i_9
    SLICE_X23Y58         LUT5 (Prop_lut5_I4_O)        0.124     8.195 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter[0]_i_6/O
                         net (fo=2, routed)           0.679     8.875    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/I5
    SLICE_X26Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.999 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter[0]_i_4/O
                         net (fo=2, routed)           0.815     9.814    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/n_0_GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter[0]_i_4
    SLICE_X26Y58         LUT3 (Prop_lut3_I0_O)        0.152     9.966 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter[0]_i_1/O
                         net (fo=13, routed)          1.082    11.048    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/n_2_GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I
    SLICE_X24Y58         FDRE                                         r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dispctrl_1_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.477    12.669    system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    system_i/axi_dispctrl_1/inst/PXL_CLK
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O
                         net (fo=573, routed)         0.828    15.458    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_mm2s_aclk
    SLICE_X24Y58                                                      r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter_reg[2]/C
                         clock pessimism              0.564    16.022    
                         clock uncertainty           -0.066    15.956    
    SLICE_X24Y58         FDRE (Setup_fdre_C_R)       -0.726    15.230    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                         -11.048    
  -------------------------------------------------------------------
                         slack                                  4.181    

Slack (MET) :             4.181ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axi_dispctrl_1_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by axi_dispctrl_1_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dispctrl_1_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dispctrl_1_PXL_CLK_O rise@10.000ns - axi_dispctrl_1_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        5.002ns  (logic 1.042ns (20.831%)  route 3.960ns (79.169%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.458ns = ( 15.458 - 10.000 ) 
    Source Clock Delay      (SCD):    6.046ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dispctrl_1_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.666     2.974    system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    system_i/axi_dispctrl_1/inst/PXL_CLK
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O
                         net (fo=573, routed)         0.890     6.046    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_mm2s_aclk
    SLICE_X24Y60                                                      r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y60         FDRE (Prop_fdre_C_Q)         0.518     6.564 f  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter_reg[10]/Q
                         net (fo=3, routed)           0.809     7.373    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter_reg[10]
    SLICE_X23Y60         LUT6 (Prop_lut6_I3_O)        0.124     7.497 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter[0]_i_9/O
                         net (fo=1, routed)           0.574     8.071    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/n_0_GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter[0]_i_9
    SLICE_X23Y58         LUT5 (Prop_lut5_I4_O)        0.124     8.195 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter[0]_i_6/O
                         net (fo=2, routed)           0.679     8.875    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/I5
    SLICE_X26Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.999 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter[0]_i_4/O
                         net (fo=2, routed)           0.815     9.814    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/n_0_GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter[0]_i_4
    SLICE_X26Y58         LUT3 (Prop_lut3_I0_O)        0.152     9.966 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter[0]_i_1/O
                         net (fo=13, routed)          1.082    11.048    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/n_2_GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I
    SLICE_X24Y58         FDRE                                         r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dispctrl_1_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        1.477    12.669    system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    system_i/axi_dispctrl_1/inst/PXL_CLK
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O
                         net (fo=573, routed)         0.828    15.458    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_mm2s_aclk
    SLICE_X24Y58                                                      r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter_reg[3]/C
                         clock pessimism              0.564    16.022    
                         clock uncertainty           -0.066    15.956    
    SLICE_X24Y58         FDRE (Setup_fdre_C_R)       -0.726    15.230    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                         -11.048    
  -------------------------------------------------------------------
                         slack                                  4.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axi_dispctrl_1_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by axi_dispctrl_1_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dispctrl_1_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dispctrl_1_PXL_CLK_O rise@0.000ns - axi_dispctrl_1_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.173%)  route 0.176ns (57.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dispctrl_1_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.544     0.885    system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    system_i/axi_dispctrl_1/inst/PXL_CLK
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O
                         net (fo=573, routed)         0.291     1.859    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_axis_mm2s_aclk
    SLICE_X27Y52                                                      r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDCE (Prop_fdce_C_Q)         0.128     1.987 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=4, routed)           0.176     2.162    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRB[0]
    RAMB36_X1Y10         RAMB36E1                                     r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock axi_dispctrl_1_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.811     1.181    system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    system_i/axi_dispctrl_1/inst/PXL_CLK
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O
                         net (fo=573, routed)         0.370     2.437    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/m_axis_mm2s_aclk
    RAMB36_X1Y10                                                      r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.520     1.917    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.129     2.046    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/video_dv_dly_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_dispctrl_1_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_dispctrl_1_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dispctrl_1_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dispctrl_1_PXL_CLK_O rise@0.000ns - axi_dispctrl_1_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.151%)  route 0.101ns (41.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dispctrl_1_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.544     0.885    system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    system_i/axi_dispctrl_1/inst/PXL_CLK
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O
                         net (fo=573, routed)         0.286     1.854    system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/s_axis_mm2s_aclk
    SLICE_X33Y87                                                      r  system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/video_dv_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDCE (Prop_fdce_C_Q)         0.141     1.995 r  system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/video_dv_dly_reg/Q
                         net (fo=3, routed)           0.101     2.096    system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/VGA_DE
    SLICE_X32Y87         FDRE                                         r  system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dispctrl_1_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.811     1.181    system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    system_i/axi_dispctrl_1/inst/PXL_CLK
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O
                         net (fo=573, routed)         0.322     2.389    system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X32Y87                                                      r  system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg/C
                         clock pessimism             -0.522     1.867    
    SLICE_X32Y87         FDRE (Hold_fdre_C_D)         0.085     1.952    system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by axi_dispctrl_1_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axi_dispctrl_1_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dispctrl_1_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dispctrl_1_PXL_CLK_O rise@0.000ns - axi_dispctrl_1_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dispctrl_1_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.544     0.885    system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    system_i/axi_dispctrl_1/inst/PXL_CLK
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O
                         net (fo=573, routed)         0.291     1.859    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_axis_mm2s_aclk
    SLICE_X27Y52                                                      r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDPE (Prop_fdpe_C_Q)         0.141     2.000 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.079     2.079    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X27Y52         FDCE                                         r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dispctrl_1_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.811     1.181    system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    system_i/axi_dispctrl_1/inst/PXL_CLK
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O
                         net (fo=573, routed)         0.328     2.395    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_axis_mm2s_aclk
    SLICE_X27Y52                                                      r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.536     1.859    
    SLICE_X27Y52         FDCE (Hold_fdce_C_D)         0.075     1.934    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by axi_dispctrl_1_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by axi_dispctrl_1_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dispctrl_1_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dispctrl_1_PXL_CLK_O rise@0.000ns - axi_dispctrl_1_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dispctrl_1_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.544     0.885    system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    system_i/axi_dispctrl_1/inst/PXL_CLK
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O
                         net (fo=573, routed)         0.288     1.856    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/m_axis_mm2s_aclk
    SLICE_X30Y58                                                      r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.164     2.020 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_reg[18]/Q
                         net (fo=1, routed)           0.050     2.070    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg[18]
    SLICE_X31Y58         LUT3 (Prop_lut3_I2_O)        0.045     2.115 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out[18]_i_1/O
                         net (fo=1, routed)           0.000     2.115    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_mux_out[18]
    SLICE_X31Y58         FDRE                                         r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dispctrl_1_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.811     1.181    system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    system_i/axi_dispctrl_1/inst/PXL_CLK
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O
                         net (fo=573, routed)         0.326     2.393    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/m_axis_mm2s_aclk
    SLICE_X31Y58                                                      r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[18]/C
                         clock pessimism             -0.524     1.869    
    SLICE_X31Y58         FDRE (Hold_fdre_C_D)         0.092     1.961    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dispctrl_1_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/D
                            (rising edge-triggered cell FDRE clocked by axi_dispctrl_1_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dispctrl_1_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dispctrl_1_PXL_CLK_O rise@0.000ns - axi_dispctrl_1_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.141ns (61.402%)  route 0.089ns (38.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dispctrl_1_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.544     0.885    system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    system_i/axi_dispctrl_1/inst/PXL_CLK
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O
                         net (fo=573, routed)         0.286     1.854    system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_mm2s_aclk
    SLICE_X26Y63                                                      r  system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y63         FDRE (Prop_fdre_C_Q)         0.141     1.995 r  system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg/Q
                         net (fo=7, routed)           0.089     2.083    system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/axis_min_assert_sftrst
    SLICE_X26Y63         FDRE                                         r  system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dispctrl_1_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.811     1.181    system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    system_i/axi_dispctrl_1/inst/PXL_CLK
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O
                         net (fo=573, routed)         0.322     2.389    system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/m_axis_mm2s_aclk
    SLICE_X26Y63                                                      r  system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
                         clock pessimism             -0.535     1.854    
    SLICE_X26Y63         FDRE (Hold_fdre_C_D)         0.075     1.929    system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axi_dispctrl_1_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by axi_dispctrl_1_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dispctrl_1_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dispctrl_1_PXL_CLK_O rise@0.000ns - axi_dispctrl_1_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.408%)  route 0.242ns (59.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dispctrl_1_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.544     0.885    system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    system_i/axi_dispctrl_1/inst/PXL_CLK
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O
                         net (fo=573, routed)         0.289     1.857    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_axis_mm2s_aclk
    SLICE_X28Y56                                                      r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDCE (Prop_fdce_C_Q)         0.164     2.021 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/Q
                         net (fo=5, routed)           0.242     2.262    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[6]
    RAMB36_X1Y11         RAMB36E1                                     r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock axi_dispctrl_1_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.811     1.181    system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    system_i/axi_dispctrl_1/inst/PXL_CLK
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O
                         net (fo=573, routed)         0.369     2.436    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axis_mm2s_aclk
    RAMB36_X1Y11                                                      r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.513     1.923    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     2.106    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axi_dispctrl_1_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axi_dispctrl_1_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dispctrl_1_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dispctrl_1_PXL_CLK_O rise@0.000ns - axi_dispctrl_1_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.339%)  route 0.061ns (22.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dispctrl_1_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.544     0.885    system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    system_i/axi_dispctrl_1/inst/PXL_CLK
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O
                         net (fo=573, routed)         0.289     1.857    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_axis_mm2s_aclk
    SLICE_X28Y56                                                      r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDCE (Prop_fdce_C_Q)         0.164     2.021 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=5, routed)           0.061     2.082    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/I3[1]
    SLICE_X29Y56         LUT2 (Prop_lut2_I0_O)        0.045     2.127 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc[1]_i_1/O
                         net (fo=1, routed)           0.000     2.127    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/n_0_rd_pntr_gc[1]_i_1
    SLICE_X29Y56         FDCE                                         r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dispctrl_1_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.811     1.181    system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    system_i/axi_dispctrl_1/inst/PXL_CLK
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O
                         net (fo=573, routed)         0.327     2.394    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_axis_mm2s_aclk
    SLICE_X29Y56                                                      r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.524     1.870    
    SLICE_X29Y56         FDCE (Hold_fdce_C_D)         0.092     1.962    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by axi_dispctrl_1_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by axi_dispctrl_1_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dispctrl_1_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dispctrl_1_PXL_CLK_O rise@0.000ns - axi_dispctrl_1_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.419%)  route 0.233ns (64.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dispctrl_1_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.544     0.885    system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    system_i/axi_dispctrl_1/inst/PXL_CLK
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O
                         net (fo=573, routed)         0.290     1.858    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_axis_mm2s_aclk
    SLICE_X27Y55                                                      r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y55         FDCE (Prop_fdce_C_Q)         0.128     1.986 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/Q
                         net (fo=5, routed)           0.233     2.219    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[9]
    RAMB36_X1Y11         RAMB36E1                                     r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock axi_dispctrl_1_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.811     1.181    system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    system_i/axi_dispctrl_1/inst/PXL_CLK
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O
                         net (fo=573, routed)         0.369     2.436    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axis_mm2s_aclk
    RAMB36_X1Y11                                                      r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.520     1.916    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.130     2.046    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by axi_dispctrl_1_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axi_dispctrl_1_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dispctrl_1_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dispctrl_1_PXL_CLK_O rise@0.000ns - axi_dispctrl_1_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.895%)  route 0.108ns (34.105%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dispctrl_1_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.544     0.885    system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    system_i/axi_dispctrl_1/inst/PXL_CLK
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O
                         net (fo=573, routed)         0.288     1.856    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/m_axis_mm2s_aclk
    SLICE_X30Y58                                                      r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.164     2.020 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_reg[23]/Q
                         net (fo=1, routed)           0.108     2.128    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg[23]
    SLICE_X30Y59         LUT3 (Prop_lut3_I2_O)        0.045     2.173 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out[23]_i_1/O
                         net (fo=1, routed)           0.000     2.173    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_mux_out[23]
    SLICE_X30Y59         FDRE                                         r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dispctrl_1_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.811     1.181    system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    system_i/axi_dispctrl_1/inst/PXL_CLK
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O
                         net (fo=573, routed)         0.326     2.393    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/m_axis_mm2s_aclk
    SLICE_X30Y59                                                      r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[23]/C
                         clock pessimism             -0.521     1.872    
    SLICE_X30Y59         FDRE (Hold_fdre_C_D)         0.121     1.993    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axi_dispctrl_1_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[4].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by axi_dispctrl_1_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dispctrl_1_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dispctrl_1_PXL_CLK_O rise@0.000ns - axi_dispctrl_1_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dispctrl_1_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.544     0.885    system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    system_i/axi_dispctrl_1/inst/PXL_CLK
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O
                         net (fo=573, routed)         0.289     1.857    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/m_axis_mm2s_aclk
    SLICE_X30Y55                                                      r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDCE (Prop_fdce_C_Q)         0.148     2.005 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_reg_reg[5]/Q
                         net (fo=1, routed)           0.055     2.060    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[4].rd_stg_inst/I1[5]
    SLICE_X30Y55         FDCE                                         r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[4].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dispctrl_1_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3630, routed)        0.811     1.181    system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    system_i/axi_dispctrl_1/inst/PXL_CLK
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O
                         net (fo=573, routed)         0.327     2.394    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[4].rd_stg_inst/m_axis_mm2s_aclk
    SLICE_X30Y55                                                      r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[4].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.537     1.857    
    SLICE_X30Y55         FDCE (Hold_fdce_C_D)         0.023     1.880    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[4].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_dispctrl_1_PXL_CLK_O
Waveform:           { 0 4 }
Period:             10.000
Sources:            { system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     10.000  7.424  RAMB36_X1Y11  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     10.000  7.424  RAMB36_X1Y10  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667     10.000  8.333  OLOGIC_X0Y74  system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667     10.000  8.333  OLOGIC_X0Y73  system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667     10.000  8.333  OLOGIC_X0Y92  system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667     10.000  8.333  OLOGIC_X0Y91  system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667     10.000  8.333  OLOGIC_X0Y98  system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_d1_serializer_10_1/family_7.oserdese2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667     10.000  8.333  OLOGIC_X0Y97  system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_d1_serializer_10_1/family_7.oserdese2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667     10.000  8.333  OLOGIC_X0Y96  system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_d2_serializer_10_1/family_7.oserdese2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667     10.000  8.333  OLOGIC_X0Y95  system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_d2_serializer_10_1/family_7.oserdese2_slave/CLKDIV
Low Pulse Width   Slow    FDRE/C              n/a            0.500     6.000   5.500  SLICE_X25Y59  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     6.000   5.500  SLICE_X23Y59  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     6.000   5.500  SLICE_X23Y59  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     6.000   5.500  SLICE_X23Y59  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     6.000   5.500  SLICE_X23Y59  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     6.000   5.500  SLICE_X25Y59  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     6.000   5.500  SLICE_X25Y59  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     6.000   5.500  SLICE_X25Y59  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     6.000   5.500  SLICE_X23Y59  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     6.000   5.500  SLICE_X23Y59  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     4.000   3.500  SLICE_X39Y61  system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/blue_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     4.000   3.500  SLICE_X39Y61  system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/blue_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     4.000   3.500  SLICE_X42Y82  system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/blue_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     4.000   3.500  SLICE_X42Y82  system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/blue_reg_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     4.000   3.500  SLICE_X38Y60  system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/frm_height_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     4.000   3.500  SLICE_X36Y67  system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/frm_width_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     4.000   3.500  SLICE_X37Y60  system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/frm_width_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     4.000   3.500  SLICE_X37Y61  system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/frm_width_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     4.000   3.500  SLICE_X37Y60  system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/frm_width_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     4.000   3.500  SLICE_X37Y60  system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/frm_width_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.last_rr_hot_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.516ns  (logic 1.430ns (21.945%)  route 5.086ns (78.055%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 9.354 - 6.666 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        1.663     2.971    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X11Y23                                                      r  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.last_rr_hot_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.last_rr_hot_reg[0]/Q
                         net (fo=14, routed)          0.911     4.338    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/n_0_gen_arbiter.last_rr_hot_reg[0]
    SLICE_X13Y22         LUT5 (Prop_lut5_I3_O)        0.152     4.490 r  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.last_rr_hot[2]_i_6/O
                         net (fo=1, routed)           0.800     5.289    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/n_0_gen_arbiter.last_rr_hot[2]_i_6
    SLICE_X12Y23         LUT6 (Prop_lut6_I4_O)        0.326     5.615 r  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.last_rr_hot[2]_i_1/O
                         net (fo=52, routed)          1.242     6.857    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/n_0_gen_arbiter.last_rr_hot[2]_i_1
    SLICE_X14Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.981 r  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[53]_i_9/O
                         net (fo=5, routed)           0.565     7.547    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/n_0_gen_arbiter.m_amesg_i[53]_i_9
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.671 r  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[0]_i_13/O
                         net (fo=36, routed)          0.996     8.666    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/n_0_gen_arbiter.m_amesg_i[0]_i_13
    SLICE_X12Y29         LUT4 (Prop_lut4_I3_O)        0.124     8.790 r  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[26]_i_3/O
                         net (fo=1, routed)           0.573     9.363    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/n_0_gen_arbiter.m_amesg_i[26]_i_3
    SLICE_X13Y29         LUT6 (Prop_lut6_I1_O)        0.124     9.487 r  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[26]_i_1/O
                         net (fo=1, routed)           0.000     9.487    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/amesg_mux[26]
    SLICE_X13Y29         FDRE                                         r  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.858 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        1.496     9.354    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X13Y29                                                      r  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[26]/C
                         clock pessimism              0.231     9.585    
                         clock uncertainty           -0.106     9.479    
    SLICE_X13Y29         FDRE (Setup_fdre_C_D)        0.031     9.510    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[26]
  -------------------------------------------------------------------
                         required time                          9.510    
                         arrival time                          -9.487    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.last_rr_hot_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.498ns  (logic 1.430ns (22.008%)  route 5.068ns (77.992%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 9.348 - 6.666 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        1.663     2.971    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X11Y23                                                      r  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.last_rr_hot_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.last_rr_hot_reg[0]/Q
                         net (fo=14, routed)          0.911     4.338    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/n_0_gen_arbiter.last_rr_hot_reg[0]
    SLICE_X13Y22         LUT5 (Prop_lut5_I3_O)        0.152     4.490 f  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.last_rr_hot[2]_i_6/O
                         net (fo=1, routed)           0.800     5.289    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/n_0_gen_arbiter.last_rr_hot[2]_i_6
    SLICE_X12Y23         LUT6 (Prop_lut6_I4_O)        0.326     5.615 f  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.last_rr_hot[2]_i_1/O
                         net (fo=52, routed)          0.901     6.516    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/n_0_gen_arbiter.last_rr_hot[2]_i_1
    SLICE_X13Y24         LUT6 (Prop_lut6_I1_O)        0.124     6.640 r  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[53]_i_10/O
                         net (fo=4, routed)           0.691     7.331    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/n_0_gen_arbiter.m_amesg_i[53]_i_10
    SLICE_X13Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.455 r  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[0]_i_16/O
                         net (fo=37, routed)          0.838     8.293    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/n_0_gen_arbiter.m_amesg_i[0]_i_16
    SLICE_X13Y30         LUT4 (Prop_lut4_I1_O)        0.124     8.417 r  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[32]_i_5/O
                         net (fo=1, routed)           0.928     9.345    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/n_0_gen_arbiter.m_amesg_i[32]_i_5
    SLICE_X14Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.469 r  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[32]_i_1/O
                         net (fo=1, routed)           0.000     9.469    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/amesg_mux[32]
    SLICE_X14Y30         FDRE                                         r  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.858 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        1.490     9.349    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X14Y30                                                      r  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[32]/C
                         clock pessimism              0.231     9.579    
                         clock uncertainty           -0.106     9.473    
    SLICE_X14Y30         FDRE (Setup_fdre_C_D)        0.032     9.505    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[32]
  -------------------------------------------------------------------
                         required time                          9.505    
                         arrival time                          -9.469    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.last_rr_hot_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.539ns  (logic 1.262ns (19.298%)  route 5.277ns (80.702%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 9.351 - 6.666 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        1.664     2.972    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X12Y22                                                      r  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.last_rr_hot_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.518     3.490 f  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.last_rr_hot_reg[4]/Q
                         net (fo=7, routed)           1.377     4.867    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_10_in
    SLICE_X12Y25         LUT6 (Prop_lut6_I4_O)        0.124     4.991 f  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.last_rr_hot[7]_i_13/O
                         net (fo=1, routed)           0.331     5.322    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/n_0_gen_arbiter.last_rr_hot[7]_i_13
    SLICE_X12Y24         LUT6 (Prop_lut6_I0_O)        0.124     5.446 f  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.last_rr_hot[7]_i_6/O
                         net (fo=3, routed)           0.592     6.038    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/n_0_gen_arbiter.last_rr_hot[7]_i_6
    SLICE_X11Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.162 f  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.last_rr_hot[7]_i_4/O
                         net (fo=69, routed)          1.021     7.183    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/n_0_gen_arbiter.last_rr_hot[7]_i_4
    SLICE_X15Y25         LUT3 (Prop_lut3_I0_O)        0.124     7.307 f  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[0]_i_14/O
                         net (fo=40, routed)          0.859     8.165    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/n_0_gen_arbiter.m_amesg_i[0]_i_14
    SLICE_X17Y29         LUT6 (Prop_lut6_I4_O)        0.124     8.289 r  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[16]_i_4/O
                         net (fo=1, routed)           1.098     9.387    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/n_0_gen_arbiter.m_amesg_i[16]_i_4
    SLICE_X12Y27         LUT6 (Prop_lut6_I2_O)        0.124     9.511 r  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[16]_i_1/O
                         net (fo=1, routed)           0.000     9.511    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/amesg_mux[16]
    SLICE_X12Y27         FDRE                                         r  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.858 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        1.493     9.351    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X12Y27                                                      r  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[16]/C
                         clock pessimism              0.231     9.582    
                         clock uncertainty           -0.106     9.476    
    SLICE_X12Y27         FDRE (Setup_fdre_C_D)        0.079     9.555    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[16]
  -------------------------------------------------------------------
                         required time                          9.555    
                         arrival time                          -9.511    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.067ns  (logic 2.021ns (33.310%)  route 4.046ns (66.690%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 9.351 - 6.666 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        1.848     3.156    system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0                                                          r  system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.433 r  system_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=3, routed)           0.964     5.397    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X11Y8          LUT3 (Prop_lut3_I2_O)        0.124     5.521 r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=4, routed)           0.275     5.796    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X11Y8          LUT6 (Prop_lut6_I2_O)        0.124     5.920 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=15, routed)          0.675     6.595    system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X16Y12         LUT5 (Prop_lut5_I1_O)        0.124     6.719 r  system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.410     7.130    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[0]
    SLICE_X15Y13         LUT6 (Prop_lut6_I2_O)        0.124     7.254 r  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=5, routed)           0.646     7.899    system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/m00_axi_wready
    SLICE_X11Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.023 r  system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1_i_1/O
                         net (fo=6, routed)           0.298     8.321    system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/rd_en
    SLICE_X11Y17         LUT3 (Prop_lut3_I1_O)        0.124     8.445 r  system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=32, routed)          0.779     9.224    system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X17Y16         FDRE                                         r  system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.858 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        1.493     9.351    system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X17Y16                                                      r  system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[22]/C
                         clock pessimism              0.231     9.582    
                         clock uncertainty           -0.106     9.476    
    SLICE_X17Y16         FDRE (Setup_fdre_C_CE)      -0.205     9.271    system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[22]
  -------------------------------------------------------------------
                         required time                          9.271    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.067ns  (logic 2.021ns (33.310%)  route 4.046ns (66.690%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 9.351 - 6.666 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        1.848     3.156    system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0                                                          r  system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.433 r  system_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=3, routed)           0.964     5.397    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X11Y8          LUT3 (Prop_lut3_I2_O)        0.124     5.521 r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=4, routed)           0.275     5.796    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X11Y8          LUT6 (Prop_lut6_I2_O)        0.124     5.920 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=15, routed)          0.675     6.595    system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X16Y12         LUT5 (Prop_lut5_I1_O)        0.124     6.719 r  system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.410     7.130    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[0]
    SLICE_X15Y13         LUT6 (Prop_lut6_I2_O)        0.124     7.254 r  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=5, routed)           0.646     7.899    system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/m00_axi_wready
    SLICE_X11Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.023 r  system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1_i_1/O
                         net (fo=6, routed)           0.298     8.321    system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/rd_en
    SLICE_X11Y17         LUT3 (Prop_lut3_I1_O)        0.124     8.445 r  system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=32, routed)          0.779     9.224    system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X17Y16         FDRE                                         r  system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.858 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        1.493     9.351    system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X17Y16                                                      r  system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]/C
                         clock pessimism              0.231     9.582    
                         clock uncertainty           -0.106     9.476    
    SLICE_X17Y16         FDRE (Setup_fdre_C_CE)      -0.205     9.271    system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]
  -------------------------------------------------------------------
                         required time                          9.271    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.067ns  (logic 2.021ns (33.310%)  route 4.046ns (66.690%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 9.351 - 6.666 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        1.848     3.156    system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0                                                          r  system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.433 r  system_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=3, routed)           0.964     5.397    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X11Y8          LUT3 (Prop_lut3_I2_O)        0.124     5.521 r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=4, routed)           0.275     5.796    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X11Y8          LUT6 (Prop_lut6_I2_O)        0.124     5.920 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=15, routed)          0.675     6.595    system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X16Y12         LUT5 (Prop_lut5_I1_O)        0.124     6.719 r  system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.410     7.130    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[0]
    SLICE_X15Y13         LUT6 (Prop_lut6_I2_O)        0.124     7.254 r  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=5, routed)           0.646     7.899    system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/m00_axi_wready
    SLICE_X11Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.023 r  system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1_i_1/O
                         net (fo=6, routed)           0.298     8.321    system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/rd_en
    SLICE_X11Y17         LUT3 (Prop_lut3_I1_O)        0.124     8.445 r  system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=32, routed)          0.779     9.224    system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X17Y16         FDRE                                         r  system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.858 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        1.493     9.351    system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X17Y16                                                      r  system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]/C
                         clock pessimism              0.231     9.582    
                         clock uncertainty           -0.106     9.476    
    SLICE_X17Y16         FDRE (Setup_fdre_C_CE)      -0.205     9.271    system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]
  -------------------------------------------------------------------
                         required time                          9.271    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.067ns  (logic 2.021ns (33.310%)  route 4.046ns (66.690%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 9.351 - 6.666 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        1.848     3.156    system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0                                                          r  system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.433 r  system_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=3, routed)           0.964     5.397    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X11Y8          LUT3 (Prop_lut3_I2_O)        0.124     5.521 r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=4, routed)           0.275     5.796    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X11Y8          LUT6 (Prop_lut6_I2_O)        0.124     5.920 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=15, routed)          0.675     6.595    system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X16Y12         LUT5 (Prop_lut5_I1_O)        0.124     6.719 r  system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.410     7.130    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[0]
    SLICE_X15Y13         LUT6 (Prop_lut6_I2_O)        0.124     7.254 r  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=5, routed)           0.646     7.899    system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/m00_axi_wready
    SLICE_X11Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.023 r  system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1_i_1/O
                         net (fo=6, routed)           0.298     8.321    system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/rd_en
    SLICE_X11Y17         LUT3 (Prop_lut3_I1_O)        0.124     8.445 r  system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=32, routed)          0.779     9.224    system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X17Y16         FDRE                                         r  system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.858 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        1.493     9.351    system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X17Y16                                                      r  system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[26]/C
                         clock pessimism              0.231     9.582    
                         clock uncertainty           -0.106     9.476    
    SLICE_X17Y16         FDRE (Setup_fdre_C_CE)      -0.205     9.271    system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[26]
  -------------------------------------------------------------------
                         required time                          9.271    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.055ns  (required time - arrival time)
  Source:                 system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.last_rr_hot_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.484ns  (logic 1.430ns (22.053%)  route 5.054ns (77.947%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 9.354 - 6.666 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        1.663     2.971    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X11Y23                                                      r  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.last_rr_hot_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.last_rr_hot_reg[0]/Q
                         net (fo=14, routed)          0.911     4.338    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/n_0_gen_arbiter.last_rr_hot_reg[0]
    SLICE_X13Y22         LUT5 (Prop_lut5_I3_O)        0.152     4.490 r  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.last_rr_hot[2]_i_6/O
                         net (fo=1, routed)           0.800     5.289    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/n_0_gen_arbiter.last_rr_hot[2]_i_6
    SLICE_X12Y23         LUT6 (Prop_lut6_I4_O)        0.326     5.615 r  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.last_rr_hot[2]_i_1/O
                         net (fo=52, routed)          1.242     6.857    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/n_0_gen_arbiter.last_rr_hot[2]_i_1
    SLICE_X14Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.981 r  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[53]_i_9/O
                         net (fo=5, routed)           0.565     7.547    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/n_0_gen_arbiter.m_amesg_i[53]_i_9
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.671 r  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[0]_i_13/O
                         net (fo=36, routed)          0.866     8.537    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/n_0_gen_arbiter.m_amesg_i[0]_i_13
    SLICE_X14Y29         LUT4 (Prop_lut4_I3_O)        0.124     8.661 r  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[35]_i_3/O
                         net (fo=1, routed)           0.671     9.331    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/n_0_gen_arbiter.m_amesg_i[35]_i_3
    SLICE_X13Y29         LUT6 (Prop_lut6_I1_O)        0.124     9.455 r  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[35]_i_1/O
                         net (fo=1, routed)           0.000     9.455    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/amesg_mux[35]
    SLICE_X13Y29         FDRE                                         r  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.858 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        1.496     9.354    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X13Y29                                                      r  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[35]/C
                         clock pessimism              0.231     9.585    
                         clock uncertainty           -0.106     9.479    
    SLICE_X13Y29         FDRE (Setup_fdre_C_D)        0.031     9.510    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[35]
  -------------------------------------------------------------------
                         required time                          9.510    
                         arrival time                          -9.455    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (required time - arrival time)
  Source:                 system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/axi_awvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.467ns  (logic 1.200ns (18.557%)  route 5.267ns (81.443%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 9.341 - 6.666 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        1.664     2.972    system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X13Y22                                                      r  system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/axi_awvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.456     3.428 f  system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/axi_awvalid_reg/Q
                         net (fo=21, routed)          0.853     4.281    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awvalid[1]
    SLICE_X9Y23          LUT4 (Prop_lut4_I1_O)        0.124     4.405 f  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.last_rr_hot[6]_i_6/O
                         net (fo=3, routed)           0.760     5.166    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/n_0_gen_arbiter.last_rr_hot[6]_i_6
    SLICE_X14Y22         LUT6 (Prop_lut6_I0_O)        0.124     5.290 r  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.last_rr_hot[6]_i_3/O
                         net (fo=2, routed)           0.317     5.607    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/n_0_gen_arbiter.last_rr_hot[6]_i_3
    SLICE_X14Y24         LUT5 (Prop_lut5_I2_O)        0.124     5.731 r  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.last_rr_hot[6]_i_1/O
                         net (fo=52, routed)          1.433     7.164    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/n_0_gen_arbiter.last_rr_hot[6]_i_1
    SLICE_X11Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.288 r  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[0]_i_9/O
                         net (fo=37, routed)          1.248     8.536    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/n_0_gen_arbiter.m_amesg_i[0]_i_9
    SLICE_X16Y24         LUT6 (Prop_lut6_I1_O)        0.124     8.660 r  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[4]_i_2/O
                         net (fo=1, routed)           0.655     9.315    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/n_0_gen_arbiter.m_amesg_i[4]_i_2
    SLICE_X17Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.439 r  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[4]_i_1/O
                         net (fo=1, routed)           0.000     9.439    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/amesg_mux[4]
    SLICE_X17Y24         FDRE                                         r  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.858 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        1.483     9.342    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X17Y24                                                      r  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[4]/C
                         clock pessimism              0.231     9.572    
                         clock uncertainty           -0.106     9.466    
    SLICE_X17Y24         FDRE (Setup_fdre_C_D)        0.031     9.497    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[4]
  -------------------------------------------------------------------
                         required time                          9.497    
                         arrival time                          -9.439    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.065ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.749ns  (logic 2.021ns (35.154%)  route 3.728ns (64.846%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 9.390 - 6.666 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        1.848     3.156    system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0                                                          r  system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.433 r  system_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=3, routed)           0.964     5.397    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X11Y8          LUT3 (Prop_lut3_I2_O)        0.124     5.521 r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=4, routed)           0.275     5.796    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X11Y8          LUT6 (Prop_lut6_I2_O)        0.124     5.920 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=15, routed)          0.675     6.595    system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X16Y12         LUT5 (Prop_lut5_I1_O)        0.124     6.719 r  system_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.385     7.104    system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[0]
    SLICE_X16Y13         LUT6 (Prop_lut6_I2_O)        0.124     7.228 r  system_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[7]_INST_0/O
                         net (fo=5, routed)           0.322     7.551    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/m00_axi_wready
    SLICE_X19Y14         LUT2 (Prop_lut2_I0_O)        0.124     7.675 r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1_i_1/O
                         net (fo=6, routed)           0.676     8.350    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/rd_en
    SLICE_X23Y17         LUT5 (Prop_lut5_I2_O)        0.124     8.474 r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.431     8.905    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en
    RAMB18_X1Y7          RAMB18E1                                     r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.858 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        1.532     9.390    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y7                                                       r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.130     9.520    
                         clock uncertainty           -0.106     9.414    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.971    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          8.971    
                         arrival time                          -8.905    
  -------------------------------------------------------------------
                         slack                                  0.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.655%)  route 0.204ns (52.345%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        0.559     0.900    system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X23Y9                                                       r  system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y9          FDCE (Prop_fdce_C_Q)         0.141     1.041 r  system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.204     1.245    system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/n_0_Q_reg_reg[0]
    SLICE_X19Y9          LUT5 (Prop_lut5_I1_O)        0.045     1.290 r  system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/wr_pntr_bin[0]_i_1/O
                         net (fo=1, routed)           0.000     1.290    system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/n_4_gsync_stage[2].rd_stg_inst
    SLICE_X19Y9          FDCE                                         r  system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        0.830     1.200    system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X19Y9                                                       r  system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X19Y9          FDCE (Hold_fdce_C_D)         0.092     1.258    system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.209ns (47.142%)  route 0.234ns (52.858%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        0.564     0.905    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/m_axi_mm2s_aclk
    SLICE_X8Y56                                                       r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.164     1.069 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[38]/Q
                         net (fo=1, routed)           0.234     1.303    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/n_0_GEN_NORMAL_DM_COMMAND.cmnd_data_reg[38]
    SLICE_X8Y49          LUT2 (Prop_lut2_I1_O)        0.045     1.348 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/s_axis_cmd_tdata[38]_i_1/O
                         net (fo=1, routed)           0.000     1.348    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/D[24]
    SLICE_X8Y49          FDRE                                         r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        0.835     1.205    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_mm2s_aclk
    SLICE_X8Y49                                                       r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[38]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X8Y49          FDRE (Hold_fdre_C_D)         0.120     1.296    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.209ns (46.914%)  route 0.236ns (53.086%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        0.564     0.905    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/m_axi_mm2s_aclk
    SLICE_X8Y55                                                       r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDRE (Prop_fdre_C_Q)         0.164     1.069 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[44]/Q
                         net (fo=1, routed)           0.236     1.305    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/n_0_GEN_NORMAL_DM_COMMAND.cmnd_data_reg[44]
    SLICE_X8Y49          LUT2 (Prop_lut2_I1_O)        0.045     1.350 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/s_axis_cmd_tdata[44]_i_1/O
                         net (fo=1, routed)           0.000     1.350    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/D[30]
    SLICE_X8Y49          FDRE                                         r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        0.835     1.205    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_mm2s_aclk
    SLICE_X8Y49                                                       r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[44]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X8Y49          FDRE (Hold_fdre_C_D)         0.121     1.297    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.251ns (52.266%)  route 0.229ns (47.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        0.564     0.905    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/m_axi_mm2s_aclk
    SLICE_X8Y54                                                       r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.148     1.053 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[62]/Q
                         net (fo=1, routed)           0.229     1.282    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/n_0_GEN_NORMAL_DM_COMMAND.cmnd_data_reg[62]
    SLICE_X8Y49          LUT2 (Prop_lut2_I1_O)        0.103     1.385 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/s_axis_cmd_tdata[62]_i_1/O
                         net (fo=1, routed)           0.000     1.385    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/D[48]
    SLICE_X8Y49          FDRE                                         r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        0.835     1.205    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_mm2s_aclk
    SLICE_X8Y49                                                       r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[62]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X8Y49          FDRE (Hold_fdre_C_D)         0.131     1.307    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/axi_wvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/axi_wlast_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.132%)  route 0.245ns (56.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        0.559     0.900    system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X18Y14                                                      r  system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/axi_wvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y14         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/axi_wvalid_reg/Q
                         net (fo=6, routed)           0.245     1.286    system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/O1
    SLICE_X23Y13         LUT6 (Prop_lut6_I3_O)        0.045     1.331 r  system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/axi_wlast_i_1/O
                         net (fo=1, routed)           0.000     1.331    system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/n_0_axi_wlast_i_1
    SLICE_X23Y13         FDRE                                         r  system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/axi_wlast_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        0.823     1.193    system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X23Y13                                                      r  system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/axi_wlast_reg/C
                         clock pessimism             -0.034     1.159    
    SLICE_X23Y13         FDRE (Hold_fdre_C_D)         0.092     1.251    system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/axi_wlast_reg
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.378%)  route 0.286ns (60.622%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        0.564     0.905    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/m_axi_mm2s_aclk
    SLICE_X7Y55                                                       r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]/Q
                         net (fo=1, routed)           0.286     1.332    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/n_0_GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]
    SLICE_X8Y49          LUT2 (Prop_lut2_I1_O)        0.045     1.377 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/s_axis_cmd_tdata[47]_i_1/O
                         net (fo=1, routed)           0.000     1.377    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/D[33]
    SLICE_X8Y49          FDRE                                         r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        0.835     1.205    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_mm2s_aclk
    SLICE_X8Y49                                                       r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[47]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X8Y49          FDRE (Hold_fdre_C_D)         0.121     1.297    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.280%)  route 0.259ns (64.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        0.558     0.898    system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X21Y10                                                      r  system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y10         FDPE (Prop_fdpe_C_Q)         0.141     1.039 r  system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=7, routed)           0.259     1.298    system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X24Y10         FDCE                                         r  system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        0.826     1.196    system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X24Y10                                                      r  system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X24Y10         FDCE (Hold_fdce_C_D)         0.052     1.214    system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.921%)  route 0.263ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        0.557     0.898    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/m_axi_mm2s_aclk
    SLICE_X17Y64                                                      r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y64         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]/Q
                         net (fo=6, routed)           0.263     1.301    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/O7[2]
    SLICE_X24Y66         FDRE                                         r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        0.820     1.190    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/m_axi_mm2s_aclk
    SLICE_X24Y66                                                      r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[2]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X24Y66         FDRE (Hold_fdre_C_D)         0.059     1.215    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_payload_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.126%)  route 0.256ns (57.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        0.566     0.906    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/aclk
    SLICE_X7Y5                                                        r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_payload_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.141     1.048 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_payload_i_reg[19]/Q
                         net (fo=1, routed)           0.087     1.135    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/st_mr_rmesg[22]
    SLICE_X6Y5           LUT2 (Prop_lut2_I0_O)        0.045     1.180 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/s_axi_rdata[19]_INST_0/O
                         net (fo=1, routed)           0.168     1.348    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_mm2s_rdata[19]
    RAMB36_X0Y1          RAMB36E1                                     r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        0.876     1.246    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_mm2s_aclk
    RAMB36_X0Y1                                                       r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.965    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[18])
                                                      0.296     1.261    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.985%)  route 0.274ns (66.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        0.557     0.898    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/m_axi_mm2s_aclk
    SLICE_X17Y64                                                      r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y64         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]/Q
                         net (fo=4, routed)           0.274     1.312    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/I39[4]
    SLICE_X22Y68         FDRE                                         r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        0.818     1.188    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/m_axi_mm2s_aclk
    SLICE_X22Y68                                                      r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X22Y68         FDRE (Hold_fdre_C_D)         0.070     1.224    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform:           { 0 3.333 }
Period:             6.666
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576     6.666   4.090  RAMB18_X0Y6   system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576     6.666   4.090  RAMB18_X1Y4   system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576     6.666   4.090  RAMB18_X1Y6   system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576     6.666   4.090  RAMB18_X0Y4   system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576     6.666   4.090  RAMB18_X1Y2   system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576     6.666   4.090  RAMB18_X1Y3   system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576     6.666   4.090  RAMB18_X1Y5   system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576     6.666   4.090  RAMB18_X1Y7   system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     6.666   4.090  RAMB36_X1Y11  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     6.666   4.090  RAMB36_X1Y10  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     3.333   2.083  SLICE_X8Y1    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     3.333   2.083  SLICE_X8Y1    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     3.333   2.083  SLICE_X12Y4   system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     3.333   2.083  SLICE_X12Y4   system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     3.333   2.083  SLICE_X12Y4   system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     3.333   2.083  SLICE_X12Y4   system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     3.333   2.083  SLICE_X12Y4   system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     3.333   2.083  SLICE_X12Y4   system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250     3.333   2.083  SLICE_X12Y4   system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250     3.333   2.083  SLICE_X12Y4   system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     3.333   2.083  SLICE_X8Y1    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     3.333   2.083  SLICE_X8Y1    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     3.333   2.083  SLICE_X12Y4   system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     3.333   2.083  SLICE_X12Y4   system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     3.333   2.083  SLICE_X12Y4   system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     3.333   2.083  SLICE_X12Y4   system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     3.333   2.083  SLICE_X12Y4   system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     3.333   2.083  SLICE_X12Y4   system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     3.333   2.083  SLICE_X12Y4   system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     3.333   2.083  SLICE_X12Y4   system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.559ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/ir_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Destination:            system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.619ns  (clk_fpga_3 rise@7.619ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        7.372ns  (logic 1.788ns (24.255%)  route 5.584ns (75.745%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 10.290 - 7.619 ) 
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.229ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        1.709     3.017    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/mr_clk
    SLICE_X5Y66                                                       r  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/ir_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.456     3.473 r  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/ir_reg[21]/Q
                         net (fo=7, routed)           1.128     4.601    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_ir_reg[21]
    SLICE_X5Y69          LUT3 (Prop_lut3_I2_O)        0.152     4.753 r  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/ir[35]_i_5/O
                         net (fo=19, routed)          0.668     5.421    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_ir[35]_i_5
    SLICE_X6Y68          LUT6 (Prop_lut6_I3_O)        0.332     5.753 f  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_reg_0_15_36_39_i_13/O
                         net (fo=3, routed)           0.944     6.697    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_rfile_reg_0_15_36_39_i_13
    SLICE_X7Y71          LUT5 (Prop_lut5_I3_O)        0.124     6.821 f  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc[39]_i_32/O
                         net (fo=2, routed)           0.314     7.135    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_acc[39]_i_32
    SLICE_X6Y72          LUT6 (Prop_lut6_I4_O)        0.124     7.259 r  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc[39]_i_19/O
                         net (fo=85, routed)          1.042     8.300    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_acc[39]_i_19
    SLICE_X9Y78          LUT3 (Prop_lut3_I1_O)        0.150     8.450 f  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc[26]_i_3/O
                         net (fo=1, routed)           0.856     9.307    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_acc[26]_i_3
    SLICE_X7Y77          LUT6 (Prop_lut6_I0_O)        0.326     9.633 r  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc[26]_i_2/O
                         net (fo=1, routed)           0.632    10.265    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_acc[26]_i_2
    SLICE_X6Y74          LUT6 (Prop_lut6_I5_O)        0.124    10.389 r  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc[26]_i_1/O
                         net (fo=1, routed)           0.000    10.389    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_acc[26]_i_1
    SLICE_X6Y74          FDRE                                         r  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      7.619     7.619 r  
    PS7_X0Y0             PS7                          0.000     7.619 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     8.720    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.811 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        1.479    10.290    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/mr_clk
    SLICE_X6Y74                                                       r  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc_reg[26]/C
                         clock pessimism              0.230    10.520    
                         clock uncertainty           -0.120    10.400    
    SLICE_X6Y74          FDRE (Setup_fdre_C_D)        0.079    10.479    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc_reg[26]
  -------------------------------------------------------------------
                         required time                         10.479    
                         arrival time                         -10.389    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/ir_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Destination:            system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.619ns  (clk_fpga_3 rise@7.619ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        7.424ns  (logic 1.622ns (21.849%)  route 5.802ns (78.151%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.302 - 7.619 ) 
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.229ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        1.659     2.967    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/mr_clk
    SLICE_X16Y87                                                      r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/ir_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y87         FDRE (Prop_fdre_C_Q)         0.518     3.485 r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/ir_reg[33]/Q
                         net (fo=2, routed)           0.759     4.244    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/p_1_in[1]
    SLICE_X11Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.368 r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_reg_0_15_0_5_i_9/O
                         net (fo=42, routed)          1.022     5.390    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_reg_0_15_0_5/ADDRC1
    SLICE_X12Y85         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     5.543 f  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_reg_0_15_0_5/RAMC/O
                         net (fo=14, routed)          1.280     6.823    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_5_rfile_reg_0_15_0_5
    SLICE_X13Y90         LUT6 (Prop_lut6_I2_O)        0.331     7.154 r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/state[3]_i_8/O
                         net (fo=1, routed)           0.665     7.819    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_state[3]_i_8
    SLICE_X13Y90         LUT6 (Prop_lut6_I2_O)        0.124     7.943 r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/state[3]_i_2/O
                         net (fo=3, routed)           0.541     8.484    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_state[3]_i_2
    SLICE_X12Y90         LUT6 (Prop_lut6_I4_O)        0.124     8.608 r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc[39]_i_14/O
                         net (fo=1, routed)           0.431     9.039    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_acc[39]_i_14
    SLICE_X11Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.163 r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc[39]_i_5/O
                         net (fo=40, routed)          1.103    10.267    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_acc[39]_i_5
    SLICE_X8Y84          LUT4 (Prop_lut4_I1_O)        0.124    10.391 r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc[2]_i_1/O
                         net (fo=1, routed)           0.000    10.391    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_acc[2]_i_1
    SLICE_X8Y84          FDRE                                         r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      7.619     7.619 r  
    PS7_X0Y0             PS7                          0.000     7.619 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     8.720    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.811 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        1.491    10.302    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/mr_clk
    SLICE_X8Y84                                                       r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc_reg[2]/C
                         clock pessimism              0.230    10.532    
                         clock uncertainty           -0.120    10.412    
    SLICE_X8Y84          FDRE (Setup_fdre_C_D)        0.077    10.489    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc_reg[2]
  -------------------------------------------------------------------
                         required time                         10.489    
                         arrival time                         -10.391    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/ir_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Destination:            system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.619ns  (clk_fpga_3 rise@7.619ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        7.424ns  (logic 1.622ns (21.849%)  route 5.802ns (78.151%))
  Logic Levels:           7  (LUT3=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 10.308 - 7.619 ) 
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.229ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        1.659     2.967    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/mr_clk
    SLICE_X16Y87                                                      r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/ir_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y87         FDRE (Prop_fdre_C_Q)         0.518     3.485 r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/ir_reg[33]/Q
                         net (fo=2, routed)           0.759     4.244    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/p_1_in[1]
    SLICE_X11Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.368 r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_reg_0_15_0_5_i_9/O
                         net (fo=42, routed)          1.022     5.390    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_reg_0_15_0_5/ADDRC1
    SLICE_X12Y85         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     5.543 f  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_reg_0_15_0_5/RAMC/O
                         net (fo=14, routed)          1.280     6.823    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_5_rfile_reg_0_15_0_5
    SLICE_X13Y90         LUT6 (Prop_lut6_I2_O)        0.331     7.154 r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/state[3]_i_8/O
                         net (fo=1, routed)           0.665     7.819    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_state[3]_i_8
    SLICE_X13Y90         LUT6 (Prop_lut6_I2_O)        0.124     7.943 r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/state[3]_i_2/O
                         net (fo=3, routed)           0.541     8.484    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_state[3]_i_2
    SLICE_X12Y90         LUT6 (Prop_lut6_I4_O)        0.124     8.608 r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc[39]_i_14/O
                         net (fo=1, routed)           0.431     9.039    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_acc[39]_i_14
    SLICE_X11Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.163 r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc[39]_i_5/O
                         net (fo=40, routed)          1.104    10.267    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_acc[39]_i_5
    SLICE_X12Y93         LUT6 (Prop_lut6_I2_O)        0.124    10.391 r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc[20]_i_1/O
                         net (fo=1, routed)           0.000    10.391    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_acc[20]_i_1
    SLICE_X12Y93         FDRE                                         r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      7.619     7.619 r  
    PS7_X0Y0             PS7                          0.000     7.619 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     8.720    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.811 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        1.497    10.308    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/mr_clk
    SLICE_X12Y93                                                      r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc_reg[20]/C
                         clock pessimism              0.230    10.538    
                         clock uncertainty           -0.120    10.418    
    SLICE_X12Y93         FDRE (Setup_fdre_C_D)        0.077    10.495    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc_reg[20]
  -------------------------------------------------------------------
                         required time                         10.495    
                         arrival time                         -10.391    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.120ns  (required time - arrival time)
  Source:                 system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/ir_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Destination:            system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.619ns  (clk_fpga_3 rise@7.619ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        7.348ns  (logic 1.622ns (22.073%)  route 5.726ns (77.927%))
  Logic Levels:           7  (LUT3=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 10.296 - 7.619 ) 
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.229ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        1.659     2.967    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/mr_clk
    SLICE_X16Y87                                                      r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/ir_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y87         FDRE (Prop_fdre_C_Q)         0.518     3.485 r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/ir_reg[33]/Q
                         net (fo=2, routed)           0.759     4.244    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/p_1_in[1]
    SLICE_X11Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.368 r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_reg_0_15_0_5_i_9/O
                         net (fo=42, routed)          1.022     5.390    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_reg_0_15_0_5/ADDRC1
    SLICE_X12Y85         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     5.543 f  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_reg_0_15_0_5/RAMC/O
                         net (fo=14, routed)          1.280     6.823    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_5_rfile_reg_0_15_0_5
    SLICE_X13Y90         LUT6 (Prop_lut6_I2_O)        0.331     7.154 r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/state[3]_i_8/O
                         net (fo=1, routed)           0.665     7.819    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_state[3]_i_8
    SLICE_X13Y90         LUT6 (Prop_lut6_I2_O)        0.124     7.943 r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/state[3]_i_2/O
                         net (fo=3, routed)           0.541     8.484    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_state[3]_i_2
    SLICE_X12Y90         LUT6 (Prop_lut6_I4_O)        0.124     8.608 r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc[39]_i_14/O
                         net (fo=1, routed)           0.431     9.039    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_acc[39]_i_14
    SLICE_X11Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.163 r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc[39]_i_5/O
                         net (fo=40, routed)          1.028    10.191    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_acc[39]_i_5
    SLICE_X14Y84         LUT6 (Prop_lut6_I3_O)        0.124    10.315 r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc[5]_i_1/O
                         net (fo=1, routed)           0.000    10.315    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_acc[5]_i_1
    SLICE_X14Y84         FDRE                                         r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      7.619     7.619 r  
    PS7_X0Y0             PS7                          0.000     7.619 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     8.720    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.811 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        1.485    10.296    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/mr_clk
    SLICE_X14Y84                                                      r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc_reg[5]/C
                         clock pessimism              0.230    10.526    
                         clock uncertainty           -0.120    10.406    
    SLICE_X14Y84         FDRE (Setup_fdre_C_D)        0.029    10.435    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc_reg[5]
  -------------------------------------------------------------------
                         required time                         10.435    
                         arrival time                         -10.315    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/ir_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Destination:            system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.619ns  (clk_fpga_3 rise@7.619ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        7.396ns  (logic 1.622ns (21.931%)  route 5.774ns (78.069%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 10.304 - 7.619 ) 
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.229ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        1.659     2.967    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/mr_clk
    SLICE_X16Y87                                                      r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/ir_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y87         FDRE (Prop_fdre_C_Q)         0.518     3.485 r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/ir_reg[33]/Q
                         net (fo=2, routed)           0.759     4.244    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/p_1_in[1]
    SLICE_X11Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.368 r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_reg_0_15_0_5_i_9/O
                         net (fo=42, routed)          1.022     5.390    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_reg_0_15_0_5/ADDRC1
    SLICE_X12Y85         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     5.543 f  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_reg_0_15_0_5/RAMC/O
                         net (fo=14, routed)          1.280     6.823    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_5_rfile_reg_0_15_0_5
    SLICE_X13Y90         LUT6 (Prop_lut6_I2_O)        0.331     7.154 r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/state[3]_i_8/O
                         net (fo=1, routed)           0.665     7.819    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_state[3]_i_8
    SLICE_X13Y90         LUT6 (Prop_lut6_I2_O)        0.124     7.943 r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/state[3]_i_2/O
                         net (fo=3, routed)           0.541     8.484    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_state[3]_i_2
    SLICE_X12Y90         LUT6 (Prop_lut6_I4_O)        0.124     8.608 r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc[39]_i_14/O
                         net (fo=1, routed)           0.431     9.039    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_acc[39]_i_14
    SLICE_X11Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.163 r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc[39]_i_5/O
                         net (fo=40, routed)          1.076    10.239    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_acc[39]_i_5
    SLICE_X6Y88          LUT4 (Prop_lut4_I1_O)        0.124    10.363 r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc[10]_i_1/O
                         net (fo=1, routed)           0.000    10.363    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_acc[10]_i_1
    SLICE_X6Y88          FDRE                                         r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      7.619     7.619 r  
    PS7_X0Y0             PS7                          0.000     7.619 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     8.720    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.811 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        1.493    10.304    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/mr_clk
    SLICE_X6Y88                                                       r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc_reg[10]/C
                         clock pessimism              0.230    10.534    
                         clock uncertainty           -0.120    10.414    
    SLICE_X6Y88          FDRE (Setup_fdre_C_D)        0.077    10.491    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc_reg[10]
  -------------------------------------------------------------------
                         required time                         10.491    
                         arrival time                         -10.363    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.135ns  (required time - arrival time)
  Source:                 system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/ir_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Destination:            system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.619ns  (clk_fpga_3 rise@7.619ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        7.393ns  (logic 1.622ns (21.939%)  route 5.771ns (78.061%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 10.304 - 7.619 ) 
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.229ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        1.659     2.967    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/mr_clk
    SLICE_X16Y87                                                      r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/ir_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y87         FDRE (Prop_fdre_C_Q)         0.518     3.485 r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/ir_reg[33]/Q
                         net (fo=2, routed)           0.759     4.244    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/p_1_in[1]
    SLICE_X11Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.368 r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_reg_0_15_0_5_i_9/O
                         net (fo=42, routed)          1.022     5.390    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_reg_0_15_0_5/ADDRC1
    SLICE_X12Y85         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     5.543 f  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_reg_0_15_0_5/RAMC/O
                         net (fo=14, routed)          1.280     6.823    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_5_rfile_reg_0_15_0_5
    SLICE_X13Y90         LUT6 (Prop_lut6_I2_O)        0.331     7.154 r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/state[3]_i_8/O
                         net (fo=1, routed)           0.665     7.819    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_state[3]_i_8
    SLICE_X13Y90         LUT6 (Prop_lut6_I2_O)        0.124     7.943 r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/state[3]_i_2/O
                         net (fo=3, routed)           0.541     8.484    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_state[3]_i_2
    SLICE_X12Y90         LUT6 (Prop_lut6_I4_O)        0.124     8.608 r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc[39]_i_14/O
                         net (fo=1, routed)           0.431     9.039    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_acc[39]_i_14
    SLICE_X11Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.163 r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc[39]_i_5/O
                         net (fo=40, routed)          1.073    10.236    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_acc[39]_i_5
    SLICE_X6Y88          LUT4 (Prop_lut4_I1_O)        0.124    10.360 r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc[12]_i_1/O
                         net (fo=1, routed)           0.000    10.360    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_acc[12]_i_1
    SLICE_X6Y88          FDRE                                         r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      7.619     7.619 r  
    PS7_X0Y0             PS7                          0.000     7.619 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     8.720    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.811 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        1.493    10.304    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/mr_clk
    SLICE_X6Y88                                                       r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc_reg[12]/C
                         clock pessimism              0.230    10.534    
                         clock uncertainty           -0.120    10.414    
    SLICE_X6Y88          FDRE (Setup_fdre_C_D)        0.081    10.495    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc_reg[12]
  -------------------------------------------------------------------
                         required time                         10.495    
                         arrival time                         -10.360    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/ir_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Destination:            system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.619ns  (clk_fpga_3 rise@7.619ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        7.254ns  (logic 1.796ns (24.758%)  route 5.458ns (75.242%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 10.292 - 7.619 ) 
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.229ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        1.709     3.017    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/mr_clk
    SLICE_X5Y66                                                       r  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/ir_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.456     3.473 r  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/ir_reg[21]/Q
                         net (fo=7, routed)           1.128     4.601    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_ir_reg[21]
    SLICE_X5Y69          LUT3 (Prop_lut3_I2_O)        0.152     4.753 r  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/ir[35]_i_5/O
                         net (fo=19, routed)          0.668     5.421    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_ir[35]_i_5
    SLICE_X6Y68          LUT6 (Prop_lut6_I3_O)        0.332     5.753 f  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_reg_0_15_36_39_i_13/O
                         net (fo=3, routed)           0.944     6.697    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_rfile_reg_0_15_36_39_i_13
    SLICE_X7Y71          LUT5 (Prop_lut5_I3_O)        0.124     6.821 f  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc[39]_i_32/O
                         net (fo=2, routed)           0.314     7.135    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_acc[39]_i_32
    SLICE_X6Y72          LUT6 (Prop_lut6_I4_O)        0.124     7.259 r  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc[39]_i_19/O
                         net (fo=85, routed)          1.084     8.342    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_acc[39]_i_19
    SLICE_X7Y71          LUT3 (Prop_lut3_I1_O)        0.152     8.494 r  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc[13]_i_5/O
                         net (fo=1, routed)           0.530     9.024    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_acc[13]_i_5
    SLICE_X6Y71          LUT6 (Prop_lut6_I2_O)        0.332     9.356 r  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc[13]_i_2/O
                         net (fo=1, routed)           0.791    10.147    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_acc[13]_i_2
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.124    10.271 r  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc[13]_i_1/O
                         net (fo=1, routed)           0.000    10.271    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_acc[13]_i_1
    SLICE_X7Y73          FDRE                                         r  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      7.619     7.619 r  
    PS7_X0Y0             PS7                          0.000     7.619 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     8.720    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.811 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        1.481    10.292    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/mr_clk
    SLICE_X7Y73                                                       r  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc_reg[13]/C
                         clock pessimism              0.230    10.522    
                         clock uncertainty           -0.120    10.402    
    SLICE_X7Y73          FDRE (Setup_fdre_C_D)        0.031    10.433    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc_reg[13]
  -------------------------------------------------------------------
                         required time                         10.433    
                         arrival time                         -10.271    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/addr_pc_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Destination:            system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.619ns  (clk_fpga_3 rise@7.619ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        7.317ns  (logic 1.603ns (21.909%)  route 5.714ns (78.091%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.317 - 7.619 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.229ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        1.670     2.978    system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/mr_clk
    SLICE_X16Y37                                                      r  system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/addr_pc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y37         FDSE (Prop_fdse_C_Q)         0.518     3.496 r  system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/addr_pc_reg/Q
                         net (fo=22, routed)          0.822     4.318    system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/addr_pc
    SLICE_X15Y38         LUT3 (Prop_lut3_I1_O)        0.124     4.442 r  system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/ir[30]_i_2/O
                         net (fo=25, routed)          1.090     5.532    system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_ir[30]_i_2
    SLICE_X16Y40         LUT6 (Prop_lut6_I5_O)        0.124     5.656 r  system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_reg_0_15_36_39_i_16/O
                         net (fo=2, routed)           0.670     6.326    system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_rfile_reg_0_15_36_39_i_16
    SLICE_X16Y41         LUT5 (Prop_lut5_I0_O)        0.124     6.450 f  system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc[39]_i_32/O
                         net (fo=2, routed)           0.706     7.156    system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_acc[39]_i_32
    SLICE_X11Y41         LUT6 (Prop_lut6_I4_O)        0.124     7.280 r  system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc[39]_i_19/O
                         net (fo=85, routed)          1.116     8.396    system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_acc[39]_i_19
    SLICE_X16Y38         LUT3 (Prop_lut3_I1_O)        0.117     8.513 r  system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc[21]_i_6/O
                         net (fo=1, routed)           0.765     9.278    system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_acc[21]_i_6
    SLICE_X13Y40         LUT6 (Prop_lut6_I1_O)        0.348     9.626 f  system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc[21]_i_4/O
                         net (fo=1, routed)           0.544    10.171    system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_acc[21]_i_4
    SLICE_X13Y41         LUT6 (Prop_lut6_I5_O)        0.124    10.295 r  system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc[21]_i_1/O
                         net (fo=1, routed)           0.000    10.295    system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_acc[21]_i_1
    SLICE_X13Y41         FDRE                                         r  system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      7.619     7.619 r  
    PS7_X0Y0             PS7                          0.000     7.619 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     8.720    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.811 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        1.506    10.317    system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/mr_clk
    SLICE_X13Y41                                                      r  system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc_reg[21]/C
                         clock pessimism              0.231    10.548    
                         clock uncertainty           -0.120    10.428    
    SLICE_X13Y41         FDRE (Setup_fdre_C_D)        0.029    10.457    system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc_reg[21]
  -------------------------------------------------------------------
                         required time                         10.457    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/ir_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Destination:            system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.619ns  (clk_fpga_3 rise@7.619ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        7.303ns  (logic 1.756ns (24.046%)  route 5.547ns (75.954%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 10.292 - 7.619 ) 
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.229ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        1.709     3.017    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/mr_clk
    SLICE_X5Y66                                                       r  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/ir_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.456     3.473 r  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/ir_reg[21]/Q
                         net (fo=7, routed)           1.128     4.601    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_ir_reg[21]
    SLICE_X5Y69          LUT3 (Prop_lut3_I2_O)        0.152     4.753 r  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/ir[35]_i_5/O
                         net (fo=19, routed)          0.668     5.421    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_ir[35]_i_5
    SLICE_X6Y68          LUT6 (Prop_lut6_I3_O)        0.332     5.753 f  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_reg_0_15_36_39_i_13/O
                         net (fo=3, routed)           0.944     6.697    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_rfile_reg_0_15_36_39_i_13
    SLICE_X7Y71          LUT5 (Prop_lut5_I3_O)        0.124     6.821 f  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc[39]_i_32/O
                         net (fo=2, routed)           0.314     7.135    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_acc[39]_i_32
    SLICE_X6Y72          LUT6 (Prop_lut6_I4_O)        0.124     7.259 r  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc[39]_i_19/O
                         net (fo=85, routed)          1.187     8.445    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_acc[39]_i_19
    SLICE_X10Y70         LUT4 (Prop_lut4_I2_O)        0.116     8.561 f  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc[3]_i_3/O
                         net (fo=1, routed)           0.837     9.399    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_acc[3]_i_3
    SLICE_X8Y71          LUT6 (Prop_lut6_I0_O)        0.328     9.727 r  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc[3]_i_2/O
                         net (fo=1, routed)           0.469    10.196    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_acc[3]_i_2
    SLICE_X6Y73          LUT4 (Prop_lut4_I0_O)        0.124    10.320 r  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc[3]_i_1/O
                         net (fo=1, routed)           0.000    10.320    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_acc[3]_i_1
    SLICE_X6Y73          FDRE                                         r  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      7.619     7.619 r  
    PS7_X0Y0             PS7                          0.000     7.619 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     8.720    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.811 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        1.481    10.292    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/mr_clk
    SLICE_X6Y73                                                       r  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc_reg[3]/C
                         clock pessimism              0.230    10.522    
                         clock uncertainty           -0.120    10.402    
    SLICE_X6Y73          FDRE (Setup_fdre_C_D)        0.081    10.483    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc_reg[3]
  -------------------------------------------------------------------
                         required time                         10.483    
                         arrival time                         -10.320    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/ir_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Destination:            system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.619ns  (clk_fpga_3 rise@7.619ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        7.362ns  (logic 1.622ns (22.033%)  route 5.740ns (77.967%))
  Logic Levels:           7  (LUT3=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 10.305 - 7.619 ) 
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.229ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        1.659     2.967    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/mr_clk
    SLICE_X16Y87                                                      r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/ir_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y87         FDRE (Prop_fdre_C_Q)         0.518     3.485 r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/ir_reg[33]/Q
                         net (fo=2, routed)           0.759     4.244    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/p_1_in[1]
    SLICE_X11Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.368 r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_reg_0_15_0_5_i_9/O
                         net (fo=42, routed)          1.022     5.390    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_reg_0_15_0_5/ADDRC1
    SLICE_X12Y85         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     5.543 f  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_reg_0_15_0_5/RAMC/O
                         net (fo=14, routed)          1.280     6.823    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_5_rfile_reg_0_15_0_5
    SLICE_X13Y90         LUT6 (Prop_lut6_I2_O)        0.331     7.154 r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/state[3]_i_8/O
                         net (fo=1, routed)           0.665     7.819    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_state[3]_i_8
    SLICE_X13Y90         LUT6 (Prop_lut6_I2_O)        0.124     7.943 r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/state[3]_i_2/O
                         net (fo=3, routed)           0.541     8.484    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_state[3]_i_2
    SLICE_X12Y90         LUT6 (Prop_lut6_I4_O)        0.124     8.608 r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc[39]_i_14/O
                         net (fo=1, routed)           0.431     9.039    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_acc[39]_i_14
    SLICE_X11Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.163 r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc[39]_i_5/O
                         net (fo=40, routed)          1.041    10.205    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_acc[39]_i_5
    SLICE_X6Y89          LUT6 (Prop_lut6_I3_O)        0.124    10.329 r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc[31]_i_1/O
                         net (fo=1, routed)           0.000    10.329    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_acc[31]_i_1
    SLICE_X6Y89          FDRE                                         r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      7.619     7.619 r  
    PS7_X0Y0             PS7                          0.000     7.619 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     8.720    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.811 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        1.494    10.305    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/mr_clk
    SLICE_X6Y89                                                       r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc_reg[31]/C
                         clock pessimism              0.230    10.535    
                         clock uncertainty           -0.120    10.415    
    SLICE_X6Y89          FDRE (Setup_fdre_C_D)        0.077    10.492    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/acc_reg[31]
  -------------------------------------------------------------------
                         required time                         10.492    
                         arrival time                         -10.329    
  -------------------------------------------------------------------
                         slack                                  0.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Destination:            system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.733%)  route 0.203ns (55.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        0.551     0.891    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_clk
    SLICE_X24Y29                                                      r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y29         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d_reg/Q
                         net (fo=1, routed)           0.203     1.258    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d
    SLICE_X19Y29         FDRE                                         r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        0.820     1.190    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_clk
    SLICE_X19Y29                                                      r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2_reg/C
                         clock pessimism             -0.034     1.156    
    SLICE_X19Y29         FDRE (Hold_fdre_C_D)         0.070     1.226    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_reset_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Destination:            system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.420%)  route 0.236ns (62.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        0.563     0.903    system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X19Y5                                                       r  system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y5          FDCE (Prop_fdce_C_Q)         0.141     1.044 r  system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/Q
                         net (fo=4, routed)           0.236     1.280    system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[3]
    SLICE_X22Y3          FDCE                                         r  system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        0.828     1.198    system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X22Y3                                                       r  system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y3          FDCE (Hold_fdce_C_D)         0.078     1.242    system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_hold_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Destination:            system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.078%)  route 0.256ns (60.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        0.562     0.902    system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_clk
    SLICE_X32Y9                                                       r  system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_hold_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9          FDRE (Prop_fdre_C_Q)         0.164     1.066 r  system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_hold_reg_reg[24]/Q
                         net (fo=1, routed)           0.256     1.322    system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[24]
    RAMB18_X1Y4          RAMB18E1                                     r  system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        0.871     1.241    system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X1Y4                                                       r  system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.263     0.979    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.296     1.275    system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_hold_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Destination:            system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.148ns (39.869%)  route 0.223ns (60.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        0.558     0.898    system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_clk
    SLICE_X28Y16                                                      r  system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_hold_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.148     1.046 r  system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_hold_reg_reg[29]/Q
                         net (fo=1, routed)           0.223     1.270    system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[29]
    RAMB18_X1Y5          RAMB18E1                                     r  system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        0.871     1.241    system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X1Y5                                                       r  system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.263     0.979    
    RAMB18_X1Y5          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                      0.243     1.222    system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_hold_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Destination:            system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.398%)  route 0.224ns (63.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        0.556     0.896    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_clk
    SLICE_X27Y18                                                      r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_hold_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.128     1.025 r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_hold_reg_reg[26]/Q
                         net (fo=1, routed)           0.224     1.248    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[26]
    RAMB18_X1Y7          RAMB18E1                                     r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        0.866     1.236    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X1Y7                                                       r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.955    
    RAMB18_X1Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                      0.243     1.198    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_hold_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Destination:            system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.148ns (39.680%)  route 0.225ns (60.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        0.558     0.898    system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_clk
    SLICE_X28Y16                                                      r  system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_hold_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.148     1.046 r  system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_hold_reg_reg[5]/Q
                         net (fo=1, routed)           0.225     1.271    system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X1Y5          RAMB18E1                                     r  system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        0.871     1.241    system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X1Y5                                                       r  system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.263     0.979    
    RAMB18_X1Y5          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[5])
                                                      0.242     1.221    system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_hold_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Destination:            system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.148ns (39.545%)  route 0.226ns (60.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        0.562     0.902    system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_clk
    SLICE_X30Y9                                                       r  system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_hold_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.148     1.050 r  system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_hold_reg_reg[10]/Q
                         net (fo=1, routed)           0.226     1.277    system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[10]
    RAMB18_X1Y3          RAMB18E1                                     r  system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        0.873     1.243    system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X1Y3                                                       r  system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.263     0.981    
    RAMB18_X1Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[10])
                                                      0.243     1.224    system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/ir_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Destination:            system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/wr_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.789%)  route 0.253ns (64.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        0.557     0.898    system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/mr_clk
    SLICE_X23Y90                                                      r  system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/ir_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y90         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/ir_reg[17]/Q
                         net (fo=3, routed)           0.253     1.292    system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/n_0_ir_reg[17]
    SLICE_X19Y89         FDRE                                         r  system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/wr_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        0.828     1.198    system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/mr_clk
    SLICE_X19Y89                                                      r  system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/wr_addr_reg[1]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X19Y89         FDRE (Hold_fdre_C_D)         0.070     1.234    system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/wr_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_hold_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Destination:            system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.777%)  route 0.276ns (66.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        0.556     0.896    system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_clk
    SLICE_X27Y18                                                      r  system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_hold_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_hold_reg_reg[20]/Q
                         net (fo=1, routed)           0.276     1.314    system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[20]
    RAMB18_X1Y6          RAMB18E1                                     r  system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        0.866     1.236    system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X1Y6                                                       r  system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.955    
    RAMB18_X1Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                      0.296     1.251    system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_hold_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Destination:            system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.440%)  route 0.274ns (62.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        0.562     0.902    system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mr_clk
    SLICE_X32Y9                                                       r  system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_hold_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9          FDRE (Prop_fdre_C_Q)         0.164     1.066 r  system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_hold_reg_reg[16]/Q
                         net (fo=1, routed)           0.274     1.341    system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[16]
    RAMB18_X1Y4          RAMB18E1                                     r  system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        0.871     1.241    system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X1Y4                                                       r  system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.263     0.979    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.296     1.275    system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_3
Waveform:           { 0 3.8095 }
Period:             7.619
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3] }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576     7.619   5.043  RAMB18_X0Y6    system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576     7.619   5.043  RAMB18_X1Y4    system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576     7.619   5.043  RAMB18_X1Y6    system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576     7.619   5.043  RAMB18_X0Y4    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576     7.619   5.043  RAMB18_X1Y2    system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576     7.619   5.043  RAMB18_X1Y3    system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576     7.619   5.043  RAMB18_X1Y5    system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576     7.619   5.043  RAMB18_X1Y7    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155     7.619   5.464  BUFGCTRL_X0Y2  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000     7.619   6.619  SLICE_X11Y32   system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/done_bit_reg/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     3.809   2.559  SLICE_X30Y71   system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     3.809   2.559  SLICE_X30Y71   system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     3.809   2.559  SLICE_X30Y71   system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     3.809   2.559  SLICE_X30Y71   system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     3.809   2.559  SLICE_X30Y71   system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     3.809   2.559  SLICE_X30Y71   system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250     3.809   2.559  SLICE_X30Y71   system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250     3.809   2.559  SLICE_X30Y71   system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     3.809   2.559  SLICE_X28Y71   system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_reg_0_15_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     3.809   2.559  SLICE_X28Y71   system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_reg_0_15_24_29/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     3.809   2.559  SLICE_X30Y73   system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     3.809   2.559  SLICE_X30Y73   system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     3.809   2.559  SLICE_X30Y73   system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_reg_0_15_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     3.809   2.559  SLICE_X30Y73   system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_reg_0_15_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     3.809   2.559  SLICE_X30Y73   system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_reg_0_15_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     3.809   2.559  SLICE_X30Y73   system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_reg_0_15_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250     3.809   2.559  SLICE_X30Y73   system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_reg_0_15_12_17/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250     3.809   2.559  SLICE_X30Y73   system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_reg_0_15_12_17/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     3.809   2.559  SLICE_X28Y73   system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_reg_0_15_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     3.809   2.559  SLICE_X28Y73   system_i/AXI_MandelRISC_1/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/mandelrisc1/rfile_reg_0_15_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  axi_dispctrl_1_PXL_CLK_O

Setup :            0  Failing Endpoints,  Worst Slack        5.344ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1)
  Destination:            system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axi_dispctrl_1_PXL_CLK_O)
  Path Group:             axi_dispctrl_1_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.306ns  (logic 0.456ns (34.911%)  route 0.850ns (65.089%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54                                      0.000     0.000 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X31Y54         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.850     1.306    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[0]
    SLICE_X30Y54         FDCE                                         r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X30Y54         FDCE (Setup_fdce_C_D)       -0.016     6.650    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.650    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.378ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1)
  Destination:            system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axi_dispctrl_1_PXL_CLK_O)
  Path Group:             axi_dispctrl_1_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.068ns  (logic 0.419ns (39.249%)  route 0.649ns (60.751%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54                                      0.000     0.000 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/C
    SLICE_X31Y54         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           0.649     1.068    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[10]
    SLICE_X31Y55         FDCE                                         r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X31Y55         FDCE (Setup_fdce_C_D)       -0.220     6.446    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          6.446    
                         arrival time                          -1.068    
  -------------------------------------------------------------------
                         slack                                  5.378    

Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1)
  Destination:            system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by axi_dispctrl_1_PXL_CLK_O)
  Path Group:             axi_dispctrl_1_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.236ns  (logic 0.456ns (36.885%)  route 0.780ns (63.115%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53                                      0.000     0.000 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
    SLICE_X29Y53         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.780     1.236    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[7]
    SLICE_X26Y54         FDCE                                         r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X26Y54         FDCE (Setup_fdce_C_D)       -0.047     6.619    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          6.619    
                         arrival time                          -1.236    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.446ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1)
  Destination:            system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by axi_dispctrl_1_PXL_CLK_O)
  Path Group:             axi_dispctrl_1_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.204ns  (logic 0.456ns (37.859%)  route 0.748ns (62.141%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58                                      0.000     0.000 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
    SLICE_X33Y58         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.748     1.204    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[8]
    SLICE_X30Y56         FDCE                                         r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X30Y56         FDCE (Setup_fdce_C_D)       -0.016     6.650    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          6.650    
                         arrival time                          -1.204    
  -------------------------------------------------------------------
                         slack                                  5.446    

Slack (MET) :             5.492ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1)
  Destination:            system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by axi_dispctrl_1_PXL_CLK_O)
  Path Group:             axi_dispctrl_1_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.127ns  (logic 0.456ns (40.476%)  route 0.671ns (59.524%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56                                      0.000     0.000 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
    SLICE_X33Y56         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.671     1.127    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[9]
    SLICE_X31Y56         FDCE                                         r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X31Y56         FDCE (Setup_fdce_C_D)       -0.047     6.619    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          6.619    
                         arrival time                          -1.127    
  -------------------------------------------------------------------
                         slack                                  5.492    

Slack (MET) :             5.493ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1)
  Destination:            system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by axi_dispctrl_1_PXL_CLK_O)
  Path Group:             axi_dispctrl_1_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.126ns  (logic 0.456ns (40.485%)  route 0.670ns (59.515%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53                                      0.000     0.000 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/C
    SLICE_X29Y53         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.670     1.126    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[6]
    SLICE_X29Y50         FDCE                                         r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X29Y50         FDCE (Setup_fdce_C_D)       -0.047     6.619    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          6.619    
                         arrival time                          -1.126    
  -------------------------------------------------------------------
                         slack                                  5.493    

Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1)
  Destination:            system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by axi_dispctrl_1_PXL_CLK_O)
  Path Group:             axi_dispctrl_1_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.113ns  (logic 0.456ns (40.986%)  route 0.657ns (59.014%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53                                      0.000     0.000 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
    SLICE_X29Y53         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.657     1.113    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[4]
    SLICE_X29Y56         FDCE                                         r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X29Y56         FDCE (Setup_fdce_C_D)       -0.047     6.619    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.619    
                         arrival time                          -1.113    
  -------------------------------------------------------------------
                         slack                                  5.506    

Slack (MET) :             5.542ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1)
  Destination:            system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axi_dispctrl_1_PXL_CLK_O)
  Path Group:             axi_dispctrl_1_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.077ns  (logic 0.456ns (42.359%)  route 0.621ns (57.641%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53                                      0.000     0.000 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X29Y53         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.621     1.077    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[3]
    SLICE_X27Y54         FDCE                                         r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X27Y54         FDCE (Setup_fdce_C_D)       -0.047     6.619    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.619    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                  5.542    

Slack (MET) :             5.553ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1)
  Destination:            system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axi_dispctrl_1_PXL_CLK_O)
  Path Group:             axi_dispctrl_1_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.097ns  (logic 0.456ns (41.552%)  route 0.641ns (58.448%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55                                      0.000     0.000 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X35Y55         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.641     1.097    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[2]
    SLICE_X30Y55         FDCE                                         r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X30Y55         FDCE (Setup_fdce_C_D)       -0.016     6.650    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.650    
                         arrival time                          -1.097    
  -------------------------------------------------------------------
                         slack                                  5.553    

Slack (MET) :             5.660ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1)
  Destination:            system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axi_dispctrl_1_PXL_CLK_O)
  Path Group:             axi_dispctrl_1_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.963ns  (logic 0.456ns (47.333%)  route 0.507ns (52.667%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55                                      0.000     0.000 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X35Y55         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.507     0.963    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[1]
    SLICE_X31Y55         FDCE                                         r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X31Y55         FDCE (Setup_fdce_C_D)       -0.043     6.623    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.623    
                         arrival time                          -0.963    
  -------------------------------------------------------------------
                         slack                                  5.660    





---------------------------------------------------------------------------------------------------
From Clock:  axi_dispctrl_1_PXL_CLK_O
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        8.588ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.588ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axi_dispctrl_1_PXL_CLK_O)
  Destination:            system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1)
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.223ns  (logic 0.419ns (34.254%)  route 0.804ns (65.746%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56                                      0.000     0.000 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/C
    SLICE_X31Y56         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           0.804     1.223    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[10]
    SLICE_X34Y57         FDCE                                         r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X34Y57         FDCE (Setup_fdce_C_D)       -0.189     9.811    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          9.811    
                         arrival time                          -1.223    
  -------------------------------------------------------------------
                         slack                                  8.588    

Slack (MET) :             8.690ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axi_dispctrl_1_PXL_CLK_O)
  Destination:            system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1)
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.294ns  (logic 0.518ns (40.036%)  route 0.776ns (59.964%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56                                      0.000     0.000 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
    SLICE_X30Y56         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.776     1.294    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[5]
    SLICE_X32Y57         FDCE                                         r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y57         FDCE (Setup_fdce_C_D)       -0.016     9.984    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          9.984    
                         arrival time                          -1.294    
  -------------------------------------------------------------------
                         slack                                  8.690    

Slack (MET) :             8.697ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axi_dispctrl_1_PXL_CLK_O)
  Destination:            system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1)
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.256ns  (logic 0.456ns (36.310%)  route 0.800ns (63.690%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56                                      0.000     0.000 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X29Y56         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.800     1.256    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[1]
    SLICE_X31Y54         FDCE                                         r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y54         FDCE (Setup_fdce_C_D)       -0.047     9.953    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.256    
  -------------------------------------------------------------------
                         slack                                  8.697    

Slack (MET) :             8.731ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axi_dispctrl_1_PXL_CLK_O)
  Destination:            system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1)
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.226ns  (logic 0.456ns (37.198%)  route 0.770ns (62.802%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y57                                      0.000     0.000 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
    SLICE_X29Y57         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.770     1.226    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[4]
    SLICE_X31Y57         FDCE                                         r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y57         FDCE (Setup_fdce_C_D)       -0.043     9.957    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -1.226    
  -------------------------------------------------------------------
                         slack                                  8.731    

Slack (MET) :             8.731ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by axi_dispctrl_1_PXL_CLK_O)
  Destination:            system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1)
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.222ns  (logic 0.456ns (37.327%)  route 0.766ns (62.673%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y57                                      0.000     0.000 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
    SLICE_X29Y57         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.766     1.222    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[8]
    SLICE_X33Y58         FDCE                                         r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X33Y58         FDCE (Setup_fdce_C_D)       -0.047     9.953    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.222    
  -------------------------------------------------------------------
                         slack                                  8.731    

Slack (MET) :             8.737ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by axi_dispctrl_1_PXL_CLK_O)
  Destination:            system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1)
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.216ns  (logic 0.456ns (37.514%)  route 0.760ns (62.486%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56                                      0.000     0.000 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
    SLICE_X31Y56         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.760     1.216    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[9]
    SLICE_X36Y57         FDCE                                         r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y57         FDCE (Setup_fdce_C_D)       -0.047     9.953    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.216    
  -------------------------------------------------------------------
                         slack                                  8.737    

Slack (MET) :             8.766ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by axi_dispctrl_1_PXL_CLK_O)
  Destination:            system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1)
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.221ns  (logic 0.456ns (37.355%)  route 0.765ns (62.645%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56                                      0.000     0.000 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
    SLICE_X29Y56         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.765     1.221    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[7]
    SLICE_X32Y57         FDCE                                         r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y57         FDCE (Setup_fdce_C_D)       -0.013     9.987    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          9.987    
                         arrival time                          -1.221    
  -------------------------------------------------------------------
                         slack                                  8.766    

Slack (MET) :             8.780ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axi_dispctrl_1_PXL_CLK_O)
  Destination:            system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1)
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.173ns  (logic 0.518ns (44.169%)  route 0.655ns (55.831%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54                                      0.000     0.000 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X30Y54         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.655     1.173    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[0]
    SLICE_X35Y55         FDCE                                         r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X35Y55         FDCE (Setup_fdce_C_D)       -0.047     9.953    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.173    
  -------------------------------------------------------------------
                         slack                                  8.780    

Slack (MET) :             8.801ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axi_dispctrl_1_PXL_CLK_O)
  Destination:            system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1)
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.152ns  (logic 0.518ns (44.977%)  route 0.634ns (55.023%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56                                      0.000     0.000 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
    SLICE_X30Y56         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.634     1.152    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[6]
    SLICE_X33Y57         FDCE                                         r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X33Y57         FDCE (Setup_fdce_C_D)       -0.047     9.953    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.152    
  -------------------------------------------------------------------
                         slack                                  8.801    

Slack (MET) :             8.834ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axi_dispctrl_1_PXL_CLK_O)
  Destination:            system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1)
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.119ns  (logic 0.456ns (40.766%)  route 0.663ns (59.234%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y57                                      0.000     0.000 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X29Y57         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.663     1.119    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[3]
    SLICE_X31Y57         FDCE                                         r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y57         FDCE (Setup_fdce_C_D)       -0.047     9.953    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.119    
  -------------------------------------------------------------------
                         slack                                  8.834    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        1.565ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.565ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 0.608ns (14.005%)  route 3.733ns (85.995%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 9.365 - 6.666 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        1.715     3.023    system_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X5Y29                                                       r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=86, routed)          2.666     6.145    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X9Y5           LUT1 (Prop_lut1_I0_O)        0.152     6.297 f  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[0]_i_1/O
                         net (fo=301, routed)         1.067     7.364    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X13Y3          FDPE                                         f  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.858 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        1.507     9.365    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X13Y3                                                       r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.231     9.596    
                         clock uncertainty           -0.106     9.490    
    SLICE_X13Y3          FDPE (Recov_fdpe_C_PRE)     -0.561     8.929    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                          -7.364    
  -------------------------------------------------------------------
                         slack                                  1.565    

Slack (MET) :             1.571ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 0.608ns (14.025%)  route 3.727ns (85.975%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 9.365 - 6.666 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        1.715     3.023    system_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X5Y29                                                       r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=86, routed)          2.666     6.145    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X9Y5           LUT1 (Prop_lut1_I0_O)        0.152     6.297 f  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[0]_i_1/O
                         net (fo=301, routed)         1.061     7.358    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X11Y3          FDPE                                         f  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.858 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        1.507     9.365    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y3                                                       r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.231     9.596    
                         clock uncertainty           -0.106     9.490    
    SLICE_X11Y3          FDPE (Recov_fdpe_C_PRE)     -0.561     8.929    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                          -7.358    
  -------------------------------------------------------------------
                         slack                                  1.571    

Slack (MET) :             1.649ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.258ns  (logic 0.608ns (14.280%)  route 3.650ns (85.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 9.366 - 6.666 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        1.715     3.023    system_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X5Y29                                                       r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=86, routed)          2.666     6.145    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X9Y5           LUT1 (Prop_lut1_I0_O)        0.152     6.297 f  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[0]_i_1/O
                         net (fo=301, routed)         0.983     7.281    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X13Y0          FDPE                                         f  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.858 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        1.508     9.366    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X13Y0                                                       r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.231     9.597    
                         clock uncertainty           -0.106     9.491    
    SLICE_X13Y0          FDPE (Recov_fdpe_C_PRE)     -0.561     8.930    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          8.930    
                         arrival time                          -7.281    
  -------------------------------------------------------------------
                         slack                                  1.649    

Slack (MET) :             1.650ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 0.608ns (14.283%)  route 3.649ns (85.717%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 9.366 - 6.666 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        1.715     3.023    system_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X5Y29                                                       r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=86, routed)          2.666     6.145    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X9Y5           LUT1 (Prop_lut1_I0_O)        0.152     6.297 f  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[0]_i_1/O
                         net (fo=301, routed)         0.982     7.280    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X11Y0          FDPE                                         f  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.858 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        1.508     9.366    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y0                                                       r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.231     9.597    
                         clock uncertainty           -0.106     9.491    
    SLICE_X11Y0          FDPE (Recov_fdpe_C_PRE)     -0.561     8.930    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          8.930    
                         arrival time                          -7.280    
  -------------------------------------------------------------------
                         slack                                  1.650    

Slack (MET) :             1.689ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.258ns  (logic 0.608ns (14.280%)  route 3.650ns (85.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 9.366 - 6.666 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        1.715     3.023    system_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X5Y29                                                       r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=86, routed)          2.666     6.145    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X9Y5           LUT1 (Prop_lut1_I0_O)        0.152     6.297 f  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[0]_i_1/O
                         net (fo=301, routed)         0.983     7.281    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X12Y0          FDPE                                         f  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.858 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        1.508     9.366    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X12Y0                                                       r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.231     9.597    
                         clock uncertainty           -0.106     9.491    
    SLICE_X12Y0          FDPE (Recov_fdpe_C_PRE)     -0.521     8.970    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          8.970    
                         arrival time                          -7.281    
  -------------------------------------------------------------------
                         slack                                  1.689    

Slack (MET) :             1.690ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 0.608ns (14.283%)  route 3.649ns (85.717%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 9.366 - 6.666 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        1.715     3.023    system_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X5Y29                                                       r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=86, routed)          2.666     6.145    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X9Y5           LUT1 (Prop_lut1_I0_O)        0.152     6.297 f  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[0]_i_1/O
                         net (fo=301, routed)         0.982     7.280    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X10Y0          FDPE                                         f  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.858 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        1.508     9.366    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y0                                                       r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.231     9.597    
                         clock uncertainty           -0.106     9.491    
    SLICE_X10Y0          FDPE (Recov_fdpe_C_PRE)     -0.521     8.970    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          8.970    
                         arrival time                          -7.280    
  -------------------------------------------------------------------
                         slack                                  1.690    

Slack (MET) :             3.538ns  (required time - arrival time)
  Source:                 system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.605ns  (logic 0.718ns (27.561%)  route 1.887ns (72.439%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 9.355 - 6.666 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        1.670     2.978    system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y1                                                       r  system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDPE (Prop_fdpe_C_Q)         0.419     3.397 f  system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.811     4.208    system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X22Y2          LUT2 (Prop_lut2_I0_O)        0.299     4.507 f  system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.076     5.583    system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X27Y9          FDPE                                         f  system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.858 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        1.497     9.356    system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X27Y9                                                       r  system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.231     9.586    
                         clock uncertainty           -0.106     9.480    
    SLICE_X27Y9          FDPE (Recov_fdpe_C_PRE)     -0.359     9.121    system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.121    
                         arrival time                          -5.583    
  -------------------------------------------------------------------
                         slack                                  3.538    

Slack (MET) :             3.538ns  (required time - arrival time)
  Source:                 system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.605ns  (logic 0.718ns (27.561%)  route 1.887ns (72.439%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 9.355 - 6.666 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        1.670     2.978    system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y1                                                       r  system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDPE (Prop_fdpe_C_Q)         0.419     3.397 f  system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.811     4.208    system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X22Y2          LUT2 (Prop_lut2_I0_O)        0.299     4.507 f  system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.076     5.583    system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X27Y9          FDPE                                         f  system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.858 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        1.497     9.356    system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X27Y9                                                       r  system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.231     9.586    
                         clock uncertainty           -0.106     9.480    
    SLICE_X27Y9          FDPE (Recov_fdpe_C_PRE)     -0.359     9.121    system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.121    
                         arrival time                          -5.583    
  -------------------------------------------------------------------
                         slack                                  3.538    

Slack (MET) :             3.552ns  (required time - arrival time)
  Source:                 system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.718ns (27.688%)  route 1.875ns (72.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 9.358 - 6.666 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        1.670     2.978    system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y1                                                       r  system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDPE (Prop_fdpe_C_Q)         0.419     3.397 f  system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.811     4.208    system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X22Y2          LUT2 (Prop_lut2_I0_O)        0.299     4.507 f  system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.064     5.571    system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X29Y3          FDPE                                         f  system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.858 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        1.499     9.358    system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y3                                                       r  system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.231     9.588    
                         clock uncertainty           -0.106     9.482    
    SLICE_X29Y3          FDPE (Recov_fdpe_C_PRE)     -0.359     9.123    system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -5.571    
  -------------------------------------------------------------------
                         slack                                  3.552    

Slack (MET) :             3.823ns  (required time - arrival time)
  Source:                 system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.316ns  (logic 0.580ns (25.044%)  route 1.736ns (74.956%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 9.354 - 6.666 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        1.672     2.980    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X21Y8                                                       r  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y8          FDRE (Prop_fdre_C_Q)         0.456     3.436 r  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.845     4.281    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X21Y7          LUT2 (Prop_lut2_I1_O)        0.124     4.405 f  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.891     5.296    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X17Y14         FDPE                                         f  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     7.767    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.858 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        1.495     9.354    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y14                                                      r  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.231     9.584    
                         clock uncertainty           -0.106     9.478    
    SLICE_X17Y14         FDPE (Recov_fdpe_C_PRE)     -0.359     9.119    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  3.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.632%)  route 0.132ns (48.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        0.567     0.907    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y0                                                        r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDPE (Prop_fdpe_C_Q)         0.141     1.048 f  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.132     1.181    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[0]
    SLICE_X6Y0           FDCE                                         f  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        0.835     1.205    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X6Y0                                                        r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.263     0.942    
    SLICE_X6Y0           FDCE (Remov_fdce_C_CLR)     -0.067     0.875    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.632%)  route 0.132ns (48.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        0.567     0.907    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y0                                                        r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDPE (Prop_fdpe_C_Q)         0.141     1.048 f  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.132     1.181    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[0]
    SLICE_X6Y0           FDPE                                         f  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        0.835     1.205    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X6Y0                                                        r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/C
                         clock pessimism             -0.263     0.942    
    SLICE_X6Y0           FDPE (Remov_fdpe_C_PRE)     -0.071     0.872    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.632%)  route 0.132ns (48.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        0.567     0.907    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y0                                                        r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDPE (Prop_fdpe_C_Q)         0.141     1.048 f  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.132     1.181    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[0]
    SLICE_X6Y0           FDPE                                         f  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        0.835     1.205    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X6Y0                                                        r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.263     0.942    
    SLICE_X6Y0           FDPE (Remov_fdpe_C_PRE)     -0.071     0.872    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.442%)  route 0.133ns (48.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        0.563     0.903    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y6                                                       r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDPE (Prop_fdpe_C_Q)         0.141     1.044 f  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.133     1.178    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I2[0]
    SLICE_X14Y5          FDCE                                         f  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        0.831     1.201    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X14Y5                                                       r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.281     0.919    
    SLICE_X14Y5          FDCE (Remov_fdce_C_CLR)     -0.092     0.827    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.442%)  route 0.133ns (48.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        0.563     0.903    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y6                                                       r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDPE (Prop_fdpe_C_Q)         0.141     1.044 f  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.133     1.178    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I2[0]
    SLICE_X14Y5          FDCE                                         f  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        0.831     1.201    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X14Y5                                                       r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.281     0.919    
    SLICE_X14Y5          FDCE (Remov_fdce_C_CLR)     -0.092     0.827    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.442%)  route 0.133ns (48.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        0.563     0.903    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y6                                                       r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDPE (Prop_fdpe_C_Q)         0.141     1.044 f  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.133     1.178    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I2[0]
    SLICE_X14Y5          FDCE                                         f  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        0.831     1.201    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X14Y5                                                       r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.281     0.919    
    SLICE_X14Y5          FDCE (Remov_fdce_C_CLR)     -0.092     0.827    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.442%)  route 0.133ns (48.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        0.563     0.903    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y6                                                       r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDPE (Prop_fdpe_C_Q)         0.141     1.044 f  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.133     1.178    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I2[0]
    SLICE_X14Y5          FDCE                                         f  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        0.831     1.201    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X14Y5                                                       r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.281     0.919    
    SLICE_X14Y5          FDCE (Remov_fdce_C_CLR)     -0.092     0.827    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.442%)  route 0.133ns (48.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        0.563     0.903    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y6                                                       r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDPE (Prop_fdpe_C_Q)         0.141     1.044 f  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.133     1.178    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I2[0]
    SLICE_X14Y5          FDCE                                         f  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        0.831     1.201    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X14Y5                                                       r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.281     0.919    
    SLICE_X14Y5          FDCE (Remov_fdce_C_CLR)     -0.092     0.827    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.442%)  route 0.133ns (48.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        0.563     0.903    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y6                                                       r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDPE (Prop_fdpe_C_Q)         0.141     1.044 f  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.133     1.178    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I2[0]
    SLICE_X14Y5          FDCE                                         f  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        0.831     1.201    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X14Y5                                                       r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.281     0.919    
    SLICE_X14Y5          FDCE (Remov_fdce_C_CLR)     -0.092     0.827    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.442%)  route 0.133ns (48.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        0.563     0.903    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y6                                                       r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDPE (Prop_fdpe_C_Q)         0.141     1.044 f  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.133     1.178    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I2[0]
    SLICE_X14Y5          FDCE                                         f  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3448, routed)        0.831     1.201    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X14Y5                                                       r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.281     0.919    
    SLICE_X14Y5          FDCE (Remov_fdce_C_CLR)     -0.092     0.827    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.350    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :            0  Failing Endpoints,  Worst Slack        4.816ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.537ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.816ns  (required time - arrival time)
  Source:                 system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Destination:            system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.619ns  (clk_fpga_3 rise@7.619ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.744ns (36.116%)  route 1.316ns (63.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 10.304 - 7.619 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.229ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        1.662     2.970    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X18Y19                                                      r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y19         FDPE (Prop_fdpe_C_Q)         0.419     3.389 f  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.677     4.066    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X19Y19         LUT2 (Prop_lut2_I0_O)        0.325     4.391 f  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.639     5.030    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X20Y15         FDPE                                         f  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      7.619     7.619 r  
    PS7_X0Y0             PS7                          0.000     7.619 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     8.720    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.811 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        1.493    10.304    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y15                                                      r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.231    10.535    
                         clock uncertainty           -0.120    10.415    
    SLICE_X20Y15         FDPE (Recov_fdpe_C_PRE)     -0.569     9.846    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.846    
                         arrival time                          -5.030    
  -------------------------------------------------------------------
                         slack                                  4.816    

Slack (MET) :             4.816ns  (required time - arrival time)
  Source:                 system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Destination:            system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.619ns  (clk_fpga_3 rise@7.619ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.744ns (36.116%)  route 1.316ns (63.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 10.304 - 7.619 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.229ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        1.662     2.970    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X18Y19                                                      r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y19         FDPE (Prop_fdpe_C_Q)         0.419     3.389 f  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.677     4.066    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X19Y19         LUT2 (Prop_lut2_I0_O)        0.325     4.391 f  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.639     5.030    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X20Y15         FDPE                                         f  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      7.619     7.619 r  
    PS7_X0Y0             PS7                          0.000     7.619 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     8.720    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.811 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        1.493    10.304    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y15                                                      r  system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.231    10.535    
                         clock uncertainty           -0.120    10.415    
    SLICE_X20Y15         FDPE (Recov_fdpe_C_PRE)     -0.569     9.846    system_i/AXI_MandelRISC_7/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.846    
                         arrival time                          -5.030    
  -------------------------------------------------------------------
                         slack                                  4.816    

Slack (MET) :             4.895ns  (required time - arrival time)
  Source:                 system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Destination:            system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.619ns  (clk_fpga_3 rise@7.619ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.606ns (30.571%)  route 1.376ns (69.429%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.311 - 7.619 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.229ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        1.670     2.978    system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X25Y2                                                       r  system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y2          FDRE (Prop_fdre_C_Q)         0.456     3.434 r  system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.800     4.234    system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X25Y1          LUT2 (Prop_lut2_I1_O)        0.150     4.384 f  system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.576     4.960    system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X27Y0          FDPE                                         f  system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      7.619     7.619 r  
    PS7_X0Y0             PS7                          0.000     7.619 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     8.720    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.811 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        1.500    10.311    system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y0                                                       r  system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.231    10.542    
                         clock uncertainty           -0.120    10.422    
    SLICE_X27Y0          FDPE (Recov_fdpe_C_PRE)     -0.567     9.855    system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.855    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                  4.895    

Slack (MET) :             4.895ns  (required time - arrival time)
  Source:                 system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Destination:            system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.619ns  (clk_fpga_3 rise@7.619ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.606ns (30.571%)  route 1.376ns (69.429%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.311 - 7.619 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.229ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        1.670     2.978    system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X25Y2                                                       r  system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y2          FDRE (Prop_fdre_C_Q)         0.456     3.434 r  system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.800     4.234    system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X25Y1          LUT2 (Prop_lut2_I1_O)        0.150     4.384 f  system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.576     4.960    system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X27Y0          FDPE                                         f  system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      7.619     7.619 r  
    PS7_X0Y0             PS7                          0.000     7.619 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     8.720    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.811 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        1.500    10.311    system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y0                                                       r  system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.231    10.542    
                         clock uncertainty           -0.120    10.422    
    SLICE_X27Y0          FDPE (Recov_fdpe_C_PRE)     -0.567     9.855    system_i/AXI_MandelRISC_2/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.855    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                  4.895    

Slack (MET) :             4.960ns  (required time - arrival time)
  Source:                 system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Destination:            system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.619ns  (clk_fpga_3 rise@7.619ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.118ns  (logic 0.718ns (33.902%)  route 1.400ns (66.098%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 10.310 - 7.619 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.229ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        1.674     2.982    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y3                                                       r  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y3          FDPE (Prop_fdpe_C_Q)         0.419     3.401 f  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.586     3.987    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X19Y4          LUT2 (Prop_lut2_I0_O)        0.299     4.286 f  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.814     5.100    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X20Y6          FDPE                                         f  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      7.619     7.619 r  
    PS7_X0Y0             PS7                          0.000     7.619 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     8.720    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.811 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        1.499    10.310    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y6                                                       r  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.231    10.541    
                         clock uncertainty           -0.120    10.421    
    SLICE_X20Y6          FDPE (Recov_fdpe_C_PRE)     -0.361    10.060    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.060    
                         arrival time                          -5.100    
  -------------------------------------------------------------------
                         slack                                  4.960    

Slack (MET) :             4.960ns  (required time - arrival time)
  Source:                 system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Destination:            system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.619ns  (clk_fpga_3 rise@7.619ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.118ns  (logic 0.718ns (33.902%)  route 1.400ns (66.098%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 10.310 - 7.619 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.229ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        1.674     2.982    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y3                                                       r  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y3          FDPE (Prop_fdpe_C_Q)         0.419     3.401 f  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.586     3.987    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X19Y4          LUT2 (Prop_lut2_I0_O)        0.299     4.286 f  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.814     5.100    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X20Y6          FDPE                                         f  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      7.619     7.619 r  
    PS7_X0Y0             PS7                          0.000     7.619 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     8.720    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.811 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        1.499    10.310    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y6                                                       r  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.231    10.541    
                         clock uncertainty           -0.120    10.421    
    SLICE_X20Y6          FDPE (Recov_fdpe_C_PRE)     -0.361    10.060    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.060    
                         arrival time                          -5.100    
  -------------------------------------------------------------------
                         slack                                  4.960    

Slack (MET) :             4.979ns  (required time - arrival time)
  Source:                 system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Destination:            system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.619ns  (clk_fpga_3 rise@7.619ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.580ns (27.594%)  route 1.522ns (72.406%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.311 - 7.619 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.229ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        1.674     2.982    system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X17Y3                                                       r  system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y3          FDRE (Prop_fdre_C_Q)         0.456     3.438 r  system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.812     4.250    system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X17Y2          LUT2 (Prop_lut2_I1_O)        0.124     4.374 f  system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.710     5.084    system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X21Y1          FDPE                                         f  system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      7.619     7.619 r  
    PS7_X0Y0             PS7                          0.000     7.619 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     8.720    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.811 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        1.500    10.311    system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y1                                                       r  system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.231    10.542    
                         clock uncertainty           -0.120    10.422    
    SLICE_X21Y1          FDPE (Recov_fdpe_C_PRE)     -0.359    10.063    system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.063    
                         arrival time                          -5.084    
  -------------------------------------------------------------------
                         slack                                  4.979    

Slack (MET) :             4.979ns  (required time - arrival time)
  Source:                 system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Destination:            system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.619ns  (clk_fpga_3 rise@7.619ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.580ns (27.594%)  route 1.522ns (72.406%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.311 - 7.619 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.229ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        1.674     2.982    system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X17Y3                                                       r  system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y3          FDRE (Prop_fdre_C_Q)         0.456     3.438 r  system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.812     4.250    system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X17Y2          LUT2 (Prop_lut2_I1_O)        0.124     4.374 f  system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.710     5.084    system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X21Y1          FDPE                                         f  system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      7.619     7.619 r  
    PS7_X0Y0             PS7                          0.000     7.619 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     8.720    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.811 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        1.500    10.311    system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y1                                                       r  system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.231    10.542    
                         clock uncertainty           -0.120    10.422    
    SLICE_X21Y1          FDPE (Recov_fdpe_C_PRE)     -0.359    10.063    system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.063    
                         arrival time                          -5.084    
  -------------------------------------------------------------------
                         slack                                  4.979    

Slack (MET) :             5.138ns  (required time - arrival time)
  Source:                 system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Destination:            system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.619ns  (clk_fpga_3 rise@7.619ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        1.940ns  (logic 0.718ns (37.003%)  route 1.222ns (62.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.311 - 7.619 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.229ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        1.675     2.983    system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X18Y0                                                       r  system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y0          FDPE (Prop_fdpe_C_Q)         0.419     3.402 f  system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.875     4.277    system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X19Y0          LUT2 (Prop_lut2_I0_O)        0.299     4.576 f  system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.347     4.923    system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X20Y0          FDPE                                         f  system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      7.619     7.619 r  
    PS7_X0Y0             PS7                          0.000     7.619 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     8.720    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.811 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        1.500    10.311    system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y0                                                       r  system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.231    10.542    
                         clock uncertainty           -0.120    10.422    
    SLICE_X20Y0          FDPE (Recov_fdpe_C_PRE)     -0.361    10.061    system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.061    
                         arrival time                          -4.923    
  -------------------------------------------------------------------
                         slack                                  5.138    

Slack (MET) :             5.138ns  (required time - arrival time)
  Source:                 system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Destination:            system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.619ns  (clk_fpga_3 rise@7.619ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        1.940ns  (logic 0.718ns (37.003%)  route 1.222ns (62.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.311 - 7.619 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.229ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        1.675     2.983    system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X18Y0                                                       r  system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y0          FDPE (Prop_fdpe_C_Q)         0.419     3.402 f  system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.875     4.277    system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X19Y0          LUT2 (Prop_lut2_I0_O)        0.299     4.576 f  system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.347     4.923    system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X20Y0          FDPE                                         f  system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      7.619     7.619 r  
    PS7_X0Y0             PS7                          0.000     7.619 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     8.720    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.811 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        1.500    10.311    system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y0                                                       r  system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.231    10.542    
                         clock uncertainty           -0.120    10.422    
    SLICE_X20Y0          FDPE (Recov_fdpe_C_PRE)     -0.361    10.061    system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.061    
                         arrival time                          -4.923    
  -------------------------------------------------------------------
                         slack                                  5.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Destination:            system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.227ns (47.687%)  route 0.249ns (52.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        0.564     0.905    system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y0                                                       r  system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y0          FDPE (Prop_fdpe_C_Q)         0.128     1.033 f  system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.070     1.103    system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X19Y0          LUT2 (Prop_lut2_I0_O)        0.099     1.202 f  system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.179     1.381    system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X21Y0          FDPE                                         f  system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        0.831     1.201    system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y0                                                       r  system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.263     0.938    
    SLICE_X21Y0          FDPE (Remov_fdpe_C_PRE)     -0.095     0.843    system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Destination:            system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.227ns (47.687%)  route 0.249ns (52.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        0.564     0.905    system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y0                                                       r  system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y0          FDPE (Prop_fdpe_C_Q)         0.128     1.033 f  system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.070     1.103    system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X19Y0          LUT2 (Prop_lut2_I0_O)        0.099     1.202 f  system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.179     1.381    system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X21Y0          FDPE                                         f  system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        0.831     1.201    system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y0                                                       r  system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.263     0.938    
    SLICE_X21Y0          FDPE (Remov_fdpe_C_PRE)     -0.095     0.843    system_i/AXI_MandelRISC_4/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Destination:            system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.511%)  route 0.338ns (64.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        0.564     0.905    system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X18Y1                                                       r  system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.216     1.261    system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X19Y0          LUT2 (Prop_lut2_I1_O)        0.045     1.306 f  system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.122     1.428    system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X20Y0          FDPE                                         f  system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        0.831     1.201    system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y0                                                       r  system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.263     0.938    
    SLICE_X20Y0          FDPE (Remov_fdpe_C_PRE)     -0.071     0.867    system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.867    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Destination:            system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.511%)  route 0.338ns (64.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        0.564     0.905    system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X18Y1                                                       r  system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.216     1.261    system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X19Y0          LUT2 (Prop_lut2_I1_O)        0.045     1.306 f  system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.122     1.428    system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X20Y0          FDPE                                         f  system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        0.831     1.201    system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y0                                                       r  system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.263     0.938    
    SLICE_X20Y0          FDPE (Remov_fdpe_C_PRE)     -0.071     0.867    system_i/AXI_MandelRISC_5/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.867    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Destination:            system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.246ns (44.809%)  route 0.303ns (55.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        0.553     0.893    system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X16Y21                                                      r  system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDPE (Prop_fdpe_C_Q)         0.148     1.041 f  system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.124     1.166    system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X17Y20         LUT2 (Prop_lut2_I0_O)        0.098     1.264 f  system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.179     1.443    system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X16Y19         FDPE                                         f  system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        0.821     1.191    system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X16Y19                                                      r  system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.281     0.910    
    SLICE_X16Y19         FDPE (Remov_fdpe_C_PRE)     -0.071     0.839    system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Destination:            system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.246ns (44.809%)  route 0.303ns (55.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        0.553     0.893    system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X16Y21                                                      r  system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDPE (Prop_fdpe_C_Q)         0.148     1.041 f  system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.124     1.166    system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X17Y20         LUT2 (Prop_lut2_I0_O)        0.098     1.264 f  system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.179     1.443    system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X16Y19         FDPE                                         f  system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        0.821     1.191    system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X16Y19                                                      r  system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.281     0.910    
    SLICE_X16Y19         FDPE (Remov_fdpe_C_PRE)     -0.071     0.839    system_i/AXI_MandelRISC_0/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Destination:            system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.186ns (28.778%)  route 0.460ns (71.222%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        0.563     0.903    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y4                                                       r  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y4          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.156     1.201    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X19Y4          LUT2 (Prop_lut2_I1_O)        0.045     1.246 f  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.304     1.550    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X20Y6          FDPE                                         f  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        0.830     1.200    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y6                                                       r  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.263     0.938    
    SLICE_X20Y6          FDPE (Remov_fdpe_C_PRE)     -0.071     0.867    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Destination:            system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.186ns (28.778%)  route 0.460ns (71.222%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        0.563     0.903    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y4                                                       r  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y4          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.156     1.201    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X19Y4          LUT2 (Prop_lut2_I1_O)        0.045     1.246 f  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.304     1.550    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X20Y6          FDPE                                         f  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        0.830     1.200    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y6                                                       r  system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.263     0.938    
    SLICE_X20Y6          FDPE (Remov_fdpe_C_PRE)     -0.071     0.867    system_i/AXI_MandelRISC_3/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Destination:            system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.227ns (36.208%)  route 0.400ns (63.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        0.564     0.905    system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X17Y2                                                       r  system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y2          FDPE (Prop_fdpe_C_Q)         0.128     1.033 f  system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.156     1.189    system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X17Y2          LUT2 (Prop_lut2_I0_O)        0.099     1.288 f  system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.244     1.531    system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X21Y1          FDPE                                         f  system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        0.831     1.201    system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y1                                                       r  system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.263     0.938    
    SLICE_X21Y1          FDPE (Remov_fdpe_C_PRE)     -0.095     0.843    system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Destination:            system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@3.809ns period=7.619ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.227ns (36.208%)  route 0.400ns (63.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        0.564     0.905    system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X17Y2                                                       r  system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y2          FDPE (Prop_fdpe_C_Q)         0.128     1.033 f  system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.156     1.189    system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X17Y2          LUT2 (Prop_lut2_I0_O)        0.099     1.288 f  system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.244     1.531    system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X21Y1          FDPE                                         f  system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=3553, routed)        0.831     1.201    system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y1                                                       r  system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.263     0.938    
    SLICE_X21Y1          FDPE (Remov_fdpe_C_PRE)     -0.095     0.843    system_i/AXI_MandelRISC_6/inst/AXI_MandelRISC_v1_0_M00_AXI_inst/pixel_fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.688    





