#include "NES/cpu.h"
#include "NES/ppu.h"
#include "NES/mapper.h"
#include "NES/controller.h"

/* Registers */

// Program counter
static u16 PC;
// Stack pointer, Accumulator, X (stack access), Y (no stack access)
static u8 S, A, X, Y;
/* 
 * Processor status flags:
 * [0] C: Carry flag
 * [1] Z: Zero flag
 * [2] I: Interrupt disable
 * [3] D: Decimal mode, can be set/cleared but not used
 * [4] B: Break command
 * [5] -: Not used
 * [6] V: Overflow flag
 * [7] N: Negative flag
 */
static bool P[8];

/* Emulated interrupt flags */
static bool nmi, irq;

/* Cycle tracker */
static int cycles = 0;

/* Memory */

/*
 * $0000 - $00FF(256 bytes)  - Zero Page
 * $0100 - $01FF(256 bytes)  - Stack memory
 * $0200 - $07FF(1536 bytes) - RAM
 */
static u8 ram[0x800];
/*
 * $0800 - $0FFF(2048 bytes)  - Mirror of $000 - $07FF
 * $1000 - $17FF(2048 bytes)  - Mirror of $000 - $07FF
 * $1800 - $1FFF(2048 bytes)  - Mirror of $000 - $07FF
 * $2000 - $2007(8 bytes)     - I/O registers
 * $2008 - $3FFF(8184 bytes)  - Mirror of $2000 - $2007 (repeated)
 * $4000 - $401F(32 bytes)    - I/O registers
 * $4020 - $5FFF(8160 bytes)  - Expansion ROM
 * $6000 - $7FFF(8192 bytes)  - SRAM
 * $8000 - $FFFF(32768 bytes) - PRG-ROM
 * $FFFA - $FFFB(2 bytes)     - NMI handler routine
 * $FFFC - $FFFD(2 bytes)     - Power on reset handler routine
 * $FFFE - $FFFF(2 bytes)     - IRQ/BRK handler routine
 */

/* CPU Tick */

void tick() {
	PPU_Tick();
	PPU_Tick();
	PPU_Tick();
	cycles++;
}

/* Read/Write */

u8 rd(u16 addr) {
	switch(addr) {
		case 0x0000 ... 0x17FF:
			return ram[addr % 0x800];
		case 0x1800 ... 0x3FFF:
			return PPU_MemRead(addr % 0x2000);
		case 0x4000 ... 0x4015:
			// APU, Peripherals..
			return 0;
		case 0x4016:
			return controller_rd(0);
		case 0x4017:
			return controller_rd(1);
		case 0x4018 ... 0xFFFF:
			return mapper_rd(addr);
		default:
			printf("CPU Read out of range!\n");
			return 0;
	}
}

void wr(u16 addr, u8 data) {
	switch(addr) {
		case 0x0000 ... 0x17FF:
			ram[addr % 0x800] = data;
			return;
		case 0x1800 ... 0x3FFF:
			return PPU_MemWrite(addr % 0x2000, data);
		case 0x4000 ... 0x4015:
			// APU, Peripherals..
			return;
		case 0x4016:
			return controller_wr(data);
		case 0x4017:
			return;
		case 0x4018 ... 0xFFFF:
			return mapper_wr(addr, data);
		default:
			printf("CPU Read out of range!\n");
			return;
	}
}

/* Stack operations */

void push(u8 data) {
	wr(0x100 | S--, data);
}

u8 pull() {
	return rd(0x100 | ++S);
}

/* Flag adjustment */

void setFlags(u8 value) {
	P[0] = (value & 0x01);
	P[1] = (value & 0x02) >> 1;
	P[2] = (value & 0x04) >> 2;
	P[3] = (value & 0x08) >> 3;
	P[6] = (value & 0x40) >> 6;
	P[7] = (value & 0x80) >> 7;
}

u8 getFlags() {
	return P[0] | (P[1] << 1) | (P[2] << 2) | (P[3] << 3) | 1 << 5 | (P[6] << 6) | (P[7] << 7);
}

void updateC(u16 r) {
	P[0] = (r > 0xFF);
}

void updateZ(u8 d) {
	P[1] = (d == 0);
}

void updateV(u8 d1, u8 d2, u16 r) {
	P[6] = ((0xFF^d1^d2) & (d1^r) & 0x80) >> 7;
}

void updateN(u8 d) {
	P[7] = d >> 7;
}

/* Interrupts */

void cpu_setNMI(u8 value) {
	nmi = value;
}

void cpu_setIRQ(u8 value) {
	irq = value;
}

void INT_NMI() {
	// Throw away fetched instruction
	tick();
	// Suppress PC increment
	tick();
	push(PC >> 8);
	tick();
	push(PC & 0xFF);
	tick();
	push(getFlags() | 0x20);
	tick();
	P[2] = 1;
	u8 addrl = rd(0xFFFA);
	tick();
	u8 addrh = rd(0xFFFB);
	PC = addrl | (addrh << 8);
	nmi = 0;
	tick();
}

void INT_RESET() {
	// Throw away fetched instruction
	tick();
	// Suppress PC increment
	tick();
	// Suppress the 3 writes to the stack
	S -= 3;
	tick();
	tick();
	tick();
	P[2] = 1;
	u8 addrl = rd(0xFFFC);
	tick();
	u8 addrh = rd(0xFFFD);
	PC = addrl | (addrh << 8);
	tick();
}

void INT_IRQ() {
	// Throw away fetched instruction
	tick();
	// Suppress PC increment
	tick();
	push(PC >> 8);
	tick();
	push(PC & 0xFF);
	tick();
	push(getFlags() | 0x20);
	tick();
	P[2] = 1;
	u8 addrl = rd(0xFFFE);
	tick();
	u8 addrh = rd(0xFFFF);
	PC = addrl | (addrh << 8);
	nmi = 0;
	tick();
}

void BRK() {
	PC++;
	tick();
	push(PC >> 8);
	tick();
	push(PC & 0xFF);
	push(getFlags() | 0x30);
	tick();
	P[2] = 1;
	u8 addrl = rd(0xFFFE);
	tick();
	u8 addrh = rd(0xFFFF);
	PC = addrl | (addrh << 8);
	tick();
}

/* Addressing modes */

// Immediate:
// - Return current PC and increment PC (immediate stored here)
u16 imm() {
	return PC++;
}
// ZP:
// - Read the immediate, increment PC
// - Return the immediate
u16 zp() {
	u16 addr = rd(imm());
	tick();
	return addr;
}
// ZP, X:
// - Read the immediate, increment PC
// - Calculate imm + X, include wraparound
// - Return the new address
u16 zpx() {
	u16 addr = (zp() + X) % 0x100;
	tick();
	return addr;
}
// ZP, Y:
// - Read the immediate, increment PC
// - Calculate imm + Y, include wraparound
// - Return the new address
u16 zpy() {
	u16 addr = (zp() + Y) % 0x100;
	tick();
	return addr;
}
// Absolute:
// - Read the immediate, increment PC
// - Merge new immediate with old immediate, increment PC
// - Return the merged address
u16 absl() {
	u8 addrl = (u8)zp();
	u8 addrh = (u8)zp();
	return addrl | (addrh << 8);
}
// Absolute, X:
// - Read the immediate, increment PC
// - Read the new immediate, add the old immediate with X, increment PC
// - If the sum of old imm and X overflows, reread the address next tick
// - Merge old imm + X with new imm, return the merged address
u16 absx_rd() {
	u16 addrl = zp();
	u8 addrh = rd(imm());
	addrl += X;
	tick();
	if ((addrl & 0xFF00) != 0) {
		addrl %= 0x100;
		addrh++;
		tick();
	}
	return addrl | (addrh << 8);
}
// Must incur a tick regardless of page boundary cross
u16 absx_wr() {
	u16 addrl = zp();
	u8 addrh = rd(imm());
	addrl += X;
	tick();
	if ((addrl & 0xFF00) != 0) {
		addrl %= 0x100;
		addrh++;
	}
	tick();
	return addrl | (addrh << 8);
}
// Absolute, Y:
// - Read the immediate, increment PC
// - Read the new immediate, add the old immediate with Y, increment PC
// - If the sum of old imm and Y overflows, reread the address next tick
// - Merge old imm + Y with new imm, return the merged address
u16 absy_rd() {
	u16 addrl = zp();
	u8 addrh = rd(imm());
	addrl += Y;
	tick();
	if ((addrl & 0xFF00) != 0) {
		addrl %= 0x100;
		addrh++;
		tick();
	}
	return addrl | (addrh << 8);
}
// Must incur a tick regardless of page boundary cross
u16 absy_wr() {
	u16 addrl = zp();
	u8 addrh = rd(imm());
	addrl += Y;
	tick();
	if ((addrl & 0xFF00) != 0) {
		addrl %= 0x100;
		addrh++;
	}
	tick();
	return addrl | (addrh << 8);
}
// Absolute Indirect(JMP only:
// - Read imm (pointer low), increment PC
// - Read imm (pointer high), increment PC
// - Read low byte from pointer
// - Read high byte from pointer (wrap around) and return the merged address
u16 ind() {
	u8 ptrl = (u8)zp();
	u8 ptrh = (u8)zp();
	u16 ptr = ptrl | (ptrh << 8);
	u8 addrl = rd(ptr);
	tick();
	u8 addrh = rd((ptr & 0xFF00) | ((ptr + 1) % 0x100));
	tick();
	return addrl | (addrh << 8);
}
// X, Indirect:
// - Read imm (pointer), increment PC
// - Read address at imm + X on zero page
// - Read low byte from pointer
// - Read high byte from pointer and return the merged address
u16 xind() {
	u8 ptr = (u8)zpx();
	u8 addrl = rd(ptr);
	tick();
	u8 addrh = rd((ptr + 1) % 0x100);
	tick();
	return addrl | (addrh << 8);
}
// Y, Indirect:
// - Read imm (pointer), increment PC
// - Read address at imm + Y on zero page
// - Read low byte from pointer
// - Read high byte from pointer and return the merged address
u16 yind() {
	u8 ptr = (u8)zpy();
	u8 addrl = rd(ptr);
	tick();
	u8 addrh = rd((ptr + 1) % 0x100);
	tick();
	return addrl | (addrh << 8);
}
// Indirect, X:
// - Read imm (pointer), increment PC
// - Read low byte from pointer on zero page
// - Read high byte from pointer on zero page, add X to low byte
// - If the sum of low byte and X overflows, reread the address next tick
// - Return the merged address
u16 indx() {
	u8 ptr = (u8)zp();
	u16 addrl = rd(ptr);
	tick();
	u8 addrh = rd((ptr + 1) % 0x100);
	addrl += X;
	tick();
	if ((addrl & 0xFF00) != 0) {
		addrl %= 0x100;
		addrh = (addrh + 1);
		tick();
	}
	return addrl | (addrh << 8);
}
// Indirect, Y:
// - Read imm (pointer), increment PC
// - Read low byte from pointer on zero page
// - Read high byte from pointer on zero page, add Y to low byte
// - If the sum of low byte and X overflows, reread the address next tick
// - Return the merged address
u16 indy_rd() {
	u8 ptr = (u8)zp();
	u16 addrl = rd(ptr);
	tick();
	u8 addrh = rd((ptr + 1) % 0x100);
	addrl += Y;
	tick();
	if ((addrl & 0xFF00) != 0) {
		addrl %= 0x100;
		addrh = (addrh + 1);
		tick();
	}
	return addrl | (addrh << 8);
}
// Must incur a tick regardless of page boundary cross
u16 indy_wr() {
	u8 ptr = (u8)zp();
	u16 addrl = rd(ptr);
	tick();
	u8 addrh = rd((ptr + 1) % 0x100);
	addrl += Y;
	tick();
	if ((addrl & 0xFF00) != 0) {
		addrl %= 0x100;
		addrh = (addrh + 1);
	}
	tick();
	return addrl | (addrh << 8);
}
// Relative(Assuming branch taken:
// - Read imm (offset), increment PC
// - Add offset to PC
// - If adding the offset overflowed the low byte of PC, add a cycle
u16 rel() {
	u8 imm = (u8)zp();
	u16 addr = PC + imm;
	tick();
	if ((addr & 0x100) != (PC & 0x100)) tick();
	return addr;
}

/* Instructions */

// Load / Store operations
void LDA(mode m) {
	u8 d = rd(m());
	updateZ(d);
	updateN(d);
	A = d;
	tick();
}
	
void LDX(mode m) {
	u8 d = rd(m());
	updateZ(d);
	updateN(d);
	X = d;
	tick();
}

void LDY(mode m) {
	u8 d = rd(m());
	updateZ(d);
	updateN(d);
	Y = d;
	tick();
}

void STA(mode m) {
	wr(m(), A);
	tick();
}

void STX(mode m) {
	wr(m(), X);
	tick();
}

void STY(mode m) {
	wr(m(), Y);
	tick();
}

void TXA() {
	updateZ(X);
	updateN(X);
	A = X;
	tick();
}

void TXS() {
	S = X;
	tick();
}

void TYA() {
	updateZ(Y);
	updateN(Y);
	A = Y;
	tick();
}

void TAX() {
	updateZ(A);
	updateN(A);
	X = A;
	tick();
}

void TAY() {
	updateZ(A);
	updateN(A);
	Y = A;
	tick();
}

void TSX() {
	updateZ(S);
	updateN(S);
	X = S;
	tick();
}

// Stack operations
void PHP() {
	// Throw away next byte
	tick();
	push(getFlags() | 0x30);
	tick();
}

void PLP() {
	// Throw away next byte
	tick();
	// S increment
	tick();
	setFlags(pull());
	tick();
}

void PHA() {
	// Throw away next byte
	tick();
	push(A);
	tick();
}

void PLA() {
	// Throw away next byte
	tick();
	// S increment
	tick();
	A = pull();
	updateZ(A);
	updateN(A);
	tick();
}

// Arithmetic / Logical operations
void ADC_(mode m) {
	u8 d = rd(m());
	u16 s = A + d + P[0];
	updateC(s);
	updateZ((u8)s);
	updateV(A, d, s);
	updateN((u8)s);
	A = (u8)s;
	tick();
}

void SBC(mode m) {
	u8 d = rd(m());
	u16 s = A + (d ^ 0xFF) + P[0];
	updateC(s);
	updateZ((u8)s);
	updateV(A, (d ^ 0xFF), s);
	updateN((u8)s);
	A = (u8)s;
	tick();
}

void AND(mode m) {
	u8 d = rd(m());
	A &= d;
	updateZ(A);
	updateN(A);
	tick();
}

void EOR(mode m) {
	u8 d = rd(m());
	A ^= d;
	updateZ(A);
	updateN(A);
	tick();
}

void ORA(mode m) {
	u8 d = rd(m());
	A |= d;
	updateZ(A);
	updateN(A);
	tick();
}

void BIT(mode m) {
	u8 d = rd(m());
	updateZ(A & d);
	P[7] = (d & 0x80) >> 7;
	P[6] = (d & 0x40) >> 6;
	tick();
}

// Compares
void CMP(mode m) {
	u8 d = rd(m());
	u16 s = A + (d ^ 0xFF) + 1;
	updateC(s);
	updateZ((u8)s);
	updateN((u8)s);
	tick();
}

void CPX(mode m) {
	u8 d = rd(m());
	u16 s = X + (d ^ 0xFF) + 1;
	updateC(s);
	updateZ((u8)s);
	updateN((u8)s);
	tick();
}

void CPY(mode m) {
	u8 d = rd(m());
	u16 s = Y + (d ^ 0xFF) + 1;
	updateC(s);
	updateZ((u8)s);
	updateN((u8)s);
	tick();
}

// Increments / Decrements
void INC(mode m) {
	u16 addr = m();
	u8 d = rd(addr);
	tick();
	d++;
	updateZ(d);
	updateN(d);
	tick();
	wr(addr, d);
	tick();
}
	
void INX() {
	X++;
	updateZ(X);
	updateN(X);
	tick();
}

void INY() {
	Y++;
	updateZ(Y);
	updateN(Y);
	tick();
}

void DEC(mode m) {
	u16 addr = m();
	u8 d = rd(addr);
	tick();
	d--;
	updateZ(d);
	updateN(d);
	tick();
	wr(addr, d);
	tick();
}

void DEX() {
	X--;
	updateZ(X);
	updateN(X);
	tick();
}

void DEY() {
	Y--;
	updateZ(Y);
	updateN(Y);
	tick();
}

// Shifts
void ASL(mode m) {
	u16 addr = m();
	u8 d = rd(addr);
	tick();
	P[0] = ((d & 0x80) >> 7);
	d <<= 1;
	updateZ(d);
	updateN(d);
	tick();
	wr(addr, d);
	tick();
}

void ASL_A() {
	P[0] = ((A & 0x80) >> 7);
	A <<= 1;
	updateZ(A);
	updateN(A);
	tick();
}

void LSR(mode m) {
	u16 addr = m();
	u8 d = rd(addr);
	tick();
	P[0] = (d & 0x01);
	d >>= 1;
	updateZ(d);
	updateN(d);
	tick();
	wr(addr, d);
	tick();
}

void LSR_A() {
	P[0] = (A & 0x01);
	A >>= 1;
	updateZ(A);
	updateN(A);
	tick();
}

void ROL(mode m) {
	u16 addr = m();
	u8 d = rd(addr);
	tick();
	u8 c = P[0];
	P[0] = ((d & 0x80) >> 7);
	d = (d << 1) | c;
	updateZ(d);
	updateN(d);
	tick();
	wr(addr, d);
	tick();
}

void ROL_A() {
	u8 c = P[0];
	P[0] = ((A & 0x80) >> 7);
	A = (A << 1) | c;
	updateZ(A);
	updateN(A);
	tick();
}

void ROR(mode m) {
	u16 addr = m();
	u8 d = rd(addr);
	tick();
	u8 c = P[0];
	P[0] = (d & 0x01);
	d = (d >> 1) | (c << 7);
	updateZ(d);
	updateN(d);
	tick();
	wr(addr, d);
	tick();
}

void ROR_A() {
	u8 c = P[0];
	P[0] = (A & 0x01);
	A = (A >> 1) | (c << 7);
	updateZ(A);
	updateN(A);
	tick();
}

// Jumps / calls
void JMP(mode m) {
	PC = m();
}

void JSR() {
	u8 addrl = rd(PC);
	PC += 1;
	tick();
	tick();
	push(PC >> 8);
	tick();
	push(PC & 0xFF);
	tick();
	u8 addrh = rd(PC);
	PC = addrl | (addrh << 8);
	tick();
}

void RTS() {
	// Throw away next byte
	tick();
	// S increment
	tick();
	u8 addrl = pull();
	tick();
	u8 addrh = pull();
	PC = addrl | (addrh << 8);
	tick();
	PC += 1;
	tick();
}

void RTI() {
	// Throw away next byte
	tick();
	// S increment
	tick();
	setFlags(pull());
	tick();
	u8 addrl = pull();
	tick();
	u8 addrh = pull();
	PC = addrl | (addrh << 8);
	tick();
}

// Branches
void BPL(mode m) {
	if (!P[7]) {
		PC = m();
	}
	else {
		PC++;
		tick();
	}
}

void BMI(mode m) {
	if (P[7]) {
		PC = m();
	}
	else {
		PC++;
		tick();
	}
}

void BVC(mode m) {
	if (!P[6]) {
		PC = m();
	}
	else {
		PC++;
		tick();
	}
}

void BVS(mode m) {
	if (P[6]) {
		PC = m();
	}
	else {
		PC++;
		tick();
	}
}

void BCC(mode m) {
	if (!P[0]) {
		PC = m();
	}
	else {
		PC++;
		tick();
	}
}

void BCS(mode m) {
	if (P[0]) {
		PC = m();
	}
	else {
		PC++;
		tick();
	}
}

void BNE(mode m) {
	if (!P[1]) {
		PC = m();
	}
	else {
		PC++;
		tick();
	}
}

void BEQ(mode m) {
	if (P[1]) {
		PC = m();
	}
	else {
		PC++;
		tick();
	}
}

// Status register operations
void CLC() {
	P[0] = 0;
	tick();
}

void CLI() {
	P[2] = 0;
	tick();
}

void CLV() {
	P[6] = 0;
	tick();
}

void CLD() {
	P[3] = 0;
	tick();
}

void SEC() {
	P[0] = 1;
	tick();
}

void SEI() {
	P[2] = 1;
	tick();
}

void SED() {
	P[3] = 1;
	tick();
}

// System functions
void NOP() {
	tick();
}

/* CPU Execution */

void cpu_init() {
	setFlags(0x24);
	A = 0x00;
	X = 0x00;
	Y = 0x00;
	S = 0x00;
	nmi = irq = 0;
	INT_RESET();
}

void exec_inst() {
	// Fetch
	u8 op = rd(PC++);
	tick();
	// Decode/Execute
	switch (op) {
		case 0x00: return BRK()        ; case 0x01: return ORA(xind)    ;
		case 0x05: return ORA(zp)      ; case 0x06: return ASL(zp)      ;
		case 0x08: return PHP()        ; case 0x09: return ORA(imm)     ;
		case 0x0A: return ASL_A()      ; case 0x0D: return ORA(absl)    ;
		case 0x0E: return ASL(absl)    ; case 0x10: return BPL(rel)     ;
		case 0x11: return ORA(indy_rd) ; case 0x15: return ORA(zpx)     ;
		case 0x16: return ASL(zpx)     ; case 0x18: return CLC()        ;
		case 0x19: return ORA(absy_rd) ; case 0x1D: return ORA(absx_rd) ;
		case 0x1E: return ASL(absx_wr) ; case 0x20: return JSR()        ;
		case 0x21: return AND(xind)    ; case 0x24: return BIT(zp)      ;
		case 0x25: return AND(zp)      ; case 0x26: return ROL(zp)      ;
		case 0x28: return PLP()        ; case 0x29: return AND(imm)     ;
		case 0x2A: return ROL_A()      ; case 0x2C: return BIT(absl)    ;
		case 0x2D: return AND(absl)    ; case 0x2E: return ROL(absl)    ;
		case 0x30: return BMI(rel)     ; case 0x31: return AND(indy_rd) ;
		case 0x35: return AND(zpx)     ; case 0x36: return ROL(zpx)     ;
		case 0x38: return SEC()        ; case 0x39: return AND(absy_rd) ;
		case 0x3D: return AND(absx_rd) ; case 0x3E: return ROL(absx_wr) ;
		case 0x40: return RTI()        ; case 0x41: return EOR(xind)    ;
		case 0x45: return EOR(zp)      ; case 0x46: return LSR(zp)      ;
		case 0x48: return PHA()        ; case 0x49: return EOR(imm)     ;
		case 0x4A: return LSR_A()      ; case 0x4C: return JMP(absl)    ;
		case 0x4D: return EOR(absl)    ; case 0x4E: return LSR(absl)    ;
		case 0x50: return BVC(rel)     ; case 0x51: return EOR(indy_rd) ;
		case 0x55: return EOR(zpx)     ; case 0x56: return LSR(zpx)     ;
		case 0x58: return CLI()        ; case 0x59: return EOR(absy_rd) ;
		case 0x5D: return EOR(absx_rd) ; case 0x5E: return LSR(absx_wr) ;
		case 0x60: return RTS()        ; case 0x61: return ADC_(xind)   ;
		case 0x65: return ADC_(zp)     ; case 0x66: return ROR(zp)      ;
		case 0x68: return PLA()        ; case 0x69: return ADC_(imm)    ;
		case 0x6A: return ROR_A()      ; case 0x6C: return JMP(ind)     ;
		case 0x6D: return ADC_(absl)   ; case 0x6E: return ROR(absl)    ;
		case 0x70: return BVS(rel)     ; case 0x71: return ADC_(indy_rd);
		case 0x75: return ADC_(zpx)    ; case 0x76: return ROR(zpx)     ;
		case 0x78: return SEI()        ; case 0x79: return ADC_(absy_rd);
		case 0x7D: return ADC_(absx_rd); case 0x7E: return ROR(absx_wr) ;
		case 0x81: return STA(xind)    ; case 0x84: return STY(zp)      ;
		case 0x85: return STA(zp)      ; case 0x86: return STX(zp)      ;
		case 0x88: return DEY()        ; case 0x8A: return TXA()        ;
		case 0x8C: return STY(absl)    ; case 0x8D: return STA(absl)    ;
		case 0x8E: return STX(absl)    ; case 0x90: return BCC(rel)     ;
		case 0x91: return STA(indy_wr) ; case 0x94: return STY(zpx)     ;
		case 0x95: return STA(zpx)     ; case 0x96: return STX(zpy)     ;
		case 0x98: return TYA()        ; case 0x99: return STA(absy_wr) ;
		case 0x9A: return TXS()        ; case 0x9D: return STA(absx_wr) ;
		case 0xA0: return LDY(imm)     ; case 0xA1: return LDA(xind)    ;
		case 0xA2: return LDX(imm)     ; case 0xA4: return LDY(zp)      ;
		case 0xA5: return LDA(zp)      ; case 0xA6: return LDX(zp)      ;
		case 0xA8: return TAY()        ; case 0xA9: return LDA(imm)     ;
		case 0xAA: return TAX()        ; case 0xAC: return LDY(absl)    ;
		case 0xAD: return LDA(absl)    ; case 0xAE: return LDX(absl)    ;
		case 0xB0: return BCS(rel)     ; case 0xB1: return LDA(indy_rd) ;
		case 0xB4: return LDY(zpx)     ; case 0xB5: return LDA(zpx)     ;
		case 0xB6: return LDX(zpy)     ; case 0xB8: return CLV()        ;
		case 0xB9: return LDA(absy_rd) ; case 0xBA: return TSX()        ;
		case 0xBC: return LDY(absx_rd) ; case 0xBD: return LDA(absx_rd) ;
		case 0xBE: return LDX(absy_rd) ; case 0xC0: return CPY(imm)     ;
		case 0xC1: return CMP(xind)    ; case 0xC4: return CPY(zp)      ;
		case 0xC5: return CMP(zp)      ; case 0xC6: return DEC(zp)      ;
		case 0xC8: return INY()        ; case 0xC9: return CMP(imm)     ;
		case 0xCA: return DEX()        ; case 0xCC: return CPY(absl)    ;
		case 0xCD: return CMP(absl)    ; case 0xCE: return DEC(absl)    ;
		case 0xD0: return BNE(rel)     ; case 0xD1: return CMP(indy_rd) ;
		case 0xD5: return CMP(zpx)     ; case 0xD6: return DEC(zpx)     ;
		case 0xD8: return CLD()        ; case 0xD9: return CMP(absy_rd) ;
		case 0xDD: return CMP(absx_rd) ; case 0xDE: return DEC(absx_wr) ;
		case 0xE0: return CPX(imm)     ; case 0xE1: return SBC(xind)    ;
		case 0xE4: return CPX(zp)      ; case 0xE5: return SBC(zp)      ;
		case 0xE6: return INC(zp)      ; case 0xE8: return INX()        ;
		case 0xE9: return SBC(imm)     ; case 0xEA: return NOP()        ;
		case 0xEC: return CPX(absl)    ; case 0xED: return SBC(absl)    ;
		case 0xEE: return INC(absl)    ; case 0xF0: return BEQ(rel)     ;
		case 0xF1: return SBC(indy_rd) ; case 0xF5: return SBC(zpx)     ;
		case 0xF6: return INC(zpx)     ; case 0xF8: return SED()        ;
		case 0xF9: return SBC(absy_rd) ; case 0xFD: return SBC(absx_rd) ;
		case 0xFE: return INC(absx_wr) ;
		default:
		{
			printf("Invalid instruction!\n");
			return NOP();
		}
	}
}

void cpu_run() {
	if (nmi) {
		INT_NMI();
	}
	else if (irq && !P[2]) {
		INT_IRQ();
	}
	exec_inst();
}
/*
void cpu_log(char* s, int length) {
	if (length < 100) return;
	char buffer[10];
	strcpy(s, "PC:");
	sprintf(buffer, "%04X", PC);
	strcat(s, buffer);
	strcat(s, " A:");
	sprintf(buffer, "%02X", A);
	strcat(s, buffer);
	strcat(s, " X:");
	sprintf(buffer, "%02X", X);
	strcat(s, buffer);
	strcat(s, " Y:");
	sprintf(buffer, "%02X", Y);
	strcat(s, buffer);
	strcat(s, " P:");
	sprintf(buffer, "%02X", getFlags());
	strcat(s, buffer);
	strcat(s, " SP:");
	sprintf(buffer, "%02X", S);
	strcat(s, buffer);
	strcat(s, " CYC:");
	sprintf(buffer, "%d", cycles);
	strcat(s, buffer);
}
*/
