//
// Generated by Bluespec Compiler, version 2018.10.beta1 (build e1df8052c, 2018-10-17)
//
// On Tue Aug 13 15:43:28 BST 2019
//
//
// Ports:
// Name                         I/O  size props
// RDY_set_verbosity              O     1 const
// RDY_server_reset_request_put   O     1 reg
// RDY_server_reset_response_get  O     1
// valid                          O     1
// addr                           O    32 reg
// word128_fst                    O     1
// word128_snd                    O   128
// st_amo_val_fst                 O     1
// st_amo_val_snd                 O   128
// exc                            O     1
// exc_code                       O     6 reg
// RDY_server_flush_request_put   O     1
// RDY_server_flush_response_get  O     1
// RDY_tlb_flush                  O     1
// mem_master_awid                O     5
// mem_master_awaddr              O    64
// mem_master_awlen               O     8
// mem_master_awsize              O     3
// mem_master_awburst             O     2
// mem_master_awlock              O     1
// mem_master_awcache             O     4
// mem_master_awprot              O     3
// mem_master_awqos               O     4
// mem_master_awregion            O     4
// mem_master_awvalid             O     1
// mem_master_wdata               O   128
// mem_master_wstrb               O    16
// mem_master_wlast               O     1
// mem_master_wuser               O     2
// mem_master_wvalid              O     1
// mem_master_bready              O     1
// mem_master_arid                O     5
// mem_master_araddr              O    64
// mem_master_arlen               O     8
// mem_master_arsize              O     3
// mem_master_arburst             O     2
// mem_master_arlock              O     1
// mem_master_arcache             O     4
// mem_master_arprot              O     3
// mem_master_arqos               O     4
// mem_master_arregion            O     4
// mem_master_arvalid             O     1
// mem_master_rready              O     1
// CLK                            I     1 clock
// RST_N                          I     1 reset
// set_verbosity_verbosity        I     4 reg
// req_op                         I     2
// req_width_code                 I     3
// req_is_unsigned                I     1 reg
// req_amo_funct7                 I     7 reg
// req_addr                       I    32
// req_st_value                   I   129
// req_priv                       I     2 unused
// req_sstatus_SUM                I     1 unused
// req_mstatus_MXR                I     1 unused
// req_satp                       I    32 unused
// mem_master_awready             I     1
// mem_master_wready              I     1
// mem_master_bid                 I     5
// mem_master_bresp               I     2
// mem_master_arready             I     1
// mem_master_rid                 I     5
// mem_master_rdata               I   128
// mem_master_rresp               I     2
// mem_master_rlast               I     1
// mem_master_ruser               I     2
// EN_set_verbosity               I     1
// EN_server_reset_request_put    I     1
// EN_server_reset_response_get   I     1
// EN_req                         I     1
// EN_commit                      I     1
// EN_server_flush_request_put    I     1
// EN_server_flush_response_get   I     1
// EN_tlb_flush                   I     1 unused
// mem_master_bvalid              I     1
// mem_master_rvalid              I     1
//
// Combinational paths from inputs to outputs:
//   (mem_master_rid,
//    mem_master_rdata,
//    mem_master_rresp,
//    mem_master_rlast,
//    mem_master_ruser,
//    EN_commit,
//    mem_master_rvalid) -> valid
//   (mem_master_rid,
//    mem_master_rdata,
//    mem_master_rresp,
//    mem_master_rlast,
//    mem_master_ruser,
//    EN_commit,
//    mem_master_rvalid) -> word128_fst
//   (mem_master_rid,
//    mem_master_rdata,
//    mem_master_rresp,
//    mem_master_rlast,
//    mem_master_ruser,
//    EN_commit,
//    mem_master_rvalid) -> word128_snd
//   (mem_master_rid,
//    mem_master_rdata,
//    mem_master_rresp,
//    mem_master_rlast,
//    mem_master_ruser,
//    EN_commit,
//    mem_master_rvalid) -> mem_master_awid
//   (mem_master_rid,
//    mem_master_rdata,
//    mem_master_rresp,
//    mem_master_rlast,
//    mem_master_ruser,
//    EN_commit,
//    mem_master_rvalid) -> mem_master_awaddr
//   (mem_master_rid,
//    mem_master_rdata,
//    mem_master_rresp,
//    mem_master_rlast,
//    mem_master_ruser,
//    EN_commit,
//    mem_master_rvalid) -> mem_master_awlen
//   (mem_master_rid,
//    mem_master_rdata,
//    mem_master_rresp,
//    mem_master_rlast,
//    mem_master_ruser,
//    EN_commit,
//    mem_master_rvalid) -> mem_master_awsize
//   (mem_master_rid,
//    mem_master_rdata,
//    mem_master_rresp,
//    mem_master_rlast,
//    mem_master_ruser,
//    EN_commit,
//    mem_master_rvalid) -> mem_master_awburst
//   (mem_master_rid,
//    mem_master_rdata,
//    mem_master_rresp,
//    mem_master_rlast,
//    mem_master_ruser,
//    EN_commit,
//    mem_master_rvalid) -> mem_master_awlock
//   (mem_master_rid,
//    mem_master_rdata,
//    mem_master_rresp,
//    mem_master_rlast,
//    mem_master_ruser,
//    EN_commit,
//    mem_master_rvalid) -> mem_master_awcache
//   (mem_master_rid,
//    mem_master_rdata,
//    mem_master_rresp,
//    mem_master_rlast,
//    mem_master_ruser,
//    EN_commit,
//    mem_master_rvalid) -> mem_master_awprot
//   (mem_master_rid,
//    mem_master_rdata,
//    mem_master_rresp,
//    mem_master_rlast,
//    mem_master_ruser,
//    EN_commit,
//    mem_master_rvalid) -> mem_master_awqos
//   (mem_master_rid,
//    mem_master_rdata,
//    mem_master_rresp,
//    mem_master_rlast,
//    mem_master_ruser,
//    EN_commit,
//    mem_master_rvalid) -> mem_master_awregion
//   (mem_master_rid,
//    mem_master_rdata,
//    mem_master_rresp,
//    mem_master_rlast,
//    mem_master_ruser,
//    EN_commit,
//    mem_master_rvalid) -> mem_master_awuser
//   (mem_master_rid,
//    mem_master_rdata,
//    mem_master_rresp,
//    mem_master_rlast,
//    mem_master_ruser,
//    EN_commit,
//    mem_master_rvalid) -> mem_master_awvalid
//   (mem_master_rid,
//    mem_master_rdata,
//    mem_master_rresp,
//    mem_master_rlast,
//    mem_master_ruser,
//    EN_commit,
//    mem_master_rvalid) -> mem_master_wdata
//   (mem_master_rid,
//    mem_master_rdata,
//    mem_master_rresp,
//    mem_master_rlast,
//    mem_master_ruser,
//    EN_commit,
//    mem_master_rvalid) -> mem_master_wstrb
//   (mem_master_rid,
//    mem_master_rdata,
//    mem_master_rresp,
//    mem_master_rlast,
//    mem_master_ruser,
//    EN_commit,
//    mem_master_rvalid) -> mem_master_wlast
//   (mem_master_rid,
//    mem_master_rdata,
//    mem_master_rresp,
//    mem_master_rlast,
//    mem_master_ruser,
//    EN_commit,
//    mem_master_rvalid) -> mem_master_wuser
//   (mem_master_rid,
//    mem_master_rdata,
//    mem_master_rresp,
//    mem_master_rlast,
//    mem_master_ruser,
//    EN_commit,
//    mem_master_rvalid) -> mem_master_wvalid
//   EN_req -> RDY_server_flush_request_put
//   EN_req -> RDY_tlb_flush
//   EN_req -> mem_master_arid
//   EN_req -> mem_master_araddr
//   EN_req -> mem_master_arlen
//   EN_req -> mem_master_arsize
//   EN_req -> mem_master_arburst
//   EN_req -> mem_master_arlock
//   EN_req -> mem_master_arcache
//   EN_req -> mem_master_arprot
//   EN_req -> mem_master_arqos
//   EN_req -> mem_master_arregion
//   EN_req -> mem_master_aruser
//   EN_req -> mem_master_arvalid
//   EN_commit -> st_amo_val_fst
//   EN_commit -> st_amo_val_snd
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkMMU_ICache(CLK,
		    RST_N,

		    set_verbosity_verbosity,
		    EN_set_verbosity,
		    RDY_set_verbosity,

		    EN_server_reset_request_put,
		    RDY_server_reset_request_put,

		    EN_server_reset_response_get,
		    RDY_server_reset_response_get,

		    req_op,
		    req_width_code,
		    req_is_unsigned,
		    req_amo_funct7,
		    req_addr,
		    req_st_value,
		    req_priv,
		    req_sstatus_SUM,
		    req_mstatus_MXR,
		    req_satp,
		    EN_req,

		    EN_commit,

		    valid,

		    addr,

		    word128_fst,

		    word128_snd,

		    st_amo_val_fst,

		    st_amo_val_snd,

		    exc,

		    exc_code,

		    EN_server_flush_request_put,
		    RDY_server_flush_request_put,

		    EN_server_flush_response_get,
		    RDY_server_flush_response_get,

		    EN_tlb_flush,
		    RDY_tlb_flush,

		    mem_master_awid,

		    mem_master_awaddr,

		    mem_master_awlen,

		    mem_master_awsize,

		    mem_master_awburst,

		    mem_master_awlock,

		    mem_master_awcache,

		    mem_master_awprot,

		    mem_master_awqos,

		    mem_master_awregion,

		    mem_master_awvalid,

		    mem_master_awready,

		    mem_master_wdata,

		    mem_master_wstrb,

		    mem_master_wlast,

		    mem_master_wuser,

		    mem_master_wvalid,

		    mem_master_wready,

		    mem_master_bid,
		    mem_master_bresp,
		    mem_master_bvalid,

		    mem_master_bready,

		    mem_master_arid,

		    mem_master_araddr,

		    mem_master_arlen,

		    mem_master_arsize,

		    mem_master_arburst,

		    mem_master_arlock,

		    mem_master_arcache,

		    mem_master_arprot,

		    mem_master_arqos,

		    mem_master_arregion,

		    mem_master_arvalid,

		    mem_master_arready,

		    mem_master_rid,
		    mem_master_rdata,
		    mem_master_rresp,
		    mem_master_rlast,
		    mem_master_ruser,
		    mem_master_rvalid,

		    mem_master_rready);
  input  CLK;
  input  RST_N;

  // action method set_verbosity
  input  [3 : 0] set_verbosity_verbosity;
  input  EN_set_verbosity;
  output RDY_set_verbosity;

  // action method server_reset_request_put
  input  EN_server_reset_request_put;
  output RDY_server_reset_request_put;

  // action method server_reset_response_get
  input  EN_server_reset_response_get;
  output RDY_server_reset_response_get;

  // action method req
  input  [1 : 0] req_op;
  input  [2 : 0] req_width_code;
  input  req_is_unsigned;
  input  [6 : 0] req_amo_funct7;
  input  [31 : 0] req_addr;
  input  [128 : 0] req_st_value;
  input  [1 : 0] req_priv;
  input  req_sstatus_SUM;
  input  req_mstatus_MXR;
  input  [31 : 0] req_satp;
  input  EN_req;

  // action method commit
  input  EN_commit;

  // value method valid
  output valid;

  // value method addr
  output [31 : 0] addr;

  // value method word128_fst
  output word128_fst;

  // value method word128_snd
  output [127 : 0] word128_snd;

  // value method st_amo_val_fst
  output st_amo_val_fst;

  // value method st_amo_val_snd
  output [127 : 0] st_amo_val_snd;

  // value method exc
  output exc;

  // value method exc_code
  output [5 : 0] exc_code;

  // action method server_flush_request_put
  input  EN_server_flush_request_put;
  output RDY_server_flush_request_put;

  // action method server_flush_response_get
  input  EN_server_flush_response_get;
  output RDY_server_flush_response_get;

  // action method tlb_flush
  input  EN_tlb_flush;
  output RDY_tlb_flush;

  // value method mem_master_aw_awid
  output [4 : 0] mem_master_awid;

  // value method mem_master_aw_awaddr
  output [63 : 0] mem_master_awaddr;

  // value method mem_master_aw_awlen
  output [7 : 0] mem_master_awlen;

  // value method mem_master_aw_awsize
  output [2 : 0] mem_master_awsize;

  // value method mem_master_aw_awburst
  output [1 : 0] mem_master_awburst;

  // value method mem_master_aw_awlock
  output mem_master_awlock;

  // value method mem_master_aw_awcache
  output [3 : 0] mem_master_awcache;

  // value method mem_master_aw_awprot
  output [2 : 0] mem_master_awprot;

  // value method mem_master_aw_awqos
  output [3 : 0] mem_master_awqos;

  // value method mem_master_aw_awregion
  output [3 : 0] mem_master_awregion;

  // value method mem_master_aw_awuser

  // value method mem_master_aw_awvalid
  output mem_master_awvalid;

  // action method mem_master_aw_awready
  input  mem_master_awready;

  // value method mem_master_w_wdata
  output [127 : 0] mem_master_wdata;

  // value method mem_master_w_wstrb
  output [15 : 0] mem_master_wstrb;

  // value method mem_master_w_wlast
  output mem_master_wlast;

  // value method mem_master_w_wuser
  output [1 : 0] mem_master_wuser;

  // value method mem_master_w_wvalid
  output mem_master_wvalid;

  // action method mem_master_w_wready
  input  mem_master_wready;

  // action method mem_master_b_bflit
  input  [4 : 0] mem_master_bid;
  input  [1 : 0] mem_master_bresp;
  input  mem_master_bvalid;

  // value method mem_master_b_bready
  output mem_master_bready;

  // value method mem_master_ar_arid
  output [4 : 0] mem_master_arid;

  // value method mem_master_ar_araddr
  output [63 : 0] mem_master_araddr;

  // value method mem_master_ar_arlen
  output [7 : 0] mem_master_arlen;

  // value method mem_master_ar_arsize
  output [2 : 0] mem_master_arsize;

  // value method mem_master_ar_arburst
  output [1 : 0] mem_master_arburst;

  // value method mem_master_ar_arlock
  output mem_master_arlock;

  // value method mem_master_ar_arcache
  output [3 : 0] mem_master_arcache;

  // value method mem_master_ar_arprot
  output [2 : 0] mem_master_arprot;

  // value method mem_master_ar_arqos
  output [3 : 0] mem_master_arqos;

  // value method mem_master_ar_arregion
  output [3 : 0] mem_master_arregion;

  // value method mem_master_ar_aruser

  // value method mem_master_ar_arvalid
  output mem_master_arvalid;

  // action method mem_master_ar_arready
  input  mem_master_arready;

  // action method mem_master_r_rflit
  input  [4 : 0] mem_master_rid;
  input  [127 : 0] mem_master_rdata;
  input  [1 : 0] mem_master_rresp;
  input  mem_master_rlast;
  input  [1 : 0] mem_master_ruser;
  input  mem_master_rvalid;

  // value method mem_master_r_rready
  output mem_master_rready;

  // signals for module outputs
  wire [127 : 0] mem_master_wdata, st_amo_val_snd, word128_snd;
  wire [63 : 0] mem_master_araddr, mem_master_awaddr;
  wire [31 : 0] addr;
  wire [15 : 0] mem_master_wstrb;
  wire [7 : 0] mem_master_arlen, mem_master_awlen;
  wire [5 : 0] exc_code;
  wire [4 : 0] mem_master_arid, mem_master_awid;
  wire [3 : 0] mem_master_arcache,
	       mem_master_arqos,
	       mem_master_arregion,
	       mem_master_awcache,
	       mem_master_awqos,
	       mem_master_awregion;
  wire [2 : 0] mem_master_arprot,
	       mem_master_arsize,
	       mem_master_awprot,
	       mem_master_awsize;
  wire [1 : 0] mem_master_arburst, mem_master_awburst, mem_master_wuser;
  wire RDY_server_flush_request_put,
       RDY_server_flush_response_get,
       RDY_server_reset_request_put,
       RDY_server_reset_response_get,
       RDY_set_verbosity,
       RDY_tlb_flush,
       exc,
       mem_master_arlock,
       mem_master_arvalid,
       mem_master_awlock,
       mem_master_awvalid,
       mem_master_bready,
       mem_master_rready,
       mem_master_wlast,
       mem_master_wvalid,
       st_amo_val_fst,
       valid,
       word128_fst;

  // inlined wires
  reg [147 : 0] cache_master_xactor_shim_wff_rv$port0__write_1;
  reg [128 : 0] cache_dw_output_ld_val$wget;
  reg [98 : 0] cache_master_xactor_shim_awff_rv$port0__write_1;
  wire [147 : 0] cache_master_xactor_shim_wff_rv$port1__read,
		 cache_master_xactor_shim_wff_rv$port2__read,
		 cache_master_xactor_shim_wff_rv$port3__read;
  wire [138 : 0] cache_master_xactor_shim_rff_rv$port0__write_1,
		 cache_master_xactor_shim_rff_rv$port1__read,
		 cache_master_xactor_shim_rff_rv$port2__read,
		 cache_master_xactor_shim_rff_rv$port3__read;
  wire [137 : 0] cache_master_xactor_ug_master_u_r_putWire$wget;
  wire [128 : 0] cache_dw_output_st_amo_val$wget;
  wire [98 : 0] cache_master_xactor_shim_arff_rv$port0__write_1,
		cache_master_xactor_shim_arff_rv$port1__read,
		cache_master_xactor_shim_arff_rv$port2__read,
		cache_master_xactor_shim_arff_rv$port3__read,
		cache_master_xactor_shim_awff_rv$port1__read,
		cache_master_xactor_shim_awff_rv$port2__read,
		cache_master_xactor_shim_awff_rv$port3__read;
  wire [10 : 0] cache_crg_sb_to_load_delay$port0__write_1,
		cache_crg_sb_to_load_delay$port2__read;
  wire [7 : 0] cache_master_xactor_shim_bff_rv$port0__write_1,
	       cache_master_xactor_shim_bff_rv$port1__read,
	       cache_master_xactor_shim_bff_rv$port2__read,
	       cache_master_xactor_shim_bff_rv$port3__read;
  wire [6 : 0] cache_master_xactor_ug_master_u_b_putWire$wget;
  wire cache_crg_sb_to_load_delay$EN_port1__write,
       cache_dw_valid$whas,
       cache_master_xactor_shim_arff_rv$EN_port0__write,
       cache_master_xactor_shim_awff_rv$EN_port0__write,
       cache_master_xactor_shim_rff_rv$EN_port1__write,
       cache_master_xactor_shim_wff_rv$EN_port0__write,
       cache_master_xactor_ug_master_u_ar_dropWire$whas,
       cache_master_xactor_ug_master_u_aw_dropWire$whas,
       cache_master_xactor_ug_master_u_b_putWire$whas,
       cache_master_xactor_ug_master_u_r_putWire$whas,
       cache_master_xactor_ug_master_u_w_dropWire$whas;

  // register cache_cfg_verbosity
  reg [3 : 0] cache_cfg_verbosity;
  wire [3 : 0] cache_cfg_verbosity$D_IN;
  wire cache_cfg_verbosity$EN;

  // register cache_crg_sb_to_load_delay
  reg [10 : 0] cache_crg_sb_to_load_delay;
  wire [10 : 0] cache_crg_sb_to_load_delay$D_IN;
  wire cache_crg_sb_to_load_delay$EN;

  // register cache_ctr_wr_rsps_pending_inrg
  reg [3 : 0] cache_ctr_wr_rsps_pending_inrg;
  reg [3 : 0] cache_ctr_wr_rsps_pending_inrg$D_IN;
  wire cache_ctr_wr_rsps_pending_inrg$EN;

  // register cache_ctr_wr_rsps_pending_outrg
  reg [3 : 0] cache_ctr_wr_rsps_pending_outrg;
  wire [3 : 0] cache_ctr_wr_rsps_pending_outrg$D_IN;
  wire cache_ctr_wr_rsps_pending_outrg$EN;

  // register cache_master_xactor_clearing
  reg cache_master_xactor_clearing;
  wire cache_master_xactor_clearing$D_IN, cache_master_xactor_clearing$EN;

  // register cache_master_xactor_shim_arff_rv
  reg [98 : 0] cache_master_xactor_shim_arff_rv;
  wire [98 : 0] cache_master_xactor_shim_arff_rv$D_IN;
  wire cache_master_xactor_shim_arff_rv$EN;

  // register cache_master_xactor_shim_awff_rv
  reg [98 : 0] cache_master_xactor_shim_awff_rv;
  wire [98 : 0] cache_master_xactor_shim_awff_rv$D_IN;
  wire cache_master_xactor_shim_awff_rv$EN;

  // register cache_master_xactor_shim_bff_rv
  reg [7 : 0] cache_master_xactor_shim_bff_rv;
  wire [7 : 0] cache_master_xactor_shim_bff_rv$D_IN;
  wire cache_master_xactor_shim_bff_rv$EN;

  // register cache_master_xactor_shim_rff_rv
  reg [138 : 0] cache_master_xactor_shim_rff_rv;
  wire [138 : 0] cache_master_xactor_shim_rff_rv$D_IN;
  wire cache_master_xactor_shim_rff_rv$EN;

  // register cache_master_xactor_shim_wff_rv
  reg [147 : 0] cache_master_xactor_shim_wff_rv;
  wire [147 : 0] cache_master_xactor_shim_wff_rv$D_IN;
  wire cache_master_xactor_shim_wff_rv$EN;

  // register cache_rg_addr
  reg [31 : 0] cache_rg_addr;
  wire [31 : 0] cache_rg_addr$D_IN;
  wire cache_rg_addr$EN;

  // register cache_rg_amo_funct7
  reg [6 : 0] cache_rg_amo_funct7;
  wire [6 : 0] cache_rg_amo_funct7$D_IN;
  wire cache_rg_amo_funct7$EN;

  // register cache_rg_cset_in_cache
  reg [5 : 0] cache_rg_cset_in_cache;
  wire [5 : 0] cache_rg_cset_in_cache$D_IN;
  wire cache_rg_cset_in_cache$EN;

  // register cache_rg_error_during_refill
  reg cache_rg_error_during_refill;
  wire cache_rg_error_during_refill$D_IN, cache_rg_error_during_refill$EN;

  // register cache_rg_exc_code
  reg [5 : 0] cache_rg_exc_code;
  reg [5 : 0] cache_rg_exc_code$D_IN;
  wire cache_rg_exc_code$EN;

  // register cache_rg_is_unsigned
  reg cache_rg_is_unsigned;
  wire cache_rg_is_unsigned$D_IN, cache_rg_is_unsigned$EN;

  // register cache_rg_ld_val
  reg [128 : 0] cache_rg_ld_val;
  reg [128 : 0] cache_rg_ld_val$D_IN;
  wire cache_rg_ld_val$EN;

  // register cache_rg_lower_word64
  reg [63 : 0] cache_rg_lower_word64;
  wire [63 : 0] cache_rg_lower_word64$D_IN;
  wire cache_rg_lower_word64$EN;

  // register cache_rg_lower_word64_full
  reg cache_rg_lower_word64_full;
  wire cache_rg_lower_word64_full$D_IN, cache_rg_lower_word64_full$EN;

  // register cache_rg_lrsc_pa
  reg [31 : 0] cache_rg_lrsc_pa;
  wire [31 : 0] cache_rg_lrsc_pa$D_IN;
  wire cache_rg_lrsc_pa$EN;

  // register cache_rg_lrsc_valid
  reg cache_rg_lrsc_valid;
  wire cache_rg_lrsc_valid$D_IN, cache_rg_lrsc_valid$EN;

  // register cache_rg_op
  reg [1 : 0] cache_rg_op;
  wire [1 : 0] cache_rg_op$D_IN;
  wire cache_rg_op$EN;

  // register cache_rg_pa
  reg [31 : 0] cache_rg_pa;
  wire [31 : 0] cache_rg_pa$D_IN;
  wire cache_rg_pa$EN;

  // register cache_rg_pte_pa
  reg [31 : 0] cache_rg_pte_pa;
  wire [31 : 0] cache_rg_pte_pa$D_IN;
  wire cache_rg_pte_pa$EN;

  // register cache_rg_st_amo_val
  reg [128 : 0] cache_rg_st_amo_val;
  wire [128 : 0] cache_rg_st_amo_val$D_IN;
  wire cache_rg_st_amo_val$EN;

  // register cache_rg_state
  reg [3 : 0] cache_rg_state;
  reg [3 : 0] cache_rg_state$D_IN;
  wire cache_rg_state$EN;

  // register cache_rg_width_code
  reg [2 : 0] cache_rg_width_code;
  wire [2 : 0] cache_rg_width_code$D_IN;
  wire cache_rg_width_code$EN;

  // register cache_rg_word128_set_in_cache
  reg [7 : 0] cache_rg_word128_set_in_cache;
  wire [7 : 0] cache_rg_word128_set_in_cache$D_IN;
  wire cache_rg_word128_set_in_cache$EN;

  // ports of submodule cache_f_reset_reqs
  wire cache_f_reset_reqs$CLR,
       cache_f_reset_reqs$DEQ,
       cache_f_reset_reqs$D_IN,
       cache_f_reset_reqs$D_OUT,
       cache_f_reset_reqs$EMPTY_N,
       cache_f_reset_reqs$ENQ,
       cache_f_reset_reqs$FULL_N;

  // ports of submodule cache_f_reset_rsps
  wire cache_f_reset_rsps$CLR,
       cache_f_reset_rsps$DEQ,
       cache_f_reset_rsps$D_IN,
       cache_f_reset_rsps$D_OUT,
       cache_f_reset_rsps$EMPTY_N,
       cache_f_reset_rsps$ENQ,
       cache_f_reset_rsps$FULL_N;

  // ports of submodule cache_ram_state_and_ctag_cset
  wire [22 : 0] cache_ram_state_and_ctag_cset$DIA,
		cache_ram_state_and_ctag_cset$DIB,
		cache_ram_state_and_ctag_cset$DOB;
  wire [5 : 0] cache_ram_state_and_ctag_cset$ADDRA,
	       cache_ram_state_and_ctag_cset$ADDRB;
  wire cache_ram_state_and_ctag_cset$ENA,
       cache_ram_state_and_ctag_cset$ENB,
       cache_ram_state_and_ctag_cset$WEA,
       cache_ram_state_and_ctag_cset$WEB;

  // ports of submodule cache_ram_word128_set
  reg [129 : 0] cache_ram_word128_set$DIB;
  reg [7 : 0] cache_ram_word128_set$ADDRB;
  wire [129 : 0] cache_ram_word128_set$DIA, cache_ram_word128_set$DOB;
  wire [7 : 0] cache_ram_word128_set$ADDRA;
  wire cache_ram_word128_set$ENA,
       cache_ram_word128_set$ENB,
       cache_ram_word128_set$WEA,
       cache_ram_word128_set$WEB;

  // ports of submodule cache_soc_map
  wire [63 : 0] cache_soc_map$m_is_IO_addr_addr,
		cache_soc_map$m_is_mem_addr_addr,
		cache_soc_map$m_is_near_mem_IO_addr_addr;

  // rule scheduling signals
  wire CAN_FIRE_RL_cache_master_xactor_do_clear,
       CAN_FIRE_RL_cache_master_xactor_ug_master_u_ar_doDrop,
       CAN_FIRE_RL_cache_master_xactor_ug_master_u_ar_setPeek,
       CAN_FIRE_RL_cache_master_xactor_ug_master_u_ar_warnDoDrop,
       CAN_FIRE_RL_cache_master_xactor_ug_master_u_aw_doDrop,
       CAN_FIRE_RL_cache_master_xactor_ug_master_u_aw_setPeek,
       CAN_FIRE_RL_cache_master_xactor_ug_master_u_aw_warnDoDrop,
       CAN_FIRE_RL_cache_master_xactor_ug_master_u_b_doPut,
       CAN_FIRE_RL_cache_master_xactor_ug_master_u_b_warnDoPut,
       CAN_FIRE_RL_cache_master_xactor_ug_master_u_r_doPut,
       CAN_FIRE_RL_cache_master_xactor_ug_master_u_r_warnDoPut,
       CAN_FIRE_RL_cache_master_xactor_ug_master_u_w_doDrop,
       CAN_FIRE_RL_cache_master_xactor_ug_master_u_w_setPeek,
       CAN_FIRE_RL_cache_master_xactor_ug_master_u_w_warnDoDrop,
       CAN_FIRE_RL_cache_rl_ST_AMO_response,
       CAN_FIRE_RL_cache_rl_cache_refill_rsps_loop,
       CAN_FIRE_RL_cache_rl_discard_write_rsp,
       CAN_FIRE_RL_cache_rl_drive_exception_rsp,
       CAN_FIRE_RL_cache_rl_io_AMO_SC_req,
       CAN_FIRE_RL_cache_rl_io_AMO_op_req,
       CAN_FIRE_RL_cache_rl_io_AMO_read_rsp,
       CAN_FIRE_RL_cache_rl_io_read_req,
       CAN_FIRE_RL_cache_rl_io_read_rsp,
       CAN_FIRE_RL_cache_rl_io_write_req,
       CAN_FIRE_RL_cache_rl_maintain_io_read_rsp,
       CAN_FIRE_RL_cache_rl_probe_and_immed_rsp,
       CAN_FIRE_RL_cache_rl_rereq,
       CAN_FIRE_RL_cache_rl_reset,
       CAN_FIRE_RL_cache_rl_shift_sb_to_load_delay,
       CAN_FIRE_RL_cache_rl_start_cache_refill,
       CAN_FIRE_RL_cache_rl_start_reset,
       CAN_FIRE_commit,
       CAN_FIRE_mem_master_ar_arready,
       CAN_FIRE_mem_master_aw_awready,
       CAN_FIRE_mem_master_b_bflit,
       CAN_FIRE_mem_master_r_rflit,
       CAN_FIRE_mem_master_w_wready,
       CAN_FIRE_req,
       CAN_FIRE_server_flush_request_put,
       CAN_FIRE_server_flush_response_get,
       CAN_FIRE_server_reset_request_put,
       CAN_FIRE_server_reset_response_get,
       CAN_FIRE_set_verbosity,
       CAN_FIRE_tlb_flush,
       WILL_FIRE_RL_cache_master_xactor_do_clear,
       WILL_FIRE_RL_cache_master_xactor_ug_master_u_ar_doDrop,
       WILL_FIRE_RL_cache_master_xactor_ug_master_u_ar_setPeek,
       WILL_FIRE_RL_cache_master_xactor_ug_master_u_ar_warnDoDrop,
       WILL_FIRE_RL_cache_master_xactor_ug_master_u_aw_doDrop,
       WILL_FIRE_RL_cache_master_xactor_ug_master_u_aw_setPeek,
       WILL_FIRE_RL_cache_master_xactor_ug_master_u_aw_warnDoDrop,
       WILL_FIRE_RL_cache_master_xactor_ug_master_u_b_doPut,
       WILL_FIRE_RL_cache_master_xactor_ug_master_u_b_warnDoPut,
       WILL_FIRE_RL_cache_master_xactor_ug_master_u_r_doPut,
       WILL_FIRE_RL_cache_master_xactor_ug_master_u_r_warnDoPut,
       WILL_FIRE_RL_cache_master_xactor_ug_master_u_w_doDrop,
       WILL_FIRE_RL_cache_master_xactor_ug_master_u_w_setPeek,
       WILL_FIRE_RL_cache_master_xactor_ug_master_u_w_warnDoDrop,
       WILL_FIRE_RL_cache_rl_ST_AMO_response,
       WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop,
       WILL_FIRE_RL_cache_rl_discard_write_rsp,
       WILL_FIRE_RL_cache_rl_drive_exception_rsp,
       WILL_FIRE_RL_cache_rl_io_AMO_SC_req,
       WILL_FIRE_RL_cache_rl_io_AMO_op_req,
       WILL_FIRE_RL_cache_rl_io_AMO_read_rsp,
       WILL_FIRE_RL_cache_rl_io_read_req,
       WILL_FIRE_RL_cache_rl_io_read_rsp,
       WILL_FIRE_RL_cache_rl_io_write_req,
       WILL_FIRE_RL_cache_rl_maintain_io_read_rsp,
       WILL_FIRE_RL_cache_rl_probe_and_immed_rsp,
       WILL_FIRE_RL_cache_rl_rereq,
       WILL_FIRE_RL_cache_rl_reset,
       WILL_FIRE_RL_cache_rl_shift_sb_to_load_delay,
       WILL_FIRE_RL_cache_rl_start_cache_refill,
       WILL_FIRE_RL_cache_rl_start_reset,
       WILL_FIRE_commit,
       WILL_FIRE_mem_master_ar_arready,
       WILL_FIRE_mem_master_aw_awready,
       WILL_FIRE_mem_master_b_bflit,
       WILL_FIRE_mem_master_r_rflit,
       WILL_FIRE_mem_master_w_wready,
       WILL_FIRE_req,
       WILL_FIRE_server_flush_request_put,
       WILL_FIRE_server_flush_response_get,
       WILL_FIRE_server_reset_request_put,
       WILL_FIRE_server_reset_response_get,
       WILL_FIRE_set_verbosity,
       WILL_FIRE_tlb_flush;

  // inputs to muxes for submodule ports
  wire [147 : 0] MUX_cache_master_xactor_shim_wff_rv$port0__write_1__VAL_1,
		 MUX_cache_master_xactor_shim_wff_rv$port0__write_1__VAL_2,
		 MUX_cache_master_xactor_shim_wff_rv$port0__write_1__VAL_3;
  wire [129 : 0] MUX_cache_ram_word128_set$a_put_3__VAL_1,
		 MUX_cache_ram_word128_set$a_put_3__VAL_2;
  wire [128 : 0] MUX_cache_dw_output_ld_val$wset_1__VAL_1,
		 MUX_cache_dw_output_ld_val$wset_1__VAL_2,
		 MUX_cache_dw_output_ld_val$wset_1__VAL_3,
		 MUX_cache_dw_output_st_amo_val$wset_1__VAL_1,
		 MUX_cache_rg_ld_val$write_1__VAL_2,
		 MUX_cache_rg_st_amo_val$write_1__VAL_2;
  wire [98 : 0] MUX_cache_master_xactor_shim_arff_rv$port0__write_1__VAL_1,
		MUX_cache_master_xactor_shim_arff_rv$port0__write_1__VAL_2,
		MUX_cache_master_xactor_shim_awff_rv$port0__write_1__VAL_1,
		MUX_cache_master_xactor_shim_awff_rv$port0__write_1__VAL_2;
  wire [22 : 0] MUX_cache_ram_state_and_ctag_cset$a_put_3__VAL_1;
  wire [7 : 0] MUX_cache_ram_word128_set$b_put_2__VAL_2,
	       MUX_cache_ram_word128_set$b_put_2__VAL_4;
  wire [5 : 0] MUX_cache_rg_cset_in_cache$write_1__VAL_1,
	       MUX_cache_rg_exc_code$write_1__VAL_2;
  wire [3 : 0] MUX_cache_ctr_wr_rsps_pending_inrg$write_1__VAL_1,
	       MUX_cache_ctr_wr_rsps_pending_outrg$write_1__VAL_1,
	       MUX_cache_rg_state$write_1__VAL_12,
	       MUX_cache_rg_state$write_1__VAL_2,
	       MUX_cache_rg_state$write_1__VAL_4,
	       MUX_cache_rg_state$write_1__VAL_5;
  wire MUX_cache_ctr_wr_rsps_pending_inrg$write_1__SEL_1,
       MUX_cache_ctr_wr_rsps_pending_inrg$write_1__SEL_2,
       MUX_cache_dw_output_ld_val$wset_1__SEL_1,
       MUX_cache_dw_output_ld_val$wset_1__SEL_3,
       MUX_cache_dw_output_ld_val$wset_1__SEL_4,
       MUX_cache_master_xactor_shim_arff_rv$port0__write_1__SEL_1,
       MUX_cache_ram_state_and_ctag_cset$b_put_1__SEL_1,
       MUX_cache_ram_word128_set$a_put_1__SEL_1,
       MUX_cache_ram_word128_set$b_put_1__SEL_2,
       MUX_cache_rg_exc_code$write_1__SEL_1,
       MUX_cache_rg_exc_code$write_1__SEL_2,
       MUX_cache_rg_exc_code$write_1__SEL_3,
       MUX_cache_rg_exc_code$write_1__SEL_4,
       MUX_cache_rg_exc_code$write_1__SEL_5,
       MUX_cache_rg_ld_val$write_1__SEL_2,
       MUX_cache_rg_lrsc_valid$write_1__SEL_2,
       MUX_cache_rg_state$write_1__SEL_12,
       MUX_cache_rg_state$write_1__SEL_13,
       MUX_cache_rg_state$write_1__SEL_2;

  // declarations used by system tasks
  // synopsys translate_off
  reg [31 : 0] v__h5586;
  reg [31 : 0] v__h5689;
  reg [31 : 0] v__h6147;
  reg [31 : 0] v__h21510;
  reg [31 : 0] v__h26140;
  reg [31 : 0] v__h5148;
  reg [31 : 0] v__h35143;
  reg [31 : 0] v__h37189;
  reg [31 : 0] v__h37280;
  reg [31 : 0] v__h38006;
  reg [31 : 0] v__h38131;
  reg [31 : 0] v__h42229;
  reg [31 : 0] v__h42476;
  reg [31 : 0] v__h42437;
  reg [31 : 0] v__h35515;
  reg [31 : 0] v__h36960;
  reg [31 : 0] v__h37075;
  reg [31 : 0] v__h38447;
  reg [31 : 0] v__h38642;
  reg [31 : 0] v__h41921;
  reg [31 : 0] v__h38741;
  reg [31 : 0] v__h42872;
  reg [31 : 0] v__h32263;
  reg [31 : 0] v__h33224;
  reg [31 : 0] v__h33478;
  reg [31 : 0] v__h5142;
  reg [31 : 0] v__h5580;
  reg [31 : 0] v__h5683;
  reg [31 : 0] v__h6141;
  reg [31 : 0] v__h21504;
  reg [31 : 0] v__h26134;
  reg [31 : 0] v__h32257;
  reg [31 : 0] v__h33218;
  reg [31 : 0] v__h33472;
  reg [31 : 0] v__h35137;
  reg [31 : 0] v__h35509;
  reg [31 : 0] v__h36954;
  reg [31 : 0] v__h37069;
  reg [31 : 0] v__h37183;
  reg [31 : 0] v__h37274;
  reg [31 : 0] v__h38000;
  reg [31 : 0] v__h38125;
  reg [31 : 0] v__h38441;
  reg [31 : 0] v__h38636;
  reg [31 : 0] v__h38735;
  reg [31 : 0] v__h41915;
  reg [31 : 0] v__h42223;
  reg [31 : 0] v__h42431;
  reg [31 : 0] v__h42470;
  reg [31 : 0] v__h42866;
  // synopsys translate_on

  // remaining internal signals
  reg [127 : 0] CASE_cache_rg_addr_BITS_3_TO_0_0x0_cache_ram_w_ETC__q33,
		CASE_cache_rg_addr_BITS_3_TO_0_0x0_cache_ram_w_ETC__q34,
		IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1023,
		IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1063,
		IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1083,
		IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1195,
		IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1219,
		IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1231,
		IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d375,
		IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d415,
		IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d435,
		IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d507,
		IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d515,
		IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d519,
		IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d613,
		IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d630,
		IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d639,
		IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d723,
		IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d740,
		IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d749,
		_theResult___fst__h28568,
		_theResult___fst__h35753,
		_theResult___fst__h41343,
		_theResult___fst__h7462,
		mem_req_wr_data_wdata__h26580,
		mem_req_wr_data_wdata__h31635,
		mem_req_wr_data_wdata__h37523,
		mem_req_wr_data_wdata__h38961,
		x__h20367,
		x__h22790,
		x__h25903,
		x__h27294,
		x__h27562,
		x__h35827,
		x__h39172;
  reg [63 : 0] _theResult_____2__h27238, _theResult_____2__h38992;
  reg [15 : 0] mem_req_wr_data_wstrb__h31636, mem_req_wr_data_wstrb__h38962;
  reg [2 : 0] _theResult___fst_val__h38908, size_val__h38280;
  wire [146 : 0] cache_master_xactor_shim_wff_rvport1__read_BI_ETC__q100;
  wire [129 : 0] cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270,
		 y__h7514;
  wire [127 : 0] IF_cache_rg_op_0_EQ_0_1_OR_cache_rg_op_0_EQ_2__ETC___d457,
		 IF_cache_rg_op_0_EQ_1_8_OR_cache_rg_op_0_EQ_2__ETC___d786,
		 SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d284,
		 SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d289,
		 SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d294,
		 SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d299,
		 SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d304,
		 SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d309,
		 SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d314,
		 SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d319,
		 SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d323,
		 SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d328,
		 SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d333,
		 SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d338,
		 SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d343,
		 SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d348,
		 SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d353,
		 SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d358,
		 SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d378,
		 SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d382,
		 SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d386,
		 SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d390,
		 SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d394,
		 SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d398,
		 SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d402,
		 SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d406,
		 SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d418,
		 SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d422,
		 SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d426,
		 SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d430,
		 SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d438,
		 SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d442,
		 _theResult___snd_fst__h26589,
		 _theResult___snd_fst__h31644,
		 _theResult___snd_fst__h37532,
		 _theResult___snd_fst__h38970,
		 result__h20310,
		 result__h20378,
		 result__h20416,
		 result__h20449,
		 result__h20482,
		 result__h20515,
		 result__h20548,
		 result__h20581,
		 result__h20614,
		 result__h20647,
		 result__h20680,
		 result__h20713,
		 result__h20746,
		 result__h20779,
		 result__h20812,
		 result__h20845,
		 result__h20878,
		 result__h20933,
		 result__h20966,
		 result__h20999,
		 result__h21032,
		 result__h21065,
		 result__h21098,
		 result__h21131,
		 result__h21164,
		 result__h21211,
		 result__h21244,
		 result__h21277,
		 result__h21310,
		 result__h35755,
		 result__h35780,
		 result__h35838,
		 result__h35874,
		 result__h35907,
		 result__h35940,
		 result__h35973,
		 result__h36006,
		 result__h36039,
		 result__h36072,
		 result__h36105,
		 result__h36138,
		 result__h36171,
		 result__h36204,
		 result__h36237,
		 result__h36270,
		 result__h36303,
		 result__h36336,
		 result__h36391,
		 result__h36424,
		 result__h36457,
		 result__h36490,
		 result__h36523,
		 result__h36556,
		 result__h36589,
		 result__h36622,
		 result__h36669,
		 result__h36702,
		 result__h36735,
		 result__h36768,
		 result__h39254,
		 result__h40423,
		 result__h40455,
		 result__h40487,
		 result__h40519,
		 result__h40551,
		 result__h40583,
		 result__h40615,
		 result__h40647,
		 result__h40679,
		 result__h40711,
		 result__h40743,
		 result__h40775,
		 result__h40807,
		 result__h40839,
		 result__h40871,
		 result__h40925,
		 result__h40957,
		 result__h40989,
		 result__h41021,
		 result__h41053,
		 result__h41085,
		 result__h41117,
		 result__h41149,
		 result__h41195,
		 result__h41227,
		 result__h41259,
		 result__h41291,
		 result__h41345,
		 result__h41374,
		 result__h7464,
		 word128__h38828;
  wire [97 : 0] cache_master_xactor_shim_arff_rvport1__read_B_ETC__q37,
		cache_master_xactor_shim_awff_rvport1__read_B_ETC__q99;
  wire [63 : 0] IF_cache_rg_width_code_94_EQ_2_99_THEN_SEXT_IF_ETC___d1246,
		IF_cache_rg_width_code_94_EQ_2_99_THEN_SEXT_IF_ETC___d529,
		IF_cache_rg_width_code_94_EQ_2_99_THEN_SEXT_ca_ETC___d657,
		b__h27509,
		b__h28633,
		b__h39119,
		cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q38,
		cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q53,
		cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q22,
		cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q23,
		cline_fabric_addr__h32316,
		mem_req_wr_addr_awaddr__h31498,
		mem_req_wr_addr_awaddr__h38824,
		new_st_val__h27397,
		new_st_val__h27501,
		new_st_val__h28663,
		new_st_val__h28668,
		new_st_val__h28673,
		new_st_val__h28678,
		new_st_val__h28686,
		new_st_val__h28695,
		new_st_val__h28703,
		new_st_val__h39007,
		new_st_val__h39111,
		new_st_val__h41440,
		new_st_val__h41445,
		new_st_val__h41450,
		new_st_val__h41455,
		new_st_val__h41463,
		new_st_val__h41472,
		new_st_val__h41480,
		w1___1__h27464,
		w1___1__h39074,
		w1__h27230,
		w1__h38984,
		w2__h27232,
		x5827_BITS_127_TO_64__q86,
		x5827_BITS_63_TO_0__q71,
		x__h27392,
		x__h39002;
  wire [31 : 0] IF_cache_rg_addr_BITS_4_TO_0_EQ_0_THEN_1_ELSE_0__q36,
		cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q41,
		cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q48,
		cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q56,
		cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q63,
		cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q16,
		cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q18,
		cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q20,
		cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q21,
		cache_rg_st_amo_val_BITS_31_TO_0__q1,
		cline_addr__h32315,
		x5827_BITS_127_TO_96__q93,
		x5827_BITS_31_TO_0__q70,
		x5827_BITS_63_TO_32__q78,
		x5827_BITS_95_TO_64__q85,
		x7562_BITS_31_TO_0__q32,
		x9172_BITS_31_TO_0__q98;
  wire [21 : 0] pa_ctag__h7066;
  wire [15 : 0] cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q40,
		cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q44,
		cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q47,
		cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q51,
		cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q55,
		cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q59,
		cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q62,
		cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q66,
		cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q10,
		cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q11,
		cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q14,
		cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q17,
		cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q2,
		cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q4,
		cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q6,
		cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q8,
		strobe128__h31563,
		strobe128__h31566,
		strobe128__h31569,
		strobe128__h31572,
		strobe128__h38889,
		strobe128__h38892,
		strobe128__h38895,
		strobe128__h38898,
		x5827_BITS_111_TO_96__q92,
		x5827_BITS_127_TO_112__q97,
		x5827_BITS_15_TO_0__q69,
		x5827_BITS_31_TO_16__q73,
		x5827_BITS_47_TO_32__q76,
		x5827_BITS_63_TO_48__q82,
		x5827_BITS_79_TO_64__q84,
		x5827_BITS_95_TO_80__q89;
  wire [7 : 0] cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q39,
	       cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q42,
	       cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q43,
	       cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q45,
	       cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q46,
	       cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q49,
	       cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q50,
	       cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q52,
	       cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q54,
	       cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q57,
	       cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q58,
	       cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q60,
	       cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q61,
	       cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q64,
	       cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q65,
	       cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q67,
	       cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q12,
	       cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q13,
	       cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q15,
	       cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q19,
	       cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q24,
	       cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q25,
	       cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q26,
	       cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q27,
	       cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q28,
	       cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q29,
	       cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q3,
	       cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q30,
	       cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q31,
	       cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q5,
	       cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q7,
	       cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q9,
	       x5827_BITS_103_TO_96__q91,
	       x5827_BITS_111_TO_104__q94,
	       x5827_BITS_119_TO_112__q95,
	       x5827_BITS_127_TO_120__q96,
	       x5827_BITS_15_TO_8__q72,
	       x5827_BITS_23_TO_16__q74,
	       x5827_BITS_31_TO_24__q75,
	       x5827_BITS_39_TO_32__q77,
	       x5827_BITS_47_TO_40__q79,
	       x5827_BITS_55_TO_48__q80,
	       x5827_BITS_63_TO_56__q81,
	       x5827_BITS_71_TO_64__q83,
	       x5827_BITS_79_TO_72__q87,
	       x5827_BITS_7_TO_0__q68,
	       x5827_BITS_87_TO_80__q88,
	       x5827_BITS_95_TO_88__q90;
  wire [6 : 0] shift_bits__h31505, shift_bits__h38831;
  wire [3 : 0] IF_cache_rg_op_0_EQ_0_1_OR_cache_rg_op_0_EQ_2__ETC___d168,
	       IF_cache_rg_op_0_EQ_1_8_OR_cache_rg_op_0_EQ_2__ETC___d167,
	       cache_ctr_wr_rsps_pending_inrg_read__2_MINUS_c_ETC___d111,
	       x__h27274;
  wire [2 : 0] IF_cache_rg_op_0_EQ_1_8_OR_cache_rg_op_0_EQ_2__ETC___d799;
  wire [1 : 0] _0__q35,
	       cache_ram_word128_set_b_read__57_BITS_129_TO_1_ETC___d548,
	       mem_req_wr_data_wuser__h26583,
	       x__h22651,
	       x__h27180,
	       y__h27255;
  wire IF_cache_rg_op_0_EQ_1_8_OR_cache_rg_op_0_EQ_2__ETC___d134,
       IF_cache_rg_width_code_94_EQ_3_03_THEN_IF_cach_ETC___d278,
       NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55,
       NOT_cache_cfg_verbosity_read__3_ULE_2_76___d877,
       NOT_cache_f_reset_reqs_notEmpty__4_37_AND_cach_ETC___d148,
       NOT_cache_f_reset_reqs_notEmpty__4_37_AND_cach_ETC___d924,
       NOT_cache_master_xactor_clearing_read__0_8_AND_ETC___d122,
       NOT_cache_ram_state_and_ctag_cset_b_read__24_B_ETC___d175,
       NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d163,
       NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d772,
       NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d819,
       NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d827,
       NOT_cache_rg_op_0_EQ_1_8_81_AND_NOT_cache_rg_o_ETC___d184,
       NOT_cache_rg_op_0_EQ_1_8_81_AND_NOT_cache_rg_o_ETC___d534,
       NOT_cache_rg_op_0_EQ_1_8_81_AND_NOT_cache_rg_o_ETC___d766,
       NOT_cache_rg_op_0_EQ_1_8_81_AND_NOT_cache_rg_o_ETC___d835,
       NOT_cache_rg_op_0_EQ_1_8_81_AND_NOT_cache_rg_o_ETC___d838,
       NOT_cache_rg_op_0_EQ_1_8_81_AND_NOT_cache_rg_o_ETC___d843,
       NOT_cache_rg_op_0_EQ_2_2_41_OR_NOT_cache_rg_am_ETC___d532,
       NOT_cache_rg_op_0_EQ_2_2_41_OR_NOT_cache_rg_am_ETC___d764,
       NOT_cache_rg_op_0_EQ_2_2_41_OR_NOT_cache_rg_am_ETC___d817,
       NOT_cache_rg_op_0_EQ_2_2_41_OR_NOT_cache_rg_am_ETC___d821,
       NOT_cache_rg_op_0_EQ_2_2_41_OR_NOT_cache_rg_am_ETC___d825,
       NOT_req_width_code_EQ_0b0_338_339_AND_NOT_req__ETC___d1358,
       cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d490,
       cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d537,
       cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d840,
       cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d847,
       cache_f_reset_reqs_i_notEmpty__3_AND_cache_f_r_ETC___d66,
       cache_ram_state_and_ctag_cset_b_read__24_BITS__ETC___d130,
       cache_ram_state_and_ctag_cset_b_read__24_BIT_2_ETC___d176,
       cache_rg_addr_05_EQ_cache_rg_lrsc_pa_04___d173,
       cache_rg_amo_funct7_3_BITS_6_TO_2_4_EQ_0b10_5__ETC___d484,
       cache_rg_lrsc_pa_04_EQ_cache_rg_addr_05___d106,
       cache_rg_op_0_EQ_0_1_OR_cache_rg_op_0_EQ_2_2_A_ETC___d158,
       cache_rg_op_0_EQ_0_1_OR_cache_rg_op_0_EQ_2_2_A_ETC___d187,
       cache_rg_op_0_EQ_0_1_OR_cache_rg_op_0_EQ_2_2_A_ETC___d189,
       cache_rg_op_0_EQ_0_1_OR_cache_rg_op_0_EQ_2_2_A_ETC___d192,
       cache_rg_op_0_EQ_0_1_OR_cache_rg_op_0_EQ_2_2_A_ETC___d280,
       cache_rg_op_0_EQ_0_1_OR_cache_rg_op_0_EQ_2_2_A_ETC___d467,
       cache_rg_op_0_EQ_0_1_OR_cache_rg_op_0_EQ_2_2_A_ETC___d480,
       cache_rg_op_0_EQ_1_8_OR_cache_rg_op_0_EQ_2_2_A_ETC___d185,
       cache_rg_op_0_EQ_1_8_OR_cache_rg_op_0_EQ_2_2_A_ETC___d535,
       cache_rg_op_0_EQ_1_8_OR_cache_rg_op_0_EQ_2_2_A_ETC___d767,
       cache_rg_op_0_EQ_1_8_OR_cache_rg_op_0_EQ_2_2_A_ETC___d770,
       cache_rg_op_0_EQ_2_2_AND_cache_rg_amo_funct7_3_ETC___d831,
       lrsc_result__h21900,
       req_width_code_EQ_0b0_338_OR_req_width_code_EQ_ETC___d1374,
       req_width_code_EQ_0b0_338_OR_req_width_code_EQ_ETC___d1379;

  // action method set_verbosity
  assign RDY_set_verbosity = 1'd1 ;
  assign CAN_FIRE_set_verbosity = 1'd1 ;
  assign WILL_FIRE_set_verbosity = EN_set_verbosity ;

  // action method server_reset_request_put
  assign RDY_server_reset_request_put = cache_f_reset_reqs$FULL_N ;
  assign CAN_FIRE_server_reset_request_put = cache_f_reset_reqs$FULL_N ;
  assign WILL_FIRE_server_reset_request_put = EN_server_reset_request_put ;

  // action method server_reset_response_get
  assign RDY_server_reset_response_get =
	     !cache_f_reset_rsps$D_OUT && cache_f_reset_rsps$EMPTY_N ;
  assign CAN_FIRE_server_reset_response_get =
	     !cache_f_reset_rsps$D_OUT && cache_f_reset_rsps$EMPTY_N ;
  assign WILL_FIRE_server_reset_response_get = EN_server_reset_response_get ;

  // action method req
  assign CAN_FIRE_req = 1'd1 ;
  assign WILL_FIRE_req = EN_req ;

  // action method commit
  assign CAN_FIRE_commit = 1'd1 ;
  assign WILL_FIRE_commit = EN_commit ;

  // value method valid
  assign valid = cache_dw_valid$whas ;

  // value method addr
  assign addr = cache_rg_addr ;

  // value method word128_fst
  assign word128_fst = cache_dw_output_ld_val$wget[128] ;

  // value method word128_snd
  assign word128_snd = cache_dw_output_ld_val$wget[127:0] ;

  // value method st_amo_val_fst
  assign st_amo_val_fst = cache_dw_output_st_amo_val$wget[128] ;

  // value method st_amo_val_snd
  assign st_amo_val_snd = cache_dw_output_st_amo_val$wget[127:0] ;

  // value method exc
  assign exc = CAN_FIRE_RL_cache_rl_drive_exception_rsp ;

  // value method exc_code
  assign exc_code = cache_rg_exc_code ;

  // action method server_flush_request_put
  assign RDY_server_flush_request_put = !EN_req && cache_f_reset_reqs$FULL_N ;
  assign CAN_FIRE_server_flush_request_put =
	     !EN_req && cache_f_reset_reqs$FULL_N ;
  assign WILL_FIRE_server_flush_request_put = EN_server_flush_request_put ;

  // action method server_flush_response_get
  assign RDY_server_flush_response_get =
	     cache_f_reset_rsps$D_OUT && cache_f_reset_rsps$EMPTY_N ;
  assign CAN_FIRE_server_flush_response_get =
	     cache_f_reset_rsps$D_OUT && cache_f_reset_rsps$EMPTY_N ;
  assign WILL_FIRE_server_flush_response_get = EN_server_flush_response_get ;

  // action method tlb_flush
  assign RDY_tlb_flush = !EN_req ;
  assign CAN_FIRE_tlb_flush = !EN_req ;
  assign WILL_FIRE_tlb_flush = EN_tlb_flush ;

  // value method mem_master_aw_awid
  assign mem_master_awid =
	     cache_master_xactor_shim_awff_rvport1__read_B_ETC__q99[97:93] ;

  // value method mem_master_aw_awaddr
  assign mem_master_awaddr =
	     cache_master_xactor_shim_awff_rvport1__read_B_ETC__q99[92:29] ;

  // value method mem_master_aw_awlen
  assign mem_master_awlen =
	     cache_master_xactor_shim_awff_rvport1__read_B_ETC__q99[28:21] ;

  // value method mem_master_aw_awsize
  assign mem_master_awsize =
	     cache_master_xactor_shim_awff_rvport1__read_B_ETC__q99[20:18] ;

  // value method mem_master_aw_awburst
  assign mem_master_awburst =
	     cache_master_xactor_shim_awff_rvport1__read_B_ETC__q99[17:16] ;

  // value method mem_master_aw_awlock
  assign mem_master_awlock =
	     cache_master_xactor_shim_awff_rvport1__read_B_ETC__q99[15] ;

  // value method mem_master_aw_awcache
  assign mem_master_awcache =
	     cache_master_xactor_shim_awff_rvport1__read_B_ETC__q99[14:11] ;

  // value method mem_master_aw_awprot
  assign mem_master_awprot =
	     cache_master_xactor_shim_awff_rvport1__read_B_ETC__q99[10:8] ;

  // value method mem_master_aw_awqos
  assign mem_master_awqos =
	     cache_master_xactor_shim_awff_rvport1__read_B_ETC__q99[7:4] ;

  // value method mem_master_aw_awregion
  assign mem_master_awregion =
	     cache_master_xactor_shim_awff_rvport1__read_B_ETC__q99[3:0] ;

  // value method mem_master_aw_awvalid
  assign mem_master_awvalid =
	     CAN_FIRE_RL_cache_master_xactor_ug_master_u_aw_setPeek ;

  // action method mem_master_aw_awready
  assign CAN_FIRE_mem_master_aw_awready = 1'd1 ;
  assign WILL_FIRE_mem_master_aw_awready = 1'd1 ;

  // value method mem_master_w_wdata
  assign mem_master_wdata =
	     cache_master_xactor_shim_wff_rvport1__read_BI_ETC__q100[146:19] ;

  // value method mem_master_w_wstrb
  assign mem_master_wstrb =
	     cache_master_xactor_shim_wff_rvport1__read_BI_ETC__q100[18:3] ;

  // value method mem_master_w_wlast
  assign mem_master_wlast =
	     cache_master_xactor_shim_wff_rvport1__read_BI_ETC__q100[2] ;

  // value method mem_master_w_wuser
  assign mem_master_wuser =
	     cache_master_xactor_shim_wff_rvport1__read_BI_ETC__q100[1:0] ;

  // value method mem_master_w_wvalid
  assign mem_master_wvalid =
	     CAN_FIRE_RL_cache_master_xactor_ug_master_u_w_setPeek ;

  // action method mem_master_w_wready
  assign CAN_FIRE_mem_master_w_wready = 1'd1 ;
  assign WILL_FIRE_mem_master_w_wready = 1'd1 ;

  // action method mem_master_b_bflit
  assign CAN_FIRE_mem_master_b_bflit = 1'd1 ;
  assign WILL_FIRE_mem_master_b_bflit = mem_master_bvalid ;

  // value method mem_master_b_bready
  assign mem_master_bready = !cache_master_xactor_shim_bff_rv[7] ;

  // value method mem_master_ar_arid
  assign mem_master_arid =
	     cache_master_xactor_shim_arff_rvport1__read_B_ETC__q37[97:93] ;

  // value method mem_master_ar_araddr
  assign mem_master_araddr =
	     cache_master_xactor_shim_arff_rvport1__read_B_ETC__q37[92:29] ;

  // value method mem_master_ar_arlen
  assign mem_master_arlen =
	     cache_master_xactor_shim_arff_rvport1__read_B_ETC__q37[28:21] ;

  // value method mem_master_ar_arsize
  assign mem_master_arsize =
	     cache_master_xactor_shim_arff_rvport1__read_B_ETC__q37[20:18] ;

  // value method mem_master_ar_arburst
  assign mem_master_arburst =
	     cache_master_xactor_shim_arff_rvport1__read_B_ETC__q37[17:16] ;

  // value method mem_master_ar_arlock
  assign mem_master_arlock =
	     cache_master_xactor_shim_arff_rvport1__read_B_ETC__q37[15] ;

  // value method mem_master_ar_arcache
  assign mem_master_arcache =
	     cache_master_xactor_shim_arff_rvport1__read_B_ETC__q37[14:11] ;

  // value method mem_master_ar_arprot
  assign mem_master_arprot =
	     cache_master_xactor_shim_arff_rvport1__read_B_ETC__q37[10:8] ;

  // value method mem_master_ar_arqos
  assign mem_master_arqos =
	     cache_master_xactor_shim_arff_rvport1__read_B_ETC__q37[7:4] ;

  // value method mem_master_ar_arregion
  assign mem_master_arregion =
	     cache_master_xactor_shim_arff_rvport1__read_B_ETC__q37[3:0] ;

  // value method mem_master_ar_arvalid
  assign mem_master_arvalid =
	     CAN_FIRE_RL_cache_master_xactor_ug_master_u_ar_setPeek ;

  // action method mem_master_ar_arready
  assign CAN_FIRE_mem_master_ar_arready = 1'd1 ;
  assign WILL_FIRE_mem_master_ar_arready = 1'd1 ;

  // action method mem_master_r_rflit
  assign CAN_FIRE_mem_master_r_rflit = 1'd1 ;
  assign WILL_FIRE_mem_master_r_rflit = mem_master_rvalid ;

  // value method mem_master_r_rready
  assign mem_master_rready = !cache_master_xactor_shim_rff_rv[138] ;

  // submodule cache_f_reset_reqs
  FIFO2 #(.width(32'd1), .guarded(32'd1)) cache_f_reset_reqs(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(cache_f_reset_reqs$D_IN),
							     .ENQ(cache_f_reset_reqs$ENQ),
							     .DEQ(cache_f_reset_reqs$DEQ),
							     .CLR(cache_f_reset_reqs$CLR),
							     .D_OUT(cache_f_reset_reqs$D_OUT),
							     .FULL_N(cache_f_reset_reqs$FULL_N),
							     .EMPTY_N(cache_f_reset_reqs$EMPTY_N));

  // submodule cache_f_reset_rsps
  FIFO2 #(.width(32'd1), .guarded(32'd1)) cache_f_reset_rsps(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(cache_f_reset_rsps$D_IN),
							     .ENQ(cache_f_reset_rsps$ENQ),
							     .DEQ(cache_f_reset_rsps$DEQ),
							     .CLR(cache_f_reset_rsps$CLR),
							     .D_OUT(cache_f_reset_rsps$D_OUT),
							     .FULL_N(cache_f_reset_rsps$FULL_N),
							     .EMPTY_N(cache_f_reset_rsps$EMPTY_N));

  // submodule cache_ram_state_and_ctag_cset
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd6),
	  .DATA_WIDTH(32'd23),
	  .MEMSIZE(7'd64)) cache_ram_state_and_ctag_cset(.CLKA(CLK),
							 .CLKB(CLK),
							 .ADDRA(cache_ram_state_and_ctag_cset$ADDRA),
							 .ADDRB(cache_ram_state_and_ctag_cset$ADDRB),
							 .DIA(cache_ram_state_and_ctag_cset$DIA),
							 .DIB(cache_ram_state_and_ctag_cset$DIB),
							 .WEA(cache_ram_state_and_ctag_cset$WEA),
							 .WEB(cache_ram_state_and_ctag_cset$WEB),
							 .ENA(cache_ram_state_and_ctag_cset$ENA),
							 .ENB(cache_ram_state_and_ctag_cset$ENB),
							 .DOA(),
							 .DOB(cache_ram_state_and_ctag_cset$DOB));

  // submodule cache_ram_word128_set
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd8),
	  .DATA_WIDTH(32'd130),
	  .MEMSIZE(9'd256)) cache_ram_word128_set(.CLKA(CLK),
						  .CLKB(CLK),
						  .ADDRA(cache_ram_word128_set$ADDRA),
						  .ADDRB(cache_ram_word128_set$ADDRB),
						  .DIA(cache_ram_word128_set$DIA),
						  .DIB(cache_ram_word128_set$DIB),
						  .WEA(cache_ram_word128_set$WEA),
						  .WEB(cache_ram_word128_set$WEB),
						  .ENA(cache_ram_word128_set$ENA),
						  .ENB(cache_ram_word128_set$ENB),
						  .DOA(),
						  .DOB(cache_ram_word128_set$DOB));

  // submodule cache_soc_map
  mkSoC_Map cache_soc_map(.CLK(CLK),
			  .RST_N(RST_N),
			  .m_is_IO_addr_addr(cache_soc_map$m_is_IO_addr_addr),
			  .m_is_mem_addr_addr(cache_soc_map$m_is_mem_addr_addr),
			  .m_is_near_mem_IO_addr_addr(cache_soc_map$m_is_near_mem_IO_addr_addr),
			  .m_plic_addr_range(),
			  .m_near_mem_io_addr_range(),
			  .m_ethernet_0_addr_range(),
			  .m_dma_0_addr_range(),
			  .m_uart16550_0_addr_range(),
			  .m_uart16550_1_addr_range(),
			  .m_iic_0_addr_range(),
			  .m_axi_quad_spi_0_full_addr_range(),
			  .m_axi_quad_spi_0_lite_addr_range(),
			  .m_axi_quad_spi_1_addr_range(),
			  .m_gpio_0_addr_range(),
			  .m_gpio_1_addr_range(),
			  .m_boot_rom_addr_range(),
			  .m_ddr4_0_uncached_addr_range(),
			  .m_ddr4_0_cached_addr_range(),
			  .m_is_mem_addr(),
			  .m_is_IO_addr(),
			  .m_is_near_mem_IO_addr(),
			  .m_pc_reset_value(),
			  .m_pcc_reset_value(),
			  .m_ddc_reset_value(),
			  .m_mtcc_reset_value(),
			  .m_mepcc_reset_value(),
			  .m_mtvec_reset_value(),
			  .m_nmivec_reset_value());

  // rule RL_cache_rl_reset
  assign CAN_FIRE_RL_cache_rl_reset =
	     cache_f_reset_reqs_i_notEmpty__3_AND_cache_f_r_ETC___d66 &&
	     cache_rg_state == 4'd1 ;
  assign WILL_FIRE_RL_cache_rl_reset = CAN_FIRE_RL_cache_rl_reset ;

  // rule RL_cache_rl_shift_sb_to_load_delay
  assign CAN_FIRE_RL_cache_rl_shift_sb_to_load_delay = 1'd1 ;
  assign WILL_FIRE_RL_cache_rl_shift_sb_to_load_delay = 1'd1 ;

  // rule RL_cache_rl_probe_and_immed_rsp
  assign CAN_FIRE_RL_cache_rl_probe_and_immed_rsp =
	     (!EN_commit || cache_rg_op == 2'd0 ||
	      cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00010 ||
	      IF_cache_rg_op_0_EQ_1_8_OR_cache_rg_op_0_EQ_2__ETC___d134) &&
	     NOT_cache_f_reset_reqs_notEmpty__4_37_AND_cach_ETC___d148 ;
  assign WILL_FIRE_RL_cache_rl_probe_and_immed_rsp =
	     CAN_FIRE_RL_cache_rl_probe_and_immed_rsp ;

  // rule RL_cache_rl_ST_AMO_response
  assign CAN_FIRE_RL_cache_rl_ST_AMO_response = cache_rg_state == 4'd11 ;
  assign WILL_FIRE_RL_cache_rl_ST_AMO_response =
	     CAN_FIRE_RL_cache_rl_ST_AMO_response ;

  // rule RL_cache_rl_start_reset
  assign CAN_FIRE_RL_cache_rl_start_reset =
	     cache_f_reset_reqs$EMPTY_N && cache_rg_state != 4'd1 ;
  assign WILL_FIRE_RL_cache_rl_start_reset =
	     CAN_FIRE_RL_cache_rl_start_reset ;

  // rule RL_cache_rl_io_read_req
  assign CAN_FIRE_RL_cache_rl_io_read_req =
	     !cache_master_xactor_clearing &&
	     !cache_master_xactor_shim_arff_rv[98] &&
	     NOT_cache_f_reset_reqs_notEmpty__4_37_AND_cach_ETC___d924 &&
	     cache_ctr_wr_rsps_pending_inrg_read__2_MINUS_c_ETC___d111 ==
	     4'd0 ;
  assign WILL_FIRE_RL_cache_rl_io_read_req =
	     CAN_FIRE_RL_cache_rl_io_read_req ;

  // rule RL_cache_rl_maintain_io_read_rsp
  assign CAN_FIRE_RL_cache_rl_maintain_io_read_rsp =
	     !cache_f_reset_reqs$EMPTY_N && cache_rg_state == 4'd14 ;
  assign WILL_FIRE_RL_cache_rl_maintain_io_read_rsp =
	     CAN_FIRE_RL_cache_rl_maintain_io_read_rsp ;

  // rule RL_cache_rl_io_write_req
  assign CAN_FIRE_RL_cache_rl_io_write_req =
	     NOT_cache_master_xactor_clearing_read__0_8_AND_ETC___d122 &&
	     !cache_f_reset_reqs$EMPTY_N &&
	     cache_rg_state == 4'd12 &&
	     cache_rg_op == 2'd1 ;
  assign WILL_FIRE_RL_cache_rl_io_write_req =
	     CAN_FIRE_RL_cache_rl_io_write_req ;

  // rule RL_cache_rl_io_AMO_SC_req
  assign CAN_FIRE_RL_cache_rl_io_AMO_SC_req =
	     !cache_f_reset_reqs$EMPTY_N && cache_rg_state == 4'd12 &&
	     cache_rg_op == 2'd2 &&
	     cache_rg_amo_funct7[6:2] == 5'b00011 ;
  assign WILL_FIRE_RL_cache_rl_io_AMO_SC_req =
	     CAN_FIRE_RL_cache_rl_io_AMO_SC_req ;

  // rule RL_cache_rl_io_AMO_op_req
  assign CAN_FIRE_RL_cache_rl_io_AMO_op_req =
	     !cache_master_xactor_clearing &&
	     !cache_master_xactor_shim_arff_rv[98] &&
	     !cache_f_reset_reqs$EMPTY_N &&
	     cache_rg_state == 4'd12 &&
	     cache_rg_op == 2'd2 &&
	     cache_rg_amo_funct7[6:2] != 5'b00010 &&
	     cache_rg_amo_funct7[6:2] != 5'b00011 ;
  assign WILL_FIRE_RL_cache_rl_io_AMO_op_req =
	     CAN_FIRE_RL_cache_rl_io_AMO_op_req ;

  // rule RL_cache_rl_drive_exception_rsp
  assign CAN_FIRE_RL_cache_rl_drive_exception_rsp =
	     !cache_f_reset_reqs$EMPTY_N && cache_rg_state == 4'd4 ;
  assign WILL_FIRE_RL_cache_rl_drive_exception_rsp =
	     CAN_FIRE_RL_cache_rl_drive_exception_rsp ;

  // rule RL_cache_master_xactor_ug_master_u_b_warnDoPut
  assign CAN_FIRE_RL_cache_master_xactor_ug_master_u_b_warnDoPut =
	     cache_master_xactor_ug_master_u_b_putWire$whas &&
	     cache_master_xactor_shim_bff_rv[7] ;
  assign WILL_FIRE_RL_cache_master_xactor_ug_master_u_b_warnDoPut =
	     CAN_FIRE_RL_cache_master_xactor_ug_master_u_b_warnDoPut ;

  // rule RL_cache_master_xactor_ug_master_u_b_doPut
  assign CAN_FIRE_RL_cache_master_xactor_ug_master_u_b_doPut =
	     !cache_master_xactor_shim_bff_rv[7] &&
	     cache_master_xactor_ug_master_u_b_putWire$whas ;
  assign WILL_FIRE_RL_cache_master_xactor_ug_master_u_b_doPut =
	     CAN_FIRE_RL_cache_master_xactor_ug_master_u_b_doPut ;

  // rule RL_cache_rl_discard_write_rsp
  assign CAN_FIRE_RL_cache_rl_discard_write_rsp =
	     !cache_master_xactor_clearing &&
	     cache_master_xactor_shim_bff_rv$port1__read[7] ;
  assign WILL_FIRE_RL_cache_rl_discard_write_rsp =
	     CAN_FIRE_RL_cache_rl_discard_write_rsp ;

  // rule RL_cache_master_xactor_ug_master_u_r_warnDoPut
  assign CAN_FIRE_RL_cache_master_xactor_ug_master_u_r_warnDoPut =
	     cache_master_xactor_ug_master_u_r_putWire$whas &&
	     cache_master_xactor_shim_rff_rv[138] ;
  assign WILL_FIRE_RL_cache_master_xactor_ug_master_u_r_warnDoPut =
	     CAN_FIRE_RL_cache_master_xactor_ug_master_u_r_warnDoPut ;

  // rule RL_cache_master_xactor_ug_master_u_r_doPut
  assign CAN_FIRE_RL_cache_master_xactor_ug_master_u_r_doPut =
	     !cache_master_xactor_shim_rff_rv[138] &&
	     cache_master_xactor_ug_master_u_r_putWire$whas ;
  assign WILL_FIRE_RL_cache_master_xactor_ug_master_u_r_doPut =
	     CAN_FIRE_RL_cache_master_xactor_ug_master_u_r_doPut ;

  // rule RL_cache_rl_io_read_rsp
  assign CAN_FIRE_RL_cache_rl_io_read_rsp =
	     !cache_master_xactor_clearing &&
	     cache_master_xactor_shim_rff_rv$port1__read[138] &&
	     !cache_f_reset_reqs$EMPTY_N &&
	     cache_rg_state == 4'd13 ;
  assign WILL_FIRE_RL_cache_rl_io_read_rsp =
	     CAN_FIRE_RL_cache_rl_io_read_rsp ;

  // rule RL_cache_rl_io_AMO_read_rsp
  assign CAN_FIRE_RL_cache_rl_io_AMO_read_rsp =
	     !cache_master_xactor_clearing &&
	     cache_master_xactor_shim_rff_rv$port1__read[138] &&
	     (cache_master_xactor_shim_rff_rv$port1__read[4:3] != 2'd0 ||
	      cache_ctr_wr_rsps_pending_inrg_read__2_MINUS_c_ETC___d111 !=
	      4'd15 &&
	      !cache_master_xactor_shim_awff_rv[98] &&
	      !cache_master_xactor_shim_wff_rv[147]) &&
	     !cache_f_reset_reqs$EMPTY_N &&
	     cache_rg_state == 4'd15 ;
  assign WILL_FIRE_RL_cache_rl_io_AMO_read_rsp =
	     CAN_FIRE_RL_cache_rl_io_AMO_read_rsp ;

  // rule RL_cache_rl_start_cache_refill
  assign CAN_FIRE_RL_cache_rl_start_cache_refill =
	     !cache_master_xactor_clearing &&
	     !cache_master_xactor_shim_arff_rv[98] &&
	     !EN_req &&
	     !cache_f_reset_reqs$EMPTY_N &&
	     cache_rg_state == 4'd8 &&
	     cache_ctr_wr_rsps_pending_inrg_read__2_MINUS_c_ETC___d111 ==
	     4'd0 ;
  assign WILL_FIRE_RL_cache_rl_start_cache_refill =
	     CAN_FIRE_RL_cache_rl_start_cache_refill && !EN_req ;

  // rule RL_cache_rl_cache_refill_rsps_loop
  assign CAN_FIRE_RL_cache_rl_cache_refill_rsps_loop =
	     !cache_master_xactor_clearing &&
	     cache_master_xactor_shim_rff_rv$port1__read[138] &&
	     !EN_req &&
	     !cache_f_reset_reqs$EMPTY_N &&
	     cache_rg_state == 4'd9 ;
  assign WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop =
	     CAN_FIRE_RL_cache_rl_cache_refill_rsps_loop && !EN_req ;

  // rule RL_cache_rl_rereq
  assign CAN_FIRE_RL_cache_rl_rereq =
	     !EN_req && !cache_f_reset_reqs$EMPTY_N &&
	     cache_rg_state == 4'd10 ;
  assign WILL_FIRE_RL_cache_rl_rereq = CAN_FIRE_RL_cache_rl_rereq && !EN_req ;

  // rule RL_cache_master_xactor_ug_master_u_aw_setPeek
  assign CAN_FIRE_RL_cache_master_xactor_ug_master_u_aw_setPeek =
	     cache_master_xactor_shim_awff_rv$port1__read[98] ;
  assign WILL_FIRE_RL_cache_master_xactor_ug_master_u_aw_setPeek =
	     CAN_FIRE_RL_cache_master_xactor_ug_master_u_aw_setPeek ;

  // rule RL_cache_master_xactor_ug_master_u_aw_warnDoDrop
  assign CAN_FIRE_RL_cache_master_xactor_ug_master_u_aw_warnDoDrop =
	     cache_master_xactor_ug_master_u_aw_dropWire$whas &&
	     !cache_master_xactor_shim_awff_rv$port1__read[98] ;
  assign WILL_FIRE_RL_cache_master_xactor_ug_master_u_aw_warnDoDrop =
	     CAN_FIRE_RL_cache_master_xactor_ug_master_u_aw_warnDoDrop ;

  // rule RL_cache_master_xactor_ug_master_u_aw_doDrop
  assign CAN_FIRE_RL_cache_master_xactor_ug_master_u_aw_doDrop =
	     cache_master_xactor_shim_awff_rv$port1__read[98] &&
	     cache_master_xactor_ug_master_u_aw_dropWire$whas ;
  assign WILL_FIRE_RL_cache_master_xactor_ug_master_u_aw_doDrop =
	     CAN_FIRE_RL_cache_master_xactor_ug_master_u_aw_doDrop ;

  // rule RL_cache_master_xactor_ug_master_u_w_setPeek
  assign CAN_FIRE_RL_cache_master_xactor_ug_master_u_w_setPeek =
	     cache_master_xactor_shim_wff_rv$port1__read[147] ;
  assign WILL_FIRE_RL_cache_master_xactor_ug_master_u_w_setPeek =
	     CAN_FIRE_RL_cache_master_xactor_ug_master_u_w_setPeek ;

  // rule RL_cache_master_xactor_ug_master_u_w_warnDoDrop
  assign CAN_FIRE_RL_cache_master_xactor_ug_master_u_w_warnDoDrop =
	     cache_master_xactor_ug_master_u_w_dropWire$whas &&
	     !cache_master_xactor_shim_wff_rv$port1__read[147] ;
  assign WILL_FIRE_RL_cache_master_xactor_ug_master_u_w_warnDoDrop =
	     CAN_FIRE_RL_cache_master_xactor_ug_master_u_w_warnDoDrop ;

  // rule RL_cache_master_xactor_ug_master_u_w_doDrop
  assign CAN_FIRE_RL_cache_master_xactor_ug_master_u_w_doDrop =
	     cache_master_xactor_shim_wff_rv$port1__read[147] &&
	     cache_master_xactor_ug_master_u_w_dropWire$whas ;
  assign WILL_FIRE_RL_cache_master_xactor_ug_master_u_w_doDrop =
	     CAN_FIRE_RL_cache_master_xactor_ug_master_u_w_doDrop ;

  // rule RL_cache_master_xactor_ug_master_u_ar_setPeek
  assign CAN_FIRE_RL_cache_master_xactor_ug_master_u_ar_setPeek =
	     cache_master_xactor_shim_arff_rv$port1__read[98] ;
  assign WILL_FIRE_RL_cache_master_xactor_ug_master_u_ar_setPeek =
	     CAN_FIRE_RL_cache_master_xactor_ug_master_u_ar_setPeek ;

  // rule RL_cache_master_xactor_ug_master_u_ar_warnDoDrop
  assign CAN_FIRE_RL_cache_master_xactor_ug_master_u_ar_warnDoDrop =
	     cache_master_xactor_ug_master_u_ar_dropWire$whas &&
	     !cache_master_xactor_shim_arff_rv$port1__read[98] ;
  assign WILL_FIRE_RL_cache_master_xactor_ug_master_u_ar_warnDoDrop =
	     CAN_FIRE_RL_cache_master_xactor_ug_master_u_ar_warnDoDrop ;

  // rule RL_cache_master_xactor_ug_master_u_ar_doDrop
  assign CAN_FIRE_RL_cache_master_xactor_ug_master_u_ar_doDrop =
	     cache_master_xactor_shim_arff_rv$port1__read[98] &&
	     cache_master_xactor_ug_master_u_ar_dropWire$whas ;
  assign WILL_FIRE_RL_cache_master_xactor_ug_master_u_ar_doDrop =
	     CAN_FIRE_RL_cache_master_xactor_ug_master_u_ar_doDrop ;

  // rule RL_cache_master_xactor_do_clear
  assign CAN_FIRE_RL_cache_master_xactor_do_clear =
	     cache_master_xactor_clearing ;
  assign WILL_FIRE_RL_cache_master_xactor_do_clear =
	     cache_master_xactor_clearing ;

  // inputs to muxes for submodule ports
  assign MUX_cache_ctr_wr_rsps_pending_inrg$write_1__SEL_1 =
	     WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	     cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 ;
  assign MUX_cache_ctr_wr_rsps_pending_inrg$write_1__SEL_2 =
	     WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	     NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d772 ;
  assign MUX_cache_dw_output_ld_val$wset_1__SEL_1 =
	     WILL_FIRE_RL_cache_rl_io_read_rsp &&
	     cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 ;
  assign MUX_cache_dw_output_ld_val$wset_1__SEL_3 =
	     WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	     cache_rg_op_0_EQ_0_1_OR_cache_rg_op_0_EQ_2_2_A_ETC___d192 ;
  assign MUX_cache_dw_output_ld_val$wset_1__SEL_4 =
	     WILL_FIRE_RL_cache_rl_maintain_io_read_rsp ||
	     WILL_FIRE_RL_cache_rl_ST_AMO_response ;
  assign MUX_cache_master_xactor_shim_arff_rv$port0__write_1__SEL_1 =
	     WILL_FIRE_RL_cache_rl_io_AMO_op_req ||
	     WILL_FIRE_RL_cache_rl_io_read_req ;
  assign MUX_cache_ram_state_and_ctag_cset$b_put_1__SEL_1 =
	     EN_req &&
	     (req_width_code_EQ_0b0_338_OR_req_width_code_EQ_ETC___d1374 ||
	      req_width_code == 3'b100 && req_addr[3:0] == 4'b0) ;
  assign MUX_cache_ram_word128_set$a_put_1__SEL_1 =
	     WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	     cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 ;
  assign MUX_cache_ram_word128_set$b_put_1__SEL_2 =
	     WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	     cache_rg_word128_set_in_cache[1:0] != 2'd3 ;
  assign MUX_cache_rg_exc_code$write_1__SEL_1 =
	     WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	     cache_master_xactor_shim_rff_rv$port1__read[4:3] != 2'd0 ;
  assign MUX_cache_rg_exc_code$write_1__SEL_2 =
	     EN_req &&
	     NOT_req_width_code_EQ_0b0_338_339_AND_NOT_req__ETC___d1358 &&
	     (req_width_code != 3'b100 || req_addr[3:0] != 4'b0) ;
  assign MUX_cache_rg_exc_code$write_1__SEL_3 =
	     WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	     cache_master_xactor_shim_rff_rv$port1__read[4:3] != 2'd0 ;
  assign MUX_cache_rg_exc_code$write_1__SEL_4 =
	     WILL_FIRE_RL_cache_rl_io_read_rsp &&
	     cache_master_xactor_shim_rff_rv$port1__read[4:3] != 2'd0 ;
  assign MUX_cache_rg_exc_code$write_1__SEL_5 =
	     WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && !EN_commit ;
  assign MUX_cache_rg_ld_val$write_1__SEL_2 =
	     WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	     cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d490 ;
  assign MUX_cache_rg_lrsc_valid$write_1__SEL_2 =
	     WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	     cache_rg_op_0_EQ_0_1_OR_cache_rg_op_0_EQ_2_2_A_ETC___d187 ;
  assign MUX_cache_rg_state$write_1__SEL_2 =
	     WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	     cache_rg_word128_set_in_cache[1:0] == 2'd3 ;
  assign MUX_cache_rg_state$write_1__SEL_12 =
	     WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	     (!EN_commit ||
	      cache_rg_op_0_EQ_0_1_OR_cache_rg_op_0_EQ_2_2_A_ETC___d158 ||
	      NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d163) ;
  assign MUX_cache_rg_state$write_1__SEL_13 =
	     WILL_FIRE_RL_cache_rl_reset && cache_rg_cset_in_cache == 6'd63 ;
  assign MUX_cache_ctr_wr_rsps_pending_inrg$write_1__VAL_1 =
	     cache_ctr_wr_rsps_pending_inrg + 4'd1 ;
  assign MUX_cache_ctr_wr_rsps_pending_outrg$write_1__VAL_1 =
	     cache_ctr_wr_rsps_pending_outrg + 4'd1 ;
  assign MUX_cache_dw_output_ld_val$wset_1__VAL_1 = { 1'd0, x__h35827 } ;
  assign MUX_cache_dw_output_ld_val$wset_1__VAL_2 =
	     { 65'd0,
	       IF_cache_rg_width_code_94_EQ_2_99_THEN_SEXT_IF_ETC___d1246 } ;
  assign MUX_cache_dw_output_ld_val$wset_1__VAL_3 =
	     { cache_rg_op_0_EQ_0_1_OR_cache_rg_op_0_EQ_2_2_A_ETC___d280,
	       IF_cache_rg_op_0_EQ_0_1_OR_cache_rg_op_0_EQ_2__ETC___d457 } ;
  assign MUX_cache_dw_output_st_amo_val$wset_1__VAL_1 =
	     (cache_rg_op == 2'd0 ||
	      cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00010) ?
	       { _0__q35[IF_cache_rg_addr_BITS_4_TO_0_EQ_0_THEN_1_ELSE_0__q36[0]],
		 128'd0 } :
	       129'd0 ;
  assign MUX_cache_master_xactor_shim_arff_rv$port0__write_1__VAL_1 =
	     { 6'd32,
	       mem_req_wr_addr_awaddr__h38824,
	       8'd0,
	       size_val__h38280,
	       18'd65536 } ;
  assign MUX_cache_master_xactor_shim_arff_rv$port0__write_1__VAL_2 =
	     { 6'd32, cline_fabric_addr__h32316, 29'd7405568 } ;
  assign MUX_cache_master_xactor_shim_awff_rv$port0__write_1__VAL_1 =
	     { 6'd32,
	       mem_req_wr_addr_awaddr__h38824,
	       8'd0,
	       _theResult___fst_val__h38908,
	       18'd65536 } ;
  assign MUX_cache_master_xactor_shim_awff_rv$port0__write_1__VAL_2 =
	     { 6'd32,
	       mem_req_wr_addr_awaddr__h31498,
	       8'd0,
	       _theResult___fst_val__h38908,
	       18'd65536 } ;
  assign MUX_cache_master_xactor_shim_wff_rv$port0__write_1__VAL_1 =
	     { 1'd1,
	       mem_req_wr_data_wdata__h38961,
	       mem_req_wr_data_wstrb__h38962,
	       3'd4 } ;
  assign MUX_cache_master_xactor_shim_wff_rv$port0__write_1__VAL_2 =
	     { 1'd1,
	       IF_cache_rg_op_0_EQ_1_8_OR_cache_rg_op_0_EQ_2__ETC___d786,
	       mem_req_wr_data_wstrb__h31636,
	       IF_cache_rg_op_0_EQ_1_8_OR_cache_rg_op_0_EQ_2__ETC___d799 } ;
  assign MUX_cache_master_xactor_shim_wff_rv$port0__write_1__VAL_3 =
	     { 1'd1,
	       mem_req_wr_data_wdata__h37523,
	       mem_req_wr_data_wstrb__h38962,
	       1'd1,
	       mem_req_wr_data_wuser__h26583 } ;
  assign MUX_cache_ram_state_and_ctag_cset$a_put_3__VAL_1 =
	     { 3'd4, cache_rg_pa[31:12] } ;
  assign MUX_cache_ram_word128_set$a_put_3__VAL_1 =
	     { cache_master_xactor_shim_rff_rv$port1__read[1:0],
	       cache_master_xactor_shim_rff_rv$port1__read[132:5] } ;
  assign MUX_cache_ram_word128_set$a_put_3__VAL_2 =
	     (cache_rg_op == 2'd1 ||
	      cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00011) ?
	       { x__h22651, x__h22790 } :
	       { cache_ram_word128_set_b_read__57_BITS_129_TO_1_ETC___d548,
		 x__h27294 } ;
  assign MUX_cache_ram_word128_set$b_put_2__VAL_2 =
	     cache_rg_word128_set_in_cache + 8'd1 ;
  assign MUX_cache_ram_word128_set$b_put_2__VAL_4 =
	     { cache_rg_addr[11:6], 2'd0 } ;
  assign MUX_cache_rg_cset_in_cache$write_1__VAL_1 =
	     cache_rg_cset_in_cache + 6'd1 ;
  assign MUX_cache_rg_exc_code$write_1__VAL_2 =
	     (req_op == 2'd0) ? 6'd4 : 6'd6 ;
  assign MUX_cache_rg_ld_val$write_1__VAL_2 =
	     (cache_rg_op == 2'd1 ||
	      cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00011) ?
	       { 128'd0, lrsc_result__h21900 } :
	       { 65'd0,
		 IF_cache_rg_width_code_94_EQ_2_99_THEN_SEXT_IF_ETC___d529 } ;
  assign MUX_cache_rg_st_amo_val$write_1__VAL_2 = { 65'd0, x__h27392 } ;
  assign MUX_cache_rg_state$write_1__VAL_2 =
	     (cache_master_xactor_shim_rff_rv$port1__read[4:3] != 2'd0 ||
	      cache_rg_error_during_refill) ?
	       4'd4 :
	       4'd10 ;
  assign MUX_cache_rg_state$write_1__VAL_4 =
	     (NOT_req_width_code_EQ_0b0_338_339_AND_NOT_req__ETC___d1358 &&
	      (req_width_code != 3'b100 || req_addr[3:0] != 4'b0)) ?
	       4'd4 :
	       4'd3 ;
  assign MUX_cache_rg_state$write_1__VAL_5 =
	     (cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0) ?
	       4'd14 :
	       4'd4 ;
  assign MUX_cache_rg_state$write_1__VAL_12 =
	     EN_commit ?
	       IF_cache_rg_op_0_EQ_0_1_OR_cache_rg_op_0_EQ_2__ETC___d168 :
	       4'd4 ;

  // inlined wires
  assign cache_master_xactor_ug_master_u_b_putWire$wget =
	     { mem_master_bid, mem_master_bresp } ;
  assign cache_master_xactor_ug_master_u_b_putWire$whas =
	     mem_master_bvalid && !cache_master_xactor_shim_bff_rv[7] ;
  assign cache_master_xactor_ug_master_u_r_putWire$wget =
	     { mem_master_rid,
	       mem_master_rdata,
	       mem_master_rresp,
	       mem_master_rlast,
	       mem_master_ruser } ;
  assign cache_master_xactor_ug_master_u_r_putWire$whas =
	     mem_master_rvalid && !cache_master_xactor_shim_rff_rv[138] ;
  assign cache_dw_valid$whas =
	     (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp ||
	      WILL_FIRE_RL_cache_rl_io_read_rsp) &&
	     cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 ||
	     WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	     cache_rg_op_0_EQ_0_1_OR_cache_rg_op_0_EQ_2_2_A_ETC___d192 ||
	     WILL_FIRE_RL_cache_rl_drive_exception_rsp ||
	     WILL_FIRE_RL_cache_rl_maintain_io_read_rsp ||
	     WILL_FIRE_RL_cache_rl_ST_AMO_response ;
  always@(MUX_cache_dw_output_ld_val$wset_1__SEL_1 or
	  MUX_cache_dw_output_ld_val$wset_1__VAL_1 or
	  MUX_cache_ctr_wr_rsps_pending_inrg$write_1__SEL_1 or
	  MUX_cache_dw_output_ld_val$wset_1__VAL_2 or
	  MUX_cache_dw_output_ld_val$wset_1__SEL_3 or
	  MUX_cache_dw_output_ld_val$wset_1__VAL_3 or
	  MUX_cache_dw_output_ld_val$wset_1__SEL_4 or cache_rg_ld_val)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_cache_dw_output_ld_val$wset_1__SEL_1:
	  cache_dw_output_ld_val$wget =
	      MUX_cache_dw_output_ld_val$wset_1__VAL_1;
      MUX_cache_ctr_wr_rsps_pending_inrg$write_1__SEL_1:
	  cache_dw_output_ld_val$wget =
	      MUX_cache_dw_output_ld_val$wset_1__VAL_2;
      MUX_cache_dw_output_ld_val$wset_1__SEL_3:
	  cache_dw_output_ld_val$wget =
	      MUX_cache_dw_output_ld_val$wset_1__VAL_3;
      MUX_cache_dw_output_ld_val$wset_1__SEL_4:
	  cache_dw_output_ld_val$wget = cache_rg_ld_val;
      default: cache_dw_output_ld_val$wget =
		   129'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign cache_dw_output_st_amo_val$wget =
	     MUX_cache_dw_output_ld_val$wset_1__SEL_3 ?
	       MUX_cache_dw_output_st_amo_val$wset_1__VAL_1 :
	       cache_rg_st_amo_val ;
  assign cache_master_xactor_ug_master_u_aw_dropWire$whas =
	     cache_master_xactor_shim_awff_rv$port1__read[98] &&
	     mem_master_awready ;
  assign cache_master_xactor_ug_master_u_w_dropWire$whas =
	     cache_master_xactor_shim_wff_rv$port1__read[147] &&
	     mem_master_wready ;
  assign cache_master_xactor_ug_master_u_ar_dropWire$whas =
	     cache_master_xactor_shim_arff_rv$port1__read[98] &&
	     mem_master_arready ;
  assign cache_master_xactor_shim_awff_rv$EN_port0__write =
	     WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	     cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 ||
	     WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	     NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d772 ||
	     WILL_FIRE_RL_cache_rl_io_write_req ;
  always@(MUX_cache_ctr_wr_rsps_pending_inrg$write_1__SEL_1 or
	  MUX_cache_master_xactor_shim_awff_rv$port0__write_1__VAL_1 or
	  MUX_cache_ctr_wr_rsps_pending_inrg$write_1__SEL_2 or
	  MUX_cache_master_xactor_shim_awff_rv$port0__write_1__VAL_2 or
	  WILL_FIRE_RL_cache_rl_io_write_req)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_cache_ctr_wr_rsps_pending_inrg$write_1__SEL_1:
	  cache_master_xactor_shim_awff_rv$port0__write_1 =
	      MUX_cache_master_xactor_shim_awff_rv$port0__write_1__VAL_1;
      MUX_cache_ctr_wr_rsps_pending_inrg$write_1__SEL_2:
	  cache_master_xactor_shim_awff_rv$port0__write_1 =
	      MUX_cache_master_xactor_shim_awff_rv$port0__write_1__VAL_2;
      WILL_FIRE_RL_cache_rl_io_write_req:
	  cache_master_xactor_shim_awff_rv$port0__write_1 =
	      MUX_cache_master_xactor_shim_awff_rv$port0__write_1__VAL_1;
      default: cache_master_xactor_shim_awff_rv$port0__write_1 =
		   99'h2AAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign cache_master_xactor_shim_awff_rv$port1__read =
	     cache_master_xactor_shim_awff_rv$EN_port0__write ?
	       cache_master_xactor_shim_awff_rv$port0__write_1 :
	       cache_master_xactor_shim_awff_rv ;
  assign cache_master_xactor_shim_awff_rv$port2__read =
	     CAN_FIRE_RL_cache_master_xactor_ug_master_u_aw_doDrop ?
	       99'h2AAAAAAAAAAAAAAAAAAAAAAAA :
	       cache_master_xactor_shim_awff_rv$port1__read ;
  assign cache_master_xactor_shim_awff_rv$port3__read =
	     cache_master_xactor_clearing ?
	       99'h2AAAAAAAAAAAAAAAAAAAAAAAA :
	       cache_master_xactor_shim_awff_rv$port2__read ;
  assign cache_master_xactor_shim_wff_rv$EN_port0__write =
	     WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	     cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 ||
	     WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	     NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d772 ||
	     WILL_FIRE_RL_cache_rl_io_write_req ;
  always@(MUX_cache_ctr_wr_rsps_pending_inrg$write_1__SEL_1 or
	  MUX_cache_master_xactor_shim_wff_rv$port0__write_1__VAL_1 or
	  MUX_cache_ctr_wr_rsps_pending_inrg$write_1__SEL_2 or
	  MUX_cache_master_xactor_shim_wff_rv$port0__write_1__VAL_2 or
	  WILL_FIRE_RL_cache_rl_io_write_req or
	  MUX_cache_master_xactor_shim_wff_rv$port0__write_1__VAL_3)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_cache_ctr_wr_rsps_pending_inrg$write_1__SEL_1:
	  cache_master_xactor_shim_wff_rv$port0__write_1 =
	      MUX_cache_master_xactor_shim_wff_rv$port0__write_1__VAL_1;
      MUX_cache_ctr_wr_rsps_pending_inrg$write_1__SEL_2:
	  cache_master_xactor_shim_wff_rv$port0__write_1 =
	      MUX_cache_master_xactor_shim_wff_rv$port0__write_1__VAL_2;
      WILL_FIRE_RL_cache_rl_io_write_req:
	  cache_master_xactor_shim_wff_rv$port0__write_1 =
	      MUX_cache_master_xactor_shim_wff_rv$port0__write_1__VAL_3;
      default: cache_master_xactor_shim_wff_rv$port0__write_1 =
		   148'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign cache_master_xactor_shim_wff_rv$port1__read =
	     cache_master_xactor_shim_wff_rv$EN_port0__write ?
	       cache_master_xactor_shim_wff_rv$port0__write_1 :
	       cache_master_xactor_shim_wff_rv ;
  assign cache_master_xactor_shim_wff_rv$port2__read =
	     CAN_FIRE_RL_cache_master_xactor_ug_master_u_w_doDrop ?
	       148'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       cache_master_xactor_shim_wff_rv$port1__read ;
  assign cache_master_xactor_shim_wff_rv$port3__read =
	     cache_master_xactor_clearing ?
	       148'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       cache_master_xactor_shim_wff_rv$port2__read ;
  assign cache_master_xactor_shim_bff_rv$port0__write_1 =
	     { 1'd1, cache_master_xactor_ug_master_u_b_putWire$wget } ;
  assign cache_master_xactor_shim_bff_rv$port1__read =
	     CAN_FIRE_RL_cache_master_xactor_ug_master_u_b_doPut ?
	       cache_master_xactor_shim_bff_rv$port0__write_1 :
	       cache_master_xactor_shim_bff_rv ;
  assign cache_master_xactor_shim_bff_rv$port2__read =
	     CAN_FIRE_RL_cache_rl_discard_write_rsp ?
	       8'd42 :
	       cache_master_xactor_shim_bff_rv$port1__read ;
  assign cache_master_xactor_shim_bff_rv$port3__read =
	     cache_master_xactor_clearing ?
	       8'd42 :
	       cache_master_xactor_shim_bff_rv$port2__read ;
  assign cache_master_xactor_shim_arff_rv$EN_port0__write =
	     WILL_FIRE_RL_cache_rl_io_AMO_op_req ||
	     WILL_FIRE_RL_cache_rl_io_read_req ||
	     WILL_FIRE_RL_cache_rl_start_cache_refill ;
  assign cache_master_xactor_shim_arff_rv$port0__write_1 =
	     MUX_cache_master_xactor_shim_arff_rv$port0__write_1__SEL_1 ?
	       MUX_cache_master_xactor_shim_arff_rv$port0__write_1__VAL_1 :
	       MUX_cache_master_xactor_shim_arff_rv$port0__write_1__VAL_2 ;
  assign cache_master_xactor_shim_arff_rv$port1__read =
	     cache_master_xactor_shim_arff_rv$EN_port0__write ?
	       cache_master_xactor_shim_arff_rv$port0__write_1 :
	       cache_master_xactor_shim_arff_rv ;
  assign cache_master_xactor_shim_arff_rv$port2__read =
	     CAN_FIRE_RL_cache_master_xactor_ug_master_u_ar_doDrop ?
	       99'h2AAAAAAAAAAAAAAAAAAAAAAAA :
	       cache_master_xactor_shim_arff_rv$port1__read ;
  assign cache_master_xactor_shim_arff_rv$port3__read =
	     cache_master_xactor_clearing ?
	       99'h2AAAAAAAAAAAAAAAAAAAAAAAA :
	       cache_master_xactor_shim_arff_rv$port2__read ;
  assign cache_master_xactor_shim_rff_rv$port0__write_1 =
	     { 1'd1, cache_master_xactor_ug_master_u_r_putWire$wget } ;
  assign cache_master_xactor_shim_rff_rv$port1__read =
	     CAN_FIRE_RL_cache_master_xactor_ug_master_u_r_doPut ?
	       cache_master_xactor_shim_rff_rv$port0__write_1 :
	       cache_master_xactor_shim_rff_rv ;
  assign cache_master_xactor_shim_rff_rv$EN_port1__write =
	     WILL_FIRE_RL_cache_rl_io_AMO_read_rsp ||
	     WILL_FIRE_RL_cache_rl_io_read_rsp ||
	     WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop ;
  assign cache_master_xactor_shim_rff_rv$port2__read =
	     cache_master_xactor_shim_rff_rv$EN_port1__write ?
	       139'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       cache_master_xactor_shim_rff_rv$port1__read ;
  assign cache_master_xactor_shim_rff_rv$port3__read =
	     cache_master_xactor_clearing ?
	       139'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA :
	       cache_master_xactor_shim_rff_rv$port2__read ;
  assign cache_crg_sb_to_load_delay$port0__write_1 =
	     { 1'd0, cache_crg_sb_to_load_delay[10:1] } ;
  assign cache_crg_sb_to_load_delay$EN_port1__write =
	     WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	     cache_rg_op != 2'd0 &&
	     (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00010) &&
	     cache_rg_op_0_EQ_1_8_OR_cache_rg_op_0_EQ_2_2_A_ETC___d767 ;
  assign cache_crg_sb_to_load_delay$port2__read =
	     cache_crg_sb_to_load_delay$EN_port1__write ?
	       11'd2047 :
	       cache_crg_sb_to_load_delay$port0__write_1 ;

  // register cache_cfg_verbosity
  assign cache_cfg_verbosity$D_IN = set_verbosity_verbosity ;
  assign cache_cfg_verbosity$EN = EN_set_verbosity ;

  // register cache_crg_sb_to_load_delay
  assign cache_crg_sb_to_load_delay$D_IN =
	     cache_crg_sb_to_load_delay$port2__read ;
  assign cache_crg_sb_to_load_delay$EN = 1'b1 ;

  // register cache_ctr_wr_rsps_pending_inrg
  always@(MUX_cache_ctr_wr_rsps_pending_inrg$write_1__SEL_1 or
	  MUX_cache_ctr_wr_rsps_pending_inrg$write_1__VAL_1 or
	  MUX_cache_ctr_wr_rsps_pending_inrg$write_1__SEL_2 or
	  WILL_FIRE_RL_cache_rl_io_write_req)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_cache_ctr_wr_rsps_pending_inrg$write_1__SEL_1:
	  cache_ctr_wr_rsps_pending_inrg$D_IN =
	      MUX_cache_ctr_wr_rsps_pending_inrg$write_1__VAL_1;
      MUX_cache_ctr_wr_rsps_pending_inrg$write_1__SEL_2:
	  cache_ctr_wr_rsps_pending_inrg$D_IN =
	      MUX_cache_ctr_wr_rsps_pending_inrg$write_1__VAL_1;
      WILL_FIRE_RL_cache_rl_io_write_req:
	  cache_ctr_wr_rsps_pending_inrg$D_IN =
	      MUX_cache_ctr_wr_rsps_pending_inrg$write_1__VAL_1;
      default: cache_ctr_wr_rsps_pending_inrg$D_IN =
		   4'b1010 /* unspecified value */ ;
    endcase
  end
  assign cache_ctr_wr_rsps_pending_inrg$EN =
	     WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	     cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 ||
	     WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	     NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d772 ||
	     WILL_FIRE_RL_cache_rl_io_write_req ;

  // register cache_ctr_wr_rsps_pending_outrg
  assign cache_ctr_wr_rsps_pending_outrg$D_IN =
	     WILL_FIRE_RL_cache_rl_discard_write_rsp ?
	       MUX_cache_ctr_wr_rsps_pending_outrg$write_1__VAL_1 :
	       cache_ctr_wr_rsps_pending_inrg ;
  assign cache_ctr_wr_rsps_pending_outrg$EN =
	     WILL_FIRE_RL_cache_rl_start_reset && !cache_f_reset_reqs$D_OUT ||
	     WILL_FIRE_RL_cache_rl_discard_write_rsp ;

  // register cache_master_xactor_clearing
  assign cache_master_xactor_clearing$D_IN = !cache_master_xactor_clearing ;
  assign cache_master_xactor_clearing$EN =
	     WILL_FIRE_RL_cache_rl_reset && !cache_f_reset_reqs$D_OUT ||
	     cache_master_xactor_clearing ;

  // register cache_master_xactor_shim_arff_rv
  assign cache_master_xactor_shim_arff_rv$D_IN =
	     cache_master_xactor_shim_arff_rv$port3__read ;
  assign cache_master_xactor_shim_arff_rv$EN = 1'b1 ;

  // register cache_master_xactor_shim_awff_rv
  assign cache_master_xactor_shim_awff_rv$D_IN =
	     cache_master_xactor_shim_awff_rv$port3__read ;
  assign cache_master_xactor_shim_awff_rv$EN = 1'b1 ;

  // register cache_master_xactor_shim_bff_rv
  assign cache_master_xactor_shim_bff_rv$D_IN =
	     cache_master_xactor_shim_bff_rv$port3__read ;
  assign cache_master_xactor_shim_bff_rv$EN = 1'b1 ;

  // register cache_master_xactor_shim_rff_rv
  assign cache_master_xactor_shim_rff_rv$D_IN =
	     cache_master_xactor_shim_rff_rv$port3__read ;
  assign cache_master_xactor_shim_rff_rv$EN = 1'b1 ;

  // register cache_master_xactor_shim_wff_rv
  assign cache_master_xactor_shim_wff_rv$D_IN =
	     cache_master_xactor_shim_wff_rv$port3__read ;
  assign cache_master_xactor_shim_wff_rv$EN = 1'b1 ;

  // register cache_rg_addr
  assign cache_rg_addr$D_IN = req_addr ;
  assign cache_rg_addr$EN = EN_req ;

  // register cache_rg_amo_funct7
  assign cache_rg_amo_funct7$D_IN = req_amo_funct7 ;
  assign cache_rg_amo_funct7$EN = EN_req ;

  // register cache_rg_cset_in_cache
  assign cache_rg_cset_in_cache$D_IN =
	     WILL_FIRE_RL_cache_rl_reset ?
	       MUX_cache_rg_cset_in_cache$write_1__VAL_1 :
	       6'd0 ;
  assign cache_rg_cset_in_cache$EN =
	     WILL_FIRE_RL_cache_rl_reset ||
	     WILL_FIRE_RL_cache_rl_start_reset ;

  // register cache_rg_error_during_refill
  assign cache_rg_error_during_refill$D_IN =
	     MUX_cache_rg_exc_code$write_1__SEL_1 ;
  assign cache_rg_error_during_refill$EN =
	     WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	     cache_master_xactor_shim_rff_rv$port1__read[4:3] != 2'd0 ||
	     WILL_FIRE_RL_cache_rl_start_cache_refill ;

  // register cache_rg_exc_code
  always@(MUX_cache_rg_exc_code$write_1__SEL_1 or
	  MUX_cache_rg_exc_code$write_1__SEL_2 or
	  MUX_cache_rg_exc_code$write_1__VAL_2 or
	  MUX_cache_rg_exc_code$write_1__SEL_3 or
	  MUX_cache_rg_exc_code$write_1__SEL_4 or
	  MUX_cache_rg_exc_code$write_1__SEL_5)
  case (1'b1)
    MUX_cache_rg_exc_code$write_1__SEL_1: cache_rg_exc_code$D_IN = 6'd1;
    MUX_cache_rg_exc_code$write_1__SEL_2:
	cache_rg_exc_code$D_IN = MUX_cache_rg_exc_code$write_1__VAL_2;
    MUX_cache_rg_exc_code$write_1__SEL_3: cache_rg_exc_code$D_IN = 6'd7;
    MUX_cache_rg_exc_code$write_1__SEL_4: cache_rg_exc_code$D_IN = 6'd5;
    MUX_cache_rg_exc_code$write_1__SEL_5: cache_rg_exc_code$D_IN = 6'd32;
    default: cache_rg_exc_code$D_IN = 6'b101010 /* unspecified value */ ;
  endcase
  assign cache_rg_exc_code$EN =
	     WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && !EN_commit ||
	     WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	     cache_master_xactor_shim_rff_rv$port1__read[4:3] != 2'd0 ||
	     WILL_FIRE_RL_cache_rl_io_read_rsp &&
	     cache_master_xactor_shim_rff_rv$port1__read[4:3] != 2'd0 ||
	     WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	     cache_master_xactor_shim_rff_rv$port1__read[4:3] != 2'd0 ||
	     EN_req &&
	     NOT_req_width_code_EQ_0b0_338_339_AND_NOT_req__ETC___d1358 &&
	     (req_width_code != 3'b100 || req_addr[3:0] != 4'b0) ;

  // register cache_rg_is_unsigned
  assign cache_rg_is_unsigned$D_IN = req_is_unsigned ;
  assign cache_rg_is_unsigned$EN = EN_req ;

  // register cache_rg_ld_val
  always@(MUX_cache_ctr_wr_rsps_pending_inrg$write_1__SEL_1 or
	  MUX_cache_dw_output_ld_val$wset_1__VAL_2 or
	  MUX_cache_rg_ld_val$write_1__SEL_2 or
	  MUX_cache_rg_ld_val$write_1__VAL_2 or
	  WILL_FIRE_RL_cache_rl_io_read_rsp or
	  MUX_cache_dw_output_ld_val$wset_1__VAL_1 or
	  WILL_FIRE_RL_cache_rl_io_AMO_SC_req)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_cache_ctr_wr_rsps_pending_inrg$write_1__SEL_1:
	  cache_rg_ld_val$D_IN = MUX_cache_dw_output_ld_val$wset_1__VAL_2;
      MUX_cache_rg_ld_val$write_1__SEL_2:
	  cache_rg_ld_val$D_IN = MUX_cache_rg_ld_val$write_1__VAL_2;
      WILL_FIRE_RL_cache_rl_io_read_rsp:
	  cache_rg_ld_val$D_IN = MUX_cache_dw_output_ld_val$wset_1__VAL_1;
      WILL_FIRE_RL_cache_rl_io_AMO_SC_req: cache_rg_ld_val$D_IN = 129'd1;
      default: cache_rg_ld_val$D_IN =
		   129'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign cache_rg_ld_val$EN =
	     WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	     cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 ||
	     WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	     cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d490 ||
	     WILL_FIRE_RL_cache_rl_io_read_rsp ||
	     WILL_FIRE_RL_cache_rl_io_AMO_SC_req ;

  // register cache_rg_lower_word64
  assign cache_rg_lower_word64$D_IN = 64'h0 ;
  assign cache_rg_lower_word64$EN = 1'b0 ;

  // register cache_rg_lower_word64_full
  assign cache_rg_lower_word64_full$D_IN = 1'd0 ;
  assign cache_rg_lower_word64_full$EN =
	     WILL_FIRE_RL_cache_rl_start_cache_refill ||
	     WILL_FIRE_RL_cache_rl_start_reset ;

  // register cache_rg_lrsc_pa
  assign cache_rg_lrsc_pa$D_IN = cache_rg_addr ;
  assign cache_rg_lrsc_pa$EN =
	     WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	     cache_rg_op == 2'd2 &&
	     cache_rg_amo_funct7[6:2] == 5'b00010 &&
	     cache_ram_state_and_ctag_cset$DOB[22] &&
	     cache_ram_state_and_ctag_cset_b_read__24_BITS__ETC___d130 ;

  // register cache_rg_lrsc_valid
  assign cache_rg_lrsc_valid$D_IN =
	     MUX_cache_rg_lrsc_valid$write_1__SEL_2 &&
	     cache_rg_op_0_EQ_0_1_OR_cache_rg_op_0_EQ_2_2_A_ETC___d189 ;
  assign cache_rg_lrsc_valid$EN =
	     WILL_FIRE_RL_cache_rl_io_read_req && cache_rg_op == 2'd2 &&
	     cache_rg_amo_funct7[6:2] == 5'b00010 ||
	     WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	     cache_rg_op_0_EQ_0_1_OR_cache_rg_op_0_EQ_2_2_A_ETC___d187 ||
	     WILL_FIRE_RL_cache_rl_start_reset ;

  // register cache_rg_op
  assign cache_rg_op$D_IN = req_op ;
  assign cache_rg_op$EN = EN_req ;

  // register cache_rg_pa
  assign cache_rg_pa$D_IN = EN_req ? req_addr : cache_rg_addr ;
  assign cache_rg_pa$EN =
	     WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit ||
	     EN_req ;

  // register cache_rg_pte_pa
  assign cache_rg_pte_pa$D_IN = 32'h0 ;
  assign cache_rg_pte_pa$EN = 1'b0 ;

  // register cache_rg_st_amo_val
  assign cache_rg_st_amo_val$D_IN =
	     EN_req ? req_st_value : MUX_cache_rg_st_amo_val$write_1__VAL_2 ;
  assign cache_rg_st_amo_val$EN =
	     WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	     cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d847 ||
	     EN_req ;

  // register cache_rg_state
  always@(WILL_FIRE_RL_cache_rl_rereq or
	  MUX_cache_rg_state$write_1__SEL_2 or
	  MUX_cache_rg_state$write_1__VAL_2 or
	  WILL_FIRE_RL_cache_rl_start_cache_refill or
	  EN_req or
	  MUX_cache_rg_state$write_1__VAL_4 or
	  WILL_FIRE_RL_cache_rl_io_AMO_read_rsp or
	  MUX_cache_rg_state$write_1__VAL_5 or
	  WILL_FIRE_RL_cache_rl_io_read_rsp or
	  WILL_FIRE_RL_cache_rl_io_AMO_op_req or
	  WILL_FIRE_RL_cache_rl_io_AMO_SC_req or
	  WILL_FIRE_RL_cache_rl_io_write_req or
	  WILL_FIRE_RL_cache_rl_io_read_req or
	  WILL_FIRE_RL_cache_rl_start_reset or
	  MUX_cache_rg_state$write_1__SEL_12 or
	  MUX_cache_rg_state$write_1__VAL_12 or
	  MUX_cache_rg_state$write_1__SEL_13)
  case (1'b1)
    WILL_FIRE_RL_cache_rl_rereq: cache_rg_state$D_IN = 4'd3;
    MUX_cache_rg_state$write_1__SEL_2:
	cache_rg_state$D_IN = MUX_cache_rg_state$write_1__VAL_2;
    WILL_FIRE_RL_cache_rl_start_cache_refill: cache_rg_state$D_IN = 4'd9;
    EN_req: cache_rg_state$D_IN = MUX_cache_rg_state$write_1__VAL_4;
    WILL_FIRE_RL_cache_rl_io_AMO_read_rsp:
	cache_rg_state$D_IN = MUX_cache_rg_state$write_1__VAL_5;
    WILL_FIRE_RL_cache_rl_io_read_rsp:
	cache_rg_state$D_IN = MUX_cache_rg_state$write_1__VAL_5;
    WILL_FIRE_RL_cache_rl_io_AMO_op_req: cache_rg_state$D_IN = 4'd15;
    WILL_FIRE_RL_cache_rl_io_AMO_SC_req || WILL_FIRE_RL_cache_rl_io_write_req:
	cache_rg_state$D_IN = 4'd11;
    WILL_FIRE_RL_cache_rl_io_read_req: cache_rg_state$D_IN = 4'd13;
    WILL_FIRE_RL_cache_rl_start_reset: cache_rg_state$D_IN = 4'd1;
    MUX_cache_rg_state$write_1__SEL_12:
	cache_rg_state$D_IN = MUX_cache_rg_state$write_1__VAL_12;
    MUX_cache_rg_state$write_1__SEL_13: cache_rg_state$D_IN = 4'd2;
    default: cache_rg_state$D_IN = 4'b1010 /* unspecified value */ ;
  endcase
  assign cache_rg_state$EN =
	     WILL_FIRE_RL_cache_rl_reset && cache_rg_cset_in_cache == 6'd63 ||
	     WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	     cache_rg_word128_set_in_cache[1:0] == 2'd3 ||
	     WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	     (!EN_commit ||
	      cache_rg_op_0_EQ_0_1_OR_cache_rg_op_0_EQ_2_2_A_ETC___d158 ||
	      NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d163) ||
	     WILL_FIRE_RL_cache_rl_io_AMO_read_rsp ||
	     WILL_FIRE_RL_cache_rl_io_read_rsp ||
	     EN_req ||
	     WILL_FIRE_RL_cache_rl_start_reset ||
	     WILL_FIRE_RL_cache_rl_rereq ||
	     WILL_FIRE_RL_cache_rl_start_cache_refill ||
	     WILL_FIRE_RL_cache_rl_io_AMO_SC_req ||
	     WILL_FIRE_RL_cache_rl_io_write_req ||
	     WILL_FIRE_RL_cache_rl_io_read_req ||
	     WILL_FIRE_RL_cache_rl_io_AMO_op_req ;

  // register cache_rg_width_code
  assign cache_rg_width_code$D_IN = req_width_code ;
  assign cache_rg_width_code$EN = EN_req ;

  // register cache_rg_word128_set_in_cache
  assign cache_rg_word128_set_in_cache$D_IN =
	     MUX_cache_ram_word128_set$b_put_1__SEL_2 ?
	       MUX_cache_ram_word128_set$b_put_2__VAL_2 :
	       MUX_cache_ram_word128_set$b_put_2__VAL_4 ;
  assign cache_rg_word128_set_in_cache$EN =
	     WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	     cache_rg_word128_set_in_cache[1:0] != 2'd3 ||
	     WILL_FIRE_RL_cache_rl_start_cache_refill ;

  // submodule cache_f_reset_reqs
  assign cache_f_reset_reqs$D_IN = !EN_server_reset_request_put ;
  assign cache_f_reset_reqs$ENQ =
	     EN_server_reset_request_put || EN_server_flush_request_put ;
  assign cache_f_reset_reqs$DEQ = MUX_cache_rg_state$write_1__SEL_13 ;
  assign cache_f_reset_reqs$CLR = 1'b0 ;

  // submodule cache_f_reset_rsps
  assign cache_f_reset_rsps$D_IN = cache_f_reset_reqs$D_OUT ;
  assign cache_f_reset_rsps$ENQ = MUX_cache_rg_state$write_1__SEL_13 ;
  assign cache_f_reset_rsps$DEQ =
	     EN_server_flush_response_get || EN_server_reset_response_get ;
  assign cache_f_reset_rsps$CLR = 1'b0 ;

  // submodule cache_ram_state_and_ctag_cset
  assign cache_ram_state_and_ctag_cset$ADDRA =
	     WILL_FIRE_RL_cache_rl_start_cache_refill ?
	       cache_rg_addr[11:6] :
	       cache_rg_cset_in_cache ;
  assign cache_ram_state_and_ctag_cset$ADDRB =
	     MUX_cache_ram_state_and_ctag_cset$b_put_1__SEL_1 ?
	       req_addr[11:6] :
	       cache_rg_addr[11:6] ;
  assign cache_ram_state_and_ctag_cset$DIA =
	     WILL_FIRE_RL_cache_rl_start_cache_refill ?
	       MUX_cache_ram_state_and_ctag_cset$a_put_3__VAL_1 :
	       23'd2796202 ;
  assign cache_ram_state_and_ctag_cset$DIB =
	     MUX_cache_ram_state_and_ctag_cset$b_put_1__SEL_1 ?
	       23'b01010101010101010101010 /* unspecified value */  :
	       23'b01010101010101010101010 /* unspecified value */  ;
  assign cache_ram_state_and_ctag_cset$WEA = 1'd1 ;
  assign cache_ram_state_and_ctag_cset$WEB = 1'd0 ;
  assign cache_ram_state_and_ctag_cset$ENA =
	     WILL_FIRE_RL_cache_rl_start_cache_refill ||
	     WILL_FIRE_RL_cache_rl_reset ;
  assign cache_ram_state_and_ctag_cset$ENB =
	     MUX_cache_ram_state_and_ctag_cset$b_put_1__SEL_1 ||
	     WILL_FIRE_RL_cache_rl_rereq ;

  // submodule cache_ram_word128_set
  assign cache_ram_word128_set$ADDRA =
	     MUX_cache_ram_word128_set$a_put_1__SEL_1 ?
	       cache_rg_word128_set_in_cache :
	       cache_rg_addr[11:4] ;
  always@(MUX_cache_ram_state_and_ctag_cset$b_put_1__SEL_1 or
	  req_addr or
	  MUX_cache_ram_word128_set$b_put_1__SEL_2 or
	  MUX_cache_ram_word128_set$b_put_2__VAL_2 or
	  WILL_FIRE_RL_cache_rl_rereq or
	  cache_rg_addr or
	  WILL_FIRE_RL_cache_rl_start_cache_refill or
	  MUX_cache_ram_word128_set$b_put_2__VAL_4)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_cache_ram_state_and_ctag_cset$b_put_1__SEL_1:
	  cache_ram_word128_set$ADDRB = req_addr[11:4];
      MUX_cache_ram_word128_set$b_put_1__SEL_2:
	  cache_ram_word128_set$ADDRB =
	      MUX_cache_ram_word128_set$b_put_2__VAL_2;
      WILL_FIRE_RL_cache_rl_rereq:
	  cache_ram_word128_set$ADDRB = cache_rg_addr[11:4];
      WILL_FIRE_RL_cache_rl_start_cache_refill:
	  cache_ram_word128_set$ADDRB =
	      MUX_cache_ram_word128_set$b_put_2__VAL_4;
      default: cache_ram_word128_set$ADDRB =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  assign cache_ram_word128_set$DIA =
	     MUX_cache_ram_word128_set$a_put_1__SEL_1 ?
	       MUX_cache_ram_word128_set$a_put_3__VAL_1 :
	       MUX_cache_ram_word128_set$a_put_3__VAL_2 ;
  always@(MUX_cache_ram_state_and_ctag_cset$b_put_1__SEL_1 or
	  MUX_cache_ram_word128_set$b_put_1__SEL_2 or
	  WILL_FIRE_RL_cache_rl_rereq or
	  WILL_FIRE_RL_cache_rl_start_cache_refill)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_cache_ram_state_and_ctag_cset$b_put_1__SEL_1:
	  cache_ram_word128_set$DIB =
	      130'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
      MUX_cache_ram_word128_set$b_put_1__SEL_2:
	  cache_ram_word128_set$DIB =
	      130'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
      WILL_FIRE_RL_cache_rl_rereq:
	  cache_ram_word128_set$DIB =
	      130'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
      WILL_FIRE_RL_cache_rl_start_cache_refill:
	  cache_ram_word128_set$DIB =
	      130'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
      default: cache_ram_word128_set$DIB =
		   130'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign cache_ram_word128_set$WEA = 1'd1 ;
  assign cache_ram_word128_set$WEB = 1'd0 ;
  assign cache_ram_word128_set$ENA =
	     WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	     cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 ||
	     WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	     cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d537 ;
  assign cache_ram_word128_set$ENB =
	     MUX_cache_ram_state_and_ctag_cset$b_put_1__SEL_1 ||
	     WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	     cache_rg_word128_set_in_cache[1:0] != 2'd3 ||
	     WILL_FIRE_RL_cache_rl_rereq ||
	     WILL_FIRE_RL_cache_rl_start_cache_refill ;

  // submodule cache_soc_map
  assign cache_soc_map$m_is_IO_addr_addr = 64'h0 ;
  assign cache_soc_map$m_is_mem_addr_addr = 64'h0 ;
  assign cache_soc_map$m_is_near_mem_IO_addr_addr = 64'h0 ;

  // remaining internal signals
  assign IF_cache_rg_addr_BITS_4_TO_0_EQ_0_THEN_1_ELSE_0__q36 =
	     (cache_rg_addr[4:0] == 5'd0) ? 32'd1 : 32'd0 ;
  assign IF_cache_rg_op_0_EQ_0_1_OR_cache_rg_op_0_EQ_2__ETC___d168 =
	     (cache_rg_op == 2'd0 ||
	      cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00010) ?
	       4'd8 :
	       IF_cache_rg_op_0_EQ_1_8_OR_cache_rg_op_0_EQ_2__ETC___d167 ;
  assign IF_cache_rg_op_0_EQ_0_1_OR_cache_rg_op_0_EQ_2__ETC___d457 =
	     (cache_rg_op == 2'd0 ||
	      cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00010) ?
	       x__h20367 :
	       x__h25903 ;
  assign IF_cache_rg_op_0_EQ_1_8_OR_cache_rg_op_0_EQ_2__ETC___d134 =
	     (cache_rg_op == 2'd1 ||
	      cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00011) ?
	       cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00011 &&
	       lrsc_result__h21900 ||
	       NOT_cache_master_xactor_clearing_read__0_8_AND_ETC___d122 :
	       !cache_ram_state_and_ctag_cset$DOB[22] ||
	       !cache_ram_state_and_ctag_cset_b_read__24_BITS__ETC___d130 ||
	       NOT_cache_master_xactor_clearing_read__0_8_AND_ETC___d122 ;
  assign IF_cache_rg_op_0_EQ_1_8_OR_cache_rg_op_0_EQ_2__ETC___d167 =
	     (cache_rg_op == 2'd1 ||
	      cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00011) ?
	       4'd11 :
	       ((!cache_ram_state_and_ctag_cset$DOB[22] ||
		 !cache_ram_state_and_ctag_cset_b_read__24_BITS__ETC___d130) ?
		  4'd8 :
		  4'd11) ;
  assign IF_cache_rg_op_0_EQ_1_8_OR_cache_rg_op_0_EQ_2__ETC___d786 =
	     (cache_rg_op == 2'd1 ||
	      cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00011) ?
	       mem_req_wr_data_wdata__h26580 :
	       mem_req_wr_data_wdata__h31635 ;
  assign IF_cache_rg_op_0_EQ_1_8_OR_cache_rg_op_0_EQ_2__ETC___d799 =
	     (cache_rg_op == 2'd1 ||
	      cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00011) ?
	       { 1'd1, mem_req_wr_data_wuser__h26583 } :
	       3'd4 ;
  assign IF_cache_rg_width_code_94_EQ_2_99_THEN_SEXT_IF_ETC___d1246 =
	     (cache_rg_width_code == 3'd2) ? b__h39119 : x__h39172[63:0] ;
  assign IF_cache_rg_width_code_94_EQ_2_99_THEN_SEXT_IF_ETC___d529 =
	     (cache_rg_width_code == 3'd2) ? b__h27509 : x__h27562[63:0] ;
  assign IF_cache_rg_width_code_94_EQ_2_99_THEN_SEXT_ca_ETC___d657 =
	     (cache_rg_width_code == 3'd2) ?
	       b__h28633 :
	       cache_rg_st_amo_val[63:0] ;
  assign IF_cache_rg_width_code_94_EQ_3_03_THEN_IF_cach_ETC___d278 =
	     (cache_rg_width_code == 3'd3) ?
	       ((cache_rg_addr[3:0] == 4'h0) ?
		  cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[128] :
		  cache_rg_addr[3:0] == 4'h8 &&
		  cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[129]) :
	       cache_rg_width_code == 3'd4 &&
	       cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[128] ;
  assign NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55 =
	     cache_cfg_verbosity > 4'd1 ;
  assign NOT_cache_cfg_verbosity_read__3_ULE_2_76___d877 =
	     cache_cfg_verbosity > 4'd2 ;
  assign NOT_cache_f_reset_reqs_notEmpty__4_37_AND_cach_ETC___d148 =
	     !cache_f_reset_reqs$EMPTY_N && cache_rg_state == 4'd3 &&
	     (cache_rg_op != 2'd0 &&
	      (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00010) ||
	      cache_crg_sb_to_load_delay$port0__write_1 == 11'd0) ;
  assign NOT_cache_f_reset_reqs_notEmpty__4_37_AND_cach_ETC___d924 =
	     !cache_f_reset_reqs$EMPTY_N && cache_rg_state == 4'd12 &&
	     (cache_rg_op == 2'd0 ||
	      cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00010) ;
  assign NOT_cache_master_xactor_clearing_read__0_8_AND_ETC___d122 =
	     !cache_master_xactor_clearing &&
	     cache_ctr_wr_rsps_pending_inrg_read__2_MINUS_c_ETC___d111 !=
	     4'd15 &&
	     !cache_master_xactor_shim_awff_rv[98] &&
	     !cache_master_xactor_shim_wff_rv[147] ;
  assign NOT_cache_ram_state_and_ctag_cset_b_read__24_B_ETC___d175 =
	     (!cache_ram_state_and_ctag_cset$DOB[22] ||
	      !cache_ram_state_and_ctag_cset_b_read__24_BITS__ETC___d130) &&
	     cache_rg_op == 2'd2 &&
	     cache_rg_amo_funct7[6:2] == 5'b00010 &&
	     cache_rg_addr_05_EQ_cache_rg_lrsc_pa_04___d173 ;
  assign NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d163 =
	     cache_rg_op != 2'd0 &&
	     (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00010) &&
	     (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00011 ||
	      cache_rg_lrsc_valid &&
	      cache_rg_lrsc_pa_04_EQ_cache_rg_addr_05___d106) ;
  assign NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d772 =
	     cache_rg_op != 2'd0 &&
	     (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00010) &&
	     (cache_rg_op_0_EQ_1_8_OR_cache_rg_op_0_EQ_2_2_A_ETC___d770 ||
	      NOT_cache_rg_op_0_EQ_1_8_81_AND_NOT_cache_rg_o_ETC___d534) ;
  assign NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d819 =
	     (cache_rg_op == 2'd1 ||
	      cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00011) &&
	     NOT_cache_rg_op_0_EQ_2_2_41_OR_NOT_cache_rg_am_ETC___d817 ;
  assign NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d827 =
	     (cache_rg_op == 2'd1 ||
	      cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00011) &&
	     NOT_cache_rg_op_0_EQ_2_2_41_OR_NOT_cache_rg_am_ETC___d825 ;
  assign NOT_cache_rg_op_0_EQ_1_8_81_AND_NOT_cache_rg_o_ETC___d184 =
	     cache_rg_op != 2'd1 &&
	     (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00011) &&
	     cache_ram_state_and_ctag_cset$DOB[22] &&
	     cache_ram_state_and_ctag_cset_b_read__24_BITS__ETC___d130 &&
	     cache_rg_addr_05_EQ_cache_rg_lrsc_pa_04___d173 ;
  assign NOT_cache_rg_op_0_EQ_1_8_81_AND_NOT_cache_rg_o_ETC___d534 =
	     cache_rg_op != 2'd1 &&
	     (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00011) &&
	     cache_ram_state_and_ctag_cset$DOB[22] &&
	     cache_ram_state_and_ctag_cset_b_read__24_BITS__ETC___d130 ;
  assign NOT_cache_rg_op_0_EQ_1_8_81_AND_NOT_cache_rg_o_ETC___d766 =
	     cache_rg_op != 2'd1 &&
	     (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00011) &&
	     cache_ram_state_and_ctag_cset$DOB[22] &&
	     cache_ram_state_and_ctag_cset_b_read__24_BITS__ETC___d130 &&
	     (cache_rg_width_code == 3'd0 || cache_rg_width_code == 3'd1) ;
  assign NOT_cache_rg_op_0_EQ_1_8_81_AND_NOT_cache_rg_o_ETC___d835 =
	     cache_rg_op != 2'd1 &&
	     (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00011) &&
	     (!cache_ram_state_and_ctag_cset$DOB[22] ||
	      !cache_ram_state_and_ctag_cset_b_read__24_BITS__ETC___d130) &&
	     NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55 ;
  assign NOT_cache_rg_op_0_EQ_1_8_81_AND_NOT_cache_rg_o_ETC___d838 =
	     cache_rg_op != 2'd1 &&
	     (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00011) &&
	     cache_ram_state_and_ctag_cset$DOB[22] &&
	     cache_ram_state_and_ctag_cset_b_read__24_BITS__ETC___d130 &&
	     NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55 ;
  assign NOT_cache_rg_op_0_EQ_1_8_81_AND_NOT_cache_rg_o_ETC___d843 =
	     cache_rg_op != 2'd1 &&
	     (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00011) &&
	     cache_ram_state_and_ctag_cset$DOB[22] &&
	     cache_ram_state_and_ctag_cset_b_read__24_BITS__ETC___d130 &&
	     cache_rg_addr_05_EQ_cache_rg_lrsc_pa_04___d173 &&
	     NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55 ;
  assign NOT_cache_rg_op_0_EQ_2_2_41_OR_NOT_cache_rg_am_ETC___d532 =
	     (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00011 ||
	      cache_rg_lrsc_valid &&
	      cache_rg_lrsc_pa_04_EQ_cache_rg_addr_05___d106) &&
	     cache_ram_state_and_ctag_cset$DOB[22] &&
	     cache_ram_state_and_ctag_cset_b_read__24_BITS__ETC___d130 ;
  assign NOT_cache_rg_op_0_EQ_2_2_41_OR_NOT_cache_rg_am_ETC___d764 =
	     (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00011 ||
	      cache_rg_lrsc_valid &&
	      cache_rg_lrsc_pa_04_EQ_cache_rg_addr_05___d106) &&
	     cache_ram_state_and_ctag_cset$DOB[22] &&
	     cache_ram_state_and_ctag_cset_b_read__24_BITS__ETC___d130 &&
	     (cache_rg_width_code == 3'd0 || cache_rg_width_code == 3'd1) ;
  assign NOT_cache_rg_op_0_EQ_2_2_41_OR_NOT_cache_rg_am_ETC___d817 =
	     (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00011 ||
	      cache_rg_lrsc_valid &&
	      cache_rg_lrsc_pa_04_EQ_cache_rg_addr_05___d106) &&
	     cache_ram_state_and_ctag_cset$DOB[22] &&
	     cache_ram_state_and_ctag_cset_b_read__24_BITS__ETC___d130 &&
	     NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55 ;
  assign NOT_cache_rg_op_0_EQ_2_2_41_OR_NOT_cache_rg_am_ETC___d821 =
	     (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00011 ||
	      cache_rg_lrsc_valid &&
	      cache_rg_lrsc_pa_04_EQ_cache_rg_addr_05___d106) &&
	     (!cache_ram_state_and_ctag_cset$DOB[22] ||
	      !cache_ram_state_and_ctag_cset_b_read__24_BITS__ETC___d130) &&
	     NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55 ;
  assign NOT_cache_rg_op_0_EQ_2_2_41_OR_NOT_cache_rg_am_ETC___d825 =
	     (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00011 ||
	      cache_rg_lrsc_valid &&
	      cache_rg_lrsc_pa_04_EQ_cache_rg_addr_05___d106) &&
	     NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55 ;
  assign NOT_req_width_code_EQ_0b0_338_339_AND_NOT_req__ETC___d1358 =
	     req_width_code != 3'b0 &&
	     (req_width_code != 3'b001 || req_addr[0]) &&
	     (req_width_code != 3'b010 || req_addr[1:0] != 2'b0) &&
	     (req_width_code != 3'b011 || req_addr[2:0] != 3'b0) ;
  assign SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d284 =
	     { {120{cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q19[7]}},
	       cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q19 } ;
  assign SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d289 =
	     { {120{cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q31[7]}},
	       cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q31 } ;
  assign SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d294 =
	     { {120{cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q15[7]}},
	       cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q15 } ;
  assign SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d299 =
	     { {120{cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q30[7]}},
	       cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q30 } ;
  assign SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d304 =
	     { {120{cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q13[7]}},
	       cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q13 } ;
  assign SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d309 =
	     { {120{cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q29[7]}},
	       cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q29 } ;
  assign SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d314 =
	     { {120{cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q12[7]}},
	       cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q12 } ;
  assign SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d319 =
	     { {120{cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q28[7]}},
	       cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q28 } ;
  assign SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d323 =
	     { {120{cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q9[7]}},
	       cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q9 } ;
  assign SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d328 =
	     { {120{cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q27[7]}},
	       cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q27 } ;
  assign SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d333 =
	     { {120{cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q7[7]}},
	       cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q7 } ;
  assign SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d338 =
	     { {120{cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q26[7]}},
	       cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q26 } ;
  assign SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d343 =
	     { {120{cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q5[7]}},
	       cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q5 } ;
  assign SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d348 =
	     { {120{cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q25[7]}},
	       cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q25 } ;
  assign SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d353 =
	     { {120{cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q3[7]}},
	       cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q3 } ;
  assign SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d358 =
	     { {120{cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q24[7]}},
	       cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q24 } ;
  assign SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d378 =
	     { {112{cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q17[15]}},
	       cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q17 } ;
  assign SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d382 =
	     { {112{cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q14[15]}},
	       cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q14 } ;
  assign SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d386 =
	     { {112{cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q11[15]}},
	       cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q11 } ;
  assign SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d390 =
	     { {112{cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q10[15]}},
	       cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q10 } ;
  assign SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d394 =
	     { {112{cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q8[15]}},
	       cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q8 } ;
  assign SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d398 =
	     { {112{cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q6[15]}},
	       cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q6 } ;
  assign SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d402 =
	     { {112{cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q4[15]}},
	       cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q4 } ;
  assign SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d406 =
	     { {112{cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q2[15]}},
	       cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q2 } ;
  assign SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d418 =
	     { {96{cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q21[31]}},
	       cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q21 } ;
  assign SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d422 =
	     { {96{cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q20[31]}},
	       cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q20 } ;
  assign SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d426 =
	     { {96{cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q18[31]}},
	       cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q18 } ;
  assign SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d430 =
	     { {96{cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q16[31]}},
	       cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q16 } ;
  assign SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d438 =
	     { {64{cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q22[63]}},
	       cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q22 } ;
  assign SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d442 =
	     { {64{cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q23[63]}},
	       cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q23 } ;
  assign _0__q35 = 2'd0 ;
  assign _theResult___snd_fst__h26589 =
	     cache_rg_st_amo_val[127:0] << shift_bits__h31505 ;
  assign _theResult___snd_fst__h31644 =
	     { 64'd0, x__h27392 } << shift_bits__h31505 ;
  assign _theResult___snd_fst__h37532 =
	     cache_rg_st_amo_val[127:0] << shift_bits__h38831 ;
  assign _theResult___snd_fst__h38970 =
	     word128__h38828 << shift_bits__h38831 ;
  assign b__h27509 =
	     { {32{x7562_BITS_31_TO_0__q32[31]}}, x7562_BITS_31_TO_0__q32 } ;
  assign b__h28633 =
	     { {32{cache_rg_st_amo_val_BITS_31_TO_0__q1[31]}},
	       cache_rg_st_amo_val_BITS_31_TO_0__q1 } ;
  assign b__h39119 =
	     { {32{x9172_BITS_31_TO_0__q98[31]}}, x9172_BITS_31_TO_0__q98 } ;
  assign cache_ctr_wr_rsps_pending_inrg_read__2_MINUS_c_ETC___d111 =
	     cache_ctr_wr_rsps_pending_inrg -
	     cache_ctr_wr_rsps_pending_outrg ;
  assign cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d490 =
	     EN_commit && cache_rg_op != 2'd0 &&
	     (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00010) &&
	     (cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00011 ||
	      cache_rg_op != 2'd1 && cache_ram_state_and_ctag_cset$DOB[22] &&
	      cache_ram_state_and_ctag_cset_b_read__24_BITS__ETC___d130) ;
  assign cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d537 =
	     EN_commit && cache_rg_op != 2'd0 &&
	     (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00010) &&
	     cache_rg_op_0_EQ_1_8_OR_cache_rg_op_0_EQ_2_2_A_ETC___d535 ;
  assign cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d840 =
	     EN_commit && cache_rg_op != 2'd0 &&
	     (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00010) &&
	     NOT_cache_rg_op_0_EQ_1_8_81_AND_NOT_cache_rg_o_ETC___d838 ;
  assign cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d847 =
	     EN_commit && cache_rg_op != 2'd0 &&
	     (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00010) &&
	     NOT_cache_rg_op_0_EQ_1_8_81_AND_NOT_cache_rg_o_ETC___d534 ;
  assign cache_f_reset_reqs_i_notEmpty__3_AND_cache_f_r_ETC___d66 =
	     cache_f_reset_reqs$EMPTY_N &&
	     (cache_f_reset_reqs$D_OUT || !cache_master_xactor_clearing) &&
	     (cache_rg_cset_in_cache != 6'd63 || cache_f_reset_rsps$FULL_N) ;
  assign cache_master_xactor_shim_arff_rvport1__read_B_ETC__q37 =
	     cache_master_xactor_shim_arff_rv$port1__read[97:0] ;
  assign cache_master_xactor_shim_awff_rvport1__read_B_ETC__q99 =
	     cache_master_xactor_shim_awff_rv$port1__read[97:0] ;
  assign cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q38 =
	     cache_master_xactor_shim_rff_rv$port1__read[68:5] ;
  assign cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q39 =
	     cache_master_xactor_shim_rff_rv$port1__read[12:5] ;
  assign cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q40 =
	     cache_master_xactor_shim_rff_rv$port1__read[20:5] ;
  assign cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q41 =
	     cache_master_xactor_shim_rff_rv$port1__read[36:5] ;
  assign cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q42 =
	     cache_master_xactor_shim_rff_rv$port1__read[20:13] ;
  assign cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q43 =
	     cache_master_xactor_shim_rff_rv$port1__read[28:21] ;
  assign cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q44 =
	     cache_master_xactor_shim_rff_rv$port1__read[36:21] ;
  assign cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q45 =
	     cache_master_xactor_shim_rff_rv$port1__read[36:29] ;
  assign cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q46 =
	     cache_master_xactor_shim_rff_rv$port1__read[44:37] ;
  assign cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q47 =
	     cache_master_xactor_shim_rff_rv$port1__read[52:37] ;
  assign cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q48 =
	     cache_master_xactor_shim_rff_rv$port1__read[68:37] ;
  assign cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q49 =
	     cache_master_xactor_shim_rff_rv$port1__read[52:45] ;
  assign cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q50 =
	     cache_master_xactor_shim_rff_rv$port1__read[60:53] ;
  assign cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q51 =
	     cache_master_xactor_shim_rff_rv$port1__read[68:53] ;
  assign cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q52 =
	     cache_master_xactor_shim_rff_rv$port1__read[68:61] ;
  assign cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q53 =
	     cache_master_xactor_shim_rff_rv$port1__read[132:69] ;
  assign cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q54 =
	     cache_master_xactor_shim_rff_rv$port1__read[76:69] ;
  assign cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q55 =
	     cache_master_xactor_shim_rff_rv$port1__read[84:69] ;
  assign cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q56 =
	     cache_master_xactor_shim_rff_rv$port1__read[100:69] ;
  assign cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q57 =
	     cache_master_xactor_shim_rff_rv$port1__read[84:77] ;
  assign cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q58 =
	     cache_master_xactor_shim_rff_rv$port1__read[92:85] ;
  assign cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q59 =
	     cache_master_xactor_shim_rff_rv$port1__read[100:85] ;
  assign cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q60 =
	     cache_master_xactor_shim_rff_rv$port1__read[100:93] ;
  assign cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q61 =
	     cache_master_xactor_shim_rff_rv$port1__read[108:101] ;
  assign cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q62 =
	     cache_master_xactor_shim_rff_rv$port1__read[116:101] ;
  assign cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q63 =
	     cache_master_xactor_shim_rff_rv$port1__read[132:101] ;
  assign cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q64 =
	     cache_master_xactor_shim_rff_rv$port1__read[116:109] ;
  assign cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q65 =
	     cache_master_xactor_shim_rff_rv$port1__read[124:117] ;
  assign cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q66 =
	     cache_master_xactor_shim_rff_rv$port1__read[132:117] ;
  assign cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q67 =
	     cache_master_xactor_shim_rff_rv$port1__read[132:125] ;
  assign cache_master_xactor_shim_wff_rvport1__read_BI_ETC__q100 =
	     cache_master_xactor_shim_wff_rv$port1__read[146:0] ;
  assign cache_ram_state_and_ctag_cset_b_read__24_BITS__ETC___d130 =
	     cache_ram_state_and_ctag_cset$DOB[21:0] == pa_ctag__h7066 ;
  assign cache_ram_state_and_ctag_cset_b_read__24_BIT_2_ETC___d176 =
	     cache_ram_state_and_ctag_cset$DOB[22] &&
	     cache_ram_state_and_ctag_cset_b_read__24_BITS__ETC___d130 &&
	     cache_rg_op == 2'd2 &&
	     cache_rg_amo_funct7[6:2] == 5'b00010 ||
	     NOT_cache_ram_state_and_ctag_cset_b_read__24_B_ETC___d175 ;
  assign cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270 =
	     cache_ram_word128_set$DOB & y__h7514 ;
  assign cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q10 =
	     cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[63:48] ;
  assign cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q11 =
	     cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[47:32] ;
  assign cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q12 =
	     cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[55:48] ;
  assign cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q13 =
	     cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[39:32] ;
  assign cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q14 =
	     cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[31:16] ;
  assign cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q15 =
	     cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[23:16] ;
  assign cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q16 =
	     cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[127:96] ;
  assign cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q17 =
	     cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[15:0] ;
  assign cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q18 =
	     cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[95:64] ;
  assign cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q19 =
	     cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[7:0] ;
  assign cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q2 =
	     cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[127:112] ;
  assign cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q20 =
	     cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[63:32] ;
  assign cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q21 =
	     cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[31:0] ;
  assign cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q22 =
	     cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[63:0] ;
  assign cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q23 =
	     cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[127:64] ;
  assign cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q24 =
	     cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[127:120] ;
  assign cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q25 =
	     cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[111:104] ;
  assign cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q26 =
	     cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[95:88] ;
  assign cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q27 =
	     cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[79:72] ;
  assign cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q28 =
	     cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[63:56] ;
  assign cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q29 =
	     cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[47:40] ;
  assign cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q3 =
	     cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[119:112] ;
  assign cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q30 =
	     cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[31:24] ;
  assign cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q31 =
	     cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[15:8] ;
  assign cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q4 =
	     cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[111:96] ;
  assign cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q5 =
	     cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[103:96] ;
  assign cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q6 =
	     cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[95:80] ;
  assign cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q7 =
	     cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[87:80] ;
  assign cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q8 =
	     cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[79:64] ;
  assign cache_ram_word128_set_b_read__57_AND_cache_ram_ETC__q9 =
	     cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[71:64] ;
  assign cache_ram_word128_set_b_read__57_BITS_129_TO_1_ETC___d548 =
	     cache_ram_word128_set$DOB[129:128] & y__h27255 ;
  assign cache_rg_addr_05_EQ_cache_rg_lrsc_pa_04___d173 =
	     cache_rg_addr == cache_rg_lrsc_pa ;
  assign cache_rg_amo_funct7_3_BITS_6_TO_2_4_EQ_0b10_5__ETC___d484 =
	     cache_rg_amo_funct7[6:2] == 5'b00010 &&
	     (!cache_ram_state_and_ctag_cset$DOB[22] ||
	      !cache_ram_state_and_ctag_cset_b_read__24_BITS__ETC___d130) &&
	     cache_rg_addr_05_EQ_cache_rg_lrsc_pa_04___d173 &&
	     NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55 ;
  assign cache_rg_lrsc_pa_04_EQ_cache_rg_addr_05___d106 =
	     cache_rg_lrsc_pa == cache_rg_addr ;
  assign cache_rg_op_0_EQ_0_1_OR_cache_rg_op_0_EQ_2_2_A_ETC___d158 =
	     (cache_rg_op == 2'd0 ||
	      cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00010) &&
	     (!cache_ram_state_and_ctag_cset$DOB[22] ||
	      !cache_ram_state_and_ctag_cset_b_read__24_BITS__ETC___d130) ;
  assign cache_rg_op_0_EQ_0_1_OR_cache_rg_op_0_EQ_2_2_A_ETC___d187 =
	     (cache_rg_op == 2'd0 ||
	      cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00010) &&
	     cache_ram_state_and_ctag_cset_b_read__24_BIT_2_ETC___d176 ||
	     cache_rg_op != 2'd0 &&
	     (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00010) &&
	     cache_rg_op_0_EQ_1_8_OR_cache_rg_op_0_EQ_2_2_A_ETC___d185 ;
  assign cache_rg_op_0_EQ_0_1_OR_cache_rg_op_0_EQ_2_2_A_ETC___d189 =
	     (cache_rg_op == 2'd0 ||
	      cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00010) &&
	     cache_ram_state_and_ctag_cset$DOB[22] &&
	     cache_ram_state_and_ctag_cset_b_read__24_BITS__ETC___d130 ;
  assign cache_rg_op_0_EQ_0_1_OR_cache_rg_op_0_EQ_2_2_A_ETC___d192 =
	     cache_rg_op_0_EQ_0_1_OR_cache_rg_op_0_EQ_2_2_A_ETC___d189 ||
	     cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00011 &&
	     lrsc_result__h21900 ;
  assign cache_rg_op_0_EQ_0_1_OR_cache_rg_op_0_EQ_2_2_A_ETC___d280 =
	     (cache_rg_op == 2'd0 ||
	      cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00010) &&
	     cache_rg_width_code != 3'd0 &&
	     cache_rg_width_code != 3'd1 &&
	     cache_rg_width_code != 3'd2 &&
	     IF_cache_rg_width_code_94_EQ_3_03_THEN_IF_cach_ETC___d278 ;
  assign cache_rg_op_0_EQ_0_1_OR_cache_rg_op_0_EQ_2_2_A_ETC___d467 =
	     (cache_rg_op == 2'd0 ||
	      cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00010) &&
	     cache_ram_state_and_ctag_cset$DOB[22] &&
	     cache_ram_state_and_ctag_cset_b_read__24_BITS__ETC___d130 &&
	     NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55 ;
  assign cache_rg_op_0_EQ_0_1_OR_cache_rg_op_0_EQ_2_2_A_ETC___d480 =
	     (cache_rg_op == 2'd0 ||
	      cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00010) &&
	     (!cache_ram_state_and_ctag_cset$DOB[22] ||
	      !cache_ram_state_and_ctag_cset_b_read__24_BITS__ETC___d130) &&
	     NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55 ;
  assign cache_rg_op_0_EQ_1_8_OR_cache_rg_op_0_EQ_2_2_A_ETC___d185 =
	     cache_rg_op == 2'd1 &&
	     cache_rg_addr_05_EQ_cache_rg_lrsc_pa_04___d173 ||
	     cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00011 ||
	     NOT_cache_rg_op_0_EQ_1_8_81_AND_NOT_cache_rg_o_ETC___d184 ;
  assign cache_rg_op_0_EQ_1_8_OR_cache_rg_op_0_EQ_2_2_A_ETC___d535 =
	     (cache_rg_op == 2'd1 ||
	      cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00011) &&
	     NOT_cache_rg_op_0_EQ_2_2_41_OR_NOT_cache_rg_am_ETC___d532 ||
	     NOT_cache_rg_op_0_EQ_1_8_81_AND_NOT_cache_rg_o_ETC___d534 ;
  assign cache_rg_op_0_EQ_1_8_OR_cache_rg_op_0_EQ_2_2_A_ETC___d767 =
	     (cache_rg_op == 2'd1 ||
	      cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00011) &&
	     NOT_cache_rg_op_0_EQ_2_2_41_OR_NOT_cache_rg_am_ETC___d764 ||
	     NOT_cache_rg_op_0_EQ_1_8_81_AND_NOT_cache_rg_o_ETC___d766 ;
  assign cache_rg_op_0_EQ_1_8_OR_cache_rg_op_0_EQ_2_2_A_ETC___d770 =
	     (cache_rg_op == 2'd1 ||
	      cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00011) &&
	     (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00011 ||
	      cache_rg_lrsc_valid &&
	      cache_rg_lrsc_pa_04_EQ_cache_rg_addr_05___d106) ;
  assign cache_rg_op_0_EQ_2_2_AND_cache_rg_amo_funct7_3_ETC___d831 =
	     cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00011 &&
	     lrsc_result__h21900 &&
	     NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55 ;
  assign cache_rg_st_amo_val_BITS_31_TO_0__q1 = cache_rg_st_amo_val[31:0] ;
  assign cline_addr__h32315 = { cache_rg_pa[31:6], 6'd0 } ;
  assign cline_fabric_addr__h32316 = { 32'd0, cline_addr__h32315 } ;
  assign lrsc_result__h21900 =
	     !cache_rg_lrsc_valid ||
	     !cache_rg_lrsc_pa_04_EQ_cache_rg_addr_05___d106 ;
  assign mem_req_wr_addr_awaddr__h31498 = { 32'd0, cache_rg_addr } ;
  assign mem_req_wr_addr_awaddr__h38824 = { 32'd0, cache_rg_pa } ;
  assign mem_req_wr_data_wuser__h26583 =
	     (cache_rg_width_code == 3'd3) ?
	       {2{cache_rg_st_amo_val[128]}} :
	       2'd0 ;
  assign new_st_val__h27397 = { 32'd0, _theResult_____2__h27238[31:0] } ;
  assign new_st_val__h27501 =
	     IF_cache_rg_width_code_94_EQ_2_99_THEN_SEXT_IF_ETC___d529 +
	     IF_cache_rg_width_code_94_EQ_2_99_THEN_SEXT_ca_ETC___d657 ;
  assign new_st_val__h28663 = w1__h27230 ^ w2__h27232 ;
  assign new_st_val__h28668 = w1__h27230 & w2__h27232 ;
  assign new_st_val__h28673 = w1__h27230 | w2__h27232 ;
  assign new_st_val__h28678 =
	     (w1__h27230 < w2__h27232) ? w1__h27230 : w2__h27232 ;
  assign new_st_val__h28686 =
	     (w1__h27230 <= w2__h27232) ? w2__h27232 : w1__h27230 ;
  assign new_st_val__h28695 =
	     ((IF_cache_rg_width_code_94_EQ_2_99_THEN_SEXT_IF_ETC___d529 ^
	       64'h8000000000000000) <
	      (IF_cache_rg_width_code_94_EQ_2_99_THEN_SEXT_ca_ETC___d657 ^
	       64'h8000000000000000)) ?
	       w1__h27230 :
	       w2__h27232 ;
  assign new_st_val__h28703 =
	     ((IF_cache_rg_width_code_94_EQ_2_99_THEN_SEXT_IF_ETC___d529 ^
	       64'h8000000000000000) <=
	      (IF_cache_rg_width_code_94_EQ_2_99_THEN_SEXT_ca_ETC___d657 ^
	       64'h8000000000000000)) ?
	       w2__h27232 :
	       w1__h27230 ;
  assign new_st_val__h39007 = { 32'd0, _theResult_____2__h38992[31:0] } ;
  assign new_st_val__h39111 =
	     IF_cache_rg_width_code_94_EQ_2_99_THEN_SEXT_IF_ETC___d1246 +
	     IF_cache_rg_width_code_94_EQ_2_99_THEN_SEXT_ca_ETC___d657 ;
  assign new_st_val__h41440 = w1__h38984 ^ w2__h27232 ;
  assign new_st_val__h41445 = w1__h38984 & w2__h27232 ;
  assign new_st_val__h41450 = w1__h38984 | w2__h27232 ;
  assign new_st_val__h41455 =
	     (w1__h38984 < w2__h27232) ? w1__h38984 : w2__h27232 ;
  assign new_st_val__h41463 =
	     (w1__h38984 <= w2__h27232) ? w2__h27232 : w1__h38984 ;
  assign new_st_val__h41472 =
	     ((IF_cache_rg_width_code_94_EQ_2_99_THEN_SEXT_IF_ETC___d1246 ^
	       64'h8000000000000000) <
	      (IF_cache_rg_width_code_94_EQ_2_99_THEN_SEXT_ca_ETC___d657 ^
	       64'h8000000000000000)) ?
	       w1__h38984 :
	       w2__h27232 ;
  assign new_st_val__h41480 =
	     ((IF_cache_rg_width_code_94_EQ_2_99_THEN_SEXT_IF_ETC___d1246 ^
	       64'h8000000000000000) <=
	      (IF_cache_rg_width_code_94_EQ_2_99_THEN_SEXT_ca_ETC___d657 ^
	       64'h8000000000000000)) ?
	       w2__h27232 :
	       w1__h38984 ;
  assign pa_ctag__h7066 = { 2'd0, cache_rg_addr[31:12] } ;
  assign req_width_code_EQ_0b0_338_OR_req_width_code_EQ_ETC___d1374 =
	     req_width_code == 3'b0 ||
	     req_width_code == 3'b001 && !req_addr[0] ||
	     req_width_code == 3'b010 && req_addr[1:0] == 2'b0 ||
	     req_width_code == 3'b011 && req_addr[2:0] == 3'b0 ;
  assign req_width_code_EQ_0b0_338_OR_req_width_code_EQ_ETC___d1379 =
	     (req_width_code_EQ_0b0_338_OR_req_width_code_EQ_ETC___d1374 ||
	      req_width_code == 3'b100 && req_addr[3:0] == 4'b0) &&
	     NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55 ;
  assign result__h20310 =
	     cache_rg_is_unsigned ?
	       { 64'd0,
		 cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[127:64] } :
	       SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d442 ;
  assign result__h20378 =
	     cache_rg_is_unsigned ?
	       { 120'd0,
		 cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[7:0] } :
	       SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d284 ;
  assign result__h20416 =
	     cache_rg_is_unsigned ?
	       { 120'd0,
		 cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[15:8] } :
	       SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d289 ;
  assign result__h20449 =
	     cache_rg_is_unsigned ?
	       { 120'd0,
		 cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[23:16] } :
	       SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d294 ;
  assign result__h20482 =
	     cache_rg_is_unsigned ?
	       { 120'd0,
		 cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[31:24] } :
	       SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d299 ;
  assign result__h20515 =
	     cache_rg_is_unsigned ?
	       { 120'd0,
		 cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[39:32] } :
	       SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d304 ;
  assign result__h20548 =
	     cache_rg_is_unsigned ?
	       { 120'd0,
		 cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[47:40] } :
	       SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d309 ;
  assign result__h20581 =
	     cache_rg_is_unsigned ?
	       { 120'd0,
		 cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[55:48] } :
	       SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d314 ;
  assign result__h20614 =
	     cache_rg_is_unsigned ?
	       { 120'd0,
		 cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[63:56] } :
	       SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d319 ;
  assign result__h20647 =
	     cache_rg_is_unsigned ?
	       { 120'd0,
		 cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[71:64] } :
	       SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d323 ;
  assign result__h20680 =
	     cache_rg_is_unsigned ?
	       { 120'd0,
		 cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[79:72] } :
	       SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d328 ;
  assign result__h20713 =
	     cache_rg_is_unsigned ?
	       { 120'd0,
		 cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[87:80] } :
	       SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d333 ;
  assign result__h20746 =
	     cache_rg_is_unsigned ?
	       { 120'd0,
		 cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[95:88] } :
	       SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d338 ;
  assign result__h20779 =
	     cache_rg_is_unsigned ?
	       { 120'd0,
		 cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[103:96] } :
	       SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d343 ;
  assign result__h20812 =
	     cache_rg_is_unsigned ?
	       { 120'd0,
		 cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[111:104] } :
	       SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d348 ;
  assign result__h20845 =
	     cache_rg_is_unsigned ?
	       { 120'd0,
		 cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[119:112] } :
	       SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d353 ;
  assign result__h20878 =
	     cache_rg_is_unsigned ?
	       { 120'd0,
		 cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[127:120] } :
	       SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d358 ;
  assign result__h20933 =
	     cache_rg_is_unsigned ?
	       { 112'd0,
		 cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[15:0] } :
	       SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d378 ;
  assign result__h20966 =
	     cache_rg_is_unsigned ?
	       { 112'd0,
		 cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[31:16] } :
	       SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d382 ;
  assign result__h20999 =
	     cache_rg_is_unsigned ?
	       { 112'd0,
		 cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[47:32] } :
	       SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d386 ;
  assign result__h21032 =
	     cache_rg_is_unsigned ?
	       { 112'd0,
		 cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[63:48] } :
	       SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d390 ;
  assign result__h21065 =
	     cache_rg_is_unsigned ?
	       { 112'd0,
		 cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[79:64] } :
	       SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d394 ;
  assign result__h21098 =
	     cache_rg_is_unsigned ?
	       { 112'd0,
		 cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[95:80] } :
	       SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d398 ;
  assign result__h21131 =
	     cache_rg_is_unsigned ?
	       { 112'd0,
		 cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[111:96] } :
	       SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d402 ;
  assign result__h21164 =
	     cache_rg_is_unsigned ?
	       { 112'd0,
		 cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[127:112] } :
	       SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d406 ;
  assign result__h21211 =
	     cache_rg_is_unsigned ?
	       { 96'd0,
		 cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[31:0] } :
	       SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d418 ;
  assign result__h21244 =
	     cache_rg_is_unsigned ?
	       { 96'd0,
		 cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[63:32] } :
	       SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d422 ;
  assign result__h21277 =
	     cache_rg_is_unsigned ?
	       { 96'd0,
		 cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[95:64] } :
	       SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d426 ;
  assign result__h21310 =
	     cache_rg_is_unsigned ?
	       { 96'd0,
		 cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[127:96] } :
	       SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d430 ;
  assign result__h35755 =
	     cache_rg_is_unsigned ?
	       { 64'd0, cache_master_xactor_shim_rff_rv$port1__read[68:5] } :
	       { {64{cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q38[63]}},
		 cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q38 } ;
  assign result__h35780 =
	     cache_rg_is_unsigned ?
	       { 64'd0,
		 cache_master_xactor_shim_rff_rv$port1__read[132:69] } :
	       { {64{cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q53[63]}},
		 cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q53 } ;
  assign result__h35838 =
	     cache_rg_is_unsigned ?
	       { 120'd0, cache_master_xactor_shim_rff_rv$port1__read[12:5] } :
	       { {120{cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q39[7]}},
		 cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q39 } ;
  assign result__h35874 =
	     cache_rg_is_unsigned ?
	       { 120'd0,
		 cache_master_xactor_shim_rff_rv$port1__read[20:13] } :
	       { {120{cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q42[7]}},
		 cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q42 } ;
  assign result__h35907 =
	     cache_rg_is_unsigned ?
	       { 120'd0,
		 cache_master_xactor_shim_rff_rv$port1__read[28:21] } :
	       { {120{cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q43[7]}},
		 cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q43 } ;
  assign result__h35940 =
	     cache_rg_is_unsigned ?
	       { 120'd0,
		 cache_master_xactor_shim_rff_rv$port1__read[36:29] } :
	       { {120{cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q45[7]}},
		 cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q45 } ;
  assign result__h35973 =
	     cache_rg_is_unsigned ?
	       { 120'd0,
		 cache_master_xactor_shim_rff_rv$port1__read[44:37] } :
	       { {120{cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q46[7]}},
		 cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q46 } ;
  assign result__h36006 =
	     cache_rg_is_unsigned ?
	       { 120'd0,
		 cache_master_xactor_shim_rff_rv$port1__read[52:45] } :
	       { {120{cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q49[7]}},
		 cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q49 } ;
  assign result__h36039 =
	     cache_rg_is_unsigned ?
	       { 120'd0,
		 cache_master_xactor_shim_rff_rv$port1__read[60:53] } :
	       { {120{cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q50[7]}},
		 cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q50 } ;
  assign result__h36072 =
	     cache_rg_is_unsigned ?
	       { 120'd0,
		 cache_master_xactor_shim_rff_rv$port1__read[68:61] } :
	       { {120{cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q52[7]}},
		 cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q52 } ;
  assign result__h36105 =
	     cache_rg_is_unsigned ?
	       { 120'd0,
		 cache_master_xactor_shim_rff_rv$port1__read[76:69] } :
	       { {120{cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q54[7]}},
		 cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q54 } ;
  assign result__h36138 =
	     cache_rg_is_unsigned ?
	       { 120'd0,
		 cache_master_xactor_shim_rff_rv$port1__read[84:77] } :
	       { {120{cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q57[7]}},
		 cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q57 } ;
  assign result__h36171 =
	     cache_rg_is_unsigned ?
	       { 120'd0,
		 cache_master_xactor_shim_rff_rv$port1__read[92:85] } :
	       { {120{cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q58[7]}},
		 cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q58 } ;
  assign result__h36204 =
	     cache_rg_is_unsigned ?
	       { 120'd0,
		 cache_master_xactor_shim_rff_rv$port1__read[100:93] } :
	       { {120{cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q60[7]}},
		 cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q60 } ;
  assign result__h36237 =
	     cache_rg_is_unsigned ?
	       { 120'd0,
		 cache_master_xactor_shim_rff_rv$port1__read[108:101] } :
	       { {120{cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q61[7]}},
		 cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q61 } ;
  assign result__h36270 =
	     cache_rg_is_unsigned ?
	       { 120'd0,
		 cache_master_xactor_shim_rff_rv$port1__read[116:109] } :
	       { {120{cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q64[7]}},
		 cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q64 } ;
  assign result__h36303 =
	     cache_rg_is_unsigned ?
	       { 120'd0,
		 cache_master_xactor_shim_rff_rv$port1__read[124:117] } :
	       { {120{cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q65[7]}},
		 cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q65 } ;
  assign result__h36336 =
	     cache_rg_is_unsigned ?
	       { 120'd0,
		 cache_master_xactor_shim_rff_rv$port1__read[132:125] } :
	       { {120{cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q67[7]}},
		 cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q67 } ;
  assign result__h36391 =
	     cache_rg_is_unsigned ?
	       { 112'd0, cache_master_xactor_shim_rff_rv$port1__read[20:5] } :
	       { {112{cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q40[15]}},
		 cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q40 } ;
  assign result__h36424 =
	     cache_rg_is_unsigned ?
	       { 112'd0,
		 cache_master_xactor_shim_rff_rv$port1__read[36:21] } :
	       { {112{cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q44[15]}},
		 cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q44 } ;
  assign result__h36457 =
	     cache_rg_is_unsigned ?
	       { 112'd0,
		 cache_master_xactor_shim_rff_rv$port1__read[52:37] } :
	       { {112{cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q47[15]}},
		 cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q47 } ;
  assign result__h36490 =
	     cache_rg_is_unsigned ?
	       { 112'd0,
		 cache_master_xactor_shim_rff_rv$port1__read[68:53] } :
	       { {112{cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q51[15]}},
		 cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q51 } ;
  assign result__h36523 =
	     cache_rg_is_unsigned ?
	       { 112'd0,
		 cache_master_xactor_shim_rff_rv$port1__read[84:69] } :
	       { {112{cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q55[15]}},
		 cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q55 } ;
  assign result__h36556 =
	     cache_rg_is_unsigned ?
	       { 112'd0,
		 cache_master_xactor_shim_rff_rv$port1__read[100:85] } :
	       { {112{cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q59[15]}},
		 cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q59 } ;
  assign result__h36589 =
	     cache_rg_is_unsigned ?
	       { 112'd0,
		 cache_master_xactor_shim_rff_rv$port1__read[116:101] } :
	       { {112{cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q62[15]}},
		 cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q62 } ;
  assign result__h36622 =
	     cache_rg_is_unsigned ?
	       { 112'd0,
		 cache_master_xactor_shim_rff_rv$port1__read[132:117] } :
	       { {112{cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q66[15]}},
		 cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q66 } ;
  assign result__h36669 =
	     cache_rg_is_unsigned ?
	       { 96'd0, cache_master_xactor_shim_rff_rv$port1__read[36:5] } :
	       { {96{cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q41[31]}},
		 cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q41 } ;
  assign result__h36702 =
	     cache_rg_is_unsigned ?
	       { 96'd0, cache_master_xactor_shim_rff_rv$port1__read[68:37] } :
	       { {96{cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q48[31]}},
		 cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q48 } ;
  assign result__h36735 =
	     cache_rg_is_unsigned ?
	       { 96'd0,
		 cache_master_xactor_shim_rff_rv$port1__read[100:69] } :
	       { {96{cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q56[31]}},
		 cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q56 } ;
  assign result__h36768 =
	     cache_rg_is_unsigned ?
	       { 96'd0,
		 cache_master_xactor_shim_rff_rv$port1__read[132:101] } :
	       { {96{cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q63[31]}},
		 cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q63 } ;
  assign result__h39254 =
	     { {120{x5827_BITS_7_TO_0__q68[7]}}, x5827_BITS_7_TO_0__q68 } ;
  assign result__h40423 =
	     { {120{x5827_BITS_15_TO_8__q72[7]}}, x5827_BITS_15_TO_8__q72 } ;
  assign result__h40455 =
	     { {120{x5827_BITS_23_TO_16__q74[7]}},
	       x5827_BITS_23_TO_16__q74 } ;
  assign result__h40487 =
	     { {120{x5827_BITS_31_TO_24__q75[7]}},
	       x5827_BITS_31_TO_24__q75 } ;
  assign result__h40519 =
	     { {120{x5827_BITS_39_TO_32__q77[7]}},
	       x5827_BITS_39_TO_32__q77 } ;
  assign result__h40551 =
	     { {120{x5827_BITS_47_TO_40__q79[7]}},
	       x5827_BITS_47_TO_40__q79 } ;
  assign result__h40583 =
	     { {120{x5827_BITS_55_TO_48__q80[7]}},
	       x5827_BITS_55_TO_48__q80 } ;
  assign result__h40615 =
	     { {120{x5827_BITS_63_TO_56__q81[7]}},
	       x5827_BITS_63_TO_56__q81 } ;
  assign result__h40647 =
	     { {120{x5827_BITS_71_TO_64__q83[7]}},
	       x5827_BITS_71_TO_64__q83 } ;
  assign result__h40679 =
	     { {120{x5827_BITS_79_TO_72__q87[7]}},
	       x5827_BITS_79_TO_72__q87 } ;
  assign result__h40711 =
	     { {120{x5827_BITS_87_TO_80__q88[7]}},
	       x5827_BITS_87_TO_80__q88 } ;
  assign result__h40743 =
	     { {120{x5827_BITS_95_TO_88__q90[7]}},
	       x5827_BITS_95_TO_88__q90 } ;
  assign result__h40775 =
	     { {120{x5827_BITS_103_TO_96__q91[7]}},
	       x5827_BITS_103_TO_96__q91 } ;
  assign result__h40807 =
	     { {120{x5827_BITS_111_TO_104__q94[7]}},
	       x5827_BITS_111_TO_104__q94 } ;
  assign result__h40839 =
	     { {120{x5827_BITS_119_TO_112__q95[7]}},
	       x5827_BITS_119_TO_112__q95 } ;
  assign result__h40871 =
	     { {120{x5827_BITS_127_TO_120__q96[7]}},
	       x5827_BITS_127_TO_120__q96 } ;
  assign result__h40925 =
	     { {112{x5827_BITS_15_TO_0__q69[15]}}, x5827_BITS_15_TO_0__q69 } ;
  assign result__h40957 =
	     { {112{x5827_BITS_31_TO_16__q73[15]}},
	       x5827_BITS_31_TO_16__q73 } ;
  assign result__h40989 =
	     { {112{x5827_BITS_47_TO_32__q76[15]}},
	       x5827_BITS_47_TO_32__q76 } ;
  assign result__h41021 =
	     { {112{x5827_BITS_63_TO_48__q82[15]}},
	       x5827_BITS_63_TO_48__q82 } ;
  assign result__h41053 =
	     { {112{x5827_BITS_79_TO_64__q84[15]}},
	       x5827_BITS_79_TO_64__q84 } ;
  assign result__h41085 =
	     { {112{x5827_BITS_95_TO_80__q89[15]}},
	       x5827_BITS_95_TO_80__q89 } ;
  assign result__h41117 =
	     { {112{x5827_BITS_111_TO_96__q92[15]}},
	       x5827_BITS_111_TO_96__q92 } ;
  assign result__h41149 =
	     { {112{x5827_BITS_127_TO_112__q97[15]}},
	       x5827_BITS_127_TO_112__q97 } ;
  assign result__h41195 =
	     { {96{x5827_BITS_31_TO_0__q70[31]}}, x5827_BITS_31_TO_0__q70 } ;
  assign result__h41227 =
	     { {96{x5827_BITS_63_TO_32__q78[31]}},
	       x5827_BITS_63_TO_32__q78 } ;
  assign result__h41259 =
	     { {96{x5827_BITS_95_TO_64__q85[31]}},
	       x5827_BITS_95_TO_64__q85 } ;
  assign result__h41291 =
	     { {96{x5827_BITS_127_TO_96__q93[31]}},
	       x5827_BITS_127_TO_96__q93 } ;
  assign result__h41345 =
	     { {64{x5827_BITS_63_TO_0__q71[63]}}, x5827_BITS_63_TO_0__q71 } ;
  assign result__h41374 =
	     { {64{x5827_BITS_127_TO_64__q86[63]}},
	       x5827_BITS_127_TO_64__q86 } ;
  assign result__h7464 =
	     cache_rg_is_unsigned ?
	       { 64'd0,
		 cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[63:0] } :
	       SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d438 ;
  assign shift_bits__h31505 = { cache_rg_addr[3:0], 3'b0 } ;
  assign shift_bits__h38831 = { cache_rg_pa[3:0], 3'b0 } ;
  assign strobe128__h31563 = 16'b0000000000000001 << cache_rg_addr[3:0] ;
  assign strobe128__h31566 = 16'b0000000000000011 << cache_rg_addr[3:0] ;
  assign strobe128__h31569 = 16'b0000000000001111 << cache_rg_addr[3:0] ;
  assign strobe128__h31572 = 16'b0000000011111111 << cache_rg_addr[3:0] ;
  assign strobe128__h38889 = 16'b0000000000000001 << cache_rg_pa[3:0] ;
  assign strobe128__h38892 = 16'b0000000000000011 << cache_rg_pa[3:0] ;
  assign strobe128__h38895 = 16'b0000000000001111 << cache_rg_pa[3:0] ;
  assign strobe128__h38898 = 16'b0000000011111111 << cache_rg_pa[3:0] ;
  assign w1___1__h27464 = { 32'd0, x__h27562[31:0] } ;
  assign w1___1__h39074 = { 32'd0, x__h39172[31:0] } ;
  assign w1__h27230 =
	     (cache_rg_width_code == 3'd2) ?
	       w1___1__h27464 :
	       x__h27562[63:0] ;
  assign w1__h38984 =
	     (cache_rg_width_code == 3'd2) ?
	       w1___1__h39074 :
	       x__h39172[63:0] ;
  assign w2__h27232 =
	     (cache_rg_width_code == 3'd2) ?
	       { 32'd0, cache_rg_st_amo_val[31:0] } :
	       cache_rg_st_amo_val[63:0] ;
  assign word128__h38828 = { 64'd0, x__h39002 } ;
  assign x5827_BITS_103_TO_96__q91 = x__h35827[103:96] ;
  assign x5827_BITS_111_TO_104__q94 = x__h35827[111:104] ;
  assign x5827_BITS_111_TO_96__q92 = x__h35827[111:96] ;
  assign x5827_BITS_119_TO_112__q95 = x__h35827[119:112] ;
  assign x5827_BITS_127_TO_112__q97 = x__h35827[127:112] ;
  assign x5827_BITS_127_TO_120__q96 = x__h35827[127:120] ;
  assign x5827_BITS_127_TO_64__q86 = x__h35827[127:64] ;
  assign x5827_BITS_127_TO_96__q93 = x__h35827[127:96] ;
  assign x5827_BITS_15_TO_0__q69 = x__h35827[15:0] ;
  assign x5827_BITS_15_TO_8__q72 = x__h35827[15:8] ;
  assign x5827_BITS_23_TO_16__q74 = x__h35827[23:16] ;
  assign x5827_BITS_31_TO_0__q70 = x__h35827[31:0] ;
  assign x5827_BITS_31_TO_16__q73 = x__h35827[31:16] ;
  assign x5827_BITS_31_TO_24__q75 = x__h35827[31:24] ;
  assign x5827_BITS_39_TO_32__q77 = x__h35827[39:32] ;
  assign x5827_BITS_47_TO_32__q76 = x__h35827[47:32] ;
  assign x5827_BITS_47_TO_40__q79 = x__h35827[47:40] ;
  assign x5827_BITS_55_TO_48__q80 = x__h35827[55:48] ;
  assign x5827_BITS_63_TO_0__q71 = x__h35827[63:0] ;
  assign x5827_BITS_63_TO_32__q78 = x__h35827[63:32] ;
  assign x5827_BITS_63_TO_48__q82 = x__h35827[63:48] ;
  assign x5827_BITS_63_TO_56__q81 = x__h35827[63:56] ;
  assign x5827_BITS_71_TO_64__q83 = x__h35827[71:64] ;
  assign x5827_BITS_79_TO_64__q84 = x__h35827[79:64] ;
  assign x5827_BITS_79_TO_72__q87 = x__h35827[79:72] ;
  assign x5827_BITS_7_TO_0__q68 = x__h35827[7:0] ;
  assign x5827_BITS_87_TO_80__q88 = x__h35827[87:80] ;
  assign x5827_BITS_95_TO_64__q85 = x__h35827[95:64] ;
  assign x5827_BITS_95_TO_80__q89 = x__h35827[95:80] ;
  assign x5827_BITS_95_TO_88__q90 = x__h35827[95:88] ;
  assign x7562_BITS_31_TO_0__q32 = x__h27562[31:0] ;
  assign x9172_BITS_31_TO_0__q98 = x__h39172[31:0] ;
  assign x__h22651 =
	     (cache_rg_width_code == 3'd3 && cache_rg_st_amo_val[128]) ?
	       cache_ram_word128_set$DOB[129:128] | x__h27180 :
	       cache_ram_word128_set_b_read__57_BITS_129_TO_1_ETC___d548 ;
  assign x__h27180 = 2'd1 << x__h27274 ;
  assign x__h27274 = { 3'd0, cache_rg_addr[3] } ;
  assign x__h27392 =
	     (cache_rg_width_code == 3'd2) ?
	       new_st_val__h27397 :
	       _theResult_____2__h27238 ;
  assign x__h39002 =
	     (cache_rg_width_code == 3'd2) ?
	       new_st_val__h39007 :
	       _theResult_____2__h38992 ;
  assign y__h27255 = ~x__h27180 ;
  assign y__h7514 =
	     {130{cache_ram_state_and_ctag_cset$DOB[22] &&
		  cache_ram_state_and_ctag_cset_b_read__24_BITS__ETC___d130}} ;
  always@(cache_rg_width_code)
  begin
    case (cache_rg_width_code)
      3'd0, 3'd1, 3'd2, 3'd3, 3'd4: x__h25903 = 128'd1;
      default: x__h25903 = 128'd0;
    endcase
  end
  always@(cache_rg_width_code)
  begin
    case (cache_rg_width_code)
      3'd0, 3'd1, 3'd2, 3'd3: size_val__h38280 = cache_rg_width_code;
      default: size_val__h38280 = 3'b100;
    endcase
  end
  always@(cache_rg_width_code)
  begin
    case (cache_rg_width_code)
      3'd0, 3'd1, 3'd2, 3'd3, 3'd4:
	  _theResult___fst_val__h38908 = cache_rg_width_code;
      default: _theResult___fst_val__h38908 = 3'b111;
    endcase
  end
  always@(cache_rg_width_code or
	  strobe128__h31563 or
	  strobe128__h31566 or strobe128__h31569 or strobe128__h31572)
  begin
    case (cache_rg_width_code)
      3'd0: mem_req_wr_data_wstrb__h31636 = strobe128__h31563;
      3'd1: mem_req_wr_data_wstrb__h31636 = strobe128__h31566;
      3'd2: mem_req_wr_data_wstrb__h31636 = strobe128__h31569;
      3'd3: mem_req_wr_data_wstrb__h31636 = strobe128__h31572;
      3'd4: mem_req_wr_data_wstrb__h31636 = 16'b1111111111111111;
      default: mem_req_wr_data_wstrb__h31636 = 16'd0;
    endcase
  end
  always@(cache_rg_width_code or
	  strobe128__h38889 or
	  strobe128__h38892 or strobe128__h38895 or strobe128__h38898)
  begin
    case (cache_rg_width_code)
      3'd0: mem_req_wr_data_wstrb__h38962 = strobe128__h38889;
      3'd1: mem_req_wr_data_wstrb__h38962 = strobe128__h38892;
      3'd2: mem_req_wr_data_wstrb__h38962 = strobe128__h38895;
      3'd3: mem_req_wr_data_wstrb__h38962 = strobe128__h38898;
      3'd4: mem_req_wr_data_wstrb__h38962 = 16'b1111111111111111;
      default: mem_req_wr_data_wstrb__h38962 = 16'd0;
    endcase
  end
  always@(cache_rg_width_code or
	  cache_rg_st_amo_val or _theResult___snd_fst__h37532)
  begin
    case (cache_rg_width_code)
      3'd0, 3'd1, 3'd2, 3'd3:
	  mem_req_wr_data_wdata__h37523 = _theResult___snd_fst__h37532;
      default: mem_req_wr_data_wdata__h37523 = cache_rg_st_amo_val[127:0];
    endcase
  end
  always@(cache_rg_width_code or
	  cache_rg_st_amo_val or _theResult___snd_fst__h26589)
  begin
    case (cache_rg_width_code)
      3'd0, 3'd1, 3'd2, 3'd3:
	  mem_req_wr_data_wdata__h26580 = _theResult___snd_fst__h26589;
      default: mem_req_wr_data_wdata__h26580 = cache_rg_st_amo_val[127:0];
    endcase
  end
  always@(cache_rg_addr or
	  SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d438 or
	  SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d442)
  begin
    case (cache_rg_addr[3:0])
      4'h0:
	  _theResult___fst__h28568 =
	      SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d438;
      4'h8:
	  _theResult___fst__h28568 =
	      SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d442;
      default: _theResult___fst__h28568 = 128'd0;
    endcase
  end
  always@(cache_rg_addr or result__h7464 or result__h20310)
  begin
    case (cache_rg_addr[3:0])
      4'h0: _theResult___fst__h7462 = result__h7464;
      4'h8: _theResult___fst__h7462 = result__h20310;
      default: _theResult___fst__h7462 = 128'd0;
    endcase
  end
  always@(cache_rg_addr or
	  result__h21211 or
	  result__h21244 or result__h21277 or result__h21310)
  begin
    case (cache_rg_addr[3:0])
      4'h0:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d435 =
	      result__h21211;
      4'h4:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d435 =
	      result__h21244;
      4'h8:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d435 =
	      result__h21277;
      4'hC:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d435 =
	      result__h21310;
      default: IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d435 =
		   128'd0;
    endcase
  end
  always@(cache_rg_addr or
	  SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d418 or
	  SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d422 or
	  SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d426 or
	  SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d430)
  begin
    case (cache_rg_addr[3:0])
      4'h0:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d519 =
	      SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d418;
      4'h4:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d519 =
	      SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d422;
      4'h8:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d519 =
	      SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d426;
      4'hC:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d519 =
	      SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d430;
      default: IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d519 =
		   128'd0;
    endcase
  end
  always@(cache_rg_addr or
	  SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d378 or
	  SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d382 or
	  SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d386 or
	  SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d390 or
	  SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d394 or
	  SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d398 or
	  SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d402 or
	  SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d406)
  begin
    case (cache_rg_addr[3:0])
      4'h0:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d515 =
	      SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d378;
      4'h2:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d515 =
	      SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d382;
      4'h4:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d515 =
	      SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d386;
      4'h6:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d515 =
	      SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d390;
      4'h8:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d515 =
	      SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d394;
      4'hA:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d515 =
	      SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d398;
      4'hC:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d515 =
	      SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d402;
      4'hE:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d515 =
	      SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d406;
      default: IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d515 =
		   128'd0;
    endcase
  end
  always@(cache_rg_addr or
	  result__h20933 or
	  result__h20966 or
	  result__h20999 or
	  result__h21032 or
	  result__h21065 or
	  result__h21098 or result__h21131 or result__h21164)
  begin
    case (cache_rg_addr[3:0])
      4'h0:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d415 =
	      result__h20933;
      4'h2:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d415 =
	      result__h20966;
      4'h4:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d415 =
	      result__h20999;
      4'h6:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d415 =
	      result__h21032;
      4'h8:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d415 =
	      result__h21065;
      4'hA:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d415 =
	      result__h21098;
      4'hC:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d415 =
	      result__h21131;
      4'hE:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d415 =
	      result__h21164;
      default: IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d415 =
		   128'd0;
    endcase
  end
  always@(cache_rg_addr or
	  result__h20378 or
	  result__h20416 or
	  result__h20449 or
	  result__h20482 or
	  result__h20515 or
	  result__h20548 or
	  result__h20581 or
	  result__h20614 or
	  result__h20647 or
	  result__h20680 or
	  result__h20713 or
	  result__h20746 or
	  result__h20779 or
	  result__h20812 or result__h20845 or result__h20878)
  begin
    case (cache_rg_addr[3:0])
      4'h0:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d375 =
	      result__h20378;
      4'h1:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d375 =
	      result__h20416;
      4'h2:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d375 =
	      result__h20449;
      4'h3:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d375 =
	      result__h20482;
      4'h4:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d375 =
	      result__h20515;
      4'h5:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d375 =
	      result__h20548;
      4'h6:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d375 =
	      result__h20581;
      4'h7:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d375 =
	      result__h20614;
      4'h8:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d375 =
	      result__h20647;
      4'h9:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d375 =
	      result__h20680;
      4'hA:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d375 =
	      result__h20713;
      4'hB:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d375 =
	      result__h20746;
      4'hC:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d375 =
	      result__h20779;
      4'hD:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d375 =
	      result__h20812;
      4'hE:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d375 =
	      result__h20845;
      4'hF:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d375 =
	      result__h20878;
    endcase
  end
  always@(cache_rg_width_code or
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d375 or
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d415 or
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d435 or
	  _theResult___fst__h7462 or
	  cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270)
  begin
    case (cache_rg_width_code)
      3'd0:
	  x__h20367 =
	      IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d375;
      3'd1:
	  x__h20367 =
	      IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d415;
      3'd2:
	  x__h20367 =
	      IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d435;
      3'd3: x__h20367 = _theResult___fst__h7462;
      3'd4:
	  x__h20367 =
	      cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[127:0];
      default: x__h20367 = 128'd0;
    endcase
  end
  always@(cache_rg_addr or
	  SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d284 or
	  SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d289 or
	  SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d294 or
	  SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d299 or
	  SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d304 or
	  SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d309 or
	  SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d314 or
	  SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d319 or
	  SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d323 or
	  SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d328 or
	  SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d333 or
	  SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d338 or
	  SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d343 or
	  SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d348 or
	  SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d353 or
	  SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d358)
  begin
    case (cache_rg_addr[3:0])
      4'h0:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d507 =
	      SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d284;
      4'h1:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d507 =
	      SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d289;
      4'h2:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d507 =
	      SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d294;
      4'h3:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d507 =
	      SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d299;
      4'h4:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d507 =
	      SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d304;
      4'h5:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d507 =
	      SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d309;
      4'h6:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d507 =
	      SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d314;
      4'h7:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d507 =
	      SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d319;
      4'h8:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d507 =
	      SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d323;
      4'h9:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d507 =
	      SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d328;
      4'hA:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d507 =
	      SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d333;
      4'hB:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d507 =
	      SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d338;
      4'hC:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d507 =
	      SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d343;
      4'hD:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d507 =
	      SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d348;
      4'hE:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d507 =
	      SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d353;
      4'hF:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d507 =
	      SEXT_cache_ram_word128_set_b_read__57_AND_cach_ETC___d358;
    endcase
  end
  always@(cache_rg_width_code or
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d507 or
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d515 or
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d519 or
	  _theResult___fst__h28568 or
	  cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270)
  begin
    case (cache_rg_width_code)
      3'd0:
	  x__h27562 =
	      IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d507;
      3'd1:
	  x__h27562 =
	      IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d515;
      3'd2:
	  x__h27562 =
	      IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d519;
      3'd3: x__h27562 = _theResult___fst__h28568;
      3'd4:
	  x__h27562 =
	      cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270[127:0];
      default: x__h27562 = 128'd0;
    endcase
  end
  always@(cache_rg_addr or cache_ram_word128_set$DOB or cache_rg_st_amo_val)
  begin
    case (cache_rg_addr[3:0])
      4'h0:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d639 =
	      { cache_ram_word128_set$DOB[127:32],
		cache_rg_st_amo_val[31:0] };
      4'h4:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d639 =
	      { cache_ram_word128_set$DOB[127:64],
		cache_rg_st_amo_val[31:0],
		cache_ram_word128_set$DOB[31:0] };
      4'h8:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d639 =
	      { cache_ram_word128_set$DOB[127:96],
		cache_rg_st_amo_val[31:0],
		cache_ram_word128_set$DOB[63:0] };
      4'hC:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d639 =
	      { cache_rg_st_amo_val[31:0], cache_ram_word128_set$DOB[95:0] };
      default: IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d639 =
		   cache_ram_word128_set$DOB[127:0];
    endcase
  end
  always@(cache_rg_addr or cache_ram_word128_set$DOB or cache_rg_st_amo_val)
  begin
    case (cache_rg_addr[3:0])
      4'h0:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d630 =
	      { cache_ram_word128_set$DOB[127:16],
		cache_rg_st_amo_val[15:0] };
      4'h2:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d630 =
	      { cache_ram_word128_set$DOB[127:32],
		cache_rg_st_amo_val[15:0],
		cache_ram_word128_set$DOB[15:0] };
      4'h4:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d630 =
	      { cache_ram_word128_set$DOB[127:48],
		cache_rg_st_amo_val[15:0],
		cache_ram_word128_set$DOB[31:0] };
      4'h6:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d630 =
	      { cache_ram_word128_set$DOB[127:64],
		cache_rg_st_amo_val[15:0],
		cache_ram_word128_set$DOB[47:0] };
      4'h8:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d630 =
	      { cache_ram_word128_set$DOB[127:80],
		cache_rg_st_amo_val[15:0],
		cache_ram_word128_set$DOB[63:0] };
      4'hA:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d630 =
	      { cache_ram_word128_set$DOB[127:96],
		cache_rg_st_amo_val[15:0],
		cache_ram_word128_set$DOB[79:0] };
      4'hC:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d630 =
	      { cache_ram_word128_set$DOB[127:112],
		cache_rg_st_amo_val[15:0],
		cache_ram_word128_set$DOB[95:0] };
      4'hE:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d630 =
	      { cache_rg_st_amo_val[15:0], cache_ram_word128_set$DOB[111:0] };
      default: IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d630 =
		   cache_ram_word128_set$DOB[127:0];
    endcase
  end
  always@(cache_rg_addr or cache_ram_word128_set$DOB or cache_rg_st_amo_val)
  begin
    case (cache_rg_addr[3:0])
      4'h0:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d613 =
	      { cache_ram_word128_set$DOB[127:8], cache_rg_st_amo_val[7:0] };
      4'h1:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d613 =
	      { cache_ram_word128_set$DOB[127:16],
		cache_rg_st_amo_val[7:0],
		cache_ram_word128_set$DOB[7:0] };
      4'h2:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d613 =
	      { cache_ram_word128_set$DOB[127:24],
		cache_rg_st_amo_val[7:0],
		cache_ram_word128_set$DOB[15:0] };
      4'h3:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d613 =
	      { cache_ram_word128_set$DOB[127:32],
		cache_rg_st_amo_val[7:0],
		cache_ram_word128_set$DOB[23:0] };
      4'h4:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d613 =
	      { cache_ram_word128_set$DOB[127:40],
		cache_rg_st_amo_val[7:0],
		cache_ram_word128_set$DOB[31:0] };
      4'h5:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d613 =
	      { cache_ram_word128_set$DOB[127:48],
		cache_rg_st_amo_val[7:0],
		cache_ram_word128_set$DOB[39:0] };
      4'h6:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d613 =
	      { cache_ram_word128_set$DOB[127:56],
		cache_rg_st_amo_val[7:0],
		cache_ram_word128_set$DOB[47:0] };
      4'h7:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d613 =
	      { cache_ram_word128_set$DOB[127:64],
		cache_rg_st_amo_val[7:0],
		cache_ram_word128_set$DOB[55:0] };
      4'h8:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d613 =
	      { cache_ram_word128_set$DOB[127:72],
		cache_rg_st_amo_val[7:0],
		cache_ram_word128_set$DOB[63:0] };
      4'h9:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d613 =
	      { cache_ram_word128_set$DOB[127:80],
		cache_rg_st_amo_val[7:0],
		cache_ram_word128_set$DOB[71:0] };
      4'hA:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d613 =
	      { cache_ram_word128_set$DOB[127:88],
		cache_rg_st_amo_val[7:0],
		cache_ram_word128_set$DOB[79:0] };
      4'hB:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d613 =
	      { cache_ram_word128_set$DOB[127:96],
		cache_rg_st_amo_val[7:0],
		cache_ram_word128_set$DOB[87:0] };
      4'hC:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d613 =
	      { cache_ram_word128_set$DOB[127:104],
		cache_rg_st_amo_val[7:0],
		cache_ram_word128_set$DOB[95:0] };
      4'hD:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d613 =
	      { cache_ram_word128_set$DOB[127:112],
		cache_rg_st_amo_val[7:0],
		cache_ram_word128_set$DOB[103:0] };
      4'hE:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d613 =
	      { cache_ram_word128_set$DOB[127:120],
		cache_rg_st_amo_val[7:0],
		cache_ram_word128_set$DOB[111:0] };
      4'hF:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d613 =
	      { cache_rg_st_amo_val[7:0], cache_ram_word128_set$DOB[119:0] };
    endcase
  end
  always@(cache_rg_addr or cache_ram_word128_set$DOB or cache_rg_st_amo_val)
  begin
    case (cache_rg_addr[3:0])
      4'h0:
	  CASE_cache_rg_addr_BITS_3_TO_0_0x0_cache_ram_w_ETC__q33 =
	      { cache_ram_word128_set$DOB[127:64],
		cache_rg_st_amo_val[63:0] };
      4'h8:
	  CASE_cache_rg_addr_BITS_3_TO_0_0x0_cache_ram_w_ETC__q33 =
	      { cache_rg_st_amo_val[63:0], cache_ram_word128_set$DOB[63:0] };
      default: CASE_cache_rg_addr_BITS_3_TO_0_0x0_cache_ram_w_ETC__q33 =
		   cache_ram_word128_set$DOB[127:0];
    endcase
  end
  always@(cache_rg_width_code or
	  cache_ram_word128_set$DOB or
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d613 or
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d630 or
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d639 or
	  CASE_cache_rg_addr_BITS_3_TO_0_0x0_cache_ram_w_ETC__q33 or
	  cache_rg_st_amo_val)
  begin
    case (cache_rg_width_code)
      3'd0:
	  x__h22790 =
	      IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d613;
      3'd1:
	  x__h22790 =
	      IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d630;
      3'd2:
	  x__h22790 =
	      IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d639;
      3'd3:
	  x__h22790 = CASE_cache_rg_addr_BITS_3_TO_0_0x0_cache_ram_w_ETC__q33;
      3'd4: x__h22790 = cache_rg_st_amo_val[127:0];
      default: x__h22790 = cache_ram_word128_set$DOB[127:0];
    endcase
  end
  always@(cache_rg_amo_funct7 or
	  new_st_val__h28703 or
	  new_st_val__h27501 or
	  w2__h27232 or
	  new_st_val__h28663 or
	  new_st_val__h28673 or
	  new_st_val__h28668 or
	  new_st_val__h28695 or new_st_val__h28678 or new_st_val__h28686)
  begin
    case (cache_rg_amo_funct7[6:2])
      5'b0: _theResult_____2__h27238 = new_st_val__h27501;
      5'b00001: _theResult_____2__h27238 = w2__h27232;
      5'b00100: _theResult_____2__h27238 = new_st_val__h28663;
      5'b01000: _theResult_____2__h27238 = new_st_val__h28673;
      5'b01100: _theResult_____2__h27238 = new_st_val__h28668;
      5'b10000: _theResult_____2__h27238 = new_st_val__h28695;
      5'b11000: _theResult_____2__h27238 = new_st_val__h28678;
      5'b11100: _theResult_____2__h27238 = new_st_val__h28686;
      default: _theResult_____2__h27238 = new_st_val__h28703;
    endcase
  end
  always@(cache_rg_width_code or x__h27392 or _theResult___snd_fst__h31644)
  begin
    case (cache_rg_width_code)
      3'd0, 3'd1, 3'd2, 3'd3:
	  mem_req_wr_data_wdata__h31635 = _theResult___snd_fst__h31644;
      default: mem_req_wr_data_wdata__h31635 = { 64'd0, x__h27392 };
    endcase
  end
  always@(cache_rg_addr or cache_ram_word128_set$DOB or x__h27392)
  begin
    case (cache_rg_addr[3:0])
      4'h0:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d749 =
	      { cache_ram_word128_set$DOB[127:32], x__h27392[31:0] };
      4'h4:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d749 =
	      { cache_ram_word128_set$DOB[127:64],
		x__h27392[31:0],
		cache_ram_word128_set$DOB[31:0] };
      4'h8:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d749 =
	      { cache_ram_word128_set$DOB[127:96],
		x__h27392[31:0],
		cache_ram_word128_set$DOB[63:0] };
      4'hC:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d749 =
	      { x__h27392[31:0], cache_ram_word128_set$DOB[95:0] };
      default: IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d749 =
		   cache_ram_word128_set$DOB[127:0];
    endcase
  end
  always@(cache_rg_addr or cache_ram_word128_set$DOB or x__h27392)
  begin
    case (cache_rg_addr[3:0])
      4'h0:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d740 =
	      { cache_ram_word128_set$DOB[127:16], x__h27392[15:0] };
      4'h2:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d740 =
	      { cache_ram_word128_set$DOB[127:32],
		x__h27392[15:0],
		cache_ram_word128_set$DOB[15:0] };
      4'h4:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d740 =
	      { cache_ram_word128_set$DOB[127:48],
		x__h27392[15:0],
		cache_ram_word128_set$DOB[31:0] };
      4'h6:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d740 =
	      { cache_ram_word128_set$DOB[127:64],
		x__h27392[15:0],
		cache_ram_word128_set$DOB[47:0] };
      4'h8:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d740 =
	      { cache_ram_word128_set$DOB[127:80],
		x__h27392[15:0],
		cache_ram_word128_set$DOB[63:0] };
      4'hA:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d740 =
	      { cache_ram_word128_set$DOB[127:96],
		x__h27392[15:0],
		cache_ram_word128_set$DOB[79:0] };
      4'hC:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d740 =
	      { cache_ram_word128_set$DOB[127:112],
		x__h27392[15:0],
		cache_ram_word128_set$DOB[95:0] };
      4'hE:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d740 =
	      { x__h27392[15:0], cache_ram_word128_set$DOB[111:0] };
      default: IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d740 =
		   cache_ram_word128_set$DOB[127:0];
    endcase
  end
  always@(cache_rg_addr or cache_ram_word128_set$DOB or x__h27392)
  begin
    case (cache_rg_addr[3:0])
      4'h0:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d723 =
	      { cache_ram_word128_set$DOB[127:8], x__h27392[7:0] };
      4'h1:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d723 =
	      { cache_ram_word128_set$DOB[127:16],
		x__h27392[7:0],
		cache_ram_word128_set$DOB[7:0] };
      4'h2:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d723 =
	      { cache_ram_word128_set$DOB[127:24],
		x__h27392[7:0],
		cache_ram_word128_set$DOB[15:0] };
      4'h3:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d723 =
	      { cache_ram_word128_set$DOB[127:32],
		x__h27392[7:0],
		cache_ram_word128_set$DOB[23:0] };
      4'h4:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d723 =
	      { cache_ram_word128_set$DOB[127:40],
		x__h27392[7:0],
		cache_ram_word128_set$DOB[31:0] };
      4'h5:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d723 =
	      { cache_ram_word128_set$DOB[127:48],
		x__h27392[7:0],
		cache_ram_word128_set$DOB[39:0] };
      4'h6:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d723 =
	      { cache_ram_word128_set$DOB[127:56],
		x__h27392[7:0],
		cache_ram_word128_set$DOB[47:0] };
      4'h7:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d723 =
	      { cache_ram_word128_set$DOB[127:64],
		x__h27392[7:0],
		cache_ram_word128_set$DOB[55:0] };
      4'h8:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d723 =
	      { cache_ram_word128_set$DOB[127:72],
		x__h27392[7:0],
		cache_ram_word128_set$DOB[63:0] };
      4'h9:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d723 =
	      { cache_ram_word128_set$DOB[127:80],
		x__h27392[7:0],
		cache_ram_word128_set$DOB[71:0] };
      4'hA:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d723 =
	      { cache_ram_word128_set$DOB[127:88],
		x__h27392[7:0],
		cache_ram_word128_set$DOB[79:0] };
      4'hB:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d723 =
	      { cache_ram_word128_set$DOB[127:96],
		x__h27392[7:0],
		cache_ram_word128_set$DOB[87:0] };
      4'hC:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d723 =
	      { cache_ram_word128_set$DOB[127:104],
		x__h27392[7:0],
		cache_ram_word128_set$DOB[95:0] };
      4'hD:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d723 =
	      { cache_ram_word128_set$DOB[127:112],
		x__h27392[7:0],
		cache_ram_word128_set$DOB[103:0] };
      4'hE:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d723 =
	      { cache_ram_word128_set$DOB[127:120],
		x__h27392[7:0],
		cache_ram_word128_set$DOB[111:0] };
      4'hF:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d723 =
	      { x__h27392[7:0], cache_ram_word128_set$DOB[119:0] };
    endcase
  end
  always@(cache_rg_addr or cache_ram_word128_set$DOB or x__h27392)
  begin
    case (cache_rg_addr[3:0])
      4'h0:
	  CASE_cache_rg_addr_BITS_3_TO_0_0x0_cache_ram_w_ETC__q34 =
	      { cache_ram_word128_set$DOB[127:64], x__h27392 };
      4'h8:
	  CASE_cache_rg_addr_BITS_3_TO_0_0x0_cache_ram_w_ETC__q34 =
	      { x__h27392, cache_ram_word128_set$DOB[63:0] };
      default: CASE_cache_rg_addr_BITS_3_TO_0_0x0_cache_ram_w_ETC__q34 =
		   cache_ram_word128_set$DOB[127:0];
    endcase
  end
  always@(cache_rg_width_code or
	  cache_ram_word128_set$DOB or
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d723 or
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d740 or
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d749 or
	  CASE_cache_rg_addr_BITS_3_TO_0_0x0_cache_ram_w_ETC__q34 or
	  x__h27392)
  begin
    case (cache_rg_width_code)
      3'd0:
	  x__h27294 =
	      IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d723;
      3'd1:
	  x__h27294 =
	      IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d740;
      3'd2:
	  x__h27294 =
	      IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d749;
      3'd3:
	  x__h27294 = CASE_cache_rg_addr_BITS_3_TO_0_0x0_cache_ram_w_ETC__q34;
      3'd4: x__h27294 = { 64'd0, x__h27392 };
      default: x__h27294 = cache_ram_word128_set$DOB[127:0];
    endcase
  end
  always@(cache_rg_addr or result__h35755 or result__h35780)
  begin
    case (cache_rg_addr[3:0])
      4'h0: _theResult___fst__h35753 = result__h35755;
      4'h8: _theResult___fst__h35753 = result__h35780;
      default: _theResult___fst__h35753 = 128'd0;
    endcase
  end
  always@(cache_rg_addr or
	  result__h36669 or
	  result__h36702 or result__h36735 or result__h36768)
  begin
    case (cache_rg_addr[3:0])
      4'h0:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1083 =
	      result__h36669;
      4'h4:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1083 =
	      result__h36702;
      4'h8:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1083 =
	      result__h36735;
      4'hC:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1083 =
	      result__h36768;
      default: IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1083 =
		   128'd0;
    endcase
  end
  always@(cache_rg_addr or
	  result__h36391 or
	  result__h36424 or
	  result__h36457 or
	  result__h36490 or
	  result__h36523 or
	  result__h36556 or result__h36589 or result__h36622)
  begin
    case (cache_rg_addr[3:0])
      4'h0:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1063 =
	      result__h36391;
      4'h2:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1063 =
	      result__h36424;
      4'h4:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1063 =
	      result__h36457;
      4'h6:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1063 =
	      result__h36490;
      4'h8:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1063 =
	      result__h36523;
      4'hA:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1063 =
	      result__h36556;
      4'hC:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1063 =
	      result__h36589;
      4'hE:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1063 =
	      result__h36622;
      default: IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1063 =
		   128'd0;
    endcase
  end
  always@(cache_rg_addr or
	  result__h35838 or
	  result__h35874 or
	  result__h35907 or
	  result__h35940 or
	  result__h35973 or
	  result__h36006 or
	  result__h36039 or
	  result__h36072 or
	  result__h36105 or
	  result__h36138 or
	  result__h36171 or
	  result__h36204 or
	  result__h36237 or
	  result__h36270 or result__h36303 or result__h36336)
  begin
    case (cache_rg_addr[3:0])
      4'h0:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1023 =
	      result__h35838;
      4'h1:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1023 =
	      result__h35874;
      4'h2:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1023 =
	      result__h35907;
      4'h3:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1023 =
	      result__h35940;
      4'h4:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1023 =
	      result__h35973;
      4'h5:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1023 =
	      result__h36006;
      4'h6:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1023 =
	      result__h36039;
      4'h7:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1023 =
	      result__h36072;
      4'h8:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1023 =
	      result__h36105;
      4'h9:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1023 =
	      result__h36138;
      4'hA:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1023 =
	      result__h36171;
      4'hB:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1023 =
	      result__h36204;
      4'hC:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1023 =
	      result__h36237;
      4'hD:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1023 =
	      result__h36270;
      4'hE:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1023 =
	      result__h36303;
      4'hF:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1023 =
	      result__h36336;
    endcase
  end
  always@(cache_rg_width_code or
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1023 or
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1063 or
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1083 or
	  _theResult___fst__h35753 or
	  cache_master_xactor_shim_rff_rv$port1__read)
  begin
    case (cache_rg_width_code)
      3'd0:
	  x__h35827 =
	      IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1023;
      3'd1:
	  x__h35827 =
	      IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1063;
      3'd2:
	  x__h35827 =
	      IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1083;
      3'd3: x__h35827 = _theResult___fst__h35753;
      3'd4: x__h35827 = cache_master_xactor_shim_rff_rv$port1__read[132:5];
      default: x__h35827 = 128'd0;
    endcase
  end
  always@(cache_rg_addr or result__h41345 or result__h41374)
  begin
    case (cache_rg_addr[3:0])
      4'h0: _theResult___fst__h41343 = result__h41345;
      4'h8: _theResult___fst__h41343 = result__h41374;
      default: _theResult___fst__h41343 = 128'd0;
    endcase
  end
  always@(cache_rg_addr or
	  result__h41195 or
	  result__h41227 or result__h41259 or result__h41291)
  begin
    case (cache_rg_addr[3:0])
      4'h0:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1231 =
	      result__h41195;
      4'h4:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1231 =
	      result__h41227;
      4'h8:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1231 =
	      result__h41259;
      4'hC:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1231 =
	      result__h41291;
      default: IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1231 =
		   128'd0;
    endcase
  end
  always@(cache_rg_addr or
	  result__h40925 or
	  result__h40957 or
	  result__h40989 or
	  result__h41021 or
	  result__h41053 or
	  result__h41085 or result__h41117 or result__h41149)
  begin
    case (cache_rg_addr[3:0])
      4'h0:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1219 =
	      result__h40925;
      4'h2:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1219 =
	      result__h40957;
      4'h4:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1219 =
	      result__h40989;
      4'h6:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1219 =
	      result__h41021;
      4'h8:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1219 =
	      result__h41053;
      4'hA:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1219 =
	      result__h41085;
      4'hC:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1219 =
	      result__h41117;
      4'hE:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1219 =
	      result__h41149;
      default: IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1219 =
		   128'd0;
    endcase
  end
  always@(cache_rg_addr or
	  result__h39254 or
	  result__h40423 or
	  result__h40455 or
	  result__h40487 or
	  result__h40519 or
	  result__h40551 or
	  result__h40583 or
	  result__h40615 or
	  result__h40647 or
	  result__h40679 or
	  result__h40711 or
	  result__h40743 or
	  result__h40775 or
	  result__h40807 or result__h40839 or result__h40871)
  begin
    case (cache_rg_addr[3:0])
      4'h0:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1195 =
	      result__h39254;
      4'h1:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1195 =
	      result__h40423;
      4'h2:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1195 =
	      result__h40455;
      4'h3:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1195 =
	      result__h40487;
      4'h4:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1195 =
	      result__h40519;
      4'h5:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1195 =
	      result__h40551;
      4'h6:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1195 =
	      result__h40583;
      4'h7:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1195 =
	      result__h40615;
      4'h8:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1195 =
	      result__h40647;
      4'h9:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1195 =
	      result__h40679;
      4'hA:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1195 =
	      result__h40711;
      4'hB:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1195 =
	      result__h40743;
      4'hC:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1195 =
	      result__h40775;
      4'hD:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1195 =
	      result__h40807;
      4'hE:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1195 =
	      result__h40839;
      4'hF:
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1195 =
	      result__h40871;
    endcase
  end
  always@(cache_rg_width_code or
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1195 or
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1219 or
	  IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1231 or
	  _theResult___fst__h41343 or x__h35827)
  begin
    case (cache_rg_width_code)
      3'd0:
	  x__h39172 =
	      IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1195;
      3'd1:
	  x__h39172 =
	      IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1219;
      3'd2:
	  x__h39172 =
	      IF_cache_rg_addr_05_BITS_3_TO_0_54_EQ_0x0_04_T_ETC___d1231;
      3'd3: x__h39172 = _theResult___fst__h41343;
      3'd4: x__h39172 = x__h35827;
      default: x__h39172 = 128'd0;
    endcase
  end
  always@(cache_rg_amo_funct7 or
	  new_st_val__h41480 or
	  new_st_val__h39111 or
	  w2__h27232 or
	  new_st_val__h41440 or
	  new_st_val__h41450 or
	  new_st_val__h41445 or
	  new_st_val__h41472 or new_st_val__h41455 or new_st_val__h41463)
  begin
    case (cache_rg_amo_funct7[6:2])
      5'b0: _theResult_____2__h38992 = new_st_val__h39111;
      5'b00001: _theResult_____2__h38992 = w2__h27232;
      5'b00100: _theResult_____2__h38992 = new_st_val__h41440;
      5'b01000: _theResult_____2__h38992 = new_st_val__h41450;
      5'b01100: _theResult_____2__h38992 = new_st_val__h41445;
      5'b10000: _theResult_____2__h38992 = new_st_val__h41472;
      5'b11000: _theResult_____2__h38992 = new_st_val__h41455;
      5'b11100: _theResult_____2__h38992 = new_st_val__h41463;
      default: _theResult_____2__h38992 = new_st_val__h41480;
    endcase
  end
  always@(cache_rg_width_code or
	  word128__h38828 or _theResult___snd_fst__h38970)
  begin
    case (cache_rg_width_code)
      3'd0, 3'd1, 3'd2, 3'd3:
	  mem_req_wr_data_wdata__h38961 = _theResult___snd_fst__h38970;
      default: mem_req_wr_data_wdata__h38961 = word128__h38828;
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        cache_cfg_verbosity <= `BSV_ASSIGNMENT_DELAY 4'd0;
	cache_crg_sb_to_load_delay <= `BSV_ASSIGNMENT_DELAY 11'd0;
	cache_ctr_wr_rsps_pending_inrg <= `BSV_ASSIGNMENT_DELAY 4'd0;
	cache_ctr_wr_rsps_pending_outrg <= `BSV_ASSIGNMENT_DELAY 4'd0;
	cache_master_xactor_clearing <= `BSV_ASSIGNMENT_DELAY 1'd0;
	cache_master_xactor_shim_arff_rv <= `BSV_ASSIGNMENT_DELAY
	    99'h2AAAAAAAAAAAAAAAAAAAAAAAA;
	cache_master_xactor_shim_awff_rv <= `BSV_ASSIGNMENT_DELAY
	    99'h2AAAAAAAAAAAAAAAAAAAAAAAA;
	cache_master_xactor_shim_bff_rv <= `BSV_ASSIGNMENT_DELAY 8'd42;
	cache_master_xactor_shim_rff_rv <= `BSV_ASSIGNMENT_DELAY
	    139'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	cache_master_xactor_shim_wff_rv <= `BSV_ASSIGNMENT_DELAY
	    148'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
	cache_rg_cset_in_cache <= `BSV_ASSIGNMENT_DELAY 6'd0;
	cache_rg_lower_word64_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
	cache_rg_lrsc_valid <= `BSV_ASSIGNMENT_DELAY 1'd0;
	cache_rg_state <= `BSV_ASSIGNMENT_DELAY 4'd0;
      end
    else
      begin
        if (cache_cfg_verbosity$EN)
	  cache_cfg_verbosity <= `BSV_ASSIGNMENT_DELAY
	      cache_cfg_verbosity$D_IN;
	if (cache_crg_sb_to_load_delay$EN)
	  cache_crg_sb_to_load_delay <= `BSV_ASSIGNMENT_DELAY
	      cache_crg_sb_to_load_delay$D_IN;
	if (cache_ctr_wr_rsps_pending_inrg$EN)
	  cache_ctr_wr_rsps_pending_inrg <= `BSV_ASSIGNMENT_DELAY
	      cache_ctr_wr_rsps_pending_inrg$D_IN;
	if (cache_ctr_wr_rsps_pending_outrg$EN)
	  cache_ctr_wr_rsps_pending_outrg <= `BSV_ASSIGNMENT_DELAY
	      cache_ctr_wr_rsps_pending_outrg$D_IN;
	if (cache_master_xactor_clearing$EN)
	  cache_master_xactor_clearing <= `BSV_ASSIGNMENT_DELAY
	      cache_master_xactor_clearing$D_IN;
	if (cache_master_xactor_shim_arff_rv$EN)
	  cache_master_xactor_shim_arff_rv <= `BSV_ASSIGNMENT_DELAY
	      cache_master_xactor_shim_arff_rv$D_IN;
	if (cache_master_xactor_shim_awff_rv$EN)
	  cache_master_xactor_shim_awff_rv <= `BSV_ASSIGNMENT_DELAY
	      cache_master_xactor_shim_awff_rv$D_IN;
	if (cache_master_xactor_shim_bff_rv$EN)
	  cache_master_xactor_shim_bff_rv <= `BSV_ASSIGNMENT_DELAY
	      cache_master_xactor_shim_bff_rv$D_IN;
	if (cache_master_xactor_shim_rff_rv$EN)
	  cache_master_xactor_shim_rff_rv <= `BSV_ASSIGNMENT_DELAY
	      cache_master_xactor_shim_rff_rv$D_IN;
	if (cache_master_xactor_shim_wff_rv$EN)
	  cache_master_xactor_shim_wff_rv <= `BSV_ASSIGNMENT_DELAY
	      cache_master_xactor_shim_wff_rv$D_IN;
	if (cache_rg_cset_in_cache$EN)
	  cache_rg_cset_in_cache <= `BSV_ASSIGNMENT_DELAY
	      cache_rg_cset_in_cache$D_IN;
	if (cache_rg_lower_word64_full$EN)
	  cache_rg_lower_word64_full <= `BSV_ASSIGNMENT_DELAY
	      cache_rg_lower_word64_full$D_IN;
	if (cache_rg_lrsc_valid$EN)
	  cache_rg_lrsc_valid <= `BSV_ASSIGNMENT_DELAY
	      cache_rg_lrsc_valid$D_IN;
	if (cache_rg_state$EN)
	  cache_rg_state <= `BSV_ASSIGNMENT_DELAY cache_rg_state$D_IN;
      end
    if (cache_rg_addr$EN)
      cache_rg_addr <= `BSV_ASSIGNMENT_DELAY cache_rg_addr$D_IN;
    if (cache_rg_amo_funct7$EN)
      cache_rg_amo_funct7 <= `BSV_ASSIGNMENT_DELAY cache_rg_amo_funct7$D_IN;
    if (cache_rg_error_during_refill$EN)
      cache_rg_error_during_refill <= `BSV_ASSIGNMENT_DELAY
	  cache_rg_error_during_refill$D_IN;
    if (cache_rg_exc_code$EN)
      cache_rg_exc_code <= `BSV_ASSIGNMENT_DELAY cache_rg_exc_code$D_IN;
    if (cache_rg_is_unsigned$EN)
      cache_rg_is_unsigned <= `BSV_ASSIGNMENT_DELAY cache_rg_is_unsigned$D_IN;
    if (cache_rg_ld_val$EN)
      cache_rg_ld_val <= `BSV_ASSIGNMENT_DELAY cache_rg_ld_val$D_IN;
    if (cache_rg_lower_word64$EN)
      cache_rg_lower_word64 <= `BSV_ASSIGNMENT_DELAY
	  cache_rg_lower_word64$D_IN;
    if (cache_rg_lrsc_pa$EN)
      cache_rg_lrsc_pa <= `BSV_ASSIGNMENT_DELAY cache_rg_lrsc_pa$D_IN;
    if (cache_rg_op$EN) cache_rg_op <= `BSV_ASSIGNMENT_DELAY cache_rg_op$D_IN;
    if (cache_rg_pa$EN) cache_rg_pa <= `BSV_ASSIGNMENT_DELAY cache_rg_pa$D_IN;
    if (cache_rg_pte_pa$EN)
      cache_rg_pte_pa <= `BSV_ASSIGNMENT_DELAY cache_rg_pte_pa$D_IN;
    if (cache_rg_st_amo_val$EN)
      cache_rg_st_amo_val <= `BSV_ASSIGNMENT_DELAY cache_rg_st_amo_val$D_IN;
    if (cache_rg_width_code$EN)
      cache_rg_width_code <= `BSV_ASSIGNMENT_DELAY cache_rg_width_code$D_IN;
    if (cache_rg_word128_set_in_cache$EN)
      cache_rg_word128_set_in_cache <= `BSV_ASSIGNMENT_DELAY
	  cache_rg_word128_set_in_cache$D_IN;
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    cache_cfg_verbosity = 4'hA;
    cache_crg_sb_to_load_delay = 11'h2AA;
    cache_ctr_wr_rsps_pending_inrg = 4'hA;
    cache_ctr_wr_rsps_pending_outrg = 4'hA;
    cache_master_xactor_clearing = 1'h0;
    cache_master_xactor_shim_arff_rv = 99'h2AAAAAAAAAAAAAAAAAAAAAAAA;
    cache_master_xactor_shim_awff_rv = 99'h2AAAAAAAAAAAAAAAAAAAAAAAA;
    cache_master_xactor_shim_bff_rv = 8'hAA;
    cache_master_xactor_shim_rff_rv =
	139'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    cache_master_xactor_shim_wff_rv =
	148'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    cache_rg_addr = 32'hAAAAAAAA;
    cache_rg_amo_funct7 = 7'h2A;
    cache_rg_cset_in_cache = 6'h2A;
    cache_rg_error_during_refill = 1'h0;
    cache_rg_exc_code = 6'h2A;
    cache_rg_is_unsigned = 1'h0;
    cache_rg_ld_val = 129'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    cache_rg_lower_word64 = 64'hAAAAAAAAAAAAAAAA;
    cache_rg_lower_word64_full = 1'h0;
    cache_rg_lrsc_pa = 32'hAAAAAAAA;
    cache_rg_lrsc_valid = 1'h0;
    cache_rg_op = 2'h2;
    cache_rg_pa = 32'hAAAAAAAA;
    cache_rg_pte_pa = 32'hAAAAAAAA;
    cache_rg_st_amo_val = 129'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    cache_rg_state = 4'hA;
    cache_rg_width_code = 3'h2;
    cache_rg_word128_set_in_cache = 8'hAA;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_reset && cache_rg_cset_in_cache == 6'd63 &&
	  cache_cfg_verbosity != 4'd0 &&
	  !cache_f_reset_reqs$D_OUT)
	begin
	  v__h5586 = $stime;
	  #0;
	end
    v__h5580 = v__h5586 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_reset && cache_rg_cset_in_cache == 6'd63 &&
	  cache_cfg_verbosity != 4'd0 &&
	  !cache_f_reset_reqs$D_OUT)
	$display("%0d: %s.rl_reset: %0d sets x %0d ways: all tag states reset to CTAG_EMPTY",
		 v__h5580,
		 "I_MMU_Cache",
		 $signed(32'd64),
		 $signed(32'd1));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_reset && cache_rg_cset_in_cache == 6'd63 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55 &&
	  cache_f_reset_reqs$D_OUT)
	begin
	  v__h5689 = $stime;
	  #0;
	end
    v__h5683 = v__h5689 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_reset && cache_rg_cset_in_cache == 6'd63 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55 &&
	  cache_f_reset_reqs$D_OUT)
	$display("%0d: %s.rl_reset: Flushed", v__h5683, "I_MMU_Cache");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	begin
	  v__h6147 = $stime;
	  #0;
	end
    v__h6141 = v__h6147 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$display("%0d: %s: rl_probe_and_immed_rsp; eaddr %0h",
		 v__h6141,
		 "I_MMU_Cache",
		 cache_rg_addr);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$display("        eaddr = {CTag 0x%0h  CSet 0x%0h  Word128 0x%0h  Byte 0x%0h}",
		 pa_ctag__h7066,
		 cache_rg_addr[11:6],
		 cache_rg_addr[5:4],
		 cache_rg_addr[3:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("        CSet 0x%0x: (state, tag):", cache_rg_addr[11:6]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(" (");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55 &&
	  cache_ram_state_and_ctag_cset$DOB[22])
	$write("CTAG_CLEAN");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55 &&
	  !cache_ram_state_and_ctag_cset$DOB[22])
	$write("CTAG_EMPTY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55 &&
	  cache_ram_state_and_ctag_cset$DOB[22])
	$write(", 0x%0x", cache_ram_state_and_ctag_cset$DOB[21:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55 &&
	  !cache_ram_state_and_ctag_cset$DOB[22])
	$write(", --");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(")");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("        CSet 0x%0x, Word128 0x%0x: ",
	       cache_rg_addr[11:6],
	       cache_rg_addr[5:4]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(" 0x%0x", cache_ram_word128_set$DOB);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("    TLB result: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("VM_Xlate_Result { ", "outcome: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("VM_XLATE_OK");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "pa: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", cache_rg_addr);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "exc_code: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", 6'h2A, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  cache_rg_op_0_EQ_0_1_OR_cache_rg_op_0_EQ_2_2_A_ETC___d467)
	begin
	  v__h21510 = $stime;
	  #0;
	end
    v__h21504 = v__h21510 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  cache_rg_op_0_EQ_0_1_OR_cache_rg_op_0_EQ_2_2_A_ETC___d467)
	$display("%0d: %s.drive_mem_rsp: addr 0x%0h ld_val 0x%0h st_amo_val 0x%0h",
		 v__h21504,
		 "I_MMU_Cache",
		 cache_rg_addr,
		 cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270,
		 130'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  cache_rg_op == 2'd2 &&
	  cache_rg_amo_funct7[6:2] == 5'b00010 &&
	  cache_ram_state_and_ctag_cset$DOB[22] &&
	  cache_ram_state_and_ctag_cset_b_read__24_BITS__ETC___d130 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$display("        AMO LR: reserving PA 0x%0h", cache_rg_addr);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  cache_rg_op_0_EQ_0_1_OR_cache_rg_op_0_EQ_2_2_A_ETC___d467)
	$display("        Read-hit: addr 0x%0h word128 0x%0h",
		 cache_rg_addr,
		 cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  cache_rg_op_0_EQ_0_1_OR_cache_rg_op_0_EQ_2_2_A_ETC___d480)
	$display("        Read Miss: -> CACHE_START_REFILL.");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  cache_rg_op == 2'd2 &&
	  cache_rg_amo_funct7_3_BITS_6_TO_2_4_EQ_0b10_5__ETC___d484)
	$display("        AMO LR: cache refill: cancelling LR/SC reservation for PA 0x%0h",
		 cache_rg_lrsc_pa);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  cache_rg_op == 2'd1 &&
	  cache_rg_addr_05_EQ_cache_rg_lrsc_pa_04___d173 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$display("        ST: cancelling LR/SC reservation for PA",
		 cache_rg_addr);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  cache_rg_op == 2'd2 &&
	  cache_rg_amo_funct7[6:2] == 5'b00011 &&
	  cache_rg_lrsc_valid &&
	  !cache_rg_lrsc_pa_04_EQ_cache_rg_addr_05___d106 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$display("        AMO SC: fail: reserved addr 0x%0h, this address 0x%0h",
		 cache_rg_lrsc_pa,
		 cache_rg_addr);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  cache_rg_op == 2'd2 &&
	  cache_rg_amo_funct7[6:2] == 5'b00011 &&
	  !cache_rg_lrsc_valid &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$display("        AMO SC: fail due to invalid LR/SC reservation");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  cache_rg_op == 2'd2 &&
	  cache_rg_amo_funct7[6:2] == 5'b00011 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$display("        AMO SC result = %0d", lrsc_result__h21900);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d819)
	$display("        Write-Cache-Hit: pa 0x%0h word128 0x%0h",
		 cache_rg_addr,
		 cache_rg_st_amo_val);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d819)
	$write("        New Word128_Set:");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d819)
	$write("        CSet 0x%0x, Word128 0x%0x: ",
	       cache_rg_addr[11:6],
	       cache_rg_addr[5:4]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d819)
	$write(" 0x%0x", { x__h22651, x__h22790 });
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d819)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  cache_rg_op != 2'd0 &&
	  (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00010) &&
	  (cache_rg_op == 2'd1 ||
	   cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00011) &&
	  NOT_cache_rg_op_0_EQ_2_2_41_OR_NOT_cache_rg_am_ETC___d821)
	$display("        Write-Cache-Miss: pa 0x%0h word128 0x%0h",
		 cache_rg_addr,
		 cache_rg_st_amo_val);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d827)
	$display("        Write-Cache-Hit/Miss: eaddr 0x%0h word128 0x%0h",
		 cache_rg_addr,
		 cache_rg_st_amo_val);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d827)
	$write("            To fabric: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d827)
	$write("AXI4_AWFlit { ", "awid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d827)
	$write("'h%h", 5'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d827)
	$write(", ", "awaddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d827)
	$write("'h%h", mem_req_wr_addr_awaddr__h31498);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d827)
	$write(", ", "awlen: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d827)
	$write("'h%h", 8'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d827)
	$write(", ", "awsize: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d827)
	$write("AXI4_Size { ", "val: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d827)
	$write("'h%h", _theResult___fst_val__h38908, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d827)
	$write(", ", "awburst: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d827)
	$write("INCR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d827)
	$write(", ", "awlock: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d827)
	$write("NORMAL");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d827)
	$write(", ", "awcache: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d827)
	$write("'h%h", 4'b0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d827)
	$write(", ", "awprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d827)
	$write("'h%h", 3'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d827)
	$write(", ", "awqos: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d827)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d827)
	$write(", ", "awregion: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d827)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d827)
	$write(", ", "awuser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d827)
	$write("'h%h", 1'h0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d827)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d827)
	$write("                       ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d827)
	$write("AXI4_WFlit { ", "wdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d827)
	$write("'h%h", mem_req_wr_data_wdata__h26580);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d827)
	$write(", ", "wstrb: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d827)
	$write("'h%h", mem_req_wr_data_wstrb__h31636);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d827)
	$write(", ", "wlast: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d827)
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d827)
	$write(", ", "wuser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d827)
	$write("'h%h", mem_req_wr_data_wuser__h26583, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d827)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  NOT_cache_rg_op_0_EQ_0_1_40_AND_NOT_cache_rg_o_ETC___d827)
	$display("        => rl_write_response");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  cache_rg_op_0_EQ_2_2_AND_cache_rg_amo_funct7_3_ETC___d831)
	begin
	  v__h26140 = $stime;
	  #0;
	end
    v__h26134 = v__h26140 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  cache_rg_op_0_EQ_2_2_AND_cache_rg_amo_funct7_3_ETC___d831)
	$display("%0d: %s.drive_mem_rsp: addr 0x%0h ld_val 0x%0h st_amo_val 0x%0h",
		 v__h26134,
		 "I_MMU_Cache",
		 32'd0,
		 130'd1,
		 130'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  cache_rg_op_0_EQ_2_2_AND_cache_rg_amo_funct7_3_ETC___d831)
	$display("        AMO SC: Fail response for addr 0x%0h",
		 cache_rg_addr);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  cache_rg_op != 2'd0 &&
	  (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00010) &&
	  NOT_cache_rg_op_0_EQ_1_8_81_AND_NOT_cache_rg_o_ETC___d835)
	$display("        AMO Miss: -> CACHE_START_REFILL.");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d840)
	$display("        AMO: addr 0x%0h amo_f7 0x%0h width_code %0d is_unsigned %0d rs2_val 0x%0h",
		 cache_rg_addr,
		 cache_rg_amo_funct7,
		 cache_rg_width_code,
		 cache_rg_is_unsigned,
		 cache_rg_st_amo_val);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d840)
	$display("          PA 0x%0h ", cache_rg_addr);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d840)
	$display("          Cache word128 0x%0h, load-result 0x%0h",
		 cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270,
		 cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d840)
	$display("          0x%0h  op  0x%0h -> 0x%0h",
		 cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270,
		 cache_ram_word128_set_b_read__57_AND_cache_ram_ETC___d270,
		 { 65'd0, x__h27392 });
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d840)
	$write("          New Word128_Set:");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d840)
	$write("        CSet 0x%0x, Word128 0x%0x: ",
	       cache_rg_addr[11:6],
	       cache_rg_addr[5:4]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d840)
	$write(" 0x%0x",
	       { cache_ram_word128_set_b_read__57_BITS_129_TO_1_ETC___d548,
		 x__h27294 });
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d840)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d840)
	$write("            To fabric: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d840)
	$write("AXI4_AWFlit { ", "awid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d840)
	$write("'h%h", 5'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d840)
	$write(", ", "awaddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d840)
	$write("'h%h", mem_req_wr_addr_awaddr__h31498);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d840)
	$write(", ", "awlen: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d840)
	$write("'h%h", 8'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d840)
	$write(", ", "awsize: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d840)
	$write("AXI4_Size { ", "val: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d840)
	$write("'h%h", _theResult___fst_val__h38908, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d840)
	$write(", ", "awburst: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d840)
	$write("INCR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d840)
	$write(", ", "awlock: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d840)
	$write("NORMAL");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d840)
	$write(", ", "awcache: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d840)
	$write("'h%h", 4'b0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d840)
	$write(", ", "awprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d840)
	$write("'h%h", 3'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d840)
	$write(", ", "awqos: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d840)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d840)
	$write(", ", "awregion: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d840)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d840)
	$write(", ", "awuser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d840)
	$write("'h%h", 1'h0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d840)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d840)
	$write("                       ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d840)
	$write("AXI4_WFlit { ", "wdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d840)
	$write("'h%h", mem_req_wr_data_wdata__h31635);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d840)
	$write(", ", "wstrb: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d840)
	$write("'h%h", mem_req_wr_data_wstrb__h31636);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d840)
	$write(", ", "wlast: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d840)
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d840)
	$write(", ", "wuser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d840)
	$write("'h%h", 2'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  cache_dw_commit_whas__5_AND_cache_dw_commit_wg_ETC___d840)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && EN_commit &&
	  cache_rg_op != 2'd0 &&
	  (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00010) &&
	  NOT_cache_rg_op_0_EQ_1_8_81_AND_NOT_cache_rg_o_ETC___d843)
	$display("        AMO_op: cancelling LR/SC reservation for PA",
		 cache_rg_addr);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_reset &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	begin
	  v__h5148 = $stime;
	  #0;
	end
    v__h5142 = v__h5148 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_reset &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$display("%0d: %s.rl_start_reset", v__h5142, "I_MMU_Cache");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	begin
	  v__h35143 = $stime;
	  #0;
	end
    v__h35137 = v__h35143 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$display("%0d: %s.rl_io_read_req; width_code 0x%0h vaddr %0h  paddr %0h",
		 v__h35137,
		 "I_MMU_Cache",
		 cache_rg_width_code,
		 cache_rg_addr,
		 cache_rg_pa);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("            To fabric: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("AXI4_ARFlit { ", "arid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", 5'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "araddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", mem_req_wr_addr_awaddr__h38824);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "arlen: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", 8'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "arsize: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("AXI4_Size { ", "val: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", size_val__h38280, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "arburst: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("INCR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "arlock: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("NORMAL");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "arcache: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", 4'b0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "arprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", 3'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "arqos: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "arregion: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "aruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", 1'h0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_maintain_io_read_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	begin
	  v__h37189 = $stime;
	  #0;
	end
    v__h37183 = v__h37189 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_maintain_io_read_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$display("%0d: %s.drive_IO_read_rsp: addr 0x%0h ld_val 0x%0h",
		 v__h37183,
		 "I_MMU_Cache",
		 cache_rg_addr,
		 cache_rg_ld_val);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_write_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	begin
	  v__h37280 = $stime;
	  #0;
	end
    v__h37274 = v__h37280 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_write_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$display("%0d: %s: rl_io_write_req; width_code 0x%0h  vaddr %0h  paddr %0h  word64 0x%0h",
		 v__h37274,
		 "I_MMU_Cache",
		 cache_rg_width_code,
		 cache_rg_addr,
		 cache_rg_pa,
		 cache_rg_st_amo_val);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_write_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("            To fabric: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_write_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("AXI4_AWFlit { ", "awid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_write_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", 5'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_write_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "awaddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_write_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", mem_req_wr_addr_awaddr__h38824);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_write_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "awlen: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_write_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", 8'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_write_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "awsize: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_write_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("AXI4_Size { ", "val: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_write_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", _theResult___fst_val__h38908, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_write_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "awburst: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_write_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("INCR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_write_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "awlock: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_write_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("NORMAL");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_write_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "awcache: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_write_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", 4'b0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_write_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "awprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_write_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", 3'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_write_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "awqos: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_write_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_write_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "awregion: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_write_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_write_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "awuser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_write_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", 1'h0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_write_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_write_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("                       ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_write_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("AXI4_WFlit { ", "wdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_write_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", mem_req_wr_data_wdata__h37523);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_write_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "wstrb: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_write_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", mem_req_wr_data_wstrb__h38962);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_write_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "wlast: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_write_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_write_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "wuser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_write_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", mem_req_wr_data_wuser__h26583, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_write_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_write_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$display("    => rl_ST_AMO_response");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_SC_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	begin
	  v__h38006 = $stime;
	  #0;
	end
    v__h38000 = v__h38006 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_SC_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$display("%0d: %s: rl_io_AMO_SC_req; width_code 0x%0h  vaddr %0h  paddr %0h  word64 0x%0h",
		 v__h38000,
		 "I_MMU_Cache",
		 cache_rg_width_code,
		 cache_rg_addr,
		 cache_rg_pa,
		 cache_rg_st_amo_val);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_SC_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$display("    FAIL due to I/O address.");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_SC_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$display("    => rl_ST_AMO_response");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	begin
	  v__h38131 = $stime;
	  #0;
	end
    v__h38125 = v__h38131 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$display("%0d: %s.rl_io_AMO_op_req; width_code 0x%0h vaddr %0h  paddr %0h",
		 v__h38125,
		 "I_MMU_Cache",
		 cache_rg_width_code,
		 cache_rg_addr,
		 cache_rg_pa);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("            To fabric: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("AXI4_ARFlit { ", "arid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", 5'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "araddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", mem_req_wr_addr_awaddr__h38824);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "arlen: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", 8'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "arsize: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("AXI4_Size { ", "val: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", size_val__h38280, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "arburst: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("INCR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "arlock: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("NORMAL");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "arcache: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", 4'b0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "arprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", 3'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "arqos: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "arregion: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "aruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", 1'h0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_master_xactor_ug_master_u_b_warnDoPut)
	$display("WARNING: putting into a Sink that can't be put into");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_ctr_wr_rsps_pending_inrg_read__2_MINUS_c_ETC___d111 == 4'd0)
	begin
	  v__h42229 = $stime;
	  #0;
	end
    v__h42223 = v__h42229 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_ctr_wr_rsps_pending_inrg_read__2_MINUS_c_ETC___d111 == 4'd0)
	$display("%0d: ERROR: %s.rl_discard_write_rsp: unexpected W response (ctr_wr_rsps_pending.value == 0)",
		 v__h42223,
		 "I_MMU_Cache");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_ctr_wr_rsps_pending_inrg_read__2_MINUS_c_ETC___d111 == 4'd0)
	$write("    ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_ctr_wr_rsps_pending_inrg_read__2_MINUS_c_ETC___d111 == 4'd0)
	$write("AXI4_BFlit { ", "bid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_ctr_wr_rsps_pending_inrg_read__2_MINUS_c_ETC___d111 == 4'd0)
	$write("'h%h", cache_master_xactor_shim_bff_rv$port1__read[6:2]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_ctr_wr_rsps_pending_inrg_read__2_MINUS_c_ETC___d111 == 4'd0)
	$write(", ", "bresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_ctr_wr_rsps_pending_inrg_read__2_MINUS_c_ETC___d111 == 4'd0 &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] == 2'd0)
	$write("OKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_ctr_wr_rsps_pending_inrg_read__2_MINUS_c_ETC___d111 == 4'd0 &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] == 2'd1)
	$write("EXOKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_ctr_wr_rsps_pending_inrg_read__2_MINUS_c_ETC___d111 == 4'd0 &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] == 2'd2)
	$write("SLVERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_ctr_wr_rsps_pending_inrg_read__2_MINUS_c_ETC___d111 == 4'd0 &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] != 2'd0 &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] != 2'd1 &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] != 2'd2)
	$write("DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_ctr_wr_rsps_pending_inrg_read__2_MINUS_c_ETC___d111 == 4'd0)
	$write(", ", "buser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_ctr_wr_rsps_pending_inrg_read__2_MINUS_c_ETC___d111 == 4'd0)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_ctr_wr_rsps_pending_inrg_read__2_MINUS_c_ETC___d111 == 4'd0)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_ctr_wr_rsps_pending_inrg_read__2_MINUS_c_ETC___d111 == 4'd0)
	$finish(32'd1);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	begin
	  v__h42476 = $stime;
	  #0;
	end
    v__h42470 = v__h42476 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("%0d: %s.rl_discard_write_rsp: pending %0d ",
	       v__h42470,
	       "I_MMU_Cache",
	       $unsigned(cache_ctr_wr_rsps_pending_inrg_read__2_MINUS_c_ETC___d111));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("AXI4_BFlit { ", "bid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", cache_master_xactor_shim_bff_rv$port1__read[6:2]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "bresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("OKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "buser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] != 2'd0)
	begin
	  v__h42437 = $stime;
	  #0;
	end
    v__h42431 = v__h42437 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] != 2'd0)
	$display("%0d: %s.rl_discard_write_rsp: fabric response error: exit",
		 v__h42431,
		 "I_MMU_Cache");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] != 2'd0)
	$write("    ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] != 2'd0)
	$write("AXI4_BFlit { ", "bid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] != 2'd0)
	$write("'h%h", cache_master_xactor_shim_bff_rv$port1__read[6:2]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] != 2'd0)
	$write(", ", "bresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] == 2'd1)
	$write("EXOKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] == 2'd2)
	$write("SLVERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] != 2'd0 &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] != 2'd1 &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] != 2'd2)
	$write("DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] != 2'd0)
	$write(", ", "buser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] != 2'd0)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] != 2'd0)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_master_xactor_ug_master_u_r_warnDoPut)
	$display("WARNING: putting into a Sink that can't be put into");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	begin
	  v__h35515 = $stime;
	  #0;
	end
    v__h35509 = v__h35515 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$display("%0d: %s.rl_io_read_rsp: vaddr 0x%0h  paddr 0x%0h",
		 v__h35509,
		 "I_MMU_Cache",
		 cache_rg_addr,
		 cache_rg_pa);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("    ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("AXI4_RFlit { ", "rid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", cache_master_xactor_shim_rff_rv$port1__read[137:133]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "rdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", cache_master_xactor_shim_rff_rv$port1__read[132:5]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "rresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55 &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0)
	$write("OKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55 &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd1)
	$write("EXOKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55 &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd2)
	$write("SLVERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55 &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] != 2'd0 &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] != 2'd1 &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] != 2'd2)
	$write("DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "rlast: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55 &&
	  cache_master_xactor_shim_rff_rv$port1__read[2])
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55 &&
	  !cache_master_xactor_shim_rff_rv$port1__read[2])
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "ruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h",
	       cache_master_xactor_shim_rff_rv$port1__read[1:0],
	       " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	begin
	  v__h36960 = $stime;
	  #0;
	end
    v__h36954 = v__h36960 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$display("%0d: %s.drive_IO_read_rsp: addr 0x%0h ld_val 0x%0h",
		 v__h36954,
		 "I_MMU_Cache",
		 cache_rg_addr,
		 { 1'd0, x__h35827 });
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] != 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	begin
	  v__h37075 = $stime;
	  #0;
	end
    v__h37069 = v__h37075 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] != 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$display("%0d: %s.rl_io_read_rsp: FABRIC_RSP_ERR: raising trap LOAD_ACCESS_FAULT",
		 v__h37069,
		 "I_MMU_Cache");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	begin
	  v__h38447 = $stime;
	  #0;
	end
    v__h38441 = v__h38447 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$display("%0d: %s.rl_io_AMO_read_rsp: vaddr 0x%0h  paddr 0x%0h",
		 v__h38441,
		 "I_MMU_Cache",
		 cache_rg_addr,
		 cache_rg_pa);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("    ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("AXI4_RFlit { ", "rid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", cache_master_xactor_shim_rff_rv$port1__read[137:133]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "rdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", cache_master_xactor_shim_rff_rv$port1__read[132:5]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "rresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55 &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0)
	$write("OKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55 &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd1)
	$write("EXOKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55 &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd2)
	$write("SLVERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55 &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] != 2'd0 &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] != 2'd1 &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] != 2'd2)
	$write("DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "rlast: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55 &&
	  cache_master_xactor_shim_rff_rv$port1__read[2])
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55 &&
	  !cache_master_xactor_shim_rff_rv$port1__read[2])
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "ruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h",
	       cache_master_xactor_shim_rff_rv$port1__read[1:0],
	       " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	begin
	  v__h38642 = $stime;
	  #0;
	end
    v__h38636 = v__h38642 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$display("%0d: %s: rl_io_AMO_read_rsp; f3 0x%0h  vaddr %0h  paddr %0h  word128 0x%0h",
		 v__h38636,
		 "I_MMU_Cache",
		 cache_rg_width_code,
		 cache_rg_addr,
		 cache_rg_pa,
		 cache_rg_st_amo_val);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("            To fabric: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("AXI4_AWFlit { ", "awid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", 5'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "awaddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", mem_req_wr_addr_awaddr__h38824);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "awlen: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", 8'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "awsize: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("AXI4_Size { ", "val: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", _theResult___fst_val__h38908, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "awburst: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("INCR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "awlock: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("NORMAL");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "awcache: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", 4'b0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "awprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", 3'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "awqos: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "awregion: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "awuser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", 1'h0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("                       ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("AXI4_WFlit { ", "wdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", mem_req_wr_data_wdata__h38961);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "wstrb: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", mem_req_wr_data_wstrb__h38962);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "wlast: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "wuser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", 2'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	begin
	  v__h41921 = $stime;
	  #0;
	end
    v__h41915 = v__h41921 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$display("%0d: %s.drive_IO_read_rsp: addr 0x%0h ld_val 0x%0h",
		 v__h41915,
		 "I_MMU_Cache",
		 cache_rg_addr,
		 { 65'd0,
		   IF_cache_rg_width_code_94_EQ_2_99_THEN_SEXT_IF_ETC___d1246 });
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$display("    => rl_ST_AMO_response");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] != 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	begin
	  v__h38741 = $stime;
	  #0;
	end
    v__h38735 = v__h38741 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] != 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$display("%0d: %s.rl_io_AMO_read_rsp: FABRIC_RSP_ERR: raising trap STORE_AMO_ACCESS_FAULT",
		 v__h38735,
		 "I_MMU_Cache");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req && NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	begin
	  v__h42872 = $stime;
	  #0;
	end
    v__h42866 = v__h42872 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req && NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("%0d: %s.req: op:", v__h42866, "I_MMU_Cache");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req && NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55 &&
	  req_op == 2'd0)
	$write("CACHE_LD");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req && NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55 &&
	  req_op == 2'd1)
	$write("CACHE_ST");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req && NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55 &&
	  req_op != 2'd0 &&
	  req_op != 2'd1)
	$write("CACHE_AMO");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req && NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(" width_code:%0d addr:0x%0h st_value:0x%0h priv:",
	       req_width_code,
	       req_addr,
	       req_st_value);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req && NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55 &&
	  req_priv == 2'b0)
	$write("U");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req && NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55 &&
	  req_priv == 2'b01)
	$write("S");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req && NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55 &&
	  req_priv == 2'b11)
	$write("M");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req && NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55 &&
	  req_priv != 2'b0 &&
	  req_priv != 2'b01 &&
	  req_priv != 2'b11)
	$write("RESERVED");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req && NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(" sstatus_SUM:%0d mstatus_MXR:%0d satp:0x%0h",
	       req_sstatus_SUM,
	       req_mstatus_MXR,
	       req_satp,
	       "\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req && NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$display("    amo_funct7 = 0x%0h", req_amo_funct7);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req &&
	  req_width_code_EQ_0b0_338_OR_req_width_code_EQ_ETC___d1379)
	$display("    fa_req_ram_B tagCSet [0x%0x] word128_set [0x%0d]",
		 req_addr[11:6],
		 req_addr[11:4]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	begin
	  v__h32263 = $stime;
	  #0;
	end
    v__h32257 = v__h32263 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$display("%0d: %s.rl_start_cache_refill: ", v__h32257, "I_MMU_Cache");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("    To fabric: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("AXI4_ARFlit { ", "arid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", 5'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "araddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", cline_fabric_addr__h32316);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "arlen: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", 8'd3);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "arsize: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("AXI4_Size { ", "val: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", 3'b100, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "arburst: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("INCR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "arlock: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("NORMAL");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "arcache: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", 4'b0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "arprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", 3'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "arqos: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "arregion: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write(", ", "aruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("'h%h", 1'h0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$display("    Victim way %0d; => CACHE_REFILL", 1'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  NOT_cache_cfg_verbosity_read__3_ULE_2_76___d877)
	begin
	  v__h33224 = $stime;
	  #0;
	end
    v__h33218 = v__h33224 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  NOT_cache_cfg_verbosity_read__3_ULE_2_76___d877)
	$display("%0d: %s.rl_cache_refill_rsps_loop:",
		 v__h33218,
		 "I_MMU_Cache");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  NOT_cache_cfg_verbosity_read__3_ULE_2_76___d877)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  NOT_cache_cfg_verbosity_read__3_ULE_2_76___d877)
	$write("AXI4_RFlit { ", "rid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  NOT_cache_cfg_verbosity_read__3_ULE_2_76___d877)
	$write("'h%h", cache_master_xactor_shim_rff_rv$port1__read[137:133]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  NOT_cache_cfg_verbosity_read__3_ULE_2_76___d877)
	$write(", ", "rdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  NOT_cache_cfg_verbosity_read__3_ULE_2_76___d877)
	$write("'h%h", cache_master_xactor_shim_rff_rv$port1__read[132:5]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  NOT_cache_cfg_verbosity_read__3_ULE_2_76___d877)
	$write(", ", "rresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  NOT_cache_cfg_verbosity_read__3_ULE_2_76___d877 &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0)
	$write("OKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  NOT_cache_cfg_verbosity_read__3_ULE_2_76___d877 &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd1)
	$write("EXOKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  NOT_cache_cfg_verbosity_read__3_ULE_2_76___d877 &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd2)
	$write("SLVERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  NOT_cache_cfg_verbosity_read__3_ULE_2_76___d877 &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] != 2'd0 &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] != 2'd1 &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] != 2'd2)
	$write("DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  NOT_cache_cfg_verbosity_read__3_ULE_2_76___d877)
	$write(", ", "rlast: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  NOT_cache_cfg_verbosity_read__3_ULE_2_76___d877 &&
	  cache_master_xactor_shim_rff_rv$port1__read[2])
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  NOT_cache_cfg_verbosity_read__3_ULE_2_76___d877 &&
	  !cache_master_xactor_shim_rff_rv$port1__read[2])
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  NOT_cache_cfg_verbosity_read__3_ULE_2_76___d877)
	$write(", ", "ruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  NOT_cache_cfg_verbosity_read__3_ULE_2_76___d877)
	$write("'h%h",
	       cache_master_xactor_shim_rff_rv$port1__read[1:0],
	       " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  NOT_cache_cfg_verbosity_read__3_ULE_2_76___d877)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] != 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	begin
	  v__h33478 = $stime;
	  #0;
	end
    v__h33472 = v__h33478 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] != 2'd0 &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$display("%0d: %s.rl_cache_refill_rsps_loop: FABRIC_RSP_ERR: raising access exception %0d",
		 v__h33472,
		 "I_MMU_Cache",
		 6'd1);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  cache_rg_word128_set_in_cache[1:0] == 2'd3 &&
	  (cache_master_xactor_shim_rff_rv$port1__read[4:3] != 2'd0 ||
	   cache_rg_error_during_refill) &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$display("    => MODULE_EXCEPTION_RSP");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  cache_rg_word128_set_in_cache[1:0] == 2'd3 &&
	  cache_master_xactor_shim_rff_rv$port1__read[4:3] == 2'd0 &&
	  !cache_rg_error_during_refill &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$display("    => CACHE_REREQ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  NOT_cache_cfg_verbosity_read__3_ULE_2_76___d877)
	$display("        Updating Cache word128_set 0x%0h, word128_in_cline %0d) old => new",
		 cache_rg_word128_set_in_cache,
		 cache_rg_word128_set_in_cache[1:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  NOT_cache_cfg_verbosity_read__3_ULE_2_76___d877)
	$write("        CSet 0x%0x, Word128 0x%0x: ",
	       cache_rg_addr[11:6],
	       cache_rg_word128_set_in_cache[1:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  NOT_cache_cfg_verbosity_read__3_ULE_2_76___d877)
	$write(" 0x%0x", cache_ram_word128_set$DOB);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  NOT_cache_cfg_verbosity_read__3_ULE_2_76___d877)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  NOT_cache_cfg_verbosity_read__3_ULE_2_76___d877)
	$write("        CSet 0x%0x, Word128 0x%0x: ",
	       cache_rg_addr[11:6],
	       cache_rg_word128_set_in_cache[1:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  NOT_cache_cfg_verbosity_read__3_ULE_2_76___d877)
	$write(" 0x%0x",
	       { cache_master_xactor_shim_rff_rv$port1__read[1:0],
		 cache_master_xactor_shim_rff_rv$port1__read[132:5] });
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  NOT_cache_cfg_verbosity_read__3_ULE_2_76___d877)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_rereq &&
	  NOT_cache_cfg_verbosity_read__3_ULE_1_4___d55)
	$display("    fa_req_ram_B tagCSet [0x%0x] word128_set [0x%0d]",
		 cache_rg_addr[11:6],
		 cache_rg_addr[11:4]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_master_xactor_ug_master_u_aw_warnDoDrop)
	$display("WARNING: dropping from Source that can't be dropped from");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_master_xactor_ug_master_u_w_warnDoDrop)
	$display("WARNING: dropping from Source that can't be dropped from");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_master_xactor_ug_master_u_ar_warnDoDrop)
	$display("WARNING: dropping from Source that can't be dropped from");
  end
  // synopsys translate_on
endmodule  // mkMMU_ICache

