<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="API documentation for the Rust `semc` mod in crate `imxrt_ral`."><title>imxrt_ral::semc - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../static.files/rustdoc-1a91846b.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="imxrt_ral" data-themes="" data-resource-suffix="" data-rustdoc-version="1.88.0 (6b00bc388 2025-06-23)" data-channel="1.88.0" data-search-js="search-f7877310.js" data-settings-js="settings-5514c975.js" ><script src="../../static.files/storage-4e99c027.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../static.files/main-7ef8a74a.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-893ab5e7.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../imxrt_ral/index.html">imxrt_<wbr>ral</a><span class="version">0.6.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module semc</a></h2><h3><a href="#modules">Module Items</a></h3><ul class="block"><li><a href="#modules" title="Modules">Modules</a></li><li><a href="#structs" title="Structs">Structs</a></li><li><a href="#constants" title="Constants">Constants</a></li><li><a href="#functions" title="Functions">Functions</a></li><li><a href="#types" title="Type Aliases">Type Aliases</a></li></ul></section><div id="rustdoc-modnav"><h2 class="in-crate"><a href="../index.html">In crate imxrt_<wbr>ral</a></h2></div></div></nav><div class="sidebar-resizer"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../index.html">imxrt_ral</a></div><h1>Module <span>semc</span><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../src/imxrt_ral/imxrt1062.rs.html#2645">Source</a> </span></div><h2 id="modules" class="section-header">Modules<a href="#modules" class="anchor">§</a></h2><dl class="item-table"><dt><a class="mod" href="BMCR0/index.html" title="mod imxrt_ral::semc::BMCR0">BMCR0</a></dt><dd>Master Bus (AXI) Control Register 0</dd><dt><a class="mod" href="BMCR1/index.html" title="mod imxrt_ral::semc::BMCR1">BMCR1</a></dt><dd>Master Bus (AXI) Control Register 1</dd><dt><a class="mod" href="BR0/index.html" title="mod imxrt_ral::semc::BR0">BR0</a></dt><dd>Base Register 0 (For SDRAM CS0 device)</dd><dt><a class="mod" href="BR1/index.html" title="mod imxrt_ral::semc::BR1">BR1</a></dt><dd>Base Register 1 (For SDRAM CS1 device)</dd><dt><a class="mod" href="BR2/index.html" title="mod imxrt_ral::semc::BR2">BR2</a></dt><dd>Base Register 2 (For SDRAM CS2 device)</dd><dt><a class="mod" href="BR3/index.html" title="mod imxrt_ral::semc::BR3">BR3</a></dt><dd>Base Register 3 (For SDRAM CS3 device)</dd><dt><a class="mod" href="BR4/index.html" title="mod imxrt_ral::semc::BR4">BR4</a></dt><dd>Base Register 4 (For NAND device)</dd><dt><a class="mod" href="BR5/index.html" title="mod imxrt_ral::semc::BR5">BR5</a></dt><dd>Base Register 5 (For NOR device)</dd><dt><a class="mod" href="BR6/index.html" title="mod imxrt_ral::semc::BR6">BR6</a></dt><dd>Base Register 6 (For PSRAM device)</dd><dt><a class="mod" href="BR7/index.html" title="mod imxrt_ral::semc::BR7">BR7</a></dt><dd>Base Register 7 (For DBI-B (MIPI Display Bus Interface Type B) device)</dd><dt><a class="mod" href="BR8/index.html" title="mod imxrt_ral::semc::BR8">BR8</a></dt><dd>Base Register 8 (For NAND device)</dd><dt><a class="mod" href="DBICR0/index.html" title="mod imxrt_ral::semc::DBICR0">DBICR0</a></dt><dd>DBI-B control register 0</dd><dt><a class="mod" href="DBICR1/index.html" title="mod imxrt_ral::semc::DBICR1">DBICR1</a></dt><dd>DBI-B control register 1</dd><dt><a class="mod" href="DLLCR/index.html" title="mod imxrt_ral::semc::DLLCR">DLLCR</a></dt><dd>DLL Control Register</dd><dt><a class="mod" href="INTEN/index.html" title="mod imxrt_ral::semc::INTEN">INTEN</a></dt><dd>Interrupt Enable Register</dd><dt><a class="mod" href="INTR/index.html" title="mod imxrt_ral::semc::INTR">INTR</a></dt><dd>Interrupt Enable Register</dd><dt><a class="mod" href="IOCR/index.html" title="mod imxrt_ral::semc::IOCR">IOCR</a></dt><dd>IO Mux Control Register</dd><dt><a class="mod" href="IPCMD/index.html" title="mod imxrt_ral::semc::IPCMD">IPCMD</a></dt><dd>IP Command register</dd><dt><a class="mod" href="IPCR0/index.html" title="mod imxrt_ral::semc::IPCR0">IPCR0</a></dt><dd>IP Command control register 0</dd><dt><a class="mod" href="IPCR1/index.html" title="mod imxrt_ral::semc::IPCR1">IPCR1</a></dt><dd>IP Command control register 1</dd><dt><a class="mod" href="IPCR2/index.html" title="mod imxrt_ral::semc::IPCR2">IPCR2</a></dt><dd>IP Command control register 2</dd><dt><a class="mod" href="IPRXDAT/index.html" title="mod imxrt_ral::semc::IPRXDAT">IPRXDAT</a></dt><dd>RX DATA register (for IP Command)</dd><dt><a class="mod" href="IPTXDAT/index.html" title="mod imxrt_ral::semc::IPTXDAT">IPTXDAT</a></dt><dd>TX DATA register (for IP Command)</dd><dt><a class="mod" href="MCR/index.html" title="mod imxrt_ral::semc::MCR">MCR</a></dt><dd>Module Control Register</dd><dt><a class="mod" href="NANDCR0/index.html" title="mod imxrt_ral::semc::NANDCR0">NANDCR0</a></dt><dd>NAND control register 0</dd><dt><a class="mod" href="NANDCR1/index.html" title="mod imxrt_ral::semc::NANDCR1">NANDCR1</a></dt><dd>NAND control register 1</dd><dt><a class="mod" href="NANDCR2/index.html" title="mod imxrt_ral::semc::NANDCR2">NANDCR2</a></dt><dd>NAND control register 2</dd><dt><a class="mod" href="NANDCR3/index.html" title="mod imxrt_ral::semc::NANDCR3">NANDCR3</a></dt><dd>NAND control register 3</dd><dt><a class="mod" href="NORCR0/index.html" title="mod imxrt_ral::semc::NORCR0">NORCR0</a></dt><dd>NOR control register 0</dd><dt><a class="mod" href="NORCR1/index.html" title="mod imxrt_ral::semc::NORCR1">NORCR1</a></dt><dd>NOR control register 1</dd><dt><a class="mod" href="NORCR2/index.html" title="mod imxrt_ral::semc::NORCR2">NORCR2</a></dt><dd>NOR control register 2</dd><dt><a class="mod" href="NORCR3/index.html" title="mod imxrt_ral::semc::NORCR3">NORCR3</a></dt><dd>NOR control register 3</dd><dt><a class="mod" href="SDRAMCR0/index.html" title="mod imxrt_ral::semc::SDRAMCR0">SDRAMC<wbr>R0</a></dt><dd>SDRAM control register 0</dd><dt><a class="mod" href="SDRAMCR1/index.html" title="mod imxrt_ral::semc::SDRAMCR1">SDRAMC<wbr>R1</a></dt><dd>SDRAM control register 1</dd><dt><a class="mod" href="SDRAMCR2/index.html" title="mod imxrt_ral::semc::SDRAMCR2">SDRAMC<wbr>R2</a></dt><dd>SDRAM control register 2</dd><dt><a class="mod" href="SDRAMCR3/index.html" title="mod imxrt_ral::semc::SDRAMCR3">SDRAMC<wbr>R3</a></dt><dd>SDRAM control register 3</dd><dt><a class="mod" href="SRAMCR0/index.html" title="mod imxrt_ral::semc::SRAMCR0">SRAMCR0</a></dt><dd>SRAM control register 0</dd><dt><a class="mod" href="SRAMCR1/index.html" title="mod imxrt_ral::semc::SRAMCR1">SRAMCR1</a></dt><dd>SRAM control register 1</dd><dt><a class="mod" href="SRAMCR2/index.html" title="mod imxrt_ral::semc::SRAMCR2">SRAMCR2</a></dt><dd>SRAM control register 2</dd><dt><a class="mod" href="STS0/index.html" title="mod imxrt_ral::semc::STS0">STS0</a></dt><dd>Status register 0</dd><dt><a class="mod" href="STS2/index.html" title="mod imxrt_ral::semc::STS2">STS2</a></dt><dd>Status register 2</dd><dt><a class="mod" href="STS12/index.html" title="mod imxrt_ral::semc::STS12">STS12</a></dt><dd>Status register 12</dd><dt><a class="mod" href="STS13/index.html" title="mod imxrt_ral::semc::STS13">STS13</a></dt><dd>Status register 13</dd></dl><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">§</a></h2><dl class="item-table"><dt><a class="struct" href="struct.RegisterBlock.html" title="struct imxrt_ral::semc::RegisterBlock">Register<wbr>Block</a></dt><dd>SEMC</dd></dl><h2 id="constants" class="section-header">Constants<a href="#constants" class="anchor">§</a></h2><dl class="item-table"><dt><a class="constant" href="constant.SEMC.html" title="constant imxrt_ral::semc::SEMC">SEMC</a></dt><dd>SEMC</dd></dl><h2 id="functions" class="section-header">Functions<a href="#functions" class="anchor">§</a></h2><dl class="item-table"><dt><a class="fn" href="fn.number.html" title="fn imxrt_ral::semc::number">number</a></dt><dd>Returns the instance number <code>N</code> for a peripheral instance.</dd></dl><h2 id="types" class="section-header">Type Aliases<a href="#types" class="anchor">§</a></h2><dl class="item-table"><dt><a class="type" href="type.Instance.html" title="type imxrt_ral::semc::Instance">Instance</a></dt><dt><a class="type" href="type.SEMC.html" title="type imxrt_ral::semc::SEMC">SEMC</a></dt></dl></section></div></main></body></html>