
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:23:50 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/alex/.Xilinx/Vivado/Vivado_init.tcl'
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1819.590 ; gain = 615.332 ; free physical = 5930 ; free virtual = 8635
Command: synth_design -top design_1_wrapper -part xczu3eg-sbva484-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23025 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1819.590 ; gain = 0.000 ; free physical = 5817 ; free virtual = 8522
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_AXI_DNA_v1_0_0_0' [/home/alex/GitHub/zynq-dna/zynq-dna.runs/synth_1/.Xil/Vivado-22995-alex-warc/realtime/design_1_AXI_DNA_v1_0_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_AXI_DNA_v1_0_0_0' (1#1) [/home/alex/GitHub/zynq-dna/zynq-dna.runs/synth_1/.Xil/Vivado-22995-alex-warc/realtime/design_1_AXI_DNA_v1_0_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_1' [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/synth/design_1.v:328]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_QJIMLI' [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/synth/design_1.v:1000]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_QJIMLI' (2#1) [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/synth/design_1.v:1000]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/synth/design_1.v:1146]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [/home/alex/GitHub/zynq-dna/zynq-dna.runs/synth_1/.Xil/Vivado-22995-alex-warc/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (3#1) [/home/alex/GitHub/zynq-dna/zynq-dna.runs/synth_1/.Xil/Vivado-22995-alex-warc/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [/home/alex/GitHub/zynq-dna/zynq-dna.runs/synth_1/.Xil/Vivado-22995-alex-warc/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (4#1) [/home/alex/GitHub/zynq-dna/zynq-dna.runs/synth_1/.Xil/Vivado-22995-alex-warc/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (5#1) [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/synth/design_1.v:1146]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_KGUFR9' [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/synth/design_1.v:1556]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_1' [/home/alex/GitHub/zynq-dna/zynq-dna.runs/synth_1/.Xil/Vivado-22995-alex-warc/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_1' (6#1) [/home/alex/GitHub/zynq-dna/zynq-dna.runs/synth_1/.Xil/Vivado-22995-alex-warc/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [/home/alex/GitHub/zynq-dna/zynq-dna.runs/synth_1/.Xil/Vivado-22995-alex-warc/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (7#1) [/home/alex/GitHub/zynq-dna/zynq-dna.runs/synth_1/.Xil/Vivado-22995-alex-warc/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_KGUFR9' (8#1) [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/synth/design_1.v:1556]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_1' [/home/alex/GitHub/zynq-dna/zynq-dna.runs/synth_1/.Xil/Vivado-22995-alex-warc/realtime/design_1_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_1' (9#1) [/home/alex/GitHub/zynq-dna/zynq-dna.runs/synth_1/.Xil/Vivado-22995-alex-warc/realtime/design_1_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_1' (10#1) [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/synth/design_1.v:328]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_100M_0' [/home/alex/GitHub/zynq-dna/zynq-dna.runs/synth_1/.Xil/Vivado-22995-alex-warc/realtime/design_1_rst_ps8_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_100M_0' (11#1) [/home/alex/GitHub/zynq-dna/zynq-dna.runs/synth_1/.Xil/Vivado-22995-alex-warc/realtime/design_1_rst_ps8_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps8_0_100M' of module 'design_1_rst_ps8_0_100M_0' requires 10 connections, but only 7 given [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/synth/design_1.v:238]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [/home/alex/GitHub/zynq-dna/zynq-dna.runs/synth_1/.Xil/Vivado-22995-alex-warc/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (12#1) [/home/alex/GitHub/zynq-dna/zynq-dna.runs/synth_1/.Xil/Vivado-22995-alex-warc/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' requires 83 connections, but only 79 given [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/synth/design_1.v:246]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (13#1) [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/synth/design_1.v:13]
WARNING: [Synth 8-115] binding instance 'design_1_i' in module 'design_1_wrapper' to reference 'design_1' which has no pins
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (14#1) [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s01_couplers_imp_KGUFR9 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_KGUFR9 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1819.590 ; gain = 0.000 ; free physical = 5828 ; free virtual = 8535
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1819.590 ; gain = 0.000 ; free physical = 5829 ; free virtual = 8536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1819.590 ; gain = 0.000 ; free physical = 5829 ; free virtual = 8536
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_100M'
Finished Parsing XDC File [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_100M'
Parsing XDC File [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Parsing XDC File [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_AXI_DNA_v1_0_0_0/design_1_AXI_DNA_v1_0_0_0/design_1_AXI_DNA_v1_0_0_0_in_context.xdc] for cell 'design_1_i/AXI_DNA_v1_0_0'
Finished Parsing XDC File [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_AXI_DNA_v1_0_0_0/design_1_AXI_DNA_v1_0_0_0/design_1_AXI_DNA_v1_0_0_0_in_context.xdc] for cell 'design_1_i/AXI_DNA_v1_0_0'
Parsing XDC File [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Finished Parsing XDC File [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Parsing XDC File [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Finished Parsing XDC File [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Parsing XDC File [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc]
WARNING: [Vivado 12-584] No ports matched 'BT_AUD_CLK'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'BT_AUD_FSYNC'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'BT_AUD_IN'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'BT_AUD_OUT'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'BT_HCI_CTS'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'BT_HCI_RTS'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'CSI0_C_N'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'CSI0_C_P'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'CSI0_D0_N'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'CSI0_D0_P'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'CSI0_D1_N'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'CSI0_D1_P'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'CSI0_D2_N'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'CSI0_D2_P'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'CSI0_D3_N'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'CSI0_D3_P'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'CSI1_C_N'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'CSI1_C_P'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'CSI1_D0_N'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'CSI1_D0_P'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'CSI1_D1_N'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'CSI1_D1_P'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'DSI_CLK_N'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'DSI_CLK_P'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'DSI_D0_N'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'DSI_D0_P'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'DSI_D1_N'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'DSI_D1_P'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'DSI_D2_N'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'DSI_D2_P'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'DSI_D3_N'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'DSI_D3_P'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'HSIC_DATA'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'HSIC_STR'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'CSI0_MCLK'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'CSI1_MCLK'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'FAN_PWM'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_0'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_1'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_2'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_3'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_4'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_5'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_6'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_7'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_8'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_9'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_10'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_11'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:117]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_12'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:118]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_13'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:119]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_14'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:120]
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_15'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:121]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 26]]'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:137]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 65]]'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:140]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 66]]'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:143]
WARNING: [Vivado 12-584] No ports matched 'MIO0_UART1_TX'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:152]
WARNING: [Vivado 12-584] No ports matched 'MIO1_UART1_RX'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:153]
WARNING: [Vivado 12-584] No ports matched 'MIO13_SD0_DAT0_R'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:172]
WARNING: [Vivado 12-584] No ports matched 'MIO14_SD0_DAT1_R'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:173]
WARNING: [Vivado 12-584] No ports matched 'MIO15_SD0_DAT2_R'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:174]
WARNING: [Vivado 12-584] No ports matched 'MIO16_SD0_DAT3_R'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:175]
WARNING: [Vivado 12-584] No ports matched 'MIO21_SD0_CMD_R'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:176]
WARNING: [Vivado 12-584] No ports matched 'MIO22_SD0_CLK_R'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:177]
WARNING: [Vivado 12-584] No ports matched 'MIO24_SD0_DETECT'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:178]
WARNING: [Vivado 12-584] No ports matched 'MIO17_PS_LED3'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:181]
WARNING: [Vivado 12-584] No ports matched 'MIO18_PS_LED2'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:182]
WARNING: [Vivado 12-584] No ports matched 'MIO19_PS_LED1'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:183]
WARNING: [Vivado 12-584] No ports matched 'MIO20_PS_LED0'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:184]
Finished Parsing XDC File [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/alex/GitHub/zynq-dna/zynq-dna.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/alex/GitHub/zynq-dna/zynq-dna.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2312.648 ; gain = 0.000 ; free physical = 5130 ; free virtual = 7864
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 2312.648 ; gain = 493.059 ; free physical = 5200 ; free virtual = 7926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 2312.648 ; gain = 493.059 ; free physical = 5200 ; free virtual = 7926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps8_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AXI_DNA_v1_0_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 2312.648 ; gain = 493.059 ; free physical = 5203 ; free virtual = 7930
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'design_1_i' in module 'design_1_wrapper' to reference 'design_1' which has no pins
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 2312.648 ; gain = 493.059 ; free physical = 5202 ; free virtual = 7929
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1 has unconnected port M00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 2312.648 ; gain = 493.059 ; free physical = 5192 ; free virtual = 7921
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'design_1_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:01:02 . Memory (MB): peak = 2521.484 ; gain = 701.895 ; free physical = 4631 ; free virtual = 7423
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:01:02 . Memory (MB): peak = 2521.484 ; gain = 701.895 ; free physical = 4631 ; free virtual = 7423
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:01:02 . Memory (MB): peak = 2523.484 ; gain = 703.895 ; free physical = 4629 ; free virtual = 7422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:01:03 . Memory (MB): peak = 2523.484 ; gain = 703.895 ; free physical = 4629 ; free virtual = 7422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:01:03 . Memory (MB): peak = 2523.484 ; gain = 703.895 ; free physical = 4629 ; free virtual = 7422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:01:03 . Memory (MB): peak = 2523.484 ; gain = 703.895 ; free physical = 4629 ; free virtual = 7422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:01:03 . Memory (MB): peak = 2523.484 ; gain = 703.895 ; free physical = 4629 ; free virtual = 7422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:01:03 . Memory (MB): peak = 2523.484 ; gain = 703.895 ; free physical = 4629 ; free virtual = 7422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:01:03 . Memory (MB): peak = 2523.484 ; gain = 703.895 ; free physical = 4629 ; free virtual = 7422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_xbar_1              |         1|
|2     |design_1_auto_ds_0           |         1|
|3     |design_1_auto_pc_0           |         1|
|4     |design_1_auto_ds_1           |         1|
|5     |design_1_auto_pc_1           |         1|
|6     |design_1_AXI_DNA_v1_0_0_0    |         1|
|7     |design_1_rst_ps8_0_100M_0    |         1|
|8     |design_1_zynq_ultra_ps_e_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |design_1_AXI_DNA_v1_0_0_0    |     1|
|2     |design_1_auto_ds_0           |     1|
|3     |design_1_auto_ds_1           |     1|
|4     |design_1_auto_pc_0           |     1|
|5     |design_1_auto_pc_1           |     1|
|6     |design_1_rst_ps8_0_100M_0    |     1|
|7     |design_1_xbar_1              |     1|
|8     |design_1_zynq_ultra_ps_e_0_0 |     1|
+------+-----------------------------+------+

Report Instance Areas: 
+------+---------------------+----------------------------+------+
|      |Instance             |Module                      |Cells |
+------+---------------------+----------------------------+------+
|1     |top                  |                            |  1983|
|2     |  design_1_i         |design_1                    |  1983|
|3     |    ps8_0_axi_periph |design_1_ps8_0_axi_periph_1 |  1247|
|4     |      s00_couplers   |s00_couplers_imp_1A7ZMW4    |   519|
|5     |      s01_couplers   |s01_couplers_imp_KGUFR9     |   519|
+------+---------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:01:03 . Memory (MB): peak = 2523.484 ; gain = 703.895 ; free physical = 4629 ; free virtual = 7422
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 2523.484 ; gain = 210.836 ; free physical = 4666 ; free virtual = 7459
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:01:03 . Memory (MB): peak = 2523.492 ; gain = 703.895 ; free physical = 4666 ; free virtual = 7459
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 84 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:01:04 . Memory (MB): peak = 2567.648 ; gain = 748.059 ; free physical = 4656 ; free virtual = 7449
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/alex/GitHub/zynq-dna/zynq-dna.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2567.648 ; gain = 0.000 ; free physical = 4656 ; free virtual = 7450
INFO: [Common 17-206] Exiting Vivado at Mon Sep 16 16:52:57 2019...
