Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'dr' [D:/Vivado projects/End_eval/End_eval.srcs/sources_1/new/processor.v:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'mode' [D:/Vivado projects/End_eval/End_eval.srcs/sources_1/new/ALU.v:179]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'mode' [D:/Vivado projects/End_eval/End_eval.srcs/sources_1/new/ALU.v:180]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'dr_selector' [D:/Vivado projects/End_eval/End_eval.srcs/sources_1/new/processor.v:81]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'function_selection' [D:/Vivado projects/End_eval/End_eval.srcs/sources_1/new/LSU.v:80]
WARNING: [VRFC 10-5021] port 'memory_read' is not connected on this instance [D:/Vivado projects/End_eval/End_eval.srcs/sources_1/new/processor.v:83]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'out' [D:/Vivado projects/End_eval/End_eval.srcs/sources_1/new/ALU.v:107]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'out' [D:/Vivado projects/End_eval/End_eval.srcs/sources_1/new/ALU.v:108]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.d_flip_flop
Compiling module xil_defaultlib.register_8bit
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.jump_code
Compiling module xil_defaultlib.program_sorter
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.mux8x1
Compiling module xil_defaultlib.mux64x8
Compiling module xil_defaultlib.mux64x16
Compiling module xil_defaultlib.working_register
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.dec1x17
Compiling module xil_defaultlib.functionselector_8bit
Compiling module xil_defaultlib.cla4
Compiling module xil_defaultlib.adder_subtractor_8bit
Compiling module xil_defaultlib.adder_8bit
Compiling module xil_defaultlib.sub_8bit
Compiling module xil_defaultlib.incrementer_8bit
Compiling module xil_defaultlib.decrementer_8bit
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.comp
Compiling module xil_defaultlib.eq
Compiling module xil_defaultlib.and_op
Compiling module xil_defaultlib.or_op
Compiling module xil_defaultlib.not_op
Compiling module xil_defaultlib.logical_left_shift
Compiling module xil_defaultlib.logical_right_shift
Compiling module xil_defaultlib.arithmetic_left_shift
Compiling module xil_defaultlib.arithmetic_right_shift
Compiling module xil_defaultlib.and_8bit
Compiling module xil_defaultlib.final_out
Compiling module xil_defaultlib.alu_selector
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.mux32x8
Compiling module xil_defaultlib.drop_register
Compiling module xil_defaultlib.memory_to_wr
Compiling module xil_defaultlib.dr_to_memory
Compiling module xil_defaultlib.dr_to_wr
Compiling module xil_defaultlib.initialize_value
Compiling module xil_defaultlib.raw_to_proper
Compiling module xil_defaultlib.conditional_jump
Compiling module xil_defaultlib.LSU
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
