// Seed: 2776395092
module module_0 (
    inout wand id_0,
    input uwire id_1,
    input supply0 id_2,
    input supply0 id_3,
    output supply1 id_4,
    input supply0 id_5,
    input tri0 id_6,
    input tri id_7,
    input supply0 id_8,
    input tri id_9
);
  wire id_11;
  wire id_12, id_13, id_14, id_15, id_16, id_17;
endmodule
module module_1 (
    input uwire id_0,
    output tri0 id_1,
    input tri id_2,
    input tri1 id_3,
    input supply1 id_4,
    output tri0 id_5,
    inout wor id_6,
    input wire id_7,
    output tri id_8,
    input wire id_9,
    input tri0 id_10,
    output tri1 id_11,
    input wire id_12,
    input wand id_13,
    output tri id_14
);
  assign id_11 = id_0;
  wire id_16;
  wire id_17;
  module_0(
      id_6, id_10, id_3, id_12, id_1, id_4, id_13, id_12, id_2, id_7
  );
  wire id_18;
endmodule
