library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
use IEEE.STD_LOGIC_TEXTIO.ALL;
use STD.TEXTIO.ALL;

-- MemÃ³ria RAM
entity mem_rv is
  port (
    clck    : in  std_logic;
    we      : in  std_logic;
    byte_en : in  std_logic;
    sgn_en  : in  std_logic;
    address : in  std_logic_vector(12 downto 0);
    datain  : in  std_logic_vector(31 downto 0);
    dataout : out std_logic_vector(31 downto 0)
  );
end entity mem_rv;

architecture RTL of mem_rv is
  type mem_type is array (0 to 8191) of std_logic_vector(31 downto 0);
  shared variable mem : mem_type := (others => (others => '0'));
  signal read_addr : std_logic_vector(12 downto 0);

  attribute ram_style : string;
  attribute ram_style of mem : variable is "block";

begin
  process(clck)
  begin
    if rising_edge(clck) then
      if we = '1' then
        mem(to_integer(unsigned(address))) := datain;
      end if;
      read_addr <= address;
    end if;
  end process;

  dataout <= mem(to_integer(unsigned(read_addr)));
end architecture RTL;