[2021-09-09 10:01:45,140]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-09-09 10:01:45,140]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:02:29,975]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; ".

Peak memory: 34390016 bytes

[2021-09-09 10:02:29,976]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:02:30,948]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.08 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.08 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.08 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.57 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42352640 bytes

[2021-09-09 10:02:31,011]mapper_test.py:156:[INFO]: area: 11228 level: 12
[2021-09-09 10:02:31,011]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:02:34,273]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	current map manager:
		current min nodes:29561
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :14379
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :14379
score:100
	Report mapping result:
		klut_size()     :15726
		klut.num_gates():14376
		max delay       :12
		max area        :14379
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :257
		LUT fanins:3	 numbers :229
		LUT fanins:4	 numbers :13890
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 124178432 bytes

[2021-09-09 10:02:34,274]mapper_test.py:220:[INFO]: area: 14376 level: 12
[2021-09-09 12:00:26,554]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-09-09 12:00:26,554]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:01:11,065]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; ".

Peak memory: 34242560 bytes

[2021-09-09 12:01:11,066]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:01:12,033]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.08 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.08 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.57 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42586112 bytes

[2021-09-09 12:01:12,095]mapper_test.py:156:[INFO]: area: 11228 level: 12
[2021-09-09 12:01:12,095]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:01:31,889]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	current map manager:
		current min nodes:29561
		current min depth:30
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :14379
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :20045
score:100
	Report mapping result:
		klut_size()     :15726
		klut.num_gates():14376
		max delay       :12
		max area        :14379
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :257
		LUT fanins:3	 numbers :229
		LUT fanins:4	 numbers :13890
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 253915136 bytes

[2021-09-09 12:01:31,889]mapper_test.py:220:[INFO]: area: 14376 level: 12
[2021-09-09 13:30:23,518]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-09-09 13:30:23,518]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:31:11,839]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; ".

Peak memory: 34553856 bytes

[2021-09-09 13:31:11,840]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:31:12,766]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.08 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.08 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.08 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.58 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42651648 bytes

[2021-09-09 13:31:12,828]mapper_test.py:156:[INFO]: area: 11228 level: 12
[2021-09-09 13:31:12,828]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:31:32,525]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	current map manager:
		current min nodes:29561
		current min depth:30
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :14372
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :19899
score:100
	Report mapping result:
		klut_size()     :15718
		klut.num_gates():14368
		max delay       :12
		max area        :14372
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :298
		LUT fanins:3	 numbers :236
		LUT fanins:4	 numbers :13834
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 253730816 bytes

[2021-09-09 13:31:32,525]mapper_test.py:220:[INFO]: area: 14368 level: 12
[2021-09-09 15:06:30,918]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-09-09 15:06:30,918]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:06:30,918]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:06:31,924]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.08 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.08 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.11 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.11 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.63 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42459136 bytes

[2021-09-09 15:06:31,986]mapper_test.py:156:[INFO]: area: 11228 level: 12
[2021-09-09 15:06:31,986]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:06:53,713]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	current map manager:
		current min nodes:29561
		current min depth:30
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15657
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :20994
score:100
	Report mapping result:
		klut_size()     :16994
		klut.num_gates():15644
		max delay       :12
		max area        :15657
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3942
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 253833216 bytes

[2021-09-09 15:06:53,714]mapper_test.py:220:[INFO]: area: 15644 level: 12
[2021-09-09 15:35:34,729]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-09-09 15:35:34,729]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:35:34,729]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:35:35,734]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.08 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.08 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.11 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.11 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.62 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42549248 bytes

[2021-09-09 15:35:35,794]mapper_test.py:156:[INFO]: area: 11228 level: 12
[2021-09-09 15:35:35,795]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:35:57,508]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	current map manager:
		current min nodes:29561
		current min depth:30
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15657
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :20994
score:100
	Report mapping result:
		klut_size()     :16994
		klut.num_gates():15644
		max delay       :12
		max area        :15657
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3942
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 253952000 bytes

[2021-09-09 15:35:57,509]mapper_test.py:220:[INFO]: area: 15644 level: 12
[2021-09-09 16:13:38,531]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-09-09 16:13:38,531]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:13:38,531]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:13:39,540]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.08 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.09 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.11 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.11 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.63 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42848256 bytes

[2021-09-09 16:13:39,604]mapper_test.py:156:[INFO]: area: 11228 level: 12
[2021-09-09 16:13:39,604]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:14:01,492]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	current map manager:
		current min nodes:29561
		current min depth:30
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15657
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :20994
score:100
	Report mapping result:
		klut_size()     :16994
		klut.num_gates():15644
		max delay       :12
		max area        :15657
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3942
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 253894656 bytes

[2021-09-09 16:14:01,493]mapper_test.py:220:[INFO]: area: 15644 level: 12
[2021-09-09 16:48:22,277]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-09-09 16:48:22,277]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:48:22,278]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:48:23,321]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.08 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.09 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.11 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.11 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.63 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42831872 bytes

[2021-09-09 16:48:23,372]mapper_test.py:156:[INFO]: area: 11228 level: 12
[2021-09-09 16:48:23,372]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:48:44,734]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	current map manager:
		current min nodes:29561
		current min depth:30
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15657
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :20994
score:100
	Report mapping result:
		klut_size()     :16994
		klut.num_gates():15644
		max delay       :12
		max area        :15657
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3942
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 253911040 bytes

[2021-09-09 16:48:44,735]mapper_test.py:220:[INFO]: area: 15644 level: 12
[2021-09-09 17:24:41,507]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-09-09 17:24:41,507]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:24:41,507]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:24:42,530]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.08 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.09 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.11 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.11 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.63 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42467328 bytes

[2021-09-09 17:24:42,596]mapper_test.py:156:[INFO]: area: 11228 level: 12
[2021-09-09 17:24:42,596]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:25:05,308]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	current map manager:
		current min nodes:29561
		current min depth:30
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15657
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :20995
score:100
	Report mapping result:
		klut_size()     :16994
		klut.num_gates():15644
		max delay       :12
		max area        :15657
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3942
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 253829120 bytes

[2021-09-09 17:25:05,309]mapper_test.py:220:[INFO]: area: 15644 level: 12
[2021-09-13 23:29:45,447]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-09-13 23:29:45,448]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:29:45,448]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:29:46,443]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.08 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.08 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.11 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.60 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42213376 bytes

[2021-09-13 23:29:46,507]mapper_test.py:156:[INFO]: area: 11228 level: 12
[2021-09-13 23:29:46,508]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:30:03,478]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	current map manager:
		current min nodes:29561
		current min depth:30
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:23
	current map manager:
		current min nodes:29561
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15657
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :27465
score:100
	Report mapping result:
		klut_size()     :16994
		klut.num_gates():15644
		max delay       :12
		max area        :15657
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3942
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 226086912 bytes

[2021-09-13 23:30:03,479]mapper_test.py:220:[INFO]: area: 15644 level: 12
[2021-09-13 23:42:20,954]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-09-13 23:42:20,954]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:20,955]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:21,851]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.08 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.55 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42053632 bytes

[2021-09-13 23:42:21,912]mapper_test.py:156:[INFO]: area: 11228 level: 12
[2021-09-13 23:42:21,912]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:25,037]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	current map manager:
		current min nodes:29561
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15657
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15657
score:100
	Report mapping result:
		klut_size()     :16994
		klut.num_gates():15644
		max delay       :12
		max area        :15657
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3942
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 118538240 bytes

[2021-09-13 23:42:25,038]mapper_test.py:220:[INFO]: area: 15644 level: 12
[2021-09-14 08:59:36,131]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-09-14 08:59:36,131]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:59:36,132]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:59:37,083]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.08 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.08 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.55 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42549248 bytes

[2021-09-14 08:59:37,147]mapper_test.py:156:[INFO]: area: 11228 level: 12
[2021-09-14 08:59:37,147]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:59:56,002]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	current map manager:
		current min nodes:29561
		current min depth:30
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15657
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :20995
score:100
	Report mapping result:
		klut_size()     :16994
		klut.num_gates():15644
		max delay       :12
		max area        :15657
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3942
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 253845504 bytes

[2021-09-14 08:59:56,003]mapper_test.py:220:[INFO]: area: 15644 level: 12
[2021-09-14 09:21:19,601]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-09-14 09:21:19,601]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:19,602]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:20,523]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.08 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.55 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42070016 bytes

[2021-09-14 09:21:20,588]mapper_test.py:156:[INFO]: area: 11228 level: 12
[2021-09-14 09:21:20,588]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:23,769]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	current map manager:
		current min nodes:29561
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15657
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15657
score:100
	Report mapping result:
		klut_size()     :16994
		klut.num_gates():15644
		max delay       :12
		max area        :15657
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3942
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 123711488 bytes

[2021-09-14 09:21:23,770]mapper_test.py:220:[INFO]: area: 15644 level: 12
[2021-09-15 15:33:05,645]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-09-15 15:33:05,645]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:33:05,645]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:33:06,457]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.05 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.50 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42442752 bytes

[2021-09-15 15:33:06,517]mapper_test.py:156:[INFO]: area: 11228 level: 12
[2021-09-15 15:33:06,517]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:33:22,563]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	current map manager:
		current min nodes:29561
		current min depth:30
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15657
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :21337
score:100
	Report mapping result:
		klut_size()     :16994
		klut.num_gates():15644
		max delay       :12
		max area        :15657
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3942
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 224550912 bytes

[2021-09-15 15:33:22,564]mapper_test.py:220:[INFO]: area: 15644 level: 12
[2021-09-15 15:54:42,134]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-09-15 15:54:42,134]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:42,134]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:42,951]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.05 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.50 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42598400 bytes

[2021-09-15 15:54:43,012]mapper_test.py:156:[INFO]: area: 11228 level: 12
[2021-09-15 15:54:43,012]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:45,709]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	current map manager:
		current min nodes:29561
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15657
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15657
score:100
	Report mapping result:
		klut_size()     :16994
		klut.num_gates():15644
		max delay       :12
		max area        :15657
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3942
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 45490176 bytes

[2021-09-15 15:54:45,709]mapper_test.py:220:[INFO]: area: 15644 level: 12
[2021-09-18 14:03:35,510]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-09-18 14:03:35,511]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:03:35,511]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:03:36,383]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.08 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.51 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42041344 bytes

[2021-09-18 14:03:36,446]mapper_test.py:156:[INFO]: area: 11228 level: 12
[2021-09-18 14:03:36,446]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:03:51,174]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	current map manager:
		current min nodes:29561
		current min depth:30
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15657
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :21068
score:100
	Report mapping result:
		klut_size()     :16994
		klut.num_gates():15644
		max delay       :12
		max area        :15657
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3942
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 217530368 bytes

[2021-09-18 14:03:51,174]mapper_test.py:220:[INFO]: area: 15644 level: 12
[2021-09-18 16:28:08,438]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-09-18 16:28:08,438]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:28:08,439]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:28:09,305]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.05 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.50 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 41992192 bytes

[2021-09-18 16:28:09,364]mapper_test.py:156:[INFO]: area: 11228 level: 12
[2021-09-18 16:28:09,364]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:28:24,535]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	current map manager:
		current min nodes:29561
		current min depth:30
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15657
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :21321
score:100
	Report mapping result:
		klut_size()     :16994
		klut.num_gates():15644
		max delay       :12
		max area        :15657
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3942
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 162627584 bytes

[2021-09-18 16:28:24,536]mapper_test.py:220:[INFO]: area: 15644 level: 12
[2021-09-22 08:58:44,616]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-09-22 08:58:44,617]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:58:44,617]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:58:45,468]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.05 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.50 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42024960 bytes

[2021-09-22 08:58:45,509]mapper_test.py:156:[INFO]: area: 11228 level: 12
[2021-09-22 08:58:45,510]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:58:53,969]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	current map manager:
		current min nodes:29561
		current min depth:30
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
	Report mapping result:
		klut_size()     :16994
		klut.num_gates():15644
		max delay       :13
		max area        :15657
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3942
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 110161920 bytes

[2021-09-22 08:58:53,970]mapper_test.py:220:[INFO]: area: 15644 level: 13
[2021-09-22 11:26:49,365]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-09-22 11:26:49,365]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:26:49,365]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:26:50,191]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.05 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.51 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42254336 bytes

[2021-09-22 11:26:50,252]mapper_test.py:156:[INFO]: area: 11228 level: 12
[2021-09-22 11:26:50,252]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:27:04,852]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	current map manager:
		current min nodes:29561
		current min depth:30
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15655
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :21497
score:100
	Report mapping result:
		klut_size()     :16992
		klut.num_gates():15642
		max delay       :12
		max area        :15655
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3940
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 145223680 bytes

[2021-09-22 11:27:04,853]mapper_test.py:220:[INFO]: area: 15642 level: 12
[2021-09-23 16:45:50,111]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-09-23 16:45:50,112]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:45:50,112]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:45:50,983]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.05 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.50 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42205184 bytes

[2021-09-23 16:45:51,046]mapper_test.py:156:[INFO]: area: 11228 level: 12
[2021-09-23 16:45:51,046]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:46:07,770]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	current map manager:
		current min nodes:29561
		current min depth:30
balancing!
	current map manager:
		current min nodes:29561
		current min depth:24
rewriting!
	current map manager:
		current min nodes:29561
		current min depth:24
balancing!
	current map manager:
		current min nodes:29561
		current min depth:24
rewriting!
	current map manager:
		current min nodes:29561
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15655
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :21497
score:100
	Report mapping result:
		klut_size()     :16992
		klut.num_gates():15642
		max delay       :12
		max area        :15655
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3940
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 148819968 bytes

[2021-09-23 16:46:07,770]mapper_test.py:220:[INFO]: area: 15642 level: 12
[2021-09-23 17:08:51,788]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-09-23 17:08:51,788]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:08:51,789]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:08:52,649]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.05 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.52 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42442752 bytes

[2021-09-23 17:08:52,708]mapper_test.py:156:[INFO]: area: 11228 level: 12
[2021-09-23 17:08:52,708]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:09:07,514]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	current map manager:
		current min nodes:29561
		current min depth:30
balancing!
	current map manager:
		current min nodes:29561
		current min depth:24
rewriting!
	current map manager:
		current min nodes:29561
		current min depth:24
balancing!
	current map manager:
		current min nodes:29561
		current min depth:24
rewriting!
	current map manager:
		current min nodes:29561
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15655
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :21497
score:100
	Report mapping result:
		klut_size()     :16992
		klut.num_gates():15642
		max delay       :12
		max area        :15655
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3940
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 145063936 bytes

[2021-09-23 17:09:07,515]mapper_test.py:220:[INFO]: area: 15642 level: 12
[2021-09-23 18:10:26,881]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-09-23 18:10:26,881]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:10:26,881]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:10:27,691]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.05 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.50 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42483712 bytes

[2021-09-23 18:10:27,754]mapper_test.py:156:[INFO]: area: 11228 level: 12
[2021-09-23 18:10:27,754]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:10:44,256]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	current map manager:
		current min nodes:29561
		current min depth:30
balancing!
	current map manager:
		current min nodes:29561
		current min depth:24
rewriting!
	current map manager:
		current min nodes:29561
		current min depth:24
balancing!
	current map manager:
		current min nodes:29561
		current min depth:24
rewriting!
	current map manager:
		current min nodes:29561
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15655
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :21497
score:100
	Report mapping result:
		klut_size()     :16992
		klut.num_gates():15642
		max delay       :12
		max area        :15655
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3940
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 148815872 bytes

[2021-09-23 18:10:44,257]mapper_test.py:220:[INFO]: area: 15642 level: 12
[2021-09-27 16:37:34,597]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-09-27 16:37:34,598]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:37:34,598]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:37:35,424]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.05 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.51 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42508288 bytes

[2021-09-27 16:37:35,482]mapper_test.py:156:[INFO]: area: 11228 level: 12
[2021-09-27 16:37:35,482]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:37:51,277]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	current map manager:
		current min nodes:29561
		current min depth:30
balancing!
	current map manager:
		current min nodes:29561
		current min depth:24
rewriting!
	current map manager:
		current min nodes:29561
		current min depth:24
balancing!
	current map manager:
		current min nodes:29561
		current min depth:24
rewriting!
	current map manager:
		current min nodes:29561
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15655
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :21497
score:100
	Report mapping result:
		klut_size()     :16992
		klut.num_gates():15642
		max delay       :12
		max area        :15655
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3940
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 156962816 bytes

[2021-09-27 16:37:51,278]mapper_test.py:220:[INFO]: area: 15642 level: 12
[2021-09-27 17:44:18,301]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-09-27 17:44:18,301]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:44:18,302]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:44:19,134]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.05 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.51 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42131456 bytes

[2021-09-27 17:44:19,196]mapper_test.py:156:[INFO]: area: 11228 level: 12
[2021-09-27 17:44:19,196]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:44:35,246]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	current map manager:
		current min nodes:29561
		current min depth:30
balancing!
	current map manager:
		current min nodes:29561
		current min depth:24
rewriting!
	current map manager:
		current min nodes:29561
		current min depth:24
balancing!
	current map manager:
		current min nodes:29561
		current min depth:24
rewriting!
	current map manager:
		current min nodes:29561
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15655
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :21492
score:100
	Report mapping result:
		klut_size()     :16992
		klut.num_gates():15642
		max delay       :12
		max area        :15655
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3940
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 157569024 bytes

[2021-09-27 17:44:35,247]mapper_test.py:220:[INFO]: area: 15642 level: 12
[2021-09-28 02:10:33,558]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-09-28 02:10:33,559]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:10:33,559]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:10:34,381]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.05 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.50 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42299392 bytes

[2021-09-28 02:10:34,438]mapper_test.py:156:[INFO]: area: 11228 level: 12
[2021-09-28 02:10:34,439]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:10:50,033]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	current map manager:
		current min nodes:29561
		current min depth:30
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15655
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :21497
score:100
	Report mapping result:
		klut_size()     :16992
		klut.num_gates():15642
		max delay       :12
		max area        :15655
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3940
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 151179264 bytes

[2021-09-28 02:10:50,034]mapper_test.py:220:[INFO]: area: 15642 level: 12
[2021-09-28 16:49:58,843]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-09-28 16:49:58,843]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:49:58,843]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:49:59,674]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.05 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.51 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42057728 bytes

[2021-09-28 16:49:59,733]mapper_test.py:156:[INFO]: area: 11228 level: 12
[2021-09-28 16:49:59,733]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:50:14,341]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	current map manager:
		current min nodes:29561
		current min depth:30
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15655
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :21497
score:100
	Report mapping result:
		klut_size()     :16992
		klut.num_gates():15642
		max delay       :12
		max area        :15655
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3940
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 145149952 bytes

[2021-09-28 16:50:14,341]mapper_test.py:220:[INFO]: area: 15642 level: 12
[2021-09-28 17:29:00,923]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-09-28 17:29:00,923]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:29:00,923]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:29:01,825]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.05 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.52 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42647552 bytes

[2021-09-28 17:29:01,887]mapper_test.py:156:[INFO]: area: 11228 level: 12
[2021-09-28 17:29:01,887]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:29:16,845]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	current map manager:
		current min nodes:29561
		current min depth:30
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15655
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :21497
score:100
	Report mapping result:
		klut_size()     :16992
		klut.num_gates():15642
		max delay       :12
		max area        :15655
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3940
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 206983168 bytes

[2021-09-28 17:29:16,846]mapper_test.py:220:[INFO]: area: 15642 level: 12
[2021-10-09 10:42:29,339]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-10-09 10:42:29,340]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:42:29,340]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:42:30,162]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.05 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.50 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42303488 bytes

[2021-10-09 10:42:30,222]mapper_test.py:160:[INFO]: area: 11228 level: 12
[2021-10-09 10:42:30,223]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:42:38,304]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	current map manager:
		current min nodes:29561
		current min depth:30
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15655
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :27237
score:100
	Report mapping result:
		klut_size()     :16992
		klut.num_gates():15642
		max delay       :12
		max area        :15655
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3940
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 64610304 bytes

[2021-10-09 10:42:38,305]mapper_test.py:224:[INFO]: area: 15642 level: 12
[2021-10-09 11:25:02,246]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-10-09 11:25:02,246]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:25:02,246]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:25:03,075]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.51 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42258432 bytes

[2021-10-09 11:25:03,135]mapper_test.py:160:[INFO]: area: 11228 level: 12
[2021-10-09 11:25:03,135]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:25:10,952]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	current map manager:
		current min nodes:29561
		current min depth:30
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15655
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :27236
score:100
	Report mapping result:
		klut_size()     :16992
		klut.num_gates():15642
		max delay       :12
		max area        :15655
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3940
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 80543744 bytes

[2021-10-09 11:25:10,953]mapper_test.py:224:[INFO]: area: 15642 level: 12
[2021-10-09 16:32:43,636]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-10-09 16:32:43,636]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:32:43,636]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:32:44,502]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.05 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.51 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42233856 bytes

[2021-10-09 16:32:44,564]mapper_test.py:160:[INFO]: area: 11228 level: 12
[2021-10-09 16:32:44,564]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:32:49,968]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	current map manager:
		current min nodes:29561
		current min depth:30
	current map manager:
		current min nodes:29561
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15655
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15655
score:100
	Report mapping result:
		klut_size()     :16992
		klut.num_gates():15642
		max delay       :12
		max area        :15655
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3940
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 57999360 bytes

[2021-10-09 16:32:49,969]mapper_test.py:224:[INFO]: area: 15642 level: 12
[2021-10-09 16:49:51,341]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-10-09 16:49:51,342]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:49:51,342]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:49:52,158]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.05 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.50 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42049536 bytes

[2021-10-09 16:49:52,217]mapper_test.py:160:[INFO]: area: 11228 level: 12
[2021-10-09 16:49:52,217]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:49:57,552]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	current map manager:
		current min nodes:29561
		current min depth:30
	current map manager:
		current min nodes:29561
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15655
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15655
score:100
	Report mapping result:
		klut_size()     :16992
		klut.num_gates():15642
		max delay       :12
		max area        :15655
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3940
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 57921536 bytes

[2021-10-09 16:49:57,552]mapper_test.py:224:[INFO]: area: 15642 level: 12
[2021-10-12 11:00:17,632]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-10-12 11:00:17,633]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:00:17,633]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:00:18,498]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.53 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42151936 bytes

[2021-10-12 11:00:18,563]mapper_test.py:160:[INFO]: area: 11228 level: 12
[2021-10-12 11:00:18,563]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:00:34,167]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	current map manager:
		current min nodes:29561
		current min depth:30
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15655
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :21496
score:100
	Report mapping result:
		klut_size()     :16992
		klut.num_gates():15642
		max delay       :12
		max area        :15655
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3940
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 115650560 bytes

[2021-10-12 11:00:34,167]mapper_test.py:224:[INFO]: area: 15642 level: 12
[2021-10-12 11:19:17,450]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-10-12 11:19:17,451]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:19:17,451]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:19:18,315]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.53 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42221568 bytes

[2021-10-12 11:19:18,379]mapper_test.py:160:[INFO]: area: 11228 level: 12
[2021-10-12 11:19:18,379]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:19:26,893]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	current map manager:
		current min nodes:29561
		current min depth:30
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15655
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :27237
score:100
	Report mapping result:
		klut_size()     :16992
		klut.num_gates():15642
		max delay       :12
		max area        :15655
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3940
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 64348160 bytes

[2021-10-12 11:19:26,894]mapper_test.py:224:[INFO]: area: 15642 level: 12
[2021-10-12 13:35:45,810]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-10-12 13:35:45,810]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:35:45,810]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:35:46,671]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.53 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42319872 bytes

[2021-10-12 13:35:46,732]mapper_test.py:160:[INFO]: area: 11228 level: 12
[2021-10-12 13:35:46,732]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:36:02,404]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	current map manager:
		current min nodes:29561
		current min depth:30
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15655
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :21496
score:100
	Report mapping result:
		klut_size()     :16992
		klut.num_gates():15642
		max delay       :12
		max area        :15655
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3940
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 115503104 bytes

[2021-10-12 13:36:02,404]mapper_test.py:224:[INFO]: area: 15642 level: 12
[2021-10-12 15:06:26,225]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-10-12 15:06:26,225]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:06:26,225]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:06:27,085]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.53 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42156032 bytes

[2021-10-12 15:06:27,147]mapper_test.py:160:[INFO]: area: 11228 level: 12
[2021-10-12 15:06:27,148]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:06:42,852]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	current map manager:
		current min nodes:29561
		current min depth:30
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15655
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :21496
score:100
	Report mapping result:
		klut_size()     :16992
		klut.num_gates():15642
		max delay       :12
		max area        :15655
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3940
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 115712000 bytes

[2021-10-12 15:06:42,852]mapper_test.py:224:[INFO]: area: 15642 level: 12
[2021-10-12 18:51:22,600]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-10-12 18:51:22,600]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:51:22,600]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:51:23,466]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.53 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42196992 bytes

[2021-10-12 18:51:23,528]mapper_test.py:160:[INFO]: area: 11228 level: 12
[2021-10-12 18:51:23,528]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:51:40,071]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	current map manager:
		current min nodes:29561
		current min depth:30
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15655
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :21496
score:100
	Report mapping result:
		klut_size()     :16992
		klut.num_gates():15642
		max delay       :12
		max area        :15655
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3940
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 74481664 bytes

[2021-10-12 18:51:40,072]mapper_test.py:224:[INFO]: area: 15642 level: 12
[2021-10-18 11:44:54,999]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-10-18 11:44:55,000]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:44:55,000]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:44:55,866]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.53 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42074112 bytes

[2021-10-18 11:44:55,928]mapper_test.py:160:[INFO]: area: 11228 level: 12
[2021-10-18 11:44:55,929]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:45:12,417]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	current map manager:
		current min nodes:29561
		current min depth:30
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15655
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :21496
score:100
	Report mapping result:
		klut_size()     :16992
		klut.num_gates():15642
		max delay       :12
		max area        :15655
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3940
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 74330112 bytes

[2021-10-18 11:45:12,418]mapper_test.py:224:[INFO]: area: 15642 level: 12
[2021-10-18 12:04:15,000]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-10-18 12:04:15,000]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:15,000]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:15,909]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.53 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42205184 bytes

[2021-10-18 12:04:15,969]mapper_test.py:160:[INFO]: area: 11228 level: 12
[2021-10-18 12:04:15,970]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:17,802]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	current map manager:
		current min nodes:29561
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15655
score:100
	Report mapping result:
		klut_size()     :16992
		klut.num_gates():15642
		max delay       :12
		max area        :15655
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3940
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 39727104 bytes

[2021-10-18 12:04:17,802]mapper_test.py:224:[INFO]: area: 15642 level: 12
[2021-10-19 14:12:11,917]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-10-19 14:12:11,918]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:11,918]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:12,776]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.53 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42065920 bytes

[2021-10-19 14:12:12,838]mapper_test.py:160:[INFO]: area: 11228 level: 12
[2021-10-19 14:12:12,838]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:14,652]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	current map manager:
		current min nodes:29561
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15655
score:100
	Report mapping result:
		klut_size()     :16992
		klut.num_gates():15642
		max delay       :12
		max area        :15655
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3940
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 39747584 bytes

[2021-10-19 14:12:14,653]mapper_test.py:224:[INFO]: area: 15642 level: 12
[2021-10-22 13:34:22,412]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-10-22 13:34:22,413]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:34:22,413]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:34:23,272]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.53 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42348544 bytes

[2021-10-22 13:34:23,313]mapper_test.py:160:[INFO]: area: 11228 level: 12
[2021-10-22 13:34:23,313]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:34:31,081]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	current map manager:
		current min nodes:29561
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15655
score:100
	Report mapping result:
		klut_size()     :16992
		klut.num_gates():15642
		max delay       :12
		max area        :15655
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3940
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 42459136 bytes

[2021-10-22 13:34:31,082]mapper_test.py:224:[INFO]: area: 15642 level: 12
[2021-10-22 13:55:15,097]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-10-22 13:55:15,097]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:55:15,097]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:55:15,955]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.53 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42541056 bytes

[2021-10-22 13:55:16,015]mapper_test.py:160:[INFO]: area: 11228 level: 12
[2021-10-22 13:55:16,015]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:55:23,794]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	current map manager:
		current min nodes:29561
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15655
score:100
	Report mapping result:
		klut_size()     :16992
		klut.num_gates():15642
		max delay       :12
		max area        :15655
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3940
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 42541056 bytes

[2021-10-22 13:55:23,794]mapper_test.py:224:[INFO]: area: 15642 level: 12
[2021-10-22 14:02:32,680]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-10-22 14:02:32,680]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:32,680]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:33,535]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.53 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42340352 bytes

[2021-10-22 14:02:33,595]mapper_test.py:160:[INFO]: area: 11228 level: 12
[2021-10-22 14:02:33,595]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:35,364]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	current map manager:
		current min nodes:29561
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15655
score:100
	Report mapping result:
		klut_size()     :16992
		klut.num_gates():15642
		max delay       :12
		max area        :15655
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3940
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 39653376 bytes

[2021-10-22 14:02:35,365]mapper_test.py:224:[INFO]: area: 15642 level: 12
[2021-10-22 14:05:53,590]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-10-22 14:05:53,590]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:53,591]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:54,485]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.53 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42057728 bytes

[2021-10-22 14:05:54,548]mapper_test.py:160:[INFO]: area: 11228 level: 12
[2021-10-22 14:05:54,548]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:56,316]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	current map manager:
		current min nodes:29561
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15655
score:100
	Report mapping result:
		klut_size()     :16992
		klut.num_gates():15642
		max delay       :12
		max area        :15655
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3940
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 39591936 bytes

[2021-10-22 14:05:56,317]mapper_test.py:224:[INFO]: area: 15642 level: 12
[2021-10-23 13:34:23,025]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-10-23 13:34:23,025]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:34:23,025]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:34:23,880]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.53 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42074112 bytes

[2021-10-23 13:34:23,941]mapper_test.py:160:[INFO]: area: 11228 level: 12
[2021-10-23 13:34:23,942]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:34:39,636]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	current map manager:
		current min nodes:29561
		current min depth:30
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :23535
score:100
	Report mapping result:
		klut_size()     :24758
		klut.num_gates():23408
		max delay       :13
		max area        :23535
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6227
		LUT fanins:3	 numbers :6920
		LUT fanins:4	 numbers :10261
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 74379264 bytes

[2021-10-23 13:34:39,637]mapper_test.py:224:[INFO]: area: 23408 level: 13
[2021-10-24 17:46:01,992]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-10-24 17:46:01,993]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:46:01,993]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:46:02,894]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.53 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42156032 bytes

[2021-10-24 17:46:02,957]mapper_test.py:160:[INFO]: area: 11228 level: 12
[2021-10-24 17:46:02,958]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:46:19,308]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	current map manager:
		current min nodes:29561
		current min depth:30
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15655
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :23535
score:100
	Report mapping result:
		klut_size()     :16992
		klut.num_gates():15642
		max delay       :12
		max area        :15655
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3940
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 74379264 bytes

[2021-10-24 17:46:19,309]mapper_test.py:224:[INFO]: area: 15642 level: 12
[2021-10-24 18:06:27,996]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-10-24 18:06:27,997]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:06:27,997]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:06:28,857]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.53 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 41922560 bytes

[2021-10-24 18:06:28,930]mapper_test.py:160:[INFO]: area: 11228 level: 12
[2021-10-24 18:06:28,930]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:06:45,102]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	current map manager:
		current min nodes:29561
		current min depth:30
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
	current map manager:
		current min nodes:29561
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :15655
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :21496
score:100
	Report mapping result:
		klut_size()     :16992
		klut.num_gates():15642
		max delay       :12
		max area        :15655
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3940
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 74285056 bytes

[2021-10-24 18:06:45,103]mapper_test.py:224:[INFO]: area: 15642 level: 12
[2021-10-26 10:25:45,550]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-10-26 10:25:45,550]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:45,550]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:46,408]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.53 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 41996288 bytes

[2021-10-26 10:25:46,467]mapper_test.py:160:[INFO]: area: 11228 level: 12
[2021-10-26 10:25:46,468]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:48,598]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	current map manager:
		current min nodes:29561
		current min depth:30
	Report mapping result:
		klut_size()     :15702
		klut.num_gates():14352
		max delay       :12
		max area        :15655
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :302
		LUT fanins:3	 numbers :4920
		LUT fanins:4	 numbers :9130
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 39661568 bytes

[2021-10-26 10:25:48,599]mapper_test.py:224:[INFO]: area: 14352 level: 12
[2021-10-26 11:04:19,393]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-10-26 11:04:19,393]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:04:19,394]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:04:20,301]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.08 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.53 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42188800 bytes

[2021-10-26 11:04:20,361]mapper_test.py:160:[INFO]: area: 11228 level: 12
[2021-10-26 11:04:20,362]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:04:37,883]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	Report mapping result:
		klut_size()     :15702
		klut.num_gates():14352
		max delay       :12
		max area        :15655
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :302
		LUT fanins:3	 numbers :4920
		LUT fanins:4	 numbers :9130
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 74240000 bytes

[2021-10-26 11:04:37,884]mapper_test.py:224:[INFO]: area: 14352 level: 12
[2021-10-26 11:25:01,862]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-10-26 11:25:01,862]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:25:01,863]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:25:02,720]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.53 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42065920 bytes

[2021-10-26 11:25:02,781]mapper_test.py:160:[INFO]: area: 11228 level: 12
[2021-10-26 11:25:02,781]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:25:18,670]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	Report mapping result:
		klut_size()     :22196
		klut.num_gates():20846
		max delay       :13
		max area        :23535
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :956
		LUT fanins:3	 numbers :8314
		LUT fanins:4	 numbers :11576
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 74330112 bytes

[2021-10-26 11:25:18,670]mapper_test.py:224:[INFO]: area: 20846 level: 13
[2021-10-26 12:23:07,787]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-10-26 12:23:07,787]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:23:07,787]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:23:08,649]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.53 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42008576 bytes

[2021-10-26 12:23:08,713]mapper_test.py:160:[INFO]: area: 11228 level: 12
[2021-10-26 12:23:08,713]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:23:24,454]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	Report mapping result:
		klut_size()     :16992
		klut.num_gates():15642
		max delay       :12
		max area        :15655
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3940
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 74182656 bytes

[2021-10-26 12:23:24,455]mapper_test.py:224:[INFO]: area: 15642 level: 12
[2021-10-26 14:13:14,387]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-10-26 14:13:14,387]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:14,387]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:15,289]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.53 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42086400 bytes

[2021-10-26 14:13:15,349]mapper_test.py:160:[INFO]: area: 11228 level: 12
[2021-10-26 14:13:15,349]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:17,149]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	Report mapping result:
		klut_size()     :15702
		klut.num_gates():14352
		max delay       :12
		max area        :15655
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :302
		LUT fanins:3	 numbers :4920
		LUT fanins:4	 numbers :9130
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 39354368 bytes

[2021-10-26 14:13:17,150]mapper_test.py:224:[INFO]: area: 14352 level: 12
[2021-10-29 16:10:19,667]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-10-29 16:10:19,668]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:19,668]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:20,573]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.53 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42397696 bytes

[2021-10-29 16:10:20,634]mapper_test.py:160:[INFO]: area: 11228 level: 12
[2021-10-29 16:10:20,634]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:22,457]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	Report mapping result:
		klut_size()     :21094
		klut.num_gates():19744
		max delay       :13
		max area        :19735
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :501
		LUT fanins:3	 numbers :8043
		LUT fanins:4	 numbers :11200
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
Peak memory: 39976960 bytes

[2021-10-29 16:10:22,458]mapper_test.py:224:[INFO]: area: 19744 level: 13
[2021-11-03 09:52:10,132]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-11-03 09:52:10,132]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:10,133]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:11,001]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.08 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.54 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42172416 bytes

[2021-11-03 09:52:11,061]mapper_test.py:160:[INFO]: area: 11228 level: 12
[2021-11-03 09:52:11,062]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:14,594]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	Report mapping result:
		klut_size()     :21094
		klut.num_gates():19744
		max delay       :12
		max area        :15655
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :501
		LUT fanins:3	 numbers :8043
		LUT fanins:4	 numbers :11200
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig_output.v
	Peak memory: 45637632 bytes

[2021-11-03 09:52:14,595]mapper_test.py:226:[INFO]: area: 19744 level: 12
[2021-11-03 10:04:20,698]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-11-03 10:04:20,698]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:20,698]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:21,572]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.08 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.54 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42192896 bytes

[2021-11-03 10:04:21,634]mapper_test.py:160:[INFO]: area: 11228 level: 12
[2021-11-03 10:04:21,634]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:25,373]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	Report mapping result:
		klut_size()     :22198
		klut.num_gates():20848
		max delay       :12
		max area        :15657
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :530
		LUT fanins:3	 numbers :6780
		LUT fanins:4	 numbers :13538
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig_output.v
	Peak memory: 45924352 bytes

[2021-11-03 10:04:25,374]mapper_test.py:226:[INFO]: area: 20848 level: 12
[2021-11-03 13:44:20,468]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-11-03 13:44:20,469]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:20,469]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:21,347]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.08 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.54 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42463232 bytes

[2021-11-03 13:44:21,409]mapper_test.py:160:[INFO]: area: 11228 level: 12
[2021-11-03 13:44:21,409]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:25,120]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	Report mapping result:
		klut_size()     :22198
		klut.num_gates():20848
		max delay       :12
		max area        :15657
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :530
		LUT fanins:3	 numbers :6780
		LUT fanins:4	 numbers :13538
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig_output.v
	Peak memory: 45957120 bytes

[2021-11-03 13:44:25,121]mapper_test.py:226:[INFO]: area: 20848 level: 12
[2021-11-03 13:50:35,904]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-11-03 13:50:35,904]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:35,904]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:36,783]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.08 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.54 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42172416 bytes

[2021-11-03 13:50:36,847]mapper_test.py:160:[INFO]: area: 11228 level: 12
[2021-11-03 13:50:36,848]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:40,562]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	Report mapping result:
		klut_size()     :22198
		klut.num_gates():20848
		max delay       :12
		max area        :15657
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :530
		LUT fanins:3	 numbers :6780
		LUT fanins:4	 numbers :13538
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig_output.v
	Peak memory: 45961216 bytes

[2021-11-03 13:50:40,562]mapper_test.py:226:[INFO]: area: 20848 level: 12
[2021-11-04 15:57:32,074]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-11-04 15:57:32,074]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:32,074]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:32,966]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.08 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.08 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.08 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.55 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42213376 bytes

[2021-11-04 15:57:33,026]mapper_test.py:160:[INFO]: area: 11228 level: 12
[2021-11-04 15:57:33,026]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:36,881]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	Report mapping result:
		klut_size()     :16497
		klut.num_gates():15147
		max delay       :12
		max area        :15657
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :356
		LUT fanins:3	 numbers :4831
		LUT fanins:4	 numbers :9960
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig_output.v
	Peak memory: 44236800 bytes

[2021-11-04 15:57:36,881]mapper_test.py:226:[INFO]: area: 15147 level: 12
[2021-11-16 12:28:24,610]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-11-16 12:28:24,611]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:24,611]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:25,471]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.53 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42078208 bytes

[2021-11-16 12:28:25,533]mapper_test.py:160:[INFO]: area: 11228 level: 12
[2021-11-16 12:28:25,533]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:27,485]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
Mapping time: 0.676369 secs
	Report mapping result:
		klut_size()     :16497
		klut.num_gates():15147
		max delay       :12
		max area        :15657
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :356
		LUT fanins:3	 numbers :4831
		LUT fanins:4	 numbers :9960
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
	Peak memory: 39780352 bytes

[2021-11-16 12:28:27,486]mapper_test.py:228:[INFO]: area: 15147 level: 12
[2021-11-16 14:17:21,837]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-11-16 14:17:21,838]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:21,838]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:22,718]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.08 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.08 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.54 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 41992192 bytes

[2021-11-16 14:17:22,781]mapper_test.py:160:[INFO]: area: 11228 level: 12
[2021-11-16 14:17:22,781]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:24,841]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
Mapping time: 0.711302 secs
	Report mapping result:
		klut_size()     :16497
		klut.num_gates():15147
		max delay       :12
		max area        :15657
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :356
		LUT fanins:3	 numbers :4831
		LUT fanins:4	 numbers :9960
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
	Peak memory: 39604224 bytes

[2021-11-16 14:17:24,841]mapper_test.py:228:[INFO]: area: 15147 level: 12
[2021-11-16 14:23:42,543]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-11-16 14:23:42,543]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:42,543]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:43,432]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.53 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 41996288 bytes

[2021-11-16 14:23:43,493]mapper_test.py:160:[INFO]: area: 11228 level: 12
[2021-11-16 14:23:43,494]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:45,455]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
Mapping time: 0.675018 secs
	Report mapping result:
		klut_size()     :16497
		klut.num_gates():15147
		max delay       :12
		max area        :15657
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :356
		LUT fanins:3	 numbers :4831
		LUT fanins:4	 numbers :9960
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
	Peak memory: 39690240 bytes

[2021-11-16 14:23:45,456]mapper_test.py:228:[INFO]: area: 15147 level: 12
[2021-11-17 16:36:21,463]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-11-17 16:36:21,464]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:21,464]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:22,323]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.53 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42364928 bytes

[2021-11-17 16:36:22,383]mapper_test.py:160:[INFO]: area: 11228 level: 12
[2021-11-17 16:36:22,383]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:24,356]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
Mapping time: 0.656279 secs
	Report mapping result:
		klut_size()     :16994
		klut.num_gates():15644
		max delay       :12
		max area        :15657
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3942
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
	Peak memory: 40656896 bytes

[2021-11-17 16:36:24,356]mapper_test.py:228:[INFO]: area: 15644 level: 12
[2021-11-18 10:18:57,402]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-11-18 10:18:57,402]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:18:57,402]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:18:58,273]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.53 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42147840 bytes

[2021-11-18 10:18:58,337]mapper_test.py:160:[INFO]: area: 11228 level: 12
[2021-11-18 10:18:58,337]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:00,841]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
Mapping time: 1.16352 secs
	Report mapping result:
		klut_size()     :16994
		klut.num_gates():15644
		max delay       :12
		max area        :15644
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3942
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
	Peak memory: 45932544 bytes

[2021-11-18 10:19:00,842]mapper_test.py:228:[INFO]: area: 15644 level: 12
[2021-11-23 16:11:47,955]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-11-23 16:11:47,956]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:47,956]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:48,828]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.53 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42147840 bytes

[2021-11-23 16:11:48,890]mapper_test.py:160:[INFO]: area: 11228 level: 12
[2021-11-23 16:11:48,890]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:51,323]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
Mapping time: 1.15774 secs
	Report mapping result:
		klut_size()     :16994
		klut.num_gates():15644
		max delay       :12
		max area        :15644
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3942
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
	Peak memory: 45064192 bytes

[2021-11-23 16:11:51,324]mapper_test.py:228:[INFO]: area: 15644 level: 12
[2021-11-23 16:42:46,329]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-11-23 16:42:46,329]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:46,329]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:47,236]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.54 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42094592 bytes

[2021-11-23 16:42:47,298]mapper_test.py:160:[INFO]: area: 11228 level: 12
[2021-11-23 16:42:47,298]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:49,750]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
Mapping time: 1.15975 secs
	Report mapping result:
		klut_size()     :16994
		klut.num_gates():15644
		max delay       :12
		max area        :15644
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3942
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
	Peak memory: 45215744 bytes

[2021-11-23 16:42:49,750]mapper_test.py:228:[INFO]: area: 15644 level: 12
[2021-11-24 11:39:01,756]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-11-24 11:39:01,756]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:01,757]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:02,630]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.53 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42229760 bytes

[2021-11-24 11:39:02,692]mapper_test.py:160:[INFO]: area: 11228 level: 12
[2021-11-24 11:39:02,692]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:03,995]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
Mapping time: 0.030351 secs
	Report mapping result:
		klut_size()     :16994
		klut.num_gates():15644
		max delay       :12
		max area        :15657
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3942
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
	Peak memory: 39657472 bytes

[2021-11-24 11:39:03,995]mapper_test.py:228:[INFO]: area: 15644 level: 12
[2021-11-24 12:02:15,989]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-11-24 12:02:15,989]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:15,989]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:16,848]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.53 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42438656 bytes

[2021-11-24 12:02:16,910]mapper_test.py:160:[INFO]: area: 11228 level: 12
[2021-11-24 12:02:16,910]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:18,216]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
Mapping time: 0.03042 secs
	Report mapping result:
		klut_size()     :16994
		klut.num_gates():15644
		max delay       :12
		max area        :15657
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3942
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
	Peak memory: 39661568 bytes

[2021-11-24 12:02:18,217]mapper_test.py:228:[INFO]: area: 15644 level: 12
[2021-11-24 12:06:00,940]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-11-24 12:06:00,941]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:00,941]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:01,798]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.53 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42188800 bytes

[2021-11-24 12:06:01,861]mapper_test.py:160:[INFO]: area: 11228 level: 12
[2021-11-24 12:06:01,861]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:03,773]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
Mapping time: 0.656411 secs
	Report mapping result:
		klut_size()     :16994
		klut.num_gates():15644
		max delay       :12
		max area        :15657
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3942
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
	Peak memory: 40476672 bytes

[2021-11-24 12:06:03,773]mapper_test.py:228:[INFO]: area: 15644 level: 12
[2021-11-24 12:11:38,197]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-11-24 12:11:38,197]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:38,197]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:39,055]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.53 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42115072 bytes

[2021-11-24 12:11:39,118]mapper_test.py:160:[INFO]: area: 11228 level: 12
[2021-11-24 12:11:39,118]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:40,540]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
[i] total time =  0.21 secs
Mapping time: 0.21319 secs
	Report mapping result:
		klut_size()     :12115
		klut.num_gates():10765
		max delay       :21
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1006
		LUT fanins:3	 numbers :1801
		LUT fanins:4	 numbers :7958
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
	Peak memory: 106049536 bytes

[2021-11-24 12:11:40,541]mapper_test.py:228:[INFO]: area: 10765 level: 21
[2021-11-24 12:57:59,803]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-11-24 12:57:59,803]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:59,803]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:00,663]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.53 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42176512 bytes

[2021-11-24 12:58:00,725]mapper_test.py:160:[INFO]: area: 11228 level: 12
[2021-11-24 12:58:00,725]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:02,639]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
Mapping time: 0.656949 secs
	Report mapping result:
		klut_size()     :16994
		klut.num_gates():15644
		max delay       :12
		max area        :15657
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3942
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
	Peak memory: 40513536 bytes

[2021-11-24 12:58:02,639]mapper_test.py:228:[INFO]: area: 15644 level: 12
[2021-11-24 13:11:22,208]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-11-24 13:11:22,208]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:11:22,208]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:11:23,071]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.10 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.54 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42434560 bytes

[2021-11-24 13:11:23,133]mapper_test.py:160:[INFO]: area: 11228 level: 12
[2021-11-24 13:11:23,133]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:11:39,962]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
Mapping time: 0.659653 secs
Mapping time: 0.892063 secs
	Report mapping result:
		klut_size()     :16994
		klut.num_gates():15644
		max delay       :12
		max area        :15657
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3942
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
	Peak memory: 72511488 bytes

[2021-11-24 13:11:39,962]mapper_test.py:228:[INFO]: area: 15644 level: 12
[2021-11-24 13:34:17,234]mapper_test.py:79:[INFO]: run case "b17_comb"
[2021-11-24 13:34:17,234]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:34:17,235]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:34:18,141]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   28212.  Ch =     0.  Total mem =    4.24 MB. Peak cut mem =    0.70 MB.
P:  Del =   12.00.  Ar =   15593.0.  Edge =    49979.  Cut =   188116.  T =     0.07 sec
P:  Del =   12.00.  Ar =   12587.0.  Edge =    46368.  Cut =   180877.  T =     0.07 sec
P:  Del =   12.00.  Ar =   11614.0.  Edge =    42122.  Cut =   185085.  T =     0.07 sec
E:  Del =   12.00.  Ar =   11534.0.  Edge =    41959.  Cut =   185085.  T =     0.02 sec
F:  Del =   12.00.  Ar =   11377.0.  Edge =    41417.  Cut =   149012.  T =     0.06 sec
E:  Del =   12.00.  Ar =   11343.0.  Edge =    41331.  Cut =   149012.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11254.0.  Edge =    39336.  Cut =   148741.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11232.0.  Edge =    39307.  Cut =   148741.  T =     0.02 sec
A:  Del =   12.00.  Ar =   11229.0.  Edge =    39297.  Cut =   147591.  T =     0.09 sec
E:  Del =   12.00.  Ar =   11227.0.  Edge =    39295.  Cut =   147591.  T =     0.02 sec
Total time =     0.53 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %
Peak memory: 42119168 bytes

[2021-11-24 13:34:18,204]mapper_test.py:160:[INFO]: area: 11228 level: 12
[2021-11-24 13:34:18,205]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:34:33,493]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
Mapping time: 0.029712 secs
Mapping time: 0.041326 secs
	Report mapping result:
		klut_size()     :16994
		klut.num_gates():15644
		max delay       :12
		max area        :15657
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3942
		LUT fanins:3	 numbers :4536
		LUT fanins:4	 numbers :7166
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v
	Peak memory: 72601600 bytes

[2021-11-24 13:34:33,494]mapper_test.py:228:[INFO]: area: 15644 level: 12
