--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

G:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml Lab08_kjb5568_rjl5336.twx Lab08_kjb5568_rjl5336.ncd -o
Lab08_kjb5568_rjl5336.twr Lab08_kjb5568_rjl5336.pcf -ucf Nexys4_Master.ucf

Design file:              Lab08_kjb5568_rjl5336.ncd
Physical constraint file: Lab08_kjb5568_rjl5336.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1643 paths analyzed, 288 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.246ns.
--------------------------------------------------------------------------------

Paths for end point DB2/Flip1/Q (SLICE_X14Y90.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Pulse_d/count_18 (FF)
  Destination:          DB2/Flip1/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.125ns (Levels of Logic = 2)
  Clock Path Skew:      -0.086ns (1.521 - 1.607)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Pulse_d/count_18 to DB2/Flip1/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y110.CQ     Tcko                  0.518   Pulse_d/count<19>
                                                       Pulse_d/count_18
    SLICE_X57Y110.D3     net (fanout=2)        0.941   Pulse_d/count<18>
    SLICE_X57Y110.D      Tilo                  0.124   Pulse_d/clear<19>1
                                                       Pulse_d/clear<19>2
    SLICE_X55Y106.B1     net (fanout=1)        1.099   Pulse_d/clear<19>1
    SLICE_X55Y106.B      Tilo                  0.124   Pulse_d/count<2>
                                                       Pulse_d/clear<19>4
    SLICE_X14Y90.CE      net (fanout=20)       2.150   pulse_debounce
    SLICE_X14Y90.CLK     Tceck                 0.169   DB2/Flip1/Q
                                                       DB2/Flip1/Q
    -------------------------------------------------  ---------------------------
    Total                                      5.125ns (0.935ns logic, 4.190ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Pulse_d/count_16 (FF)
  Destination:          DB2/Flip1/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.866ns (Levels of Logic = 2)
  Clock Path Skew:      -0.086ns (1.521 - 1.607)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Pulse_d/count_16 to DB2/Flip1/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y110.AQ     Tcko                  0.518   Pulse_d/count<19>
                                                       Pulse_d/count_16
    SLICE_X57Y110.D1     net (fanout=2)        0.682   Pulse_d/count<16>
    SLICE_X57Y110.D      Tilo                  0.124   Pulse_d/clear<19>1
                                                       Pulse_d/clear<19>2
    SLICE_X55Y106.B1     net (fanout=1)        1.099   Pulse_d/clear<19>1
    SLICE_X55Y106.B      Tilo                  0.124   Pulse_d/count<2>
                                                       Pulse_d/clear<19>4
    SLICE_X14Y90.CE      net (fanout=20)       2.150   pulse_debounce
    SLICE_X14Y90.CLK     Tceck                 0.169   DB2/Flip1/Q
                                                       DB2/Flip1/Q
    -------------------------------------------------  ---------------------------
    Total                                      4.866ns (0.935ns logic, 3.931ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Pulse_d/count_14 (FF)
  Destination:          DB2/Flip1/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.769ns (Levels of Logic = 2)
  Clock Path Skew:      -0.086ns (1.521 - 1.607)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Pulse_d/count_14 to DB2/Flip1/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y109.CQ     Tcko                  0.518   Pulse_d/count<15>
                                                       Pulse_d/count_14
    SLICE_X57Y110.D4     net (fanout=2)        0.585   Pulse_d/count<14>
    SLICE_X57Y110.D      Tilo                  0.124   Pulse_d/clear<19>1
                                                       Pulse_d/clear<19>2
    SLICE_X55Y106.B1     net (fanout=1)        1.099   Pulse_d/clear<19>1
    SLICE_X55Y106.B      Tilo                  0.124   Pulse_d/count<2>
                                                       Pulse_d/clear<19>4
    SLICE_X14Y90.CE      net (fanout=20)       2.150   pulse_debounce
    SLICE_X14Y90.CLK     Tceck                 0.169   DB2/Flip1/Q
                                                       DB2/Flip1/Q
    -------------------------------------------------  ---------------------------
    Total                                      4.769ns (0.935ns logic, 3.834ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Paths for end point DB0/Flip1/Q (SLICE_X14Y89.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Pulse_d/count_18 (FF)
  Destination:          DB0/Flip1/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.939ns (Levels of Logic = 2)
  Clock Path Skew:      -0.086ns (1.521 - 1.607)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Pulse_d/count_18 to DB0/Flip1/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y110.CQ     Tcko                  0.518   Pulse_d/count<19>
                                                       Pulse_d/count_18
    SLICE_X57Y110.D3     net (fanout=2)        0.941   Pulse_d/count<18>
    SLICE_X57Y110.D      Tilo                  0.124   Pulse_d/clear<19>1
                                                       Pulse_d/clear<19>2
    SLICE_X55Y106.B1     net (fanout=1)        1.099   Pulse_d/clear<19>1
    SLICE_X55Y106.B      Tilo                  0.124   Pulse_d/count<2>
                                                       Pulse_d/clear<19>4
    SLICE_X14Y89.CE      net (fanout=20)       1.964   pulse_debounce
    SLICE_X14Y89.CLK     Tceck                 0.169   DB0/Flip1/Q
                                                       DB0/Flip1/Q
    -------------------------------------------------  ---------------------------
    Total                                      4.939ns (0.935ns logic, 4.004ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Pulse_d/count_16 (FF)
  Destination:          DB0/Flip1/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.680ns (Levels of Logic = 2)
  Clock Path Skew:      -0.086ns (1.521 - 1.607)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Pulse_d/count_16 to DB0/Flip1/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y110.AQ     Tcko                  0.518   Pulse_d/count<19>
                                                       Pulse_d/count_16
    SLICE_X57Y110.D1     net (fanout=2)        0.682   Pulse_d/count<16>
    SLICE_X57Y110.D      Tilo                  0.124   Pulse_d/clear<19>1
                                                       Pulse_d/clear<19>2
    SLICE_X55Y106.B1     net (fanout=1)        1.099   Pulse_d/clear<19>1
    SLICE_X55Y106.B      Tilo                  0.124   Pulse_d/count<2>
                                                       Pulse_d/clear<19>4
    SLICE_X14Y89.CE      net (fanout=20)       1.964   pulse_debounce
    SLICE_X14Y89.CLK     Tceck                 0.169   DB0/Flip1/Q
                                                       DB0/Flip1/Q
    -------------------------------------------------  ---------------------------
    Total                                      4.680ns (0.935ns logic, 3.745ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Pulse_d/count_14 (FF)
  Destination:          DB0/Flip1/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.583ns (Levels of Logic = 2)
  Clock Path Skew:      -0.086ns (1.521 - 1.607)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Pulse_d/count_14 to DB0/Flip1/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y109.CQ     Tcko                  0.518   Pulse_d/count<15>
                                                       Pulse_d/count_14
    SLICE_X57Y110.D4     net (fanout=2)        0.585   Pulse_d/count<14>
    SLICE_X57Y110.D      Tilo                  0.124   Pulse_d/clear<19>1
                                                       Pulse_d/clear<19>2
    SLICE_X55Y106.B1     net (fanout=1)        1.099   Pulse_d/clear<19>1
    SLICE_X55Y106.B      Tilo                  0.124   Pulse_d/count<2>
                                                       Pulse_d/clear<19>4
    SLICE_X14Y89.CE      net (fanout=20)       1.964   pulse_debounce
    SLICE_X14Y89.CLK     Tceck                 0.169   DB0/Flip1/Q
                                                       DB0/Flip1/Q
    -------------------------------------------------  ---------------------------
    Total                                      4.583ns (0.935ns logic, 3.648ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point DB0/Flip2/Q (SLICE_X37Y89.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Pulse_d/count_18 (FF)
  Destination:          DB0/Flip2/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.650ns (Levels of Logic = 2)
  Clock Path Skew:      -0.091ns (1.516 - 1.607)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Pulse_d/count_18 to DB0/Flip2/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y110.CQ     Tcko                  0.518   Pulse_d/count<19>
                                                       Pulse_d/count_18
    SLICE_X57Y110.D3     net (fanout=2)        0.941   Pulse_d/count<18>
    SLICE_X57Y110.D      Tilo                  0.124   Pulse_d/clear<19>1
                                                       Pulse_d/clear<19>2
    SLICE_X55Y106.B1     net (fanout=1)        1.099   Pulse_d/clear<19>1
    SLICE_X55Y106.B      Tilo                  0.124   Pulse_d/count<2>
                                                       Pulse_d/clear<19>4
    SLICE_X37Y89.CE      net (fanout=20)       1.639   pulse_debounce
    SLICE_X37Y89.CLK     Tceck                 0.205   DB0/Flip2/Q
                                                       DB0/Flip2/Q
    -------------------------------------------------  ---------------------------
    Total                                      4.650ns (0.971ns logic, 3.679ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Pulse_d/count_16 (FF)
  Destination:          DB0/Flip2/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.391ns (Levels of Logic = 2)
  Clock Path Skew:      -0.091ns (1.516 - 1.607)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Pulse_d/count_16 to DB0/Flip2/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y110.AQ     Tcko                  0.518   Pulse_d/count<19>
                                                       Pulse_d/count_16
    SLICE_X57Y110.D1     net (fanout=2)        0.682   Pulse_d/count<16>
    SLICE_X57Y110.D      Tilo                  0.124   Pulse_d/clear<19>1
                                                       Pulse_d/clear<19>2
    SLICE_X55Y106.B1     net (fanout=1)        1.099   Pulse_d/clear<19>1
    SLICE_X55Y106.B      Tilo                  0.124   Pulse_d/count<2>
                                                       Pulse_d/clear<19>4
    SLICE_X37Y89.CE      net (fanout=20)       1.639   pulse_debounce
    SLICE_X37Y89.CLK     Tceck                 0.205   DB0/Flip2/Q
                                                       DB0/Flip2/Q
    -------------------------------------------------  ---------------------------
    Total                                      4.391ns (0.971ns logic, 3.420ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Pulse_d/count_14 (FF)
  Destination:          DB0/Flip2/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.294ns (Levels of Logic = 2)
  Clock Path Skew:      -0.091ns (1.516 - 1.607)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Pulse_d/count_14 to DB0/Flip2/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y109.CQ     Tcko                  0.518   Pulse_d/count<15>
                                                       Pulse_d/count_14
    SLICE_X57Y110.D4     net (fanout=2)        0.585   Pulse_d/count<14>
    SLICE_X57Y110.D      Tilo                  0.124   Pulse_d/clear<19>1
                                                       Pulse_d/clear<19>2
    SLICE_X55Y106.B1     net (fanout=1)        1.099   Pulse_d/clear<19>1
    SLICE_X55Y106.B      Tilo                  0.124   Pulse_d/count<2>
                                                       Pulse_d/clear<19>4
    SLICE_X37Y89.CE      net (fanout=20)       1.639   pulse_debounce
    SLICE_X37Y89.CLK     Tceck                 0.205   DB0/Flip2/Q
                                                       DB0/Flip2/Q
    -------------------------------------------------  ---------------------------
    Total                                      4.294ns (0.971ns logic, 3.323ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_Image_Generator/rightCounter/count_4 (SLICE_X62Y100.CIN), 18 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Image_Generator/rightCounter/count_3 (FF)
  Destination:          Inst_Image_Generator/rightCounter/count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.280ns (Levels of Logic = 2)
  Clock Path Skew:      0.265ns (0.833 - 0.568)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Image_Generator/rightCounter/count_3 to Inst_Image_Generator/rightCounter/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y99.DQ      Tcko                  0.164   Inst_Image_Generator/rightCounter/count<3>
                                                       Inst_Image_Generator/rightCounter/count_3
    SLICE_X62Y99.DX      net (fanout=5)        0.079   Inst_Image_Generator/rightCounter/count<3>
    SLICE_X62Y99.COUT    Tdxcy                 0.117   Inst_Image_Generator/rightCounter/count<3>
                                                       Inst_Image_Generator/rightCounter/Mcount_count_cy<3>
    SLICE_X62Y100.CIN    net (fanout=1)        0.001   Inst_Image_Generator/rightCounter/Mcount_count_cy<3>
    SLICE_X62Y100.CLK    Tckcin      (-Th)     0.081   Inst_Image_Generator/rightCounter/count<7>
                                                       Inst_Image_Generator/rightCounter/Mcount_count_cy<7>
                                                       Inst_Image_Generator/rightCounter/count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.280ns (0.200ns logic, 0.080ns route)
                                                       (71.4% logic, 28.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.029ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Image_Generator/rightCounter/count_2 (FF)
  Destination:          Inst_Image_Generator/rightCounter/count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.294ns (Levels of Logic = 2)
  Clock Path Skew:      0.265ns (0.833 - 0.568)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Image_Generator/rightCounter/count_2 to Inst_Image_Generator/rightCounter/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y99.CQ      Tcko                  0.164   Inst_Image_Generator/rightCounter/count<3>
                                                       Inst_Image_Generator/rightCounter/count_2
    SLICE_X62Y99.CX      net (fanout=6)        0.091   Inst_Image_Generator/rightCounter/count<2>
    SLICE_X62Y99.COUT    Tcxcy                 0.119   Inst_Image_Generator/rightCounter/count<3>
                                                       Inst_Image_Generator/rightCounter/Mcount_count_cy<3>
    SLICE_X62Y100.CIN    net (fanout=1)        0.001   Inst_Image_Generator/rightCounter/Mcount_count_cy<3>
    SLICE_X62Y100.CLK    Tckcin      (-Th)     0.081   Inst_Image_Generator/rightCounter/count<7>
                                                       Inst_Image_Generator/rightCounter/Mcount_count_cy<7>
                                                       Inst_Image_Generator/rightCounter/count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.294ns (0.202ns logic, 0.092ns route)
                                                       (68.7% logic, 31.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.048ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Image_Generator/rightCounter/count_1 (FF)
  Destination:          Inst_Image_Generator/rightCounter/count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.313ns (Levels of Logic = 2)
  Clock Path Skew:      0.265ns (0.833 - 0.568)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Image_Generator/rightCounter/count_1 to Inst_Image_Generator/rightCounter/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y99.BQ      Tcko                  0.164   Inst_Image_Generator/rightCounter/count<3>
                                                       Inst_Image_Generator/rightCounter/count_1
    SLICE_X62Y99.BX      net (fanout=3)        0.079   Inst_Image_Generator/rightCounter/count<1>
    SLICE_X62Y99.COUT    Tbxcy                 0.150   Inst_Image_Generator/rightCounter/count<3>
                                                       Inst_Image_Generator/rightCounter/Mcount_count_cy<3>
    SLICE_X62Y100.CIN    net (fanout=1)        0.001   Inst_Image_Generator/rightCounter/Mcount_count_cy<3>
    SLICE_X62Y100.CLK    Tckcin      (-Th)     0.081   Inst_Image_Generator/rightCounter/count<7>
                                                       Inst_Image_Generator/rightCounter/Mcount_count_cy<7>
                                                       Inst_Image_Generator/rightCounter/count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.313ns (0.233ns logic, 0.080ns route)
                                                       (74.4% logic, 25.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Image_Generator/rightCounter/count_6 (SLICE_X62Y100.CIN), 18 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Image_Generator/rightCounter/count_3 (FF)
  Destination:          Inst_Image_Generator/rightCounter/count_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.293ns (Levels of Logic = 2)
  Clock Path Skew:      0.265ns (0.833 - 0.568)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Image_Generator/rightCounter/count_3 to Inst_Image_Generator/rightCounter/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y99.DQ      Tcko                  0.164   Inst_Image_Generator/rightCounter/count<3>
                                                       Inst_Image_Generator/rightCounter/count_3
    SLICE_X62Y99.DX      net (fanout=5)        0.079   Inst_Image_Generator/rightCounter/count<3>
    SLICE_X62Y99.COUT    Tdxcy                 0.117   Inst_Image_Generator/rightCounter/count<3>
                                                       Inst_Image_Generator/rightCounter/Mcount_count_cy<3>
    SLICE_X62Y100.CIN    net (fanout=1)        0.001   Inst_Image_Generator/rightCounter/Mcount_count_cy<3>
    SLICE_X62Y100.CLK    Tckcin      (-Th)     0.068   Inst_Image_Generator/rightCounter/count<7>
                                                       Inst_Image_Generator/rightCounter/Mcount_count_cy<7>
                                                       Inst_Image_Generator/rightCounter/count_6
    -------------------------------------------------  ---------------------------
    Total                                      0.293ns (0.213ns logic, 0.080ns route)
                                                       (72.7% logic, 27.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.042ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Image_Generator/rightCounter/count_2 (FF)
  Destination:          Inst_Image_Generator/rightCounter/count_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.307ns (Levels of Logic = 2)
  Clock Path Skew:      0.265ns (0.833 - 0.568)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Image_Generator/rightCounter/count_2 to Inst_Image_Generator/rightCounter/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y99.CQ      Tcko                  0.164   Inst_Image_Generator/rightCounter/count<3>
                                                       Inst_Image_Generator/rightCounter/count_2
    SLICE_X62Y99.CX      net (fanout=6)        0.091   Inst_Image_Generator/rightCounter/count<2>
    SLICE_X62Y99.COUT    Tcxcy                 0.119   Inst_Image_Generator/rightCounter/count<3>
                                                       Inst_Image_Generator/rightCounter/Mcount_count_cy<3>
    SLICE_X62Y100.CIN    net (fanout=1)        0.001   Inst_Image_Generator/rightCounter/Mcount_count_cy<3>
    SLICE_X62Y100.CLK    Tckcin      (-Th)     0.068   Inst_Image_Generator/rightCounter/count<7>
                                                       Inst_Image_Generator/rightCounter/Mcount_count_cy<7>
                                                       Inst_Image_Generator/rightCounter/count_6
    -------------------------------------------------  ---------------------------
    Total                                      0.307ns (0.215ns logic, 0.092ns route)
                                                       (70.0% logic, 30.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.061ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Image_Generator/rightCounter/count_1 (FF)
  Destination:          Inst_Image_Generator/rightCounter/count_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.326ns (Levels of Logic = 2)
  Clock Path Skew:      0.265ns (0.833 - 0.568)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Image_Generator/rightCounter/count_1 to Inst_Image_Generator/rightCounter/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y99.BQ      Tcko                  0.164   Inst_Image_Generator/rightCounter/count<3>
                                                       Inst_Image_Generator/rightCounter/count_1
    SLICE_X62Y99.BX      net (fanout=3)        0.079   Inst_Image_Generator/rightCounter/count<1>
    SLICE_X62Y99.COUT    Tbxcy                 0.150   Inst_Image_Generator/rightCounter/count<3>
                                                       Inst_Image_Generator/rightCounter/Mcount_count_cy<3>
    SLICE_X62Y100.CIN    net (fanout=1)        0.001   Inst_Image_Generator/rightCounter/Mcount_count_cy<3>
    SLICE_X62Y100.CLK    Tckcin      (-Th)     0.068   Inst_Image_Generator/rightCounter/count<7>
                                                       Inst_Image_Generator/rightCounter/Mcount_count_cy<7>
                                                       Inst_Image_Generator/rightCounter/count_6
    -------------------------------------------------  ---------------------------
    Total                                      0.326ns (0.246ns logic, 0.080ns route)
                                                       (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Image_Generator/rightCounter/count_5 (SLICE_X62Y100.CIN), 18 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.051ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Image_Generator/rightCounter/count_3 (FF)
  Destination:          Inst_Image_Generator/rightCounter/count_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.316ns (Levels of Logic = 2)
  Clock Path Skew:      0.265ns (0.833 - 0.568)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Image_Generator/rightCounter/count_3 to Inst_Image_Generator/rightCounter/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y99.DQ      Tcko                  0.164   Inst_Image_Generator/rightCounter/count<3>
                                                       Inst_Image_Generator/rightCounter/count_3
    SLICE_X62Y99.DX      net (fanout=5)        0.079   Inst_Image_Generator/rightCounter/count<3>
    SLICE_X62Y99.COUT    Tdxcy                 0.117   Inst_Image_Generator/rightCounter/count<3>
                                                       Inst_Image_Generator/rightCounter/Mcount_count_cy<3>
    SLICE_X62Y100.CIN    net (fanout=1)        0.001   Inst_Image_Generator/rightCounter/Mcount_count_cy<3>
    SLICE_X62Y100.CLK    Tckcin      (-Th)     0.045   Inst_Image_Generator/rightCounter/count<7>
                                                       Inst_Image_Generator/rightCounter/Mcount_count_cy<7>
                                                       Inst_Image_Generator/rightCounter/count_5
    -------------------------------------------------  ---------------------------
    Total                                      0.316ns (0.236ns logic, 0.080ns route)
                                                       (74.7% logic, 25.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Image_Generator/rightCounter/count_2 (FF)
  Destination:          Inst_Image_Generator/rightCounter/count_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.330ns (Levels of Logic = 2)
  Clock Path Skew:      0.265ns (0.833 - 0.568)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Image_Generator/rightCounter/count_2 to Inst_Image_Generator/rightCounter/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y99.CQ      Tcko                  0.164   Inst_Image_Generator/rightCounter/count<3>
                                                       Inst_Image_Generator/rightCounter/count_2
    SLICE_X62Y99.CX      net (fanout=6)        0.091   Inst_Image_Generator/rightCounter/count<2>
    SLICE_X62Y99.COUT    Tcxcy                 0.119   Inst_Image_Generator/rightCounter/count<3>
                                                       Inst_Image_Generator/rightCounter/Mcount_count_cy<3>
    SLICE_X62Y100.CIN    net (fanout=1)        0.001   Inst_Image_Generator/rightCounter/Mcount_count_cy<3>
    SLICE_X62Y100.CLK    Tckcin      (-Th)     0.045   Inst_Image_Generator/rightCounter/count<7>
                                                       Inst_Image_Generator/rightCounter/Mcount_count_cy<7>
                                                       Inst_Image_Generator/rightCounter/count_5
    -------------------------------------------------  ---------------------------
    Total                                      0.330ns (0.238ns logic, 0.092ns route)
                                                       (72.1% logic, 27.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.084ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Image_Generator/rightCounter/count_1 (FF)
  Destination:          Inst_Image_Generator/rightCounter/count_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.349ns (Levels of Logic = 2)
  Clock Path Skew:      0.265ns (0.833 - 0.568)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Image_Generator/rightCounter/count_1 to Inst_Image_Generator/rightCounter/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y99.BQ      Tcko                  0.164   Inst_Image_Generator/rightCounter/count<3>
                                                       Inst_Image_Generator/rightCounter/count_1
    SLICE_X62Y99.BX      net (fanout=3)        0.079   Inst_Image_Generator/rightCounter/count<1>
    SLICE_X62Y99.COUT    Tbxcy                 0.150   Inst_Image_Generator/rightCounter/count<3>
                                                       Inst_Image_Generator/rightCounter/Mcount_count_cy<3>
    SLICE_X62Y100.CIN    net (fanout=1)        0.001   Inst_Image_Generator/rightCounter/Mcount_count_cy<3>
    SLICE_X62Y100.CLK    Tckcin      (-Th)     0.045   Inst_Image_Generator/rightCounter/count<7>
                                                       Inst_Image_Generator/rightCounter/Mcount_count_cy<7>
                                                       Inst_Image_Generator/rightCounter/count_5
    -------------------------------------------------  ---------------------------
    Total                                      0.349ns (0.269ns logic, 0.080ns route)
                                                       (77.1% logic, 22.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: Clk_BUFGP/BUFG/I0
  Logical resource: Clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: Clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: Inst_VGA_Control/Hcount/count<3>/CLK
  Logical resource: Inst_VGA_Control/Hcount/count_0/CK
  Location pin: SLICE_X64Y107.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: Inst_VGA_Control/Hcount/count<3>/CLK
  Logical resource: Inst_VGA_Control/Hcount/count_0/CK
  Location pin: SLICE_X64Y107.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    5.246|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1643 paths, 0 nets, and 293 connections

Design statistics:
   Minimum period:   5.246ns{1}   (Maximum frequency: 190.621MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Oct 25 23:42:10 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 670 MB



