
atz.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000068dc  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002f0  0800699c  0800699c  0000799c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006c8c  08006c8c  00008060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006c8c  08006c8c  00007c8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006c94  08006c94  00008060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006c94  08006c94  00007c94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006c98  08006c98  00007c98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08006c9c  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000035c  20000060  08006cfc  00008060  2**2
                  ALLOC
 10 ._user_heap_stack 00002404  200003bc  08006cfc  000083bc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00008060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013f42  00000000  00000000  00008088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003854  00000000  00000000  0001bfca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001120  00000000  00000000  0001f820  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d28  00000000  00000000  00020940  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017bcf  00000000  00000000  00021668  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017868  00000000  00000000  00039237  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00087229  00000000  00000000  00050a9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d7cc8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003f50  00000000  00000000  000d7d0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  000dbc5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000060 	.word	0x20000060
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08006984 	.word	0x08006984

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000064 	.word	0x20000064
 8000104:	08006984 	.word	0x08006984

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	@ 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f806 	bl	800022c <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			@ (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__aeabi_idiv0>:
 800022c:	4770      	bx	lr
 800022e:	46c0      	nop			@ (mov r8, r8)

08000230 <__aeabi_uldivmod>:
 8000230:	2b00      	cmp	r3, #0
 8000232:	d111      	bne.n	8000258 <__aeabi_uldivmod+0x28>
 8000234:	2a00      	cmp	r2, #0
 8000236:	d10f      	bne.n	8000258 <__aeabi_uldivmod+0x28>
 8000238:	2900      	cmp	r1, #0
 800023a:	d100      	bne.n	800023e <__aeabi_uldivmod+0xe>
 800023c:	2800      	cmp	r0, #0
 800023e:	d002      	beq.n	8000246 <__aeabi_uldivmod+0x16>
 8000240:	2100      	movs	r1, #0
 8000242:	43c9      	mvns	r1, r1
 8000244:	0008      	movs	r0, r1
 8000246:	b407      	push	{r0, r1, r2}
 8000248:	4802      	ldr	r0, [pc, #8]	@ (8000254 <__aeabi_uldivmod+0x24>)
 800024a:	a102      	add	r1, pc, #8	@ (adr r1, 8000254 <__aeabi_uldivmod+0x24>)
 800024c:	1840      	adds	r0, r0, r1
 800024e:	9002      	str	r0, [sp, #8]
 8000250:	bd03      	pop	{r0, r1, pc}
 8000252:	46c0      	nop			@ (mov r8, r8)
 8000254:	ffffffd9 	.word	0xffffffd9
 8000258:	b403      	push	{r0, r1}
 800025a:	4668      	mov	r0, sp
 800025c:	b501      	push	{r0, lr}
 800025e:	9802      	ldr	r0, [sp, #8]
 8000260:	f000 f806 	bl	8000270 <__udivmoddi4>
 8000264:	9b01      	ldr	r3, [sp, #4]
 8000266:	469e      	mov	lr, r3
 8000268:	b002      	add	sp, #8
 800026a:	bc0c      	pop	{r2, r3}
 800026c:	4770      	bx	lr
 800026e:	46c0      	nop			@ (mov r8, r8)

08000270 <__udivmoddi4>:
 8000270:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000272:	4657      	mov	r7, sl
 8000274:	464e      	mov	r6, r9
 8000276:	4645      	mov	r5, r8
 8000278:	46de      	mov	lr, fp
 800027a:	b5e0      	push	{r5, r6, r7, lr}
 800027c:	0004      	movs	r4, r0
 800027e:	000d      	movs	r5, r1
 8000280:	4692      	mov	sl, r2
 8000282:	4699      	mov	r9, r3
 8000284:	b083      	sub	sp, #12
 8000286:	428b      	cmp	r3, r1
 8000288:	d830      	bhi.n	80002ec <__udivmoddi4+0x7c>
 800028a:	d02d      	beq.n	80002e8 <__udivmoddi4+0x78>
 800028c:	4649      	mov	r1, r9
 800028e:	4650      	mov	r0, sl
 8000290:	f000 f8ba 	bl	8000408 <__clzdi2>
 8000294:	0029      	movs	r1, r5
 8000296:	0006      	movs	r6, r0
 8000298:	0020      	movs	r0, r4
 800029a:	f000 f8b5 	bl	8000408 <__clzdi2>
 800029e:	1a33      	subs	r3, r6, r0
 80002a0:	4698      	mov	r8, r3
 80002a2:	3b20      	subs	r3, #32
 80002a4:	d434      	bmi.n	8000310 <__udivmoddi4+0xa0>
 80002a6:	469b      	mov	fp, r3
 80002a8:	4653      	mov	r3, sl
 80002aa:	465a      	mov	r2, fp
 80002ac:	4093      	lsls	r3, r2
 80002ae:	4642      	mov	r2, r8
 80002b0:	001f      	movs	r7, r3
 80002b2:	4653      	mov	r3, sl
 80002b4:	4093      	lsls	r3, r2
 80002b6:	001e      	movs	r6, r3
 80002b8:	42af      	cmp	r7, r5
 80002ba:	d83b      	bhi.n	8000334 <__udivmoddi4+0xc4>
 80002bc:	42af      	cmp	r7, r5
 80002be:	d100      	bne.n	80002c2 <__udivmoddi4+0x52>
 80002c0:	e079      	b.n	80003b6 <__udivmoddi4+0x146>
 80002c2:	465b      	mov	r3, fp
 80002c4:	1ba4      	subs	r4, r4, r6
 80002c6:	41bd      	sbcs	r5, r7
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	da00      	bge.n	80002ce <__udivmoddi4+0x5e>
 80002cc:	e076      	b.n	80003bc <__udivmoddi4+0x14c>
 80002ce:	2200      	movs	r2, #0
 80002d0:	2300      	movs	r3, #0
 80002d2:	9200      	str	r2, [sp, #0]
 80002d4:	9301      	str	r3, [sp, #4]
 80002d6:	2301      	movs	r3, #1
 80002d8:	465a      	mov	r2, fp
 80002da:	4093      	lsls	r3, r2
 80002dc:	9301      	str	r3, [sp, #4]
 80002de:	2301      	movs	r3, #1
 80002e0:	4642      	mov	r2, r8
 80002e2:	4093      	lsls	r3, r2
 80002e4:	9300      	str	r3, [sp, #0]
 80002e6:	e029      	b.n	800033c <__udivmoddi4+0xcc>
 80002e8:	4282      	cmp	r2, r0
 80002ea:	d9cf      	bls.n	800028c <__udivmoddi4+0x1c>
 80002ec:	2200      	movs	r2, #0
 80002ee:	2300      	movs	r3, #0
 80002f0:	9200      	str	r2, [sp, #0]
 80002f2:	9301      	str	r3, [sp, #4]
 80002f4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	d001      	beq.n	80002fe <__udivmoddi4+0x8e>
 80002fa:	601c      	str	r4, [r3, #0]
 80002fc:	605d      	str	r5, [r3, #4]
 80002fe:	9800      	ldr	r0, [sp, #0]
 8000300:	9901      	ldr	r1, [sp, #4]
 8000302:	b003      	add	sp, #12
 8000304:	bcf0      	pop	{r4, r5, r6, r7}
 8000306:	46bb      	mov	fp, r7
 8000308:	46b2      	mov	sl, r6
 800030a:	46a9      	mov	r9, r5
 800030c:	46a0      	mov	r8, r4
 800030e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000310:	4642      	mov	r2, r8
 8000312:	469b      	mov	fp, r3
 8000314:	2320      	movs	r3, #32
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	4652      	mov	r2, sl
 800031a:	40da      	lsrs	r2, r3
 800031c:	4641      	mov	r1, r8
 800031e:	0013      	movs	r3, r2
 8000320:	464a      	mov	r2, r9
 8000322:	408a      	lsls	r2, r1
 8000324:	0017      	movs	r7, r2
 8000326:	4642      	mov	r2, r8
 8000328:	431f      	orrs	r7, r3
 800032a:	4653      	mov	r3, sl
 800032c:	4093      	lsls	r3, r2
 800032e:	001e      	movs	r6, r3
 8000330:	42af      	cmp	r7, r5
 8000332:	d9c3      	bls.n	80002bc <__udivmoddi4+0x4c>
 8000334:	2200      	movs	r2, #0
 8000336:	2300      	movs	r3, #0
 8000338:	9200      	str	r2, [sp, #0]
 800033a:	9301      	str	r3, [sp, #4]
 800033c:	4643      	mov	r3, r8
 800033e:	2b00      	cmp	r3, #0
 8000340:	d0d8      	beq.n	80002f4 <__udivmoddi4+0x84>
 8000342:	07fb      	lsls	r3, r7, #31
 8000344:	0872      	lsrs	r2, r6, #1
 8000346:	431a      	orrs	r2, r3
 8000348:	4646      	mov	r6, r8
 800034a:	087b      	lsrs	r3, r7, #1
 800034c:	e00e      	b.n	800036c <__udivmoddi4+0xfc>
 800034e:	42ab      	cmp	r3, r5
 8000350:	d101      	bne.n	8000356 <__udivmoddi4+0xe6>
 8000352:	42a2      	cmp	r2, r4
 8000354:	d80c      	bhi.n	8000370 <__udivmoddi4+0x100>
 8000356:	1aa4      	subs	r4, r4, r2
 8000358:	419d      	sbcs	r5, r3
 800035a:	2001      	movs	r0, #1
 800035c:	1924      	adds	r4, r4, r4
 800035e:	416d      	adcs	r5, r5
 8000360:	2100      	movs	r1, #0
 8000362:	3e01      	subs	r6, #1
 8000364:	1824      	adds	r4, r4, r0
 8000366:	414d      	adcs	r5, r1
 8000368:	2e00      	cmp	r6, #0
 800036a:	d006      	beq.n	800037a <__udivmoddi4+0x10a>
 800036c:	42ab      	cmp	r3, r5
 800036e:	d9ee      	bls.n	800034e <__udivmoddi4+0xde>
 8000370:	3e01      	subs	r6, #1
 8000372:	1924      	adds	r4, r4, r4
 8000374:	416d      	adcs	r5, r5
 8000376:	2e00      	cmp	r6, #0
 8000378:	d1f8      	bne.n	800036c <__udivmoddi4+0xfc>
 800037a:	9800      	ldr	r0, [sp, #0]
 800037c:	9901      	ldr	r1, [sp, #4]
 800037e:	465b      	mov	r3, fp
 8000380:	1900      	adds	r0, r0, r4
 8000382:	4169      	adcs	r1, r5
 8000384:	2b00      	cmp	r3, #0
 8000386:	db24      	blt.n	80003d2 <__udivmoddi4+0x162>
 8000388:	002b      	movs	r3, r5
 800038a:	465a      	mov	r2, fp
 800038c:	4644      	mov	r4, r8
 800038e:	40d3      	lsrs	r3, r2
 8000390:	002a      	movs	r2, r5
 8000392:	40e2      	lsrs	r2, r4
 8000394:	001c      	movs	r4, r3
 8000396:	465b      	mov	r3, fp
 8000398:	0015      	movs	r5, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	db2a      	blt.n	80003f4 <__udivmoddi4+0x184>
 800039e:	0026      	movs	r6, r4
 80003a0:	409e      	lsls	r6, r3
 80003a2:	0033      	movs	r3, r6
 80003a4:	0026      	movs	r6, r4
 80003a6:	4647      	mov	r7, r8
 80003a8:	40be      	lsls	r6, r7
 80003aa:	0032      	movs	r2, r6
 80003ac:	1a80      	subs	r0, r0, r2
 80003ae:	4199      	sbcs	r1, r3
 80003b0:	9000      	str	r0, [sp, #0]
 80003b2:	9101      	str	r1, [sp, #4]
 80003b4:	e79e      	b.n	80002f4 <__udivmoddi4+0x84>
 80003b6:	42a3      	cmp	r3, r4
 80003b8:	d8bc      	bhi.n	8000334 <__udivmoddi4+0xc4>
 80003ba:	e782      	b.n	80002c2 <__udivmoddi4+0x52>
 80003bc:	4642      	mov	r2, r8
 80003be:	2320      	movs	r3, #32
 80003c0:	2100      	movs	r1, #0
 80003c2:	1a9b      	subs	r3, r3, r2
 80003c4:	2200      	movs	r2, #0
 80003c6:	9100      	str	r1, [sp, #0]
 80003c8:	9201      	str	r2, [sp, #4]
 80003ca:	2201      	movs	r2, #1
 80003cc:	40da      	lsrs	r2, r3
 80003ce:	9201      	str	r2, [sp, #4]
 80003d0:	e785      	b.n	80002de <__udivmoddi4+0x6e>
 80003d2:	4642      	mov	r2, r8
 80003d4:	2320      	movs	r3, #32
 80003d6:	1a9b      	subs	r3, r3, r2
 80003d8:	002a      	movs	r2, r5
 80003da:	4646      	mov	r6, r8
 80003dc:	409a      	lsls	r2, r3
 80003de:	0023      	movs	r3, r4
 80003e0:	40f3      	lsrs	r3, r6
 80003e2:	4644      	mov	r4, r8
 80003e4:	4313      	orrs	r3, r2
 80003e6:	002a      	movs	r2, r5
 80003e8:	40e2      	lsrs	r2, r4
 80003ea:	001c      	movs	r4, r3
 80003ec:	465b      	mov	r3, fp
 80003ee:	0015      	movs	r5, r2
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	dad4      	bge.n	800039e <__udivmoddi4+0x12e>
 80003f4:	4642      	mov	r2, r8
 80003f6:	002f      	movs	r7, r5
 80003f8:	2320      	movs	r3, #32
 80003fa:	0026      	movs	r6, r4
 80003fc:	4097      	lsls	r7, r2
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	40de      	lsrs	r6, r3
 8000402:	003b      	movs	r3, r7
 8000404:	4333      	orrs	r3, r6
 8000406:	e7cd      	b.n	80003a4 <__udivmoddi4+0x134>

08000408 <__clzdi2>:
 8000408:	b510      	push	{r4, lr}
 800040a:	2900      	cmp	r1, #0
 800040c:	d103      	bne.n	8000416 <__clzdi2+0xe>
 800040e:	f000 f807 	bl	8000420 <__clzsi2>
 8000412:	3020      	adds	r0, #32
 8000414:	e002      	b.n	800041c <__clzdi2+0x14>
 8000416:	0008      	movs	r0, r1
 8000418:	f000 f802 	bl	8000420 <__clzsi2>
 800041c:	bd10      	pop	{r4, pc}
 800041e:	46c0      	nop			@ (mov r8, r8)

08000420 <__clzsi2>:
 8000420:	211c      	movs	r1, #28
 8000422:	2301      	movs	r3, #1
 8000424:	041b      	lsls	r3, r3, #16
 8000426:	4298      	cmp	r0, r3
 8000428:	d301      	bcc.n	800042e <__clzsi2+0xe>
 800042a:	0c00      	lsrs	r0, r0, #16
 800042c:	3910      	subs	r1, #16
 800042e:	0a1b      	lsrs	r3, r3, #8
 8000430:	4298      	cmp	r0, r3
 8000432:	d301      	bcc.n	8000438 <__clzsi2+0x18>
 8000434:	0a00      	lsrs	r0, r0, #8
 8000436:	3908      	subs	r1, #8
 8000438:	091b      	lsrs	r3, r3, #4
 800043a:	4298      	cmp	r0, r3
 800043c:	d301      	bcc.n	8000442 <__clzsi2+0x22>
 800043e:	0900      	lsrs	r0, r0, #4
 8000440:	3904      	subs	r1, #4
 8000442:	a202      	add	r2, pc, #8	@ (adr r2, 800044c <__clzsi2+0x2c>)
 8000444:	5c10      	ldrb	r0, [r2, r0]
 8000446:	1840      	adds	r0, r0, r1
 8000448:	4770      	bx	lr
 800044a:	46c0      	nop			@ (mov r8, r8)
 800044c:	02020304 	.word	0x02020304
 8000450:	01010101 	.word	0x01010101
	...

0800045c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800045c:	b580      	push	{r7, lr}
 800045e:	b082      	sub	sp, #8
 8000460:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000462:	4b0c      	ldr	r3, [pc, #48]	@ (8000494 <MX_DMA_Init+0x38>)
 8000464:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000466:	4b0b      	ldr	r3, [pc, #44]	@ (8000494 <MX_DMA_Init+0x38>)
 8000468:	2101      	movs	r1, #1
 800046a:	430a      	orrs	r2, r1
 800046c:	631a      	str	r2, [r3, #48]	@ 0x30
 800046e:	4b09      	ldr	r3, [pc, #36]	@ (8000494 <MX_DMA_Init+0x38>)
 8000470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000472:	2201      	movs	r2, #1
 8000474:	4013      	ands	r3, r2
 8000476:	607b      	str	r3, [r7, #4]
 8000478:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 800047a:	2200      	movs	r2, #0
 800047c:	2100      	movs	r1, #0
 800047e:	200a      	movs	r0, #10
 8000480:	f001 fa1c 	bl	80018bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8000484:	200a      	movs	r0, #10
 8000486:	f001 fa2e 	bl	80018e6 <HAL_NVIC_EnableIRQ>

}
 800048a:	46c0      	nop			@ (mov r8, r8)
 800048c:	46bd      	mov	sp, r7
 800048e:	b002      	add	sp, #8
 8000490:	bd80      	pop	{r7, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)
 8000494:	40021000 	.word	0x40021000

08000498 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000498:	b590      	push	{r4, r7, lr}
 800049a:	b089      	sub	sp, #36	@ 0x24
 800049c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800049e:	240c      	movs	r4, #12
 80004a0:	193b      	adds	r3, r7, r4
 80004a2:	0018      	movs	r0, r3
 80004a4:	2314      	movs	r3, #20
 80004a6:	001a      	movs	r2, r3
 80004a8:	2100      	movs	r1, #0
 80004aa:	f006 f9a5 	bl	80067f8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004ae:	4b28      	ldr	r3, [pc, #160]	@ (8000550 <MX_GPIO_Init+0xb8>)
 80004b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80004b2:	4b27      	ldr	r3, [pc, #156]	@ (8000550 <MX_GPIO_Init+0xb8>)
 80004b4:	2104      	movs	r1, #4
 80004b6:	430a      	orrs	r2, r1
 80004b8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80004ba:	4b25      	ldr	r3, [pc, #148]	@ (8000550 <MX_GPIO_Init+0xb8>)
 80004bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80004be:	2204      	movs	r2, #4
 80004c0:	4013      	ands	r3, r2
 80004c2:	60bb      	str	r3, [r7, #8]
 80004c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004c6:	4b22      	ldr	r3, [pc, #136]	@ (8000550 <MX_GPIO_Init+0xb8>)
 80004c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80004ca:	4b21      	ldr	r3, [pc, #132]	@ (8000550 <MX_GPIO_Init+0xb8>)
 80004cc:	2101      	movs	r1, #1
 80004ce:	430a      	orrs	r2, r1
 80004d0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80004d2:	4b1f      	ldr	r3, [pc, #124]	@ (8000550 <MX_GPIO_Init+0xb8>)
 80004d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80004d6:	2201      	movs	r2, #1
 80004d8:	4013      	ands	r3, r2
 80004da:	607b      	str	r3, [r7, #4]
 80004dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004de:	4b1c      	ldr	r3, [pc, #112]	@ (8000550 <MX_GPIO_Init+0xb8>)
 80004e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80004e2:	4b1b      	ldr	r3, [pc, #108]	@ (8000550 <MX_GPIO_Init+0xb8>)
 80004e4:	2102      	movs	r1, #2
 80004e6:	430a      	orrs	r2, r1
 80004e8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80004ea:	4b19      	ldr	r3, [pc, #100]	@ (8000550 <MX_GPIO_Init+0xb8>)
 80004ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80004ee:	2202      	movs	r2, #2
 80004f0:	4013      	ands	r3, r2
 80004f2:	603b      	str	r3, [r7, #0]
 80004f4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(I2C_ENABLE_GPIO_Port, I2C_ENABLE_Pin, GPIO_PIN_SET);
 80004f6:	4b17      	ldr	r3, [pc, #92]	@ (8000554 <MX_GPIO_Init+0xbc>)
 80004f8:	2201      	movs	r2, #1
 80004fa:	2120      	movs	r1, #32
 80004fc:	0018      	movs	r0, r3
 80004fe:	f001 fdd9 	bl	80020b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000502:	193b      	adds	r3, r7, r4
 8000504:	2220      	movs	r2, #32
 8000506:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000508:	193b      	adds	r3, r7, r4
 800050a:	2200      	movs	r2, #0
 800050c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800050e:	193b      	adds	r3, r7, r4
 8000510:	2200      	movs	r2, #0
 8000512:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000514:	193a      	adds	r2, r7, r4
 8000516:	23a0      	movs	r3, #160	@ 0xa0
 8000518:	05db      	lsls	r3, r3, #23
 800051a:	0011      	movs	r1, r2
 800051c:	0018      	movs	r0, r3
 800051e:	f001 fc4b 	bl	8001db8 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2C_ENABLE_Pin */
  GPIO_InitStruct.Pin = I2C_ENABLE_Pin;
 8000522:	0021      	movs	r1, r4
 8000524:	187b      	adds	r3, r7, r1
 8000526:	2220      	movs	r2, #32
 8000528:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800052a:	187b      	adds	r3, r7, r1
 800052c:	2201      	movs	r2, #1
 800052e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000530:	187b      	adds	r3, r7, r1
 8000532:	2200      	movs	r2, #0
 8000534:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000536:	187b      	adds	r3, r7, r1
 8000538:	2200      	movs	r2, #0
 800053a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(I2C_ENABLE_GPIO_Port, &GPIO_InitStruct);
 800053c:	187b      	adds	r3, r7, r1
 800053e:	4a05      	ldr	r2, [pc, #20]	@ (8000554 <MX_GPIO_Init+0xbc>)
 8000540:	0019      	movs	r1, r3
 8000542:	0010      	movs	r0, r2
 8000544:	f001 fc38 	bl	8001db8 <HAL_GPIO_Init>

}
 8000548:	46c0      	nop			@ (mov r8, r8)
 800054a:	46bd      	mov	sp, r7
 800054c:	b009      	add	sp, #36	@ 0x24
 800054e:	bd90      	pop	{r4, r7, pc}
 8000550:	40021000 	.word	0x40021000
 8000554:	50000400 	.word	0x50000400

08000558 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800055c:	4b1c      	ldr	r3, [pc, #112]	@ (80005d0 <MX_I2C1_Init+0x78>)
 800055e:	4a1d      	ldr	r2, [pc, #116]	@ (80005d4 <MX_I2C1_Init+0x7c>)
 8000560:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000608;
 8000562:	4b1b      	ldr	r3, [pc, #108]	@ (80005d0 <MX_I2C1_Init+0x78>)
 8000564:	22c1      	movs	r2, #193	@ 0xc1
 8000566:	00d2      	lsls	r2, r2, #3
 8000568:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800056a:	4b19      	ldr	r3, [pc, #100]	@ (80005d0 <MX_I2C1_Init+0x78>)
 800056c:	2200      	movs	r2, #0
 800056e:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000570:	4b17      	ldr	r3, [pc, #92]	@ (80005d0 <MX_I2C1_Init+0x78>)
 8000572:	2201      	movs	r2, #1
 8000574:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000576:	4b16      	ldr	r3, [pc, #88]	@ (80005d0 <MX_I2C1_Init+0x78>)
 8000578:	2200      	movs	r2, #0
 800057a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800057c:	4b14      	ldr	r3, [pc, #80]	@ (80005d0 <MX_I2C1_Init+0x78>)
 800057e:	2200      	movs	r2, #0
 8000580:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000582:	4b13      	ldr	r3, [pc, #76]	@ (80005d0 <MX_I2C1_Init+0x78>)
 8000584:	2200      	movs	r2, #0
 8000586:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000588:	4b11      	ldr	r3, [pc, #68]	@ (80005d0 <MX_I2C1_Init+0x78>)
 800058a:	2200      	movs	r2, #0
 800058c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800058e:	4b10      	ldr	r3, [pc, #64]	@ (80005d0 <MX_I2C1_Init+0x78>)
 8000590:	2200      	movs	r2, #0
 8000592:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000594:	4b0e      	ldr	r3, [pc, #56]	@ (80005d0 <MX_I2C1_Init+0x78>)
 8000596:	0018      	movs	r0, r3
 8000598:	f001 fdaa 	bl	80020f0 <HAL_I2C_Init>
 800059c:	1e03      	subs	r3, r0, #0
 800059e:	d001      	beq.n	80005a4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80005a0:	f000 fa50 	bl	8000a44 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80005a4:	4b0a      	ldr	r3, [pc, #40]	@ (80005d0 <MX_I2C1_Init+0x78>)
 80005a6:	2100      	movs	r1, #0
 80005a8:	0018      	movs	r0, r3
 80005aa:	f002 fc49 	bl	8002e40 <HAL_I2CEx_ConfigAnalogFilter>
 80005ae:	1e03      	subs	r3, r0, #0
 80005b0:	d001      	beq.n	80005b6 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 80005b2:	f000 fa47 	bl	8000a44 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80005b6:	4b06      	ldr	r3, [pc, #24]	@ (80005d0 <MX_I2C1_Init+0x78>)
 80005b8:	2100      	movs	r1, #0
 80005ba:	0018      	movs	r0, r3
 80005bc:	f002 fc8c 	bl	8002ed8 <HAL_I2CEx_ConfigDigitalFilter>
 80005c0:	1e03      	subs	r3, r0, #0
 80005c2:	d001      	beq.n	80005c8 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 80005c4:	f000 fa3e 	bl	8000a44 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80005c8:	46c0      	nop			@ (mov r8, r8)
 80005ca:	46bd      	mov	sp, r7
 80005cc:	bd80      	pop	{r7, pc}
 80005ce:	46c0      	nop			@ (mov r8, r8)
 80005d0:	2000007c 	.word	0x2000007c
 80005d4:	40005400 	.word	0x40005400

080005d8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80005d8:	b590      	push	{r4, r7, lr}
 80005da:	b089      	sub	sp, #36	@ 0x24
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005e0:	240c      	movs	r4, #12
 80005e2:	193b      	adds	r3, r7, r4
 80005e4:	0018      	movs	r0, r3
 80005e6:	2314      	movs	r3, #20
 80005e8:	001a      	movs	r2, r3
 80005ea:	2100      	movs	r1, #0
 80005ec:	f006 f904 	bl	80067f8 <memset>
  if(i2cHandle->Instance==I2C1)
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	4a17      	ldr	r2, [pc, #92]	@ (8000654 <HAL_I2C_MspInit+0x7c>)
 80005f6:	4293      	cmp	r3, r2
 80005f8:	d128      	bne.n	800064c <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80005fa:	4b17      	ldr	r3, [pc, #92]	@ (8000658 <HAL_I2C_MspInit+0x80>)
 80005fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80005fe:	4b16      	ldr	r3, [pc, #88]	@ (8000658 <HAL_I2C_MspInit+0x80>)
 8000600:	2102      	movs	r1, #2
 8000602:	430a      	orrs	r2, r1
 8000604:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000606:	4b14      	ldr	r3, [pc, #80]	@ (8000658 <HAL_I2C_MspInit+0x80>)
 8000608:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800060a:	2202      	movs	r2, #2
 800060c:	4013      	ands	r3, r2
 800060e:	60bb      	str	r3, [r7, #8]
 8000610:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000612:	0021      	movs	r1, r4
 8000614:	187b      	adds	r3, r7, r1
 8000616:	22c0      	movs	r2, #192	@ 0xc0
 8000618:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800061a:	187b      	adds	r3, r7, r1
 800061c:	2212      	movs	r2, #18
 800061e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000620:	187b      	adds	r3, r7, r1
 8000622:	2201      	movs	r2, #1
 8000624:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000626:	187b      	adds	r3, r7, r1
 8000628:	2203      	movs	r2, #3
 800062a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 800062c:	187b      	adds	r3, r7, r1
 800062e:	2201      	movs	r2, #1
 8000630:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000632:	187b      	adds	r3, r7, r1
 8000634:	4a09      	ldr	r2, [pc, #36]	@ (800065c <HAL_I2C_MspInit+0x84>)
 8000636:	0019      	movs	r1, r3
 8000638:	0010      	movs	r0, r2
 800063a:	f001 fbbd 	bl	8001db8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800063e:	4b06      	ldr	r3, [pc, #24]	@ (8000658 <HAL_I2C_MspInit+0x80>)
 8000640:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000642:	4b05      	ldr	r3, [pc, #20]	@ (8000658 <HAL_I2C_MspInit+0x80>)
 8000644:	2180      	movs	r1, #128	@ 0x80
 8000646:	0389      	lsls	r1, r1, #14
 8000648:	430a      	orrs	r2, r1
 800064a:	639a      	str	r2, [r3, #56]	@ 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800064c:	46c0      	nop			@ (mov r8, r8)
 800064e:	46bd      	mov	sp, r7
 8000650:	b009      	add	sp, #36	@ 0x24
 8000652:	bd90      	pop	{r4, r7, pc}
 8000654:	40005400 	.word	0x40005400
 8000658:	40021000 	.word	0x40021000
 800065c:	50000400 	.word	0x50000400

08000660 <cb_WAKE>:
//	LORAWAN_MODULE_ERROR,
} LoRaWAN_State_t;
volatile LoRaWAN_State_t lorawan_state = COLLECT_DATA;

void cb_WAKE(const char* str)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b082      	sub	sp, #8
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]
	AWAKE = true;
 8000668:	4b03      	ldr	r3, [pc, #12]	@ (8000678 <cb_WAKE+0x18>)
 800066a:	2201      	movs	r2, #1
 800066c:	701a      	strb	r2, [r3, #0]
	// Start a timer to determine when the module will sleep again
}
 800066e:	46c0      	nop			@ (mov r8, r8)
 8000670:	46bd      	mov	sp, r7
 8000672:	b002      	add	sp, #8
 8000674:	bd80      	pop	{r7, pc}
 8000676:	46c0      	nop			@ (mov r8, r8)
 8000678:	2000010c 	.word	0x2000010c

0800067c <cb_JOIN_SUCCESS>:

void cb_JOIN_SUCCESS(const char* str)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b082      	sub	sp, #8
 8000680:	af00      	add	r7, sp, #0
 8000682:	6078      	str	r0, [r7, #4]
	lorawan_state = LORAWAN_JOINED;
 8000684:	4b03      	ldr	r3, [pc, #12]	@ (8000694 <cb_JOIN_SUCCESS+0x18>)
 8000686:	2202      	movs	r2, #2
 8000688:	701a      	strb	r2, [r3, #0]
}
 800068a:	46c0      	nop			@ (mov r8, r8)
 800068c:	46bd      	mov	sp, r7
 800068e:	b002      	add	sp, #8
 8000690:	bd80      	pop	{r7, pc}
 8000692:	46c0      	nop			@ (mov r8, r8)
 8000694:	20000000 	.word	0x20000000

08000698 <cb_NOT_JOINED>:
void cb_NOT_JOINED(const char* str)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	b082      	sub	sp, #8
 800069c:	af00      	add	r7, sp, #0
 800069e:	6078      	str	r0, [r7, #4]
	lorawan_state = LORAWAN_NOT_JOINED;
 80006a0:	4b03      	ldr	r3, [pc, #12]	@ (80006b0 <cb_NOT_JOINED+0x18>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	701a      	strb	r2, [r3, #0]
}
 80006a6:	46c0      	nop			@ (mov r8, r8)
 80006a8:	46bd      	mov	sp, r7
 80006aa:	b002      	add	sp, #8
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	46c0      	nop			@ (mov r8, r8)
 80006b0:	20000000 	.word	0x20000000

080006b4 <cb_DATA_RESPONSE>:
void cb_DATA_RESPONSE(const char* str)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b082      	sub	sp, #8
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
  // Check if this is a TX confirmation
  if (strstr(str, "TX:") != NULL) {
 80006bc:	4a07      	ldr	r2, [pc, #28]	@ (80006dc <cb_DATA_RESPONSE+0x28>)
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	0011      	movs	r1, r2
 80006c2:	0018      	movs	r0, r3
 80006c4:	f006 f8ad 	bl	8006822 <strstr>
 80006c8:	1e03      	subs	r3, r0, #0
 80006ca:	d002      	beq.n	80006d2 <cb_DATA_RESPONSE+0x1e>
    lorawan_state = ENTER_SLEEP_MODE;
 80006cc:	4b04      	ldr	r3, [pc, #16]	@ (80006e0 <cb_DATA_RESPONSE+0x2c>)
 80006ce:	2205      	movs	r2, #5
 80006d0:	701a      	strb	r2, [r3, #0]
  }
  // You can parse downlink data here if needed
}
 80006d2:	46c0      	nop			@ (mov r8, r8)
 80006d4:	46bd      	mov	sp, r7
 80006d6:	b002      	add	sp, #8
 80006d8:	bd80      	pop	{r7, pc}
 80006da:	46c0      	nop			@ (mov r8, r8)
 80006dc:	0800699c 	.word	0x0800699c
 80006e0:	20000000 	.word	0x20000000

080006e4 <HAL_UARTEx_RxEventCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b082      	sub	sp, #8
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]
 80006ec:	000a      	movs	r2, r1
 80006ee:	1cbb      	adds	r3, r7, #2
 80006f0:	801a      	strh	r2, [r3, #0]
	if (huart->Instance == LPUART1)
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	4a07      	ldr	r2, [pc, #28]	@ (8000714 <HAL_UARTEx_RxEventCallback+0x30>)
 80006f8:	4293      	cmp	r3, r2
 80006fa:	d106      	bne.n	800070a <HAL_UARTEx_RxEventCallback+0x26>
	{
		ATC_IdleLineCallback(&lora, Size);
 80006fc:	1cbb      	adds	r3, r7, #2
 80006fe:	881a      	ldrh	r2, [r3, #0]
 8000700:	4b05      	ldr	r3, [pc, #20]	@ (8000718 <HAL_UARTEx_RxEventCallback+0x34>)
 8000702:	0011      	movs	r1, r2
 8000704:	0018      	movs	r0, r3
 8000706:	f005 ff3d 	bl	8006584 <ATC_IdleLineCallback>
	}
}
 800070a:	46c0      	nop			@ (mov r8, r8)
 800070c:	46bd      	mov	sp, r7
 800070e:	b002      	add	sp, #8
 8000710:	bd80      	pop	{r7, pc}
 8000712:	46c0      	nop			@ (mov r8, r8)
 8000714:	40004800 	.word	0x40004800
 8000718:	200000d0 	.word	0x200000d0

0800071c <HAL_RTCEx_WakeUpTimerEventCallback>:
/**
 * @brief RTC Wake-up Timer Event Callback
 * This function is called when the RTC wake-up timer expires
 */
void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b082      	sub	sp, #8
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
	// The main loop will handle the state transition
}
 8000724:	46c0      	nop			@ (mov r8, r8)
 8000726:	46bd      	mov	sp, r7
 8000728:	b002      	add	sp, #8
 800072a:	bd80      	pop	{r7, pc}

0800072c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800072c:	b5b0      	push	{r4, r5, r7, lr}
 800072e:	b098      	sub	sp, #96	@ 0x60
 8000730:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000732:	f000 ff7b 	bl	800162c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000736:	f000 f90f 	bl	8000958 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800073a:	f7ff fead 	bl	8000498 <MX_GPIO_Init>
  MX_DMA_Init();
 800073e:	f7ff fe8d 	bl	800045c <MX_DMA_Init>
  MX_I2C1_Init();
 8000742:	f7ff ff09 	bl	8000558 <MX_I2C1_Init>
  MX_LPUART1_UART_Init();
 8000746:	f000 faa3 	bl	8000c90 <MX_LPUART1_UART_Init>
  MX_RTC_Init();
 800074a:	f000 f981 	bl	8000a50 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

  // Initialize ATC LoRa handle
  lora.hUart = &hlpuart1;
 800074e:	4b70      	ldr	r3, [pc, #448]	@ (8000910 <main+0x1e4>)
 8000750:	4a70      	ldr	r2, [pc, #448]	@ (8000914 <main+0x1e8>)
 8000752:	601a      	str	r2, [r3, #0]
  lora.psEvents = (ATC_EventTypeDef*)events;
 8000754:	4b6e      	ldr	r3, [pc, #440]	@ (8000910 <main+0x1e4>)
 8000756:	4a70      	ldr	r2, [pc, #448]	@ (8000918 <main+0x1ec>)
 8000758:	60da      	str	r2, [r3, #12]
  lora.Events = sizeof(events) / sizeof(events[0]);
 800075a:	4b6d      	ldr	r3, [pc, #436]	@ (8000910 <main+0x1e4>)
 800075c:	2206      	movs	r2, #6
 800075e:	611a      	str	r2, [r3, #16]
  lora.Size = 256;  // Buffer size
 8000760:	4b6b      	ldr	r3, [pc, #428]	@ (8000910 <main+0x1e4>)
 8000762:	2280      	movs	r2, #128	@ 0x80
 8000764:	0052      	lsls	r2, r2, #1
 8000766:	829a      	strh	r2, [r3, #20]
  lora.pRxBuff = malloc(lora.Size);
 8000768:	4b69      	ldr	r3, [pc, #420]	@ (8000910 <main+0x1e4>)
 800076a:	8a9b      	ldrh	r3, [r3, #20]
 800076c:	0018      	movs	r0, r3
 800076e:	f005 ff7d 	bl	800666c <malloc>
 8000772:	0003      	movs	r3, r0
 8000774:	001a      	movs	r2, r3
 8000776:	4b66      	ldr	r3, [pc, #408]	@ (8000910 <main+0x1e4>)
 8000778:	61da      	str	r2, [r3, #28]
  lora.pReadBuff = malloc(lora.Size);
 800077a:	4b65      	ldr	r3, [pc, #404]	@ (8000910 <main+0x1e4>)
 800077c:	8a9b      	ldrh	r3, [r3, #20]
 800077e:	0018      	movs	r0, r3
 8000780:	f005 ff74 	bl	800666c <malloc>
 8000784:	0003      	movs	r3, r0
 8000786:	001a      	movs	r2, r3
 8000788:	4b61      	ldr	r3, [pc, #388]	@ (8000910 <main+0x1e4>)
 800078a:	625a      	str	r2, [r3, #36]	@ 0x24
  lora.RxIndex = 0;
 800078c:	4b60      	ldr	r3, [pc, #384]	@ (8000910 <main+0x1e4>)
 800078e:	2200      	movs	r2, #0
 8000790:	831a      	strh	r2, [r3, #24]
  lora.RespCount = 0;
 8000792:	4b5f      	ldr	r3, [pc, #380]	@ (8000910 <main+0x1e4>)
 8000794:	2200      	movs	r2, #0
 8000796:	82da      	strh	r2, [r3, #22]
  
  // Initialize response pointers to NULL
  for(int i = 0; i < 16; i++) {  // ATC_RESP_MAX is typically 16
 8000798:	2300      	movs	r3, #0
 800079a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800079c:	e008      	b.n	80007b0 <main+0x84>
    lora.ppResp[i] = NULL;
 800079e:	4b5c      	ldr	r3, [pc, #368]	@ (8000910 <main+0x1e4>)
 80007a0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80007a2:	320a      	adds	r2, #10
 80007a4:	0092      	lsls	r2, r2, #2
 80007a6:	2100      	movs	r1, #0
 80007a8:	50d1      	str	r1, [r2, r3]
  for(int i = 0; i < 16; i++) {  // ATC_RESP_MAX is typically 16
 80007aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80007ac:	3301      	adds	r3, #1
 80007ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80007b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80007b2:	2b0f      	cmp	r3, #15
 80007b4:	ddf3      	ble.n	800079e <main+0x72>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  ATC_Loop(&lora);
 80007b6:	4b56      	ldr	r3, [pc, #344]	@ (8000910 <main+0x1e4>)
 80007b8:	0018      	movs	r0, r3
 80007ba:	f005 fdd9 	bl	8006370 <ATC_Loop>
	  switch (lorawan_state) {
 80007be:	4b57      	ldr	r3, [pc, #348]	@ (800091c <main+0x1f0>)
 80007c0:	781b      	ldrb	r3, [r3, #0]
 80007c2:	b2db      	uxtb	r3, r3
 80007c4:	2b07      	cmp	r3, #7
 80007c6:	d8f6      	bhi.n	80007b6 <main+0x8a>
 80007c8:	009a      	lsls	r2, r3, #2
 80007ca:	4b55      	ldr	r3, [pc, #340]	@ (8000920 <main+0x1f4>)
 80007cc:	18d3      	adds	r3, r2, r3
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	469f      	mov	pc, r3
	  case LORAWAN_NOT_JOINED:
		{
			LoRaWAN_Error_t join_result = join_network(&lora);
 80007d2:	2549      	movs	r5, #73	@ 0x49
 80007d4:	197c      	adds	r4, r7, r5
 80007d6:	4b4e      	ldr	r3, [pc, #312]	@ (8000910 <main+0x1e4>)
 80007d8:	0018      	movs	r0, r3
 80007da:	f000 fb2d 	bl	8000e38 <join_network>
 80007de:	0003      	movs	r3, r0
 80007e0:	7023      	strb	r3, [r4, #0]
			if (join_result == LORAWAN_OK) {
 80007e2:	197b      	adds	r3, r7, r5
 80007e4:	781b      	ldrb	r3, [r3, #0]
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d000      	beq.n	80007ec <main+0xc0>
 80007ea:	e08c      	b.n	8000906 <main+0x1da>
				lorawan_state = LORAWAN_JOINING;
 80007ec:	4b4b      	ldr	r3, [pc, #300]	@ (800091c <main+0x1f0>)
 80007ee:	2201      	movs	r2, #1
 80007f0:	701a      	strb	r2, [r3, #0]
			} else {
				// Could implement retry logic here
			}
		}
		break;
 80007f2:	e088      	b.n	8000906 <main+0x1da>
	  case LORAWAN_JOINING:
		// Wait for join callback to change state
		break;
	  case LORAWAN_JOINED:
		  // Ready to send data
		  last_tx_status = TX_STATUS_UNKNOWN; // Reset status before sending
 80007f4:	4b4b      	ldr	r3, [pc, #300]	@ (8000924 <main+0x1f8>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	701a      	strb	r2, [r3, #0]

		  char* CONNECTION_STATUS = NULL;
 80007fa:	2300      	movs	r3, #0
 80007fc:	647b      	str	r3, [r7, #68]	@ 0x44
		  resp = ATC_SendReceive(&lora, "ATI 3001\r\n", 200, &CONNECTION_STATUS, 2000, 2, "0\r", "1");
 80007fe:	2344      	movs	r3, #68	@ 0x44
 8000800:	18fa      	adds	r2, r7, r3
 8000802:	4949      	ldr	r1, [pc, #292]	@ (8000928 <main+0x1fc>)
 8000804:	4842      	ldr	r0, [pc, #264]	@ (8000910 <main+0x1e4>)
 8000806:	4b49      	ldr	r3, [pc, #292]	@ (800092c <main+0x200>)
 8000808:	9303      	str	r3, [sp, #12]
 800080a:	4b49      	ldr	r3, [pc, #292]	@ (8000930 <main+0x204>)
 800080c:	9302      	str	r3, [sp, #8]
 800080e:	2302      	movs	r3, #2
 8000810:	9301      	str	r3, [sp, #4]
 8000812:	23fa      	movs	r3, #250	@ 0xfa
 8000814:	00db      	lsls	r3, r3, #3
 8000816:	9300      	str	r3, [sp, #0]
 8000818:	0013      	movs	r3, r2
 800081a:	22c8      	movs	r2, #200	@ 0xc8
 800081c:	f005 fdb8 	bl	8006390 <ATC_SendReceive>
 8000820:	0002      	movs	r2, r0
 8000822:	4b44      	ldr	r3, [pc, #272]	@ (8000934 <main+0x208>)
 8000824:	601a      	str	r2, [r3, #0]
		  if (CONNECTION_STATUS == 0)
 8000826:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000828:	2b00      	cmp	r3, #0
 800082a:	d103      	bne.n	8000834 <main+0x108>
		  {
			  lorawan_state = LORAWAN_NOT_JOINED;
 800082c:	4b3b      	ldr	r3, [pc, #236]	@ (800091c <main+0x1f0>)
 800082e:	2200      	movs	r2, #0
 8000830:	701a      	strb	r2, [r3, #0]
			  break;
 8000832:	e06b      	b.n	800090c <main+0x1e0>
		  }

		  // Create AT command with sensor data
		  char at_command[64];
		  uint16_t sensor_val = temp_ticks_2; // Use sensor data
 8000834:	214a      	movs	r1, #74	@ 0x4a
 8000836:	187b      	adds	r3, r7, r1
 8000838:	4a3f      	ldr	r2, [pc, #252]	@ (8000938 <main+0x20c>)
 800083a:	8812      	ldrh	r2, [r2, #0]
 800083c:	801a      	strh	r2, [r3, #0]
		  format_at_send_cmd(sensor_val, 4, at_command);
 800083e:	187b      	adds	r3, r7, r1
 8000840:	881b      	ldrh	r3, [r3, #0]
 8000842:	003a      	movs	r2, r7
 8000844:	2104      	movs	r1, #4
 8000846:	0018      	movs	r0, r3
 8000848:	f000 fb5a 	bl	8000f00 <format_at_send_cmd>

		  char* ATSEND_Result = NULL;
 800084c:	2300      	movs	r3, #0
 800084e:	643b      	str	r3, [r7, #64]	@ 0x40
		  resp = ATC_SendReceive(&lora, at_command, 200, &ATSEND_Result, 2000, 2, "OK\r", "ERROR");
 8000850:	2340      	movs	r3, #64	@ 0x40
 8000852:	18fa      	adds	r2, r7, r3
 8000854:	0039      	movs	r1, r7
 8000856:	482e      	ldr	r0, [pc, #184]	@ (8000910 <main+0x1e4>)
 8000858:	4b38      	ldr	r3, [pc, #224]	@ (800093c <main+0x210>)
 800085a:	9303      	str	r3, [sp, #12]
 800085c:	4b38      	ldr	r3, [pc, #224]	@ (8000940 <main+0x214>)
 800085e:	9302      	str	r3, [sp, #8]
 8000860:	2302      	movs	r3, #2
 8000862:	9301      	str	r3, [sp, #4]
 8000864:	23fa      	movs	r3, #250	@ 0xfa
 8000866:	00db      	lsls	r3, r3, #3
 8000868:	9300      	str	r3, [sp, #0]
 800086a:	0013      	movs	r3, r2
 800086c:	22c8      	movs	r2, #200	@ 0xc8
 800086e:	f005 fd8f 	bl	8006390 <ATC_SendReceive>
 8000872:	0002      	movs	r2, r0
 8000874:	4b2f      	ldr	r3, [pc, #188]	@ (8000934 <main+0x208>)
 8000876:	601a      	str	r2, [r3, #0]
		  if (resp == 1) {
 8000878:	4b2e      	ldr	r3, [pc, #184]	@ (8000934 <main+0x208>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	2b01      	cmp	r3, #1
 800087e:	d103      	bne.n	8000888 <main+0x15c>
			  lorawan_state = LORAWAN_DATA_SENDING;
 8000880:	4b26      	ldr	r3, [pc, #152]	@ (800091c <main+0x1f0>)
 8000882:	2204      	movs	r2, #4
 8000884:	701a      	strb	r2, [r3, #0]
		  } else {
			  lorawan_state = LORAWAN_NOT_JOINED;
		  }
	  break;
 8000886:	e041      	b.n	800090c <main+0x1e0>
			  lorawan_state = LORAWAN_NOT_JOINED;
 8000888:	4b24      	ldr	r3, [pc, #144]	@ (800091c <main+0x1f0>)
 800088a:	2200      	movs	r2, #0
 800088c:	701a      	strb	r2, [r3, #0]
	  break;
 800088e:	e03d      	b.n	800090c <main+0x1e0>
	  case LORAWAN_DATA_SENDING:
			// Start timer when entering this state
			if (data_sending_start_time == 0) {
 8000890:	4b2c      	ldr	r3, [pc, #176]	@ (8000944 <main+0x218>)
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	2b00      	cmp	r3, #0
 8000896:	d104      	bne.n	80008a2 <main+0x176>
				data_sending_start_time = HAL_GetTick();
 8000898:	f000 ff2e 	bl	80016f8 <HAL_GetTick>
 800089c:	0002      	movs	r2, r0
 800089e:	4b29      	ldr	r3, [pc, #164]	@ (8000944 <main+0x218>)
 80008a0:	601a      	str	r2, [r3, #0]
			}

			// Check if 10 seconds have passed
			if ((HAL_GetTick() - data_sending_start_time) >= 10000) {
 80008a2:	f000 ff29 	bl	80016f8 <HAL_GetTick>
 80008a6:	0002      	movs	r2, r0
 80008a8:	4b26      	ldr	r3, [pc, #152]	@ (8000944 <main+0x218>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	1ad3      	subs	r3, r2, r3
 80008ae:	4a26      	ldr	r2, [pc, #152]	@ (8000948 <main+0x21c>)
 80008b0:	4293      	cmp	r3, r2
 80008b2:	d92a      	bls.n	800090a <main+0x1de>
				data_sending_start_time = 0; // Reset timer
 80008b4:	4b23      	ldr	r3, [pc, #140]	@ (8000944 <main+0x218>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	601a      	str	r2, [r3, #0]
				lorawan_state = ENTER_SLEEP_MODE;  // Go directly to sleep, not DEVICE_SLEEP
 80008ba:	4b18      	ldr	r3, [pc, #96]	@ (800091c <main+0x1f0>)
 80008bc:	2205      	movs	r2, #5
 80008be:	701a      	strb	r2, [r3, #0]
			}
		break;
 80008c0:	e023      	b.n	800090a <main+0x1de>
	  case LORAWAN_DATA_RECEIVED:
		  // Handle received downlink data (this is only for actual downlink messages)
		  lorawan_state = ENTER_SLEEP_MODE;
 80008c2:	4b16      	ldr	r3, [pc, #88]	@ (800091c <main+0x1f0>)
 80008c4:	2205      	movs	r2, #5
 80008c6:	701a      	strb	r2, [r3, #0]
		  break;
 80008c8:	e020      	b.n	800090c <main+0x1e0>
	  case ENTER_SLEEP_MODE:
		  // For now, let's test without actual sleep mode to isolate the issue
		  
		  // Use a simple delay instead of sleep mode for testing
		  HAL_Delay(5000);
 80008ca:	4b20      	ldr	r3, [pc, #128]	@ (800094c <main+0x220>)
 80008cc:	0018      	movs	r0, r3
 80008ce:	f000 ff1d 	bl	800170c <HAL_Delay>
		  HAL_RTCEx_DeactivateWakeUpTimer(&hrtc);
		  SystemClock_Config();
		  HAL_ResumeTick();
		  */
		  
		  lorawan_state = DEVICE_SLEEP;
 80008d2:	4b12      	ldr	r3, [pc, #72]	@ (800091c <main+0x1f0>)
 80008d4:	2206      	movs	r2, #6
 80008d6:	701a      	strb	r2, [r3, #0]
		  break;
 80008d8:	e018      	b.n	800090c <main+0x1e0>
	  case DEVICE_SLEEP:
		  lorawan_state = COLLECT_DATA;
 80008da:	4b10      	ldr	r3, [pc, #64]	@ (800091c <main+0x1f0>)
 80008dc:	2207      	movs	r2, #7
 80008de:	701a      	strb	r2, [r3, #0]
	  break;
 80008e0:	e014      	b.n	800090c <main+0x1e0>
	  case COLLECT_DATA:
		  // Scan for sensors and read data
		  scan_i2c_bus();
 80008e2:	f000 fb43 	bl	8000f6c <scan_i2c_bus>
		  if (has_sensor_1 || has_sensor_2) {
 80008e6:	4b1a      	ldr	r3, [pc, #104]	@ (8000950 <main+0x224>)
 80008e8:	781b      	ldrb	r3, [r3, #0]
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d103      	bne.n	80008f6 <main+0x1ca>
 80008ee:	4b19      	ldr	r3, [pc, #100]	@ (8000954 <main+0x228>)
 80008f0:	781b      	ldrb	r3, [r3, #0]
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d001      	beq.n	80008fa <main+0x1ce>
			  sensor_init_and_read();
 80008f6:	f000 fb85 	bl	8001004 <sensor_init_and_read>
		  }
		  lorawan_state = LORAWAN_JOINED; // Go back to send data
 80008fa:	4b08      	ldr	r3, [pc, #32]	@ (800091c <main+0x1f0>)
 80008fc:	2202      	movs	r2, #2
 80008fe:	701a      	strb	r2, [r3, #0]
		  break;
 8000900:	e004      	b.n	800090c <main+0x1e0>
		break;
 8000902:	46c0      	nop			@ (mov r8, r8)
 8000904:	e757      	b.n	80007b6 <main+0x8a>
		break;
 8000906:	46c0      	nop			@ (mov r8, r8)
 8000908:	e755      	b.n	80007b6 <main+0x8a>
		break;
 800090a:	46c0      	nop			@ (mov r8, r8)
	  ATC_Loop(&lora);
 800090c:	e753      	b.n	80007b6 <main+0x8a>
 800090e:	46c0      	nop			@ (mov r8, r8)
 8000910:	200000d0 	.word	0x200000d0
 8000914:	20000144 	.word	0x20000144
 8000918:	08006bd0 	.word	0x08006bd0
 800091c:	20000000 	.word	0x20000000
 8000920:	08006c00 	.word	0x08006c00
 8000924:	20000118 	.word	0x20000118
 8000928:	080069e0 	.word	0x080069e0
 800092c:	080069ec 	.word	0x080069ec
 8000930:	080069f0 	.word	0x080069f0
 8000934:	20000110 	.word	0x20000110
 8000938:	20000262 	.word	0x20000262
 800093c:	080069f4 	.word	0x080069f4
 8000940:	080069fc 	.word	0x080069fc
 8000944:	20000114 	.word	0x20000114
 8000948:	0000270f 	.word	0x0000270f
 800094c:	00001388 	.word	0x00001388
 8000950:	2000025c 	.word	0x2000025c
 8000954:	2000025d 	.word	0x2000025d

08000958 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000958:	b590      	push	{r4, r7, lr}
 800095a:	b09f      	sub	sp, #124	@ 0x7c
 800095c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800095e:	2440      	movs	r4, #64	@ 0x40
 8000960:	193b      	adds	r3, r7, r4
 8000962:	0018      	movs	r0, r3
 8000964:	2338      	movs	r3, #56	@ 0x38
 8000966:	001a      	movs	r2, r3
 8000968:	2100      	movs	r1, #0
 800096a:	f005 ff45 	bl	80067f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800096e:	232c      	movs	r3, #44	@ 0x2c
 8000970:	18fb      	adds	r3, r7, r3
 8000972:	0018      	movs	r0, r3
 8000974:	2314      	movs	r3, #20
 8000976:	001a      	movs	r2, r3
 8000978:	2100      	movs	r1, #0
 800097a:	f005 ff3d 	bl	80067f8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800097e:	1d3b      	adds	r3, r7, #4
 8000980:	0018      	movs	r0, r3
 8000982:	2328      	movs	r3, #40	@ 0x28
 8000984:	001a      	movs	r2, r3
 8000986:	2100      	movs	r1, #0
 8000988:	f005 ff36 	bl	80067f8 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800098c:	4b2b      	ldr	r3, [pc, #172]	@ (8000a3c <SystemClock_Config+0xe4>)
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	4a2b      	ldr	r2, [pc, #172]	@ (8000a40 <SystemClock_Config+0xe8>)
 8000992:	401a      	ands	r2, r3
 8000994:	4b29      	ldr	r3, [pc, #164]	@ (8000a3c <SystemClock_Config+0xe4>)
 8000996:	2180      	movs	r1, #128	@ 0x80
 8000998:	0109      	lsls	r1, r1, #4
 800099a:	430a      	orrs	r2, r1
 800099c:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 800099e:	0021      	movs	r1, r4
 80009a0:	187b      	adds	r3, r7, r1
 80009a2:	2218      	movs	r2, #24
 80009a4:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80009a6:	187b      	adds	r3, r7, r1
 80009a8:	2201      	movs	r2, #1
 80009aa:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80009ac:	187b      	adds	r3, r7, r1
 80009ae:	2201      	movs	r2, #1
 80009b0:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80009b2:	187b      	adds	r3, r7, r1
 80009b4:	2200      	movs	r2, #0
 80009b6:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 80009b8:	187b      	adds	r3, r7, r1
 80009ba:	22a0      	movs	r2, #160	@ 0xa0
 80009bc:	0212      	lsls	r2, r2, #8
 80009be:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80009c0:	187b      	adds	r3, r7, r1
 80009c2:	2200      	movs	r2, #0
 80009c4:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009c6:	187b      	adds	r3, r7, r1
 80009c8:	0018      	movs	r0, r3
 80009ca:	f002 fad1 	bl	8002f70 <HAL_RCC_OscConfig>
 80009ce:	1e03      	subs	r3, r0, #0
 80009d0:	d001      	beq.n	80009d6 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 80009d2:	f000 f837 	bl	8000a44 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009d6:	212c      	movs	r1, #44	@ 0x2c
 80009d8:	187b      	adds	r3, r7, r1
 80009da:	220f      	movs	r2, #15
 80009dc:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80009de:	187b      	adds	r3, r7, r1
 80009e0:	2200      	movs	r2, #0
 80009e2:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009e4:	187b      	adds	r3, r7, r1
 80009e6:	2200      	movs	r2, #0
 80009e8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009ea:	187b      	adds	r3, r7, r1
 80009ec:	2200      	movs	r2, #0
 80009ee:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009f0:	187b      	adds	r3, r7, r1
 80009f2:	2200      	movs	r2, #0
 80009f4:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80009f6:	187b      	adds	r3, r7, r1
 80009f8:	2100      	movs	r1, #0
 80009fa:	0018      	movs	r0, r3
 80009fc:	f002 fe8c 	bl	8003718 <HAL_RCC_ClockConfig>
 8000a00:	1e03      	subs	r3, r0, #0
 8000a02:	d001      	beq.n	8000a08 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8000a04:	f000 f81e 	bl	8000a44 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1|RCC_PERIPHCLK_I2C1
 8000a08:	1d3b      	adds	r3, r7, #4
 8000a0a:	222c      	movs	r2, #44	@ 0x2c
 8000a0c:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_RTC;
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000a0e:	1d3b      	adds	r3, r7, #4
 8000a10:	2200      	movs	r2, #0
 8000a12:	615a      	str	r2, [r3, #20]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000a14:	1d3b      	adds	r3, r7, #4
 8000a16:	2200      	movs	r2, #0
 8000a18:	619a      	str	r2, [r3, #24]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000a1a:	1d3b      	adds	r3, r7, #4
 8000a1c:	2280      	movs	r2, #128	@ 0x80
 8000a1e:	0292      	lsls	r2, r2, #10
 8000a20:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a22:	1d3b      	adds	r3, r7, #4
 8000a24:	0018      	movs	r0, r3
 8000a26:	f003 f87b 	bl	8003b20 <HAL_RCCEx_PeriphCLKConfig>
 8000a2a:	1e03      	subs	r3, r0, #0
 8000a2c:	d001      	beq.n	8000a32 <SystemClock_Config+0xda>
  {
    Error_Handler();
 8000a2e:	f000 f809 	bl	8000a44 <Error_Handler>
  }
}
 8000a32:	46c0      	nop			@ (mov r8, r8)
 8000a34:	46bd      	mov	sp, r7
 8000a36:	b01f      	add	sp, #124	@ 0x7c
 8000a38:	bd90      	pop	{r4, r7, pc}
 8000a3a:	46c0      	nop			@ (mov r8, r8)
 8000a3c:	40007000 	.word	0x40007000
 8000a40:	ffffe7ff 	.word	0xffffe7ff

08000a44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a48:	b672      	cpsid	i
}
 8000a4a:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a4c:	46c0      	nop			@ (mov r8, r8)
 8000a4e:	e7fd      	b.n	8000a4c <Error_Handler+0x8>

08000a50 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b08a      	sub	sp, #40	@ 0x28
 8000a54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TamperTypeDef sTamper = {0};
 8000a56:	003b      	movs	r3, r7
 8000a58:	0018      	movs	r0, r3
 8000a5a:	2328      	movs	r3, #40	@ 0x28
 8000a5c:	001a      	movs	r2, r3
 8000a5e:	2100      	movs	r1, #0
 8000a60:	f005 feca 	bl	80067f8 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000a64:	4b2b      	ldr	r3, [pc, #172]	@ (8000b14 <MX_RTC_Init+0xc4>)
 8000a66:	4a2c      	ldr	r2, [pc, #176]	@ (8000b18 <MX_RTC_Init+0xc8>)
 8000a68:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000a6a:	4b2a      	ldr	r3, [pc, #168]	@ (8000b14 <MX_RTC_Init+0xc4>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000a70:	4b28      	ldr	r3, [pc, #160]	@ (8000b14 <MX_RTC_Init+0xc4>)
 8000a72:	227f      	movs	r2, #127	@ 0x7f
 8000a74:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000a76:	4b27      	ldr	r3, [pc, #156]	@ (8000b14 <MX_RTC_Init+0xc4>)
 8000a78:	22ff      	movs	r2, #255	@ 0xff
 8000a7a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000a7c:	4b25      	ldr	r3, [pc, #148]	@ (8000b14 <MX_RTC_Init+0xc4>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000a82:	4b24      	ldr	r3, [pc, #144]	@ (8000b14 <MX_RTC_Init+0xc4>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000a88:	4b22      	ldr	r3, [pc, #136]	@ (8000b14 <MX_RTC_Init+0xc4>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000a8e:	4b21      	ldr	r3, [pc, #132]	@ (8000b14 <MX_RTC_Init+0xc4>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000a94:	4b1f      	ldr	r3, [pc, #124]	@ (8000b14 <MX_RTC_Init+0xc4>)
 8000a96:	0018      	movs	r0, r3
 8000a98:	f003 f9e0 	bl	8003e5c <HAL_RTC_Init>
 8000a9c:	1e03      	subs	r3, r0, #0
 8000a9e:	d001      	beq.n	8000aa4 <MX_RTC_Init+0x54>
  {
    Error_Handler();
 8000aa0:	f7ff ffd0 	bl	8000a44 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0x500B, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 8000aa4:	491d      	ldr	r1, [pc, #116]	@ (8000b1c <MX_RTC_Init+0xcc>)
 8000aa6:	4b1b      	ldr	r3, [pc, #108]	@ (8000b14 <MX_RTC_Init+0xc4>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	0018      	movs	r0, r3
 8000aac:	f003 fcac 	bl	8004408 <HAL_RTCEx_SetWakeUpTimer_IT>
 8000ab0:	1e03      	subs	r3, r0, #0
 8000ab2:	d001      	beq.n	8000ab8 <MX_RTC_Init+0x68>
  {
    Error_Handler();
 8000ab4:	f7ff ffc6 	bl	8000a44 <Error_Handler>
  }

  /** Enable the RTC Tamper 1
  */
  sTamper.Tamper = RTC_TAMPER_1;
 8000ab8:	003b      	movs	r3, r7
 8000aba:	2201      	movs	r2, #1
 8000abc:	601a      	str	r2, [r3, #0]
  sTamper.Interrupt = RTC_TAMPER1_INTERRUPT;
 8000abe:	003b      	movs	r3, r7
 8000ac0:	2280      	movs	r2, #128	@ 0x80
 8000ac2:	0252      	lsls	r2, r2, #9
 8000ac4:	605a      	str	r2, [r3, #4]
  sTamper.Trigger = RTC_TAMPERTRIGGER_RISINGEDGE;
 8000ac6:	003b      	movs	r3, r7
 8000ac8:	2200      	movs	r2, #0
 8000aca:	609a      	str	r2, [r3, #8]
  sTamper.NoErase = RTC_TAMPER_ERASE_BACKUP_ENABLE;
 8000acc:	003b      	movs	r3, r7
 8000ace:	2200      	movs	r2, #0
 8000ad0:	60da      	str	r2, [r3, #12]
  sTamper.MaskFlag = RTC_TAMPERMASK_FLAG_DISABLE;
 8000ad2:	003b      	movs	r3, r7
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	611a      	str	r2, [r3, #16]
  sTamper.Filter = RTC_TAMPERFILTER_DISABLE;
 8000ad8:	003b      	movs	r3, r7
 8000ada:	2200      	movs	r2, #0
 8000adc:	615a      	str	r2, [r3, #20]
  sTamper.SamplingFrequency = RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV32768;
 8000ade:	003b      	movs	r3, r7
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	619a      	str	r2, [r3, #24]
  sTamper.PrechargeDuration = RTC_TAMPERPRECHARGEDURATION_1RTCCLK;
 8000ae4:	003b      	movs	r3, r7
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	61da      	str	r2, [r3, #28]
  sTamper.TamperPullUp = RTC_TAMPER_PULLUP_ENABLE;
 8000aea:	003b      	movs	r3, r7
 8000aec:	2200      	movs	r2, #0
 8000aee:	621a      	str	r2, [r3, #32]
  sTamper.TimeStampOnTamperDetection = RTC_TIMESTAMPONTAMPERDETECTION_ENABLE;
 8000af0:	003b      	movs	r3, r7
 8000af2:	2280      	movs	r2, #128	@ 0x80
 8000af4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTCEx_SetTamper_IT(&hrtc, &sTamper) != HAL_OK)
 8000af6:	003a      	movs	r2, r7
 8000af8:	4b06      	ldr	r3, [pc, #24]	@ (8000b14 <MX_RTC_Init+0xc4>)
 8000afa:	0011      	movs	r1, r2
 8000afc:	0018      	movs	r0, r3
 8000afe:	f003 fadf 	bl	80040c0 <HAL_RTCEx_SetTamper_IT>
 8000b02:	1e03      	subs	r3, r0, #0
 8000b04:	d001      	beq.n	8000b0a <MX_RTC_Init+0xba>
  {
    Error_Handler();
 8000b06:	f7ff ff9d 	bl	8000a44 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000b0a:	46c0      	nop			@ (mov r8, r8)
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	b00a      	add	sp, #40	@ 0x28
 8000b10:	bd80      	pop	{r7, pc}
 8000b12:	46c0      	nop			@ (mov r8, r8)
 8000b14:	2000011c 	.word	0x2000011c
 8000b18:	40002800 	.word	0x40002800
 8000b1c:	0000500b 	.word	0x0000500b

08000b20 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b082      	sub	sp, #8
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	4a0a      	ldr	r2, [pc, #40]	@ (8000b58 <HAL_RTC_MspInit+0x38>)
 8000b2e:	4293      	cmp	r3, r2
 8000b30:	d10e      	bne.n	8000b50 <HAL_RTC_MspInit+0x30>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000b32:	4b0a      	ldr	r3, [pc, #40]	@ (8000b5c <HAL_RTC_MspInit+0x3c>)
 8000b34:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8000b36:	4b09      	ldr	r3, [pc, #36]	@ (8000b5c <HAL_RTC_MspInit+0x3c>)
 8000b38:	2180      	movs	r1, #128	@ 0x80
 8000b3a:	02c9      	lsls	r1, r1, #11
 8000b3c:	430a      	orrs	r2, r1
 8000b3e:	651a      	str	r2, [r3, #80]	@ 0x50

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8000b40:	2200      	movs	r2, #0
 8000b42:	2100      	movs	r1, #0
 8000b44:	2002      	movs	r0, #2
 8000b46:	f000 feb9 	bl	80018bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8000b4a:	2002      	movs	r0, #2
 8000b4c:	f000 fecb 	bl	80018e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8000b50:	46c0      	nop			@ (mov r8, r8)
 8000b52:	46bd      	mov	sp, r7
 8000b54:	b002      	add	sp, #8
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	40002800 	.word	0x40002800
 8000b5c:	40021000 	.word	0x40021000

08000b60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b64:	4b07      	ldr	r3, [pc, #28]	@ (8000b84 <HAL_MspInit+0x24>)
 8000b66:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b68:	4b06      	ldr	r3, [pc, #24]	@ (8000b84 <HAL_MspInit+0x24>)
 8000b6a:	2101      	movs	r1, #1
 8000b6c:	430a      	orrs	r2, r1
 8000b6e:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b70:	4b04      	ldr	r3, [pc, #16]	@ (8000b84 <HAL_MspInit+0x24>)
 8000b72:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000b74:	4b03      	ldr	r3, [pc, #12]	@ (8000b84 <HAL_MspInit+0x24>)
 8000b76:	2180      	movs	r1, #128	@ 0x80
 8000b78:	0549      	lsls	r1, r1, #21
 8000b7a:	430a      	orrs	r2, r1
 8000b7c:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b7e:	46c0      	nop			@ (mov r8, r8)
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	40021000 	.word	0x40021000

08000b88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b8c:	46c0      	nop			@ (mov r8, r8)
 8000b8e:	e7fd      	b.n	8000b8c <NMI_Handler+0x4>

08000b90 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b94:	46c0      	nop			@ (mov r8, r8)
 8000b96:	e7fd      	b.n	8000b94 <HardFault_Handler+0x4>

08000b98 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000b9c:	46c0      	nop			@ (mov r8, r8)
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bd80      	pop	{r7, pc}

08000ba2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ba2:	b580      	push	{r7, lr}
 8000ba4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ba6:	46c0      	nop			@ (mov r8, r8)
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bd80      	pop	{r7, pc}

08000bac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bb0:	f000 fd90 	bl	80016d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bb4:	46c0      	nop			@ (mov r8, r8)
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}
	...

08000bbc <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt through EXTI lines 17, 19 and 20 and LSE CSS interrupt through EXTI line 19.
  */
void RTC_IRQHandler(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8000bc0:	4b05      	ldr	r3, [pc, #20]	@ (8000bd8 <RTC_IRQHandler+0x1c>)
 8000bc2:	0018      	movs	r0, r3
 8000bc4:	f003 fcf8 	bl	80045b8 <HAL_RTCEx_WakeUpTimerIRQHandler>
  HAL_RTCEx_TamperTimeStampIRQHandler(&hrtc);
 8000bc8:	4b03      	ldr	r3, [pc, #12]	@ (8000bd8 <RTC_IRQHandler+0x1c>)
 8000bca:	0018      	movs	r0, r3
 8000bcc:	f003 fb6e 	bl	80042ac <HAL_RTCEx_TamperTimeStampIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8000bd0:	46c0      	nop			@ (mov r8, r8)
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	46c0      	nop			@ (mov r8, r8)
 8000bd8:	2000011c 	.word	0x2000011c

08000bdc <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 8000be0:	4b05      	ldr	r3, [pc, #20]	@ (8000bf8 <DMA1_Channel2_3_IRQHandler+0x1c>)
 8000be2:	0018      	movs	r0, r3
 8000be4:	f001 f801 	bl	8001bea <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 8000be8:	4b04      	ldr	r3, [pc, #16]	@ (8000bfc <DMA1_Channel2_3_IRQHandler+0x20>)
 8000bea:	0018      	movs	r0, r3
 8000bec:	f000 fffd 	bl	8001bea <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8000bf0:	46c0      	nop			@ (mov r8, r8)
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	46c0      	nop			@ (mov r8, r8)
 8000bf8:	20000214 	.word	0x20000214
 8000bfc:	200001cc 	.word	0x200001cc

08000c00 <RNG_LPUART1_IRQHandler>:

/**
  * @brief This function handles RNG and LPUART1 Interrupts / LPUART1 wake-up interrupt through EXTI line 28.
  */
void RNG_LPUART1_IRQHandler(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RNG_LPUART1_IRQn 0 */

  /* USER CODE END RNG_LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8000c04:	4b03      	ldr	r3, [pc, #12]	@ (8000c14 <RNG_LPUART1_IRQHandler+0x14>)
 8000c06:	0018      	movs	r0, r3
 8000c08:	f003 fefe 	bl	8004a08 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN RNG_LPUART1_IRQn 1 */

  /* USER CODE END RNG_LPUART1_IRQn 1 */
}
 8000c0c:	46c0      	nop			@ (mov r8, r8)
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	46c0      	nop			@ (mov r8, r8)
 8000c14:	20000144 	.word	0x20000144

08000c18 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b086      	sub	sp, #24
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c20:	4a14      	ldr	r2, [pc, #80]	@ (8000c74 <_sbrk+0x5c>)
 8000c22:	4b15      	ldr	r3, [pc, #84]	@ (8000c78 <_sbrk+0x60>)
 8000c24:	1ad3      	subs	r3, r2, r3
 8000c26:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c28:	697b      	ldr	r3, [r7, #20]
 8000c2a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c2c:	4b13      	ldr	r3, [pc, #76]	@ (8000c7c <_sbrk+0x64>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d102      	bne.n	8000c3a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c34:	4b11      	ldr	r3, [pc, #68]	@ (8000c7c <_sbrk+0x64>)
 8000c36:	4a12      	ldr	r2, [pc, #72]	@ (8000c80 <_sbrk+0x68>)
 8000c38:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c3a:	4b10      	ldr	r3, [pc, #64]	@ (8000c7c <_sbrk+0x64>)
 8000c3c:	681a      	ldr	r2, [r3, #0]
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	18d3      	adds	r3, r2, r3
 8000c42:	693a      	ldr	r2, [r7, #16]
 8000c44:	429a      	cmp	r2, r3
 8000c46:	d207      	bcs.n	8000c58 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c48:	f005 fe14 	bl	8006874 <__errno>
 8000c4c:	0003      	movs	r3, r0
 8000c4e:	220c      	movs	r2, #12
 8000c50:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c52:	2301      	movs	r3, #1
 8000c54:	425b      	negs	r3, r3
 8000c56:	e009      	b.n	8000c6c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c58:	4b08      	ldr	r3, [pc, #32]	@ (8000c7c <_sbrk+0x64>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c5e:	4b07      	ldr	r3, [pc, #28]	@ (8000c7c <_sbrk+0x64>)
 8000c60:	681a      	ldr	r2, [r3, #0]
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	18d2      	adds	r2, r2, r3
 8000c66:	4b05      	ldr	r3, [pc, #20]	@ (8000c7c <_sbrk+0x64>)
 8000c68:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000c6a:	68fb      	ldr	r3, [r7, #12]
}
 8000c6c:	0018      	movs	r0, r3
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	b006      	add	sp, #24
 8000c72:	bd80      	pop	{r7, pc}
 8000c74:	20005000 	.word	0x20005000
 8000c78:	00000400 	.word	0x00000400
 8000c7c:	20000140 	.word	0x20000140
 8000c80:	200003c0 	.word	0x200003c0

08000c84 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c88:	46c0      	nop			@ (mov r8, r8)
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}
	...

08000c90 <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_lpuart1_tx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000c94:	4b13      	ldr	r3, [pc, #76]	@ (8000ce4 <MX_LPUART1_UART_Init+0x54>)
 8000c96:	4a14      	ldr	r2, [pc, #80]	@ (8000ce8 <MX_LPUART1_UART_Init+0x58>)
 8000c98:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8000c9a:	4b12      	ldr	r3, [pc, #72]	@ (8000ce4 <MX_LPUART1_UART_Init+0x54>)
 8000c9c:	22e1      	movs	r2, #225	@ 0xe1
 8000c9e:	0252      	lsls	r2, r2, #9
 8000ca0:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000ca2:	4b10      	ldr	r3, [pc, #64]	@ (8000ce4 <MX_LPUART1_UART_Init+0x54>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000ca8:	4b0e      	ldr	r3, [pc, #56]	@ (8000ce4 <MX_LPUART1_UART_Init+0x54>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000cae:	4b0d      	ldr	r3, [pc, #52]	@ (8000ce4 <MX_LPUART1_UART_Init+0x54>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000cb4:	4b0b      	ldr	r3, [pc, #44]	@ (8000ce4 <MX_LPUART1_UART_Init+0x54>)
 8000cb6:	220c      	movs	r2, #12
 8000cb8:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000cba:	4b0a      	ldr	r3, [pc, #40]	@ (8000ce4 <MX_LPUART1_UART_Init+0x54>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000cc0:	4b08      	ldr	r3, [pc, #32]	@ (8000ce4 <MX_LPUART1_UART_Init+0x54>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000cc6:	4b07      	ldr	r3, [pc, #28]	@ (8000ce4 <MX_LPUART1_UART_Init+0x54>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000ccc:	4b05      	ldr	r3, [pc, #20]	@ (8000ce4 <MX_LPUART1_UART_Init+0x54>)
 8000cce:	0018      	movs	r0, r3
 8000cd0:	f003 fca2 	bl	8004618 <HAL_UART_Init>
 8000cd4:	1e03      	subs	r3, r0, #0
 8000cd6:	d001      	beq.n	8000cdc <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8000cd8:	f7ff feb4 	bl	8000a44 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000cdc:	46c0      	nop			@ (mov r8, r8)
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	46c0      	nop			@ (mov r8, r8)
 8000ce4:	20000144 	.word	0x20000144
 8000ce8:	40004800 	.word	0x40004800

08000cec <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000cec:	b590      	push	{r4, r7, lr}
 8000cee:	b089      	sub	sp, #36	@ 0x24
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cf4:	240c      	movs	r4, #12
 8000cf6:	193b      	adds	r3, r7, r4
 8000cf8:	0018      	movs	r0, r3
 8000cfa:	2314      	movs	r3, #20
 8000cfc:	001a      	movs	r2, r3
 8000cfe:	2100      	movs	r1, #0
 8000d00:	f005 fd7a 	bl	80067f8 <memset>
  if(uartHandle->Instance==LPUART1)
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	4a45      	ldr	r2, [pc, #276]	@ (8000e20 <HAL_UART_MspInit+0x134>)
 8000d0a:	4293      	cmp	r3, r2
 8000d0c:	d000      	beq.n	8000d10 <HAL_UART_MspInit+0x24>
 8000d0e:	e083      	b.n	8000e18 <HAL_UART_MspInit+0x12c>
  {
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000d10:	4b44      	ldr	r3, [pc, #272]	@ (8000e24 <HAL_UART_MspInit+0x138>)
 8000d12:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000d14:	4b43      	ldr	r3, [pc, #268]	@ (8000e24 <HAL_UART_MspInit+0x138>)
 8000d16:	2180      	movs	r1, #128	@ 0x80
 8000d18:	02c9      	lsls	r1, r1, #11
 8000d1a:	430a      	orrs	r2, r1
 8000d1c:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d1e:	4b41      	ldr	r3, [pc, #260]	@ (8000e24 <HAL_UART_MspInit+0x138>)
 8000d20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000d22:	4b40      	ldr	r3, [pc, #256]	@ (8000e24 <HAL_UART_MspInit+0x138>)
 8000d24:	2101      	movs	r1, #1
 8000d26:	430a      	orrs	r2, r1
 8000d28:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000d2a:	4b3e      	ldr	r3, [pc, #248]	@ (8000e24 <HAL_UART_MspInit+0x138>)
 8000d2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d2e:	2201      	movs	r2, #1
 8000d30:	4013      	ands	r3, r2
 8000d32:	60bb      	str	r3, [r7, #8]
 8000d34:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000d36:	0021      	movs	r1, r4
 8000d38:	187b      	adds	r3, r7, r1
 8000d3a:	220c      	movs	r2, #12
 8000d3c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d3e:	187b      	adds	r3, r7, r1
 8000d40:	2202      	movs	r2, #2
 8000d42:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d44:	187b      	adds	r3, r7, r1
 8000d46:	2200      	movs	r2, #0
 8000d48:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d4a:	187b      	adds	r3, r7, r1
 8000d4c:	2203      	movs	r2, #3
 8000d4e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_LPUART1;
 8000d50:	187b      	adds	r3, r7, r1
 8000d52:	2206      	movs	r2, #6
 8000d54:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d56:	187a      	adds	r2, r7, r1
 8000d58:	23a0      	movs	r3, #160	@ 0xa0
 8000d5a:	05db      	lsls	r3, r3, #23
 8000d5c:	0011      	movs	r1, r2
 8000d5e:	0018      	movs	r0, r3
 8000d60:	f001 f82a 	bl	8001db8 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel3;
 8000d64:	4b30      	ldr	r3, [pc, #192]	@ (8000e28 <HAL_UART_MspInit+0x13c>)
 8000d66:	4a31      	ldr	r2, [pc, #196]	@ (8000e2c <HAL_UART_MspInit+0x140>)
 8000d68:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_5;
 8000d6a:	4b2f      	ldr	r3, [pc, #188]	@ (8000e28 <HAL_UART_MspInit+0x13c>)
 8000d6c:	2205      	movs	r2, #5
 8000d6e:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000d70:	4b2d      	ldr	r3, [pc, #180]	@ (8000e28 <HAL_UART_MspInit+0x13c>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d76:	4b2c      	ldr	r3, [pc, #176]	@ (8000e28 <HAL_UART_MspInit+0x13c>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000d7c:	4b2a      	ldr	r3, [pc, #168]	@ (8000e28 <HAL_UART_MspInit+0x13c>)
 8000d7e:	2280      	movs	r2, #128	@ 0x80
 8000d80:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000d82:	4b29      	ldr	r3, [pc, #164]	@ (8000e28 <HAL_UART_MspInit+0x13c>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000d88:	4b27      	ldr	r3, [pc, #156]	@ (8000e28 <HAL_UART_MspInit+0x13c>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_NORMAL;
 8000d8e:	4b26      	ldr	r3, [pc, #152]	@ (8000e28 <HAL_UART_MspInit+0x13c>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000d94:	4b24      	ldr	r3, [pc, #144]	@ (8000e28 <HAL_UART_MspInit+0x13c>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 8000d9a:	4b23      	ldr	r3, [pc, #140]	@ (8000e28 <HAL_UART_MspInit+0x13c>)
 8000d9c:	0018      	movs	r0, r3
 8000d9e:	f000 fdbf 	bl	8001920 <HAL_DMA_Init>
 8000da2:	1e03      	subs	r3, r0, #0
 8000da4:	d001      	beq.n	8000daa <HAL_UART_MspInit+0xbe>
    {
      Error_Handler();
 8000da6:	f7ff fe4d 	bl	8000a44 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_lpuart1_rx);
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	4a1e      	ldr	r2, [pc, #120]	@ (8000e28 <HAL_UART_MspInit+0x13c>)
 8000dae:	675a      	str	r2, [r3, #116]	@ 0x74
 8000db0:	4b1d      	ldr	r3, [pc, #116]	@ (8000e28 <HAL_UART_MspInit+0x13c>)
 8000db2:	687a      	ldr	r2, [r7, #4]
 8000db4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* LPUART1_TX Init */
    hdma_lpuart1_tx.Instance = DMA1_Channel2;
 8000db6:	4b1e      	ldr	r3, [pc, #120]	@ (8000e30 <HAL_UART_MspInit+0x144>)
 8000db8:	4a1e      	ldr	r2, [pc, #120]	@ (8000e34 <HAL_UART_MspInit+0x148>)
 8000dba:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_5;
 8000dbc:	4b1c      	ldr	r3, [pc, #112]	@ (8000e30 <HAL_UART_MspInit+0x144>)
 8000dbe:	2205      	movs	r2, #5
 8000dc0:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000dc2:	4b1b      	ldr	r3, [pc, #108]	@ (8000e30 <HAL_UART_MspInit+0x144>)
 8000dc4:	2210      	movs	r2, #16
 8000dc6:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000dc8:	4b19      	ldr	r3, [pc, #100]	@ (8000e30 <HAL_UART_MspInit+0x144>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000dce:	4b18      	ldr	r3, [pc, #96]	@ (8000e30 <HAL_UART_MspInit+0x144>)
 8000dd0:	2280      	movs	r2, #128	@ 0x80
 8000dd2:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000dd4:	4b16      	ldr	r3, [pc, #88]	@ (8000e30 <HAL_UART_MspInit+0x144>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000dda:	4b15      	ldr	r3, [pc, #84]	@ (8000e30 <HAL_UART_MspInit+0x144>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 8000de0:	4b13      	ldr	r3, [pc, #76]	@ (8000e30 <HAL_UART_MspInit+0x144>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000de6:	4b12      	ldr	r3, [pc, #72]	@ (8000e30 <HAL_UART_MspInit+0x144>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8000dec:	4b10      	ldr	r3, [pc, #64]	@ (8000e30 <HAL_UART_MspInit+0x144>)
 8000dee:	0018      	movs	r0, r3
 8000df0:	f000 fd96 	bl	8001920 <HAL_DMA_Init>
 8000df4:	1e03      	subs	r3, r0, #0
 8000df6:	d001      	beq.n	8000dfc <HAL_UART_MspInit+0x110>
    {
      Error_Handler();
 8000df8:	f7ff fe24 	bl	8000a44 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_lpuart1_tx);
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	4a0c      	ldr	r2, [pc, #48]	@ (8000e30 <HAL_UART_MspInit+0x144>)
 8000e00:	671a      	str	r2, [r3, #112]	@ 0x70
 8000e02:	4b0b      	ldr	r3, [pc, #44]	@ (8000e30 <HAL_UART_MspInit+0x144>)
 8000e04:	687a      	ldr	r2, [r7, #4]
 8000e06:	629a      	str	r2, [r3, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(RNG_LPUART1_IRQn, 0, 0);
 8000e08:	2200      	movs	r2, #0
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	201d      	movs	r0, #29
 8000e0e:	f000 fd55 	bl	80018bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RNG_LPUART1_IRQn);
 8000e12:	201d      	movs	r0, #29
 8000e14:	f000 fd67 	bl	80018e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 8000e18:	46c0      	nop			@ (mov r8, r8)
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	b009      	add	sp, #36	@ 0x24
 8000e1e:	bd90      	pop	{r4, r7, pc}
 8000e20:	40004800 	.word	0x40004800
 8000e24:	40021000 	.word	0x40021000
 8000e28:	200001cc 	.word	0x200001cc
 8000e2c:	40020030 	.word	0x40020030
 8000e30:	20000214 	.word	0x20000214
 8000e34:	4002001c 	.word	0x4002001c

08000e38 <join_network>:
    snprintf(command, sizeof(command), "AT%%S 714=%d\r\n", power);
    ATC_SendReceive(lora, command, 100, NULL, 200, 1, "OK");
    return LORAWAN_OK;
}

LoRaWAN_Error_t join_network(ATC_HandleTypeDef *lora) {
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b0c8      	sub	sp, #288	@ 0x120
 8000e3c:	af04      	add	r7, sp, #16
 8000e3e:	6078      	str	r0, [r7, #4]
    char  response[AT_RESPONSE_BUFFER_SIZE];
    char *response_ptr = response;
 8000e40:	230c      	movs	r3, #12
 8000e42:	18fb      	adds	r3, r7, r3
 8000e44:	60bb      	str	r3, [r7, #8]
    int   resp = ATC_SendReceive(lora, "AT+JOIN\r\n", 100, &response_ptr, JOIN_TIMEOUT_MS, 1, "OK");
 8000e46:	2308      	movs	r3, #8
 8000e48:	18fa      	adds	r2, r7, r3
 8000e4a:	490e      	ldr	r1, [pc, #56]	@ (8000e84 <join_network+0x4c>)
 8000e4c:	6878      	ldr	r0, [r7, #4]
 8000e4e:	4b0e      	ldr	r3, [pc, #56]	@ (8000e88 <join_network+0x50>)
 8000e50:	9302      	str	r3, [sp, #8]
 8000e52:	2301      	movs	r3, #1
 8000e54:	9301      	str	r3, [sp, #4]
 8000e56:	4b0d      	ldr	r3, [pc, #52]	@ (8000e8c <join_network+0x54>)
 8000e58:	9300      	str	r3, [sp, #0]
 8000e5a:	0013      	movs	r3, r2
 8000e5c:	2264      	movs	r2, #100	@ 0x64
 8000e5e:	f005 fa97 	bl	8006390 <ATC_SendReceive>
 8000e62:	0003      	movs	r3, r0
 8000e64:	2286      	movs	r2, #134	@ 0x86
 8000e66:	0052      	lsls	r2, r2, #1
 8000e68:	18b9      	adds	r1, r7, r2
 8000e6a:	600b      	str	r3, [r1, #0]
    if (resp < 0) return LORAWAN_ERR_AT_COMMAND;
 8000e6c:	18bb      	adds	r3, r7, r2
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	da01      	bge.n	8000e78 <join_network+0x40>
 8000e74:	2305      	movs	r3, #5
 8000e76:	e000      	b.n	8000e7a <join_network+0x42>
    return LORAWAN_OK;
 8000e78:	2300      	movs	r3, #0
}
 8000e7a:	0018      	movs	r0, r3
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	b044      	add	sp, #272	@ 0x110
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	46c0      	nop			@ (mov r8, r8)
 8000e84:	08006b7c 	.word	0x08006b7c
 8000e88:	08006a0c 	.word	0x08006a0c
 8000e8c:	00002710 	.word	0x00002710

08000e90 <to_hex_str>:
    resp = ATC_SendReceive(lora, "ATZ\r\n", 100, NULL, 200, 1, "OK");
    if (resp < 0) return LORAWAN_ERR_SAVE_RESET;
    return LORAWAN_OK;
}

void to_hex_str(uint32_t value, uint8_t width, char *output) {
 8000e90:	b5b0      	push	{r4, r5, r7, lr}
 8000e92:	b08a      	sub	sp, #40	@ 0x28
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	60f8      	str	r0, [r7, #12]
 8000e98:	607a      	str	r2, [r7, #4]
 8000e9a:	250b      	movs	r5, #11
 8000e9c:	197b      	adds	r3, r7, r5
 8000e9e:	1c0a      	adds	r2, r1, #0
 8000ea0:	701a      	strb	r2, [r3, #0]
    const char hex_chars[] = "0123456789ABCDEF";
 8000ea2:	2310      	movs	r3, #16
 8000ea4:	18fb      	adds	r3, r7, r3
 8000ea6:	4a15      	ldr	r2, [pc, #84]	@ (8000efc <to_hex_str+0x6c>)
 8000ea8:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000eaa:	c313      	stmia	r3!, {r0, r1, r4}
 8000eac:	6811      	ldr	r1, [r2, #0]
 8000eae:	6019      	str	r1, [r3, #0]
 8000eb0:	7912      	ldrb	r2, [r2, #4]
 8000eb2:	711a      	strb	r2, [r3, #4]
    for (int i = width - 1; i >= 0; --i) {
 8000eb4:	197b      	adds	r3, r7, r5
 8000eb6:	781b      	ldrb	r3, [r3, #0]
 8000eb8:	3b01      	subs	r3, #1
 8000eba:	627b      	str	r3, [r7, #36]	@ 0x24
 8000ebc:	e00f      	b.n	8000ede <to_hex_str+0x4e>
        output[i] = hex_chars[value & 0xF];
 8000ebe:	68fb      	ldr	r3, [r7, #12]
 8000ec0:	220f      	movs	r2, #15
 8000ec2:	401a      	ands	r2, r3
 8000ec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ec6:	6879      	ldr	r1, [r7, #4]
 8000ec8:	18cb      	adds	r3, r1, r3
 8000eca:	2110      	movs	r1, #16
 8000ecc:	1879      	adds	r1, r7, r1
 8000ece:	5c8a      	ldrb	r2, [r1, r2]
 8000ed0:	701a      	strb	r2, [r3, #0]
        value >>= 4;
 8000ed2:	68fb      	ldr	r3, [r7, #12]
 8000ed4:	091b      	lsrs	r3, r3, #4
 8000ed6:	60fb      	str	r3, [r7, #12]
    for (int i = width - 1; i >= 0; --i) {
 8000ed8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000eda:	3b01      	subs	r3, #1
 8000edc:	627b      	str	r3, [r7, #36]	@ 0x24
 8000ede:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	daec      	bge.n	8000ebe <to_hex_str+0x2e>
    }
    output[width] = '\0';
 8000ee4:	230b      	movs	r3, #11
 8000ee6:	18fb      	adds	r3, r7, r3
 8000ee8:	781b      	ldrb	r3, [r3, #0]
 8000eea:	687a      	ldr	r2, [r7, #4]
 8000eec:	18d3      	adds	r3, r2, r3
 8000eee:	2200      	movs	r2, #0
 8000ef0:	701a      	strb	r2, [r3, #0]
}
 8000ef2:	46c0      	nop			@ (mov r8, r8)
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	b00a      	add	sp, #40	@ 0x28
 8000ef8:	bdb0      	pop	{r4, r5, r7, pc}
 8000efa:	46c0      	nop			@ (mov r8, r8)
 8000efc:	08006bac 	.word	0x08006bac

08000f00 <format_at_send_cmd>:

void format_at_send_cmd(uint32_t data, uint8_t hex_digits, char *out_buf) {
 8000f00:	b590      	push	{r4, r7, lr}
 8000f02:	b08f      	sub	sp, #60	@ 0x3c
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	60f8      	str	r0, [r7, #12]
 8000f08:	607a      	str	r2, [r7, #4]
 8000f0a:	200b      	movs	r0, #11
 8000f0c:	183b      	adds	r3, r7, r0
 8000f0e:	1c0a      	adds	r2, r1, #0
 8000f10:	701a      	strb	r2, [r3, #0]
    char hex_str[33];
    to_hex_str(data, hex_digits, hex_str);
 8000f12:	2414      	movs	r4, #20
 8000f14:	193a      	adds	r2, r7, r4
 8000f16:	183b      	adds	r3, r7, r0
 8000f18:	7819      	ldrb	r1, [r3, #0]
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	0018      	movs	r0, r3
 8000f1e:	f7ff ffb7 	bl	8000e90 <to_hex_str>
    strcpy(out_buf, "AT+SEND \"");
 8000f22:	687a      	ldr	r2, [r7, #4]
 8000f24:	4b0f      	ldr	r3, [pc, #60]	@ (8000f64 <format_at_send_cmd+0x64>)
 8000f26:	0010      	movs	r0, r2
 8000f28:	0019      	movs	r1, r3
 8000f2a:	230a      	movs	r3, #10
 8000f2c:	001a      	movs	r2, r3
 8000f2e:	f005 fcd5 	bl	80068dc <memcpy>
    strcat(out_buf, hex_str);
 8000f32:	193a      	adds	r2, r7, r4
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	0011      	movs	r1, r2
 8000f38:	0018      	movs	r0, r3
 8000f3a:	f005 fc65 	bl	8006808 <strcat>
    strcat(out_buf, "\"\r\n");
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	0018      	movs	r0, r3
 8000f42:	f7ff f8e1 	bl	8000108 <strlen>
 8000f46:	0003      	movs	r3, r0
 8000f48:	001a      	movs	r2, r3
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	189a      	adds	r2, r3, r2
 8000f4e:	4b06      	ldr	r3, [pc, #24]	@ (8000f68 <format_at_send_cmd+0x68>)
 8000f50:	0010      	movs	r0, r2
 8000f52:	0019      	movs	r1, r3
 8000f54:	2304      	movs	r3, #4
 8000f56:	001a      	movs	r2, r3
 8000f58:	f005 fcc0 	bl	80068dc <memcpy>
}
 8000f5c:	46c0      	nop			@ (mov r8, r8)
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	b00f      	add	sp, #60	@ 0x3c
 8000f62:	bd90      	pop	{r4, r7, pc}
 8000f64:	08006bc0 	.word	0x08006bc0
 8000f68:	08006bcc 	.word	0x08006bcc

08000f6c <scan_i2c_bus>:
uint16_t temp_ticks_2 = 0;
uint16_t hum_ticks_2 = 0;
int16_t error = 0;

void scan_i2c_bus(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
	// Reset sensor flags
	has_sensor_1 = false;
 8000f72:	4b20      	ldr	r3, [pc, #128]	@ (8000ff4 <scan_i2c_bus+0x88>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	701a      	strb	r2, [r3, #0]
	has_sensor_2 = false;
 8000f78:	4b1f      	ldr	r3, [pc, #124]	@ (8000ff8 <scan_i2c_bus+0x8c>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	701a      	strb	r2, [r3, #0]
	
	HAL_GPIO_WritePin(I2C_ENABLE_GPIO_Port, I2C_ENABLE_Pin, GPIO_PIN_SET);
 8000f7e:	4b1f      	ldr	r3, [pc, #124]	@ (8000ffc <scan_i2c_bus+0x90>)
 8000f80:	2201      	movs	r2, #1
 8000f82:	2120      	movs	r1, #32
 8000f84:	0018      	movs	r0, r3
 8000f86:	f001 f895 	bl	80020b4 <HAL_GPIO_WritePin>
    uint8_t addr;
    HAL_Delay(100); // let bus settle
 8000f8a:	2064      	movs	r0, #100	@ 0x64
 8000f8c:	f000 fbbe 	bl	800170c <HAL_Delay>

    for (addr = 3; addr < 0x78; addr++)
 8000f90:	1dfb      	adds	r3, r7, #7
 8000f92:	2203      	movs	r2, #3
 8000f94:	701a      	strb	r2, [r3, #0]
 8000f96:	e01e      	b.n	8000fd6 <scan_i2c_bus+0x6a>
    {
        // HAL expects 8-bit address = 7-bit << 1
        if (HAL_I2C_IsDeviceReady(&hi2c1, addr << 1, 1, 10) == HAL_OK)
 8000f98:	1dfb      	adds	r3, r7, #7
 8000f9a:	781b      	ldrb	r3, [r3, #0]
 8000f9c:	b29b      	uxth	r3, r3
 8000f9e:	18db      	adds	r3, r3, r3
 8000fa0:	b299      	uxth	r1, r3
 8000fa2:	4817      	ldr	r0, [pc, #92]	@ (8001000 <scan_i2c_bus+0x94>)
 8000fa4:	230a      	movs	r3, #10
 8000fa6:	2201      	movs	r2, #1
 8000fa8:	f001 fb7a 	bl	80026a0 <HAL_I2C_IsDeviceReady>
 8000fac:	1e03      	subs	r3, r0, #0
 8000fae:	d10d      	bne.n	8000fcc <scan_i2c_bus+0x60>
        {
        	// SHT4x sensors use 7-bit addresses 0x44 and 0x46
        	if (addr == 0x44) {
 8000fb0:	1dfb      	adds	r3, r7, #7
 8000fb2:	781b      	ldrb	r3, [r3, #0]
 8000fb4:	2b44      	cmp	r3, #68	@ 0x44
 8000fb6:	d102      	bne.n	8000fbe <scan_i2c_bus+0x52>
        		has_sensor_1 = true;
 8000fb8:	4b0e      	ldr	r3, [pc, #56]	@ (8000ff4 <scan_i2c_bus+0x88>)
 8000fba:	2201      	movs	r2, #1
 8000fbc:	701a      	strb	r2, [r3, #0]
        	}
        	if (addr == 0x46) {
 8000fbe:	1dfb      	adds	r3, r7, #7
 8000fc0:	781b      	ldrb	r3, [r3, #0]
 8000fc2:	2b46      	cmp	r3, #70	@ 0x46
 8000fc4:	d102      	bne.n	8000fcc <scan_i2c_bus+0x60>
        		has_sensor_2 = true;
 8000fc6:	4b0c      	ldr	r3, [pc, #48]	@ (8000ff8 <scan_i2c_bus+0x8c>)
 8000fc8:	2201      	movs	r2, #1
 8000fca:	701a      	strb	r2, [r3, #0]
    for (addr = 3; addr < 0x78; addr++)
 8000fcc:	1dfb      	adds	r3, r7, #7
 8000fce:	781a      	ldrb	r2, [r3, #0]
 8000fd0:	1dfb      	adds	r3, r7, #7
 8000fd2:	3201      	adds	r2, #1
 8000fd4:	701a      	strb	r2, [r3, #0]
 8000fd6:	1dfb      	adds	r3, r7, #7
 8000fd8:	781b      	ldrb	r3, [r3, #0]
 8000fda:	2b77      	cmp	r3, #119	@ 0x77
 8000fdc:	d9dc      	bls.n	8000f98 <scan_i2c_bus+0x2c>
        	}
        }
    }
    HAL_GPIO_WritePin(I2C_ENABLE_GPIO_Port, I2C_ENABLE_Pin, GPIO_PIN_RESET);
 8000fde:	4b07      	ldr	r3, [pc, #28]	@ (8000ffc <scan_i2c_bus+0x90>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	2120      	movs	r1, #32
 8000fe4:	0018      	movs	r0, r3
 8000fe6:	f001 f865 	bl	80020b4 <HAL_GPIO_WritePin>
}
 8000fea:	46c0      	nop			@ (mov r8, r8)
 8000fec:	46bd      	mov	sp, r7
 8000fee:	b002      	add	sp, #8
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	46c0      	nop			@ (mov r8, r8)
 8000ff4:	2000025c 	.word	0x2000025c
 8000ff8:	2000025d 	.word	0x2000025d
 8000ffc:	50000400 	.word	0x50000400
 8001000:	2000007c 	.word	0x2000007c

08001004 <sensor_init_and_read>:

int sensor_init_and_read(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	af00      	add	r7, sp, #0
	if (!has_sensor_1 && !has_sensor_2) {
 8001008:	4b32      	ldr	r3, [pc, #200]	@ (80010d4 <sensor_init_and_read+0xd0>)
 800100a:	781b      	ldrb	r3, [r3, #0]
 800100c:	2201      	movs	r2, #1
 800100e:	4053      	eors	r3, r2
 8001010:	b2db      	uxtb	r3, r3
 8001012:	2b00      	cmp	r3, #0
 8001014:	d009      	beq.n	800102a <sensor_init_and_read+0x26>
 8001016:	4b30      	ldr	r3, [pc, #192]	@ (80010d8 <sensor_init_and_read+0xd4>)
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	2201      	movs	r2, #1
 800101c:	4053      	eors	r3, r2
 800101e:	b2db      	uxtb	r3, r3
 8001020:	2b00      	cmp	r3, #0
 8001022:	d002      	beq.n	800102a <sensor_init_and_read+0x26>
		return -1;
 8001024:	2301      	movs	r3, #1
 8001026:	425b      	negs	r3, r3
 8001028:	e050      	b.n	80010cc <sensor_init_and_read+0xc8>
	}
	
	HAL_GPIO_WritePin(I2C_ENABLE_GPIO_Port, I2C_ENABLE_Pin, GPIO_PIN_SET);
 800102a:	4b2c      	ldr	r3, [pc, #176]	@ (80010dc <sensor_init_and_read+0xd8>)
 800102c:	2201      	movs	r2, #1
 800102e:	2120      	movs	r1, #32
 8001030:	0018      	movs	r0, r3
 8001032:	f001 f83f 	bl	80020b4 <HAL_GPIO_WritePin>
	error = NO_ERROR;
 8001036:	4b2a      	ldr	r3, [pc, #168]	@ (80010e0 <sensor_init_and_read+0xdc>)
 8001038:	2200      	movs	r2, #0
 800103a:	801a      	strh	r2, [r3, #0]
	HAL_Delay(100); // Let power stabilize
 800103c:	2064      	movs	r0, #100	@ 0x64
 800103e:	f000 fb65 	bl	800170c <HAL_Delay>

	// --- Read From Sensor A (0x44) ---
	if (has_sensor_1)
 8001042:	4b24      	ldr	r3, [pc, #144]	@ (80010d4 <sensor_init_and_read+0xd0>)
 8001044:	781b      	ldrb	r3, [r3, #0]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d015      	beq.n	8001076 <sensor_init_and_read+0x72>
	{
		sht4x_init(SHT43_I2C_ADDR_44);
 800104a:	2044      	movs	r0, #68	@ 0x44
 800104c:	f000 fa14 	bl	8001478 <sht4x_init>
		sht4x_soft_reset();
 8001050:	f000 fa86 	bl	8001560 <sht4x_soft_reset>
		sensirion_i2c_hal_sleep_usec(10000);
 8001054:	4b23      	ldr	r3, [pc, #140]	@ (80010e4 <sensor_init_and_read+0xe0>)
 8001056:	0018      	movs	r0, r3
 8001058:	f000 f9e4 	bl	8001424 <sensirion_i2c_hal_sleep_usec>
		sht4x_init(SHT43_I2C_ADDR_44);
 800105c:	2044      	movs	r0, #68	@ 0x44
 800105e:	f000 fa0b 	bl	8001478 <sht4x_init>
		error = sht4x_measure_high_precision_ticks(&temp_ticks_1, &hum_ticks_1);
 8001062:	4a21      	ldr	r2, [pc, #132]	@ (80010e8 <sensor_init_and_read+0xe4>)
 8001064:	4b21      	ldr	r3, [pc, #132]	@ (80010ec <sensor_init_and_read+0xe8>)
 8001066:	0011      	movs	r1, r2
 8001068:	0018      	movs	r0, r3
 800106a:	f000 fa15 	bl	8001498 <sht4x_measure_high_precision_ticks>
 800106e:	0003      	movs	r3, r0
 8001070:	001a      	movs	r2, r3
 8001072:	4b1b      	ldr	r3, [pc, #108]	@ (80010e0 <sensor_init_and_read+0xdc>)
 8001074:	801a      	strh	r2, [r3, #0]
	}

	// --- Read From Sensor B (0x46) ---
	if (has_sensor_2)
 8001076:	4b18      	ldr	r3, [pc, #96]	@ (80010d8 <sensor_init_and_read+0xd4>)
 8001078:	781b      	ldrb	r3, [r3, #0]
 800107a:	2b00      	cmp	r3, #0
 800107c:	d015      	beq.n	80010aa <sensor_init_and_read+0xa6>
	{
		sht4x_init(SHT40_I2C_ADDR_46);
 800107e:	2046      	movs	r0, #70	@ 0x46
 8001080:	f000 f9fa 	bl	8001478 <sht4x_init>
		sht4x_soft_reset();
 8001084:	f000 fa6c 	bl	8001560 <sht4x_soft_reset>
		sensirion_i2c_hal_sleep_usec(10000);
 8001088:	4b16      	ldr	r3, [pc, #88]	@ (80010e4 <sensor_init_and_read+0xe0>)
 800108a:	0018      	movs	r0, r3
 800108c:	f000 f9ca 	bl	8001424 <sensirion_i2c_hal_sleep_usec>
		sht4x_init(SHT40_I2C_ADDR_46);
 8001090:	2046      	movs	r0, #70	@ 0x46
 8001092:	f000 f9f1 	bl	8001478 <sht4x_init>
		error = sht4x_measure_high_precision_ticks(&temp_ticks_2, &hum_ticks_2);
 8001096:	4a16      	ldr	r2, [pc, #88]	@ (80010f0 <sensor_init_and_read+0xec>)
 8001098:	4b16      	ldr	r3, [pc, #88]	@ (80010f4 <sensor_init_and_read+0xf0>)
 800109a:	0011      	movs	r1, r2
 800109c:	0018      	movs	r0, r3
 800109e:	f000 f9fb 	bl	8001498 <sht4x_measure_high_precision_ticks>
 80010a2:	0003      	movs	r3, r0
 80010a4:	001a      	movs	r2, r3
 80010a6:	4b0e      	ldr	r3, [pc, #56]	@ (80010e0 <sensor_init_and_read+0xdc>)
 80010a8:	801a      	strh	r2, [r3, #0]
	}

	HAL_GPIO_WritePin(I2C_ENABLE_GPIO_Port, I2C_ENABLE_Pin, GPIO_PIN_RESET);
 80010aa:	4b0c      	ldr	r3, [pc, #48]	@ (80010dc <sensor_init_and_read+0xd8>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	2120      	movs	r1, #32
 80010b0:	0018      	movs	r0, r3
 80010b2:	f000 ffff 	bl	80020b4 <HAL_GPIO_WritePin>

	if (error) return (-200);
 80010b6:	4b0a      	ldr	r3, [pc, #40]	@ (80010e0 <sensor_init_and_read+0xdc>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	5e9b      	ldrsh	r3, [r3, r2]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d002      	beq.n	80010c6 <sensor_init_and_read+0xc2>
 80010c0:	23c8      	movs	r3, #200	@ 0xc8
 80010c2:	425b      	negs	r3, r3
 80010c4:	e002      	b.n	80010cc <sensor_init_and_read+0xc8>
	return error;
 80010c6:	4b06      	ldr	r3, [pc, #24]	@ (80010e0 <sensor_init_and_read+0xdc>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	5e9b      	ldrsh	r3, [r3, r2]
}
 80010cc:	0018      	movs	r0, r3
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	46c0      	nop			@ (mov r8, r8)
 80010d4:	2000025c 	.word	0x2000025c
 80010d8:	2000025d 	.word	0x2000025d
 80010dc:	50000400 	.word	0x50000400
 80010e0:	20000266 	.word	0x20000266
 80010e4:	00002710 	.word	0x00002710
 80010e8:	20000260 	.word	0x20000260
 80010ec:	2000025e 	.word	0x2000025e
 80010f0:	20000264 	.word	0x20000264
 80010f4:	20000262 	.word	0x20000262

080010f8 <sensirion_common_bytes_to_uint16_t>:
 */

#include "sensirion_common.h"
#include "sensirion_config.h"

uint16_t sensirion_common_bytes_to_uint16_t(const uint8_t* bytes) {
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
    return (uint16_t)bytes[0] << 8 | (uint16_t)bytes[1];
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	781b      	ldrb	r3, [r3, #0]
 8001104:	b21b      	sxth	r3, r3
 8001106:	021b      	lsls	r3, r3, #8
 8001108:	b21a      	sxth	r2, r3
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	3301      	adds	r3, #1
 800110e:	781b      	ldrb	r3, [r3, #0]
 8001110:	b21b      	sxth	r3, r3
 8001112:	4313      	orrs	r3, r2
 8001114:	b21b      	sxth	r3, r3
 8001116:	b29b      	uxth	r3, r3
}
 8001118:	0018      	movs	r0, r3
 800111a:	46bd      	mov	sp, r7
 800111c:	b002      	add	sp, #8
 800111e:	bd80      	pop	{r7, pc}

08001120 <sensirion_i2c_generate_crc>:
#include "sensirion_i2c.h"
#include "sensirion_common.h"
#include "sensirion_config.h"
#include "sensirion_i2c_hal.h"

uint8_t sensirion_i2c_generate_crc(const uint8_t* data, uint16_t count) {
 8001120:	b580      	push	{r7, lr}
 8001122:	b084      	sub	sp, #16
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
 8001128:	000a      	movs	r2, r1
 800112a:	1cbb      	adds	r3, r7, #2
 800112c:	801a      	strh	r2, [r3, #0]
    uint16_t current_byte;
    uint8_t crc = CRC8_INIT;
 800112e:	230d      	movs	r3, #13
 8001130:	18fb      	adds	r3, r7, r3
 8001132:	22ff      	movs	r2, #255	@ 0xff
 8001134:	701a      	strb	r2, [r3, #0]
    uint8_t crc_bit;

    /* calculates 8-Bit checksum with given polynomial */
    for (current_byte = 0; current_byte < count; ++current_byte) {
 8001136:	230e      	movs	r3, #14
 8001138:	18fb      	adds	r3, r7, r3
 800113a:	2200      	movs	r2, #0
 800113c:	801a      	strh	r2, [r3, #0]
 800113e:	e038      	b.n	80011b2 <sensirion_i2c_generate_crc+0x92>
        crc ^= (data[current_byte]);
 8001140:	230e      	movs	r3, #14
 8001142:	18fb      	adds	r3, r7, r3
 8001144:	881b      	ldrh	r3, [r3, #0]
 8001146:	687a      	ldr	r2, [r7, #4]
 8001148:	18d3      	adds	r3, r2, r3
 800114a:	7819      	ldrb	r1, [r3, #0]
 800114c:	220d      	movs	r2, #13
 800114e:	18bb      	adds	r3, r7, r2
 8001150:	18ba      	adds	r2, r7, r2
 8001152:	7812      	ldrb	r2, [r2, #0]
 8001154:	404a      	eors	r2, r1
 8001156:	701a      	strb	r2, [r3, #0]
        for (crc_bit = 8; crc_bit > 0; --crc_bit) {
 8001158:	230c      	movs	r3, #12
 800115a:	18fb      	adds	r3, r7, r3
 800115c:	2208      	movs	r2, #8
 800115e:	701a      	strb	r2, [r3, #0]
 8001160:	e01c      	b.n	800119c <sensirion_i2c_generate_crc+0x7c>
            if (crc & 0x80)
 8001162:	210d      	movs	r1, #13
 8001164:	187b      	adds	r3, r7, r1
 8001166:	781b      	ldrb	r3, [r3, #0]
 8001168:	b25b      	sxtb	r3, r3
 800116a:	2b00      	cmp	r3, #0
 800116c:	da0a      	bge.n	8001184 <sensirion_i2c_generate_crc+0x64>
                crc = (crc << 1) ^ CRC8_POLYNOMIAL;
 800116e:	187b      	adds	r3, r7, r1
 8001170:	781b      	ldrb	r3, [r3, #0]
 8001172:	b25b      	sxtb	r3, r3
 8001174:	18db      	adds	r3, r3, r3
 8001176:	b25b      	sxtb	r3, r3
 8001178:	2231      	movs	r2, #49	@ 0x31
 800117a:	4053      	eors	r3, r2
 800117c:	b25a      	sxtb	r2, r3
 800117e:	187b      	adds	r3, r7, r1
 8001180:	701a      	strb	r2, [r3, #0]
 8001182:	e005      	b.n	8001190 <sensirion_i2c_generate_crc+0x70>
            else
                crc = (crc << 1);
 8001184:	230d      	movs	r3, #13
 8001186:	18fa      	adds	r2, r7, r3
 8001188:	18fb      	adds	r3, r7, r3
 800118a:	781b      	ldrb	r3, [r3, #0]
 800118c:	18db      	adds	r3, r3, r3
 800118e:	7013      	strb	r3, [r2, #0]
        for (crc_bit = 8; crc_bit > 0; --crc_bit) {
 8001190:	220c      	movs	r2, #12
 8001192:	18bb      	adds	r3, r7, r2
 8001194:	18ba      	adds	r2, r7, r2
 8001196:	7812      	ldrb	r2, [r2, #0]
 8001198:	3a01      	subs	r2, #1
 800119a:	701a      	strb	r2, [r3, #0]
 800119c:	230c      	movs	r3, #12
 800119e:	18fb      	adds	r3, r7, r3
 80011a0:	781b      	ldrb	r3, [r3, #0]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d1dd      	bne.n	8001162 <sensirion_i2c_generate_crc+0x42>
    for (current_byte = 0; current_byte < count; ++current_byte) {
 80011a6:	220e      	movs	r2, #14
 80011a8:	18bb      	adds	r3, r7, r2
 80011aa:	18ba      	adds	r2, r7, r2
 80011ac:	8812      	ldrh	r2, [r2, #0]
 80011ae:	3201      	adds	r2, #1
 80011b0:	801a      	strh	r2, [r3, #0]
 80011b2:	230e      	movs	r3, #14
 80011b4:	18fa      	adds	r2, r7, r3
 80011b6:	1cbb      	adds	r3, r7, #2
 80011b8:	8812      	ldrh	r2, [r2, #0]
 80011ba:	881b      	ldrh	r3, [r3, #0]
 80011bc:	429a      	cmp	r2, r3
 80011be:	d3bf      	bcc.n	8001140 <sensirion_i2c_generate_crc+0x20>
        }
    }
    return crc;
 80011c0:	230d      	movs	r3, #13
 80011c2:	18fb      	adds	r3, r7, r3
 80011c4:	781b      	ldrb	r3, [r3, #0]
}
 80011c6:	0018      	movs	r0, r3
 80011c8:	46bd      	mov	sp, r7
 80011ca:	b004      	add	sp, #16
 80011cc:	bd80      	pop	{r7, pc}

080011ce <sensirion_i2c_check_crc>:

int8_t sensirion_i2c_check_crc(const uint8_t* data, uint16_t count,
                               uint8_t checksum) {
 80011ce:	b580      	push	{r7, lr}
 80011d0:	b082      	sub	sp, #8
 80011d2:	af00      	add	r7, sp, #0
 80011d4:	6078      	str	r0, [r7, #4]
 80011d6:	0008      	movs	r0, r1
 80011d8:	0011      	movs	r1, r2
 80011da:	1cbb      	adds	r3, r7, #2
 80011dc:	1c02      	adds	r2, r0, #0
 80011de:	801a      	strh	r2, [r3, #0]
 80011e0:	1c7b      	adds	r3, r7, #1
 80011e2:	1c0a      	adds	r2, r1, #0
 80011e4:	701a      	strb	r2, [r3, #0]
    if (sensirion_i2c_generate_crc(data, count) != checksum)
 80011e6:	1cbb      	adds	r3, r7, #2
 80011e8:	881a      	ldrh	r2, [r3, #0]
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	0011      	movs	r1, r2
 80011ee:	0018      	movs	r0, r3
 80011f0:	f7ff ff96 	bl	8001120 <sensirion_i2c_generate_crc>
 80011f4:	0003      	movs	r3, r0
 80011f6:	001a      	movs	r2, r3
 80011f8:	1c7b      	adds	r3, r7, #1
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	4293      	cmp	r3, r2
 80011fe:	d001      	beq.n	8001204 <sensirion_i2c_check_crc+0x36>
        return CRC_ERROR;
 8001200:	2301      	movs	r3, #1
 8001202:	e000      	b.n	8001206 <sensirion_i2c_check_crc+0x38>
    return NO_ERROR;
 8001204:	2300      	movs	r3, #0
}
 8001206:	0018      	movs	r0, r3
 8001208:	46bd      	mov	sp, r7
 800120a:	b002      	add	sp, #8
 800120c:	bd80      	pop	{r7, pc}

0800120e <sensirion_i2c_add_command8_to_buffer>:
    buffer[offset++] = (uint8_t)((command & 0x00FF) >> 0);
    return offset;
}

uint16_t sensirion_i2c_add_command8_to_buffer(uint8_t* buffer, uint16_t offset,
                                              uint8_t command) {
 800120e:	b580      	push	{r7, lr}
 8001210:	b082      	sub	sp, #8
 8001212:	af00      	add	r7, sp, #0
 8001214:	6078      	str	r0, [r7, #4]
 8001216:	0008      	movs	r0, r1
 8001218:	0011      	movs	r1, r2
 800121a:	1cbb      	adds	r3, r7, #2
 800121c:	1c02      	adds	r2, r0, #0
 800121e:	801a      	strh	r2, [r3, #0]
 8001220:	1c7b      	adds	r3, r7, #1
 8001222:	1c0a      	adds	r2, r1, #0
 8001224:	701a      	strb	r2, [r3, #0]
    buffer[offset++] = command;
 8001226:	1cbb      	adds	r3, r7, #2
 8001228:	881b      	ldrh	r3, [r3, #0]
 800122a:	1cba      	adds	r2, r7, #2
 800122c:	1c59      	adds	r1, r3, #1
 800122e:	8011      	strh	r1, [r2, #0]
 8001230:	001a      	movs	r2, r3
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	189b      	adds	r3, r3, r2
 8001236:	1c7a      	adds	r2, r7, #1
 8001238:	7812      	ldrb	r2, [r2, #0]
 800123a:	701a      	strb	r2, [r3, #0]
    return offset;
 800123c:	1cbb      	adds	r3, r7, #2
 800123e:	881b      	ldrh	r3, [r3, #0]
}
 8001240:	0018      	movs	r0, r3
 8001242:	46bd      	mov	sp, r7
 8001244:	b002      	add	sp, #8
 8001246:	bd80      	pop	{r7, pc}

08001248 <sensirion_i2c_write_data>:

    return offset;
}

int16_t sensirion_i2c_write_data(uint8_t address, const uint8_t* data,
                                 uint16_t data_length) {
 8001248:	b580      	push	{r7, lr}
 800124a:	b082      	sub	sp, #8
 800124c:	af00      	add	r7, sp, #0
 800124e:	6039      	str	r1, [r7, #0]
 8001250:	0011      	movs	r1, r2
 8001252:	1dfb      	adds	r3, r7, #7
 8001254:	1c02      	adds	r2, r0, #0
 8001256:	701a      	strb	r2, [r3, #0]
 8001258:	1d3b      	adds	r3, r7, #4
 800125a:	1c0a      	adds	r2, r1, #0
 800125c:	801a      	strh	r2, [r3, #0]
    return sensirion_i2c_hal_write(address, data, data_length);
 800125e:	1d3b      	adds	r3, r7, #4
 8001260:	881b      	ldrh	r3, [r3, #0]
 8001262:	b2da      	uxtb	r2, r3
 8001264:	6839      	ldr	r1, [r7, #0]
 8001266:	1dfb      	adds	r3, r7, #7
 8001268:	781b      	ldrb	r3, [r3, #0]
 800126a:	0018      	movs	r0, r3
 800126c:	f000 f8b8 	bl	80013e0 <sensirion_i2c_hal_write>
 8001270:	0003      	movs	r3, r0
}
 8001272:	0018      	movs	r0, r3
 8001274:	46bd      	mov	sp, r7
 8001276:	b002      	add	sp, #8
 8001278:	bd80      	pop	{r7, pc}

0800127a <sensirion_i2c_read_data_inplace>:

int16_t sensirion_i2c_read_data_inplace(uint8_t address, uint8_t* buffer,
                                        uint16_t expected_data_length) {
 800127a:	b5b0      	push	{r4, r5, r7, lr}
 800127c:	b084      	sub	sp, #16
 800127e:	af00      	add	r7, sp, #0
 8001280:	6039      	str	r1, [r7, #0]
 8001282:	0011      	movs	r1, r2
 8001284:	1dfb      	adds	r3, r7, #7
 8001286:	1c02      	adds	r2, r0, #0
 8001288:	701a      	strb	r2, [r3, #0]
 800128a:	1d3b      	adds	r3, r7, #4
 800128c:	1c0a      	adds	r2, r1, #0
 800128e:	801a      	strh	r2, [r3, #0]
    int16_t error;
    uint16_t i, j;
    uint16_t size = (expected_data_length / SENSIRION_WORD_SIZE) *
 8001290:	1d3b      	adds	r3, r7, #4
 8001292:	881b      	ldrh	r3, [r3, #0]
 8001294:	085b      	lsrs	r3, r3, #1
 8001296:	b29b      	uxth	r3, r3
 8001298:	220a      	movs	r2, #10
 800129a:	18ba      	adds	r2, r7, r2
 800129c:	1c19      	adds	r1, r3, #0
 800129e:	1c0b      	adds	r3, r1, #0
 80012a0:	18db      	adds	r3, r3, r3
 80012a2:	185b      	adds	r3, r3, r1
 80012a4:	8013      	strh	r3, [r2, #0]
                    (SENSIRION_WORD_SIZE + CRC8_LEN);

    if (expected_data_length % SENSIRION_WORD_SIZE != 0) {
 80012a6:	1d3b      	adds	r3, r7, #4
 80012a8:	881b      	ldrh	r3, [r3, #0]
 80012aa:	2201      	movs	r2, #1
 80012ac:	4013      	ands	r3, r2
 80012ae:	b29b      	uxth	r3, r3
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d001      	beq.n	80012b8 <sensirion_i2c_read_data_inplace+0x3e>
        return BYTE_NUM_ERROR;
 80012b4:	2304      	movs	r3, #4
 80012b6:	e06c      	b.n	8001392 <sensirion_i2c_read_data_inplace+0x118>
    }

    error = sensirion_i2c_hal_read(address, buffer, size);
 80012b8:	230a      	movs	r3, #10
 80012ba:	18fb      	adds	r3, r7, r3
 80012bc:	881b      	ldrh	r3, [r3, #0]
 80012be:	b2da      	uxtb	r2, r3
 80012c0:	6839      	ldr	r1, [r7, #0]
 80012c2:	1dfb      	adds	r3, r7, #7
 80012c4:	781b      	ldrb	r3, [r3, #0]
 80012c6:	0018      	movs	r0, r3
 80012c8:	f000 f868 	bl	800139c <sensirion_i2c_hal_read>
 80012cc:	0003      	movs	r3, r0
 80012ce:	001a      	movs	r2, r3
 80012d0:	2108      	movs	r1, #8
 80012d2:	187b      	adds	r3, r7, r1
 80012d4:	801a      	strh	r2, [r3, #0]
    if (error) {
 80012d6:	000a      	movs	r2, r1
 80012d8:	18bb      	adds	r3, r7, r2
 80012da:	2100      	movs	r1, #0
 80012dc:	5e5b      	ldrsh	r3, [r3, r1]
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d003      	beq.n	80012ea <sensirion_i2c_read_data_inplace+0x70>
        return error;
 80012e2:	18bb      	adds	r3, r7, r2
 80012e4:	2200      	movs	r2, #0
 80012e6:	5e9b      	ldrsh	r3, [r3, r2]
 80012e8:	e053      	b.n	8001392 <sensirion_i2c_read_data_inplace+0x118>
    }

    for (i = 0, j = 0; i < size; i += SENSIRION_WORD_SIZE + CRC8_LEN) {
 80012ea:	230e      	movs	r3, #14
 80012ec:	18fb      	adds	r3, r7, r3
 80012ee:	2200      	movs	r2, #0
 80012f0:	801a      	strh	r2, [r3, #0]
 80012f2:	230c      	movs	r3, #12
 80012f4:	18fb      	adds	r3, r7, r3
 80012f6:	2200      	movs	r2, #0
 80012f8:	801a      	strh	r2, [r3, #0]
 80012fa:	e041      	b.n	8001380 <sensirion_i2c_read_data_inplace+0x106>

        error = sensirion_i2c_check_crc(&buffer[i], SENSIRION_WORD_SIZE,
 80012fc:	210e      	movs	r1, #14
 80012fe:	187b      	adds	r3, r7, r1
 8001300:	881b      	ldrh	r3, [r3, #0]
 8001302:	683a      	ldr	r2, [r7, #0]
 8001304:	18d0      	adds	r0, r2, r3
                                        buffer[i + SENSIRION_WORD_SIZE]);
 8001306:	187b      	adds	r3, r7, r1
 8001308:	881b      	ldrh	r3, [r3, #0]
 800130a:	3302      	adds	r3, #2
 800130c:	683a      	ldr	r2, [r7, #0]
 800130e:	18d3      	adds	r3, r2, r3
        error = sensirion_i2c_check_crc(&buffer[i], SENSIRION_WORD_SIZE,
 8001310:	781b      	ldrb	r3, [r3, #0]
 8001312:	001a      	movs	r2, r3
 8001314:	2102      	movs	r1, #2
 8001316:	f7ff ff5a 	bl	80011ce <sensirion_i2c_check_crc>
 800131a:	0003      	movs	r3, r0
 800131c:	001a      	movs	r2, r3
 800131e:	2108      	movs	r1, #8
 8001320:	187b      	adds	r3, r7, r1
 8001322:	801a      	strh	r2, [r3, #0]
        if (error) {
 8001324:	000a      	movs	r2, r1
 8001326:	18bb      	adds	r3, r7, r2
 8001328:	2100      	movs	r1, #0
 800132a:	5e5b      	ldrsh	r3, [r3, r1]
 800132c:	2b00      	cmp	r3, #0
 800132e:	d003      	beq.n	8001338 <sensirion_i2c_read_data_inplace+0xbe>
            return error;
 8001330:	18bb      	adds	r3, r7, r2
 8001332:	2200      	movs	r2, #0
 8001334:	5e9b      	ldrsh	r3, [r3, r2]
 8001336:	e02c      	b.n	8001392 <sensirion_i2c_read_data_inplace+0x118>
        }
        buffer[j++] = buffer[i];
 8001338:	240e      	movs	r4, #14
 800133a:	193b      	adds	r3, r7, r4
 800133c:	881b      	ldrh	r3, [r3, #0]
 800133e:	683a      	ldr	r2, [r7, #0]
 8001340:	18d2      	adds	r2, r2, r3
 8001342:	250c      	movs	r5, #12
 8001344:	197b      	adds	r3, r7, r5
 8001346:	881b      	ldrh	r3, [r3, #0]
 8001348:	1979      	adds	r1, r7, r5
 800134a:	1c58      	adds	r0, r3, #1
 800134c:	8008      	strh	r0, [r1, #0]
 800134e:	0019      	movs	r1, r3
 8001350:	683b      	ldr	r3, [r7, #0]
 8001352:	185b      	adds	r3, r3, r1
 8001354:	7812      	ldrb	r2, [r2, #0]
 8001356:	701a      	strb	r2, [r3, #0]
        buffer[j++] = buffer[i + 1];
 8001358:	193b      	adds	r3, r7, r4
 800135a:	881b      	ldrh	r3, [r3, #0]
 800135c:	3301      	adds	r3, #1
 800135e:	683a      	ldr	r2, [r7, #0]
 8001360:	18d2      	adds	r2, r2, r3
 8001362:	197b      	adds	r3, r7, r5
 8001364:	881b      	ldrh	r3, [r3, #0]
 8001366:	1979      	adds	r1, r7, r5
 8001368:	1c58      	adds	r0, r3, #1
 800136a:	8008      	strh	r0, [r1, #0]
 800136c:	0019      	movs	r1, r3
 800136e:	683b      	ldr	r3, [r7, #0]
 8001370:	185b      	adds	r3, r3, r1
 8001372:	7812      	ldrb	r2, [r2, #0]
 8001374:	701a      	strb	r2, [r3, #0]
    for (i = 0, j = 0; i < size; i += SENSIRION_WORD_SIZE + CRC8_LEN) {
 8001376:	193b      	adds	r3, r7, r4
 8001378:	193a      	adds	r2, r7, r4
 800137a:	8812      	ldrh	r2, [r2, #0]
 800137c:	3203      	adds	r2, #3
 800137e:	801a      	strh	r2, [r3, #0]
 8001380:	230e      	movs	r3, #14
 8001382:	18fa      	adds	r2, r7, r3
 8001384:	230a      	movs	r3, #10
 8001386:	18fb      	adds	r3, r7, r3
 8001388:	8812      	ldrh	r2, [r2, #0]
 800138a:	881b      	ldrh	r3, [r3, #0]
 800138c:	429a      	cmp	r2, r3
 800138e:	d3b5      	bcc.n	80012fc <sensirion_i2c_read_data_inplace+0x82>
    }

    return NO_ERROR;
 8001390:	2300      	movs	r3, #0
}
 8001392:	0018      	movs	r0, r3
 8001394:	46bd      	mov	sp, r7
 8001396:	b004      	add	sp, #16
 8001398:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800139c <sensirion_i2c_hal_read>:
 * @param address 7-bit I2C address to read from
 * @param data    pointer to the buffer where the data is to be stored
 * @param count   number of bytes to read from I2C and store in the buffer
 * @returns 0 on success, error code otherwise
 */
int8_t sensirion_i2c_hal_read(uint8_t address, uint8_t* data, uint8_t count) {
 800139c:	b590      	push	{r4, r7, lr}
 800139e:	b085      	sub	sp, #20
 80013a0:	af02      	add	r7, sp, #8
 80013a2:	6039      	str	r1, [r7, #0]
 80013a4:	0011      	movs	r1, r2
 80013a6:	1dfb      	adds	r3, r7, #7
 80013a8:	1c02      	adds	r2, r0, #0
 80013aa:	701a      	strb	r2, [r3, #0]
 80013ac:	1dbb      	adds	r3, r7, #6
 80013ae:	1c0a      	adds	r2, r1, #0
 80013b0:	701a      	strb	r2, [r3, #0]
    return (int8_t)HAL_I2C_Master_Receive(&hi2c1, (uint16_t)(address<<1),
 80013b2:	1dfb      	adds	r3, r7, #7
 80013b4:	781b      	ldrb	r3, [r3, #0]
 80013b6:	b29b      	uxth	r3, r3
 80013b8:	18db      	adds	r3, r3, r3
 80013ba:	b299      	uxth	r1, r3
 80013bc:	1dbb      	adds	r3, r7, #6
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	b29b      	uxth	r3, r3
 80013c2:	683a      	ldr	r2, [r7, #0]
 80013c4:	4805      	ldr	r0, [pc, #20]	@ (80013dc <sensirion_i2c_hal_read+0x40>)
 80013c6:	2464      	movs	r4, #100	@ 0x64
 80013c8:	9400      	str	r4, [sp, #0]
 80013ca:	f001 f861 	bl	8002490 <HAL_I2C_Master_Receive>
 80013ce:	0003      	movs	r3, r0
 80013d0:	b25b      	sxtb	r3, r3
                                          data, count, 100);
}
 80013d2:	0018      	movs	r0, r3
 80013d4:	46bd      	mov	sp, r7
 80013d6:	b003      	add	sp, #12
 80013d8:	bd90      	pop	{r4, r7, pc}
 80013da:	46c0      	nop			@ (mov r8, r8)
 80013dc:	2000007c 	.word	0x2000007c

080013e0 <sensirion_i2c_hal_write>:
 * @param data    pointer to the buffer containing the data to write
 * @param count   number of bytes to read from the buffer and send over I2C
 * @returns 0 on success, error code otherwise
 */
int8_t sensirion_i2c_hal_write(uint8_t address, const uint8_t* data,
                               uint8_t count) {
 80013e0:	b590      	push	{r4, r7, lr}
 80013e2:	b085      	sub	sp, #20
 80013e4:	af02      	add	r7, sp, #8
 80013e6:	6039      	str	r1, [r7, #0]
 80013e8:	0011      	movs	r1, r2
 80013ea:	1dfb      	adds	r3, r7, #7
 80013ec:	1c02      	adds	r2, r0, #0
 80013ee:	701a      	strb	r2, [r3, #0]
 80013f0:	1dbb      	adds	r3, r7, #6
 80013f2:	1c0a      	adds	r2, r1, #0
 80013f4:	701a      	strb	r2, [r3, #0]
    return (int8_t)HAL_I2C_Master_Transmit(&hi2c1, (uint16_t)(address<<1),
 80013f6:	1dfb      	adds	r3, r7, #7
 80013f8:	781b      	ldrb	r3, [r3, #0]
 80013fa:	b29b      	uxth	r3, r3
 80013fc:	18db      	adds	r3, r3, r3
 80013fe:	b299      	uxth	r1, r3
 8001400:	1dbb      	adds	r3, r7, #6
 8001402:	781b      	ldrb	r3, [r3, #0]
 8001404:	b29b      	uxth	r3, r3
 8001406:	683a      	ldr	r2, [r7, #0]
 8001408:	4805      	ldr	r0, [pc, #20]	@ (8001420 <sensirion_i2c_hal_write+0x40>)
 800140a:	2464      	movs	r4, #100	@ 0x64
 800140c:	9400      	str	r4, [sp, #0]
 800140e:	f000 ff15 	bl	800223c <HAL_I2C_Master_Transmit>
 8001412:	0003      	movs	r3, r0
 8001414:	b25b      	sxtb	r3, r3
                                           (uint8_t*)data, count, 100);
}
 8001416:	0018      	movs	r0, r3
 8001418:	46bd      	mov	sp, r7
 800141a:	b003      	add	sp, #12
 800141c:	bd90      	pop	{r4, r7, pc}
 800141e:	46c0      	nop			@ (mov r8, r8)
 8001420:	2000007c 	.word	0x2000007c

08001424 <sensirion_i2c_hal_sleep_usec>:
 * Sleep for a given number of microseconds. The function should delay the
 * execution for at least the given time, but may also sleep longer.
 *
 * @param useconds the sleep time in microseconds
 */
void sensirion_i2c_hal_sleep_usec(uint32_t useconds) {
 8001424:	b580      	push	{r7, lr}
 8001426:	b084      	sub	sp, #16
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
    uint32_t msec = useconds / 1000;
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	22fa      	movs	r2, #250	@ 0xfa
 8001430:	0091      	lsls	r1, r2, #2
 8001432:	0018      	movs	r0, r3
 8001434:	f7fe fe70 	bl	8000118 <__udivsi3>
 8001438:	0003      	movs	r3, r0
 800143a:	60fb      	str	r3, [r7, #12]
    if (useconds % 1000 > 0) {
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	22fa      	movs	r2, #250	@ 0xfa
 8001440:	0091      	lsls	r1, r2, #2
 8001442:	0018      	movs	r0, r3
 8001444:	f7fe feee 	bl	8000224 <__aeabi_uidivmod>
 8001448:	1e0b      	subs	r3, r1, #0
 800144a:	d002      	beq.n	8001452 <sensirion_i2c_hal_sleep_usec+0x2e>
        msec++;
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	3301      	adds	r3, #1
 8001450:	60fb      	str	r3, [r7, #12]
     * Increment by 1 if STM32F1 driver version less than 1.1.1
     * Old firmwares of STM32F1 sleep 1ms shorter than specified in HAL_Delay.
     * This was fixed with firmware 1.6 (driver version 1.1.1), so we have to
     * fix it ourselves for older firmwares
     */
    if (HAL_GetHalVersion() < 0x01010100) {
 8001452:	f000 f97f 	bl	8001754 <HAL_GetHalVersion>
 8001456:	0003      	movs	r3, r0
 8001458:	4a06      	ldr	r2, [pc, #24]	@ (8001474 <sensirion_i2c_hal_sleep_usec+0x50>)
 800145a:	4293      	cmp	r3, r2
 800145c:	d802      	bhi.n	8001464 <sensirion_i2c_hal_sleep_usec+0x40>
        msec++;
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	3301      	adds	r3, #1
 8001462:	60fb      	str	r3, [r7, #12]
    }

    HAL_Delay(msec);
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	0018      	movs	r0, r3
 8001468:	f000 f950 	bl	800170c <HAL_Delay>
}
 800146c:	46c0      	nop			@ (mov r8, r8)
 800146e:	46bd      	mov	sp, r7
 8001470:	b004      	add	sp, #16
 8001472:	bd80      	pop	{r7, pc}
 8001474:	010100ff 	.word	0x010100ff

08001478 <sht4x_init>:

static uint8_t communication_buffer[6] = {0};

static uint8_t _i2c_address;

void sht4x_init(uint8_t i2c_address) {
 8001478:	b580      	push	{r7, lr}
 800147a:	b082      	sub	sp, #8
 800147c:	af00      	add	r7, sp, #0
 800147e:	0002      	movs	r2, r0
 8001480:	1dfb      	adds	r3, r7, #7
 8001482:	701a      	strb	r2, [r3, #0]
    _i2c_address = i2c_address;
 8001484:	4b03      	ldr	r3, [pc, #12]	@ (8001494 <sht4x_init+0x1c>)
 8001486:	1dfa      	adds	r2, r7, #7
 8001488:	7812      	ldrb	r2, [r2, #0]
 800148a:	701a      	strb	r2, [r3, #0]
}
 800148c:	46c0      	nop			@ (mov r8, r8)
 800148e:	46bd      	mov	sp, r7
 8001490:	b002      	add	sp, #8
 8001492:	bd80      	pop	{r7, pc}
 8001494:	2000026e 	.word	0x2000026e

08001498 <sht4x_measure_high_precision_ticks>:

int16_t sht4x_measure_high_precision_ticks(uint16_t* temperature_ticks,
                                           uint16_t* humidity_ticks) {
 8001498:	b5f0      	push	{r4, r5, r6, r7, lr}
 800149a:	b087      	sub	sp, #28
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
 80014a0:	6039      	str	r1, [r7, #0]
    int16_t local_error = NO_ERROR;
 80014a2:	2516      	movs	r5, #22
 80014a4:	197b      	adds	r3, r7, r5
 80014a6:	2200      	movs	r2, #0
 80014a8:	801a      	strh	r2, [r3, #0]
    uint8_t* buffer_ptr = communication_buffer;
 80014aa:	4b2a      	ldr	r3, [pc, #168]	@ (8001554 <sht4x_measure_high_precision_ticks+0xbc>)
 80014ac:	613b      	str	r3, [r7, #16]
    uint16_t local_offset = 0;
 80014ae:	260e      	movs	r6, #14
 80014b0:	19bb      	adds	r3, r7, r6
 80014b2:	2200      	movs	r2, #0
 80014b4:	801a      	strh	r2, [r3, #0]
    local_offset =
        sensirion_i2c_add_command8_to_buffer(buffer_ptr, local_offset, 0xfd);
 80014b6:	19bc      	adds	r4, r7, r6
 80014b8:	19bb      	adds	r3, r7, r6
 80014ba:	8819      	ldrh	r1, [r3, #0]
 80014bc:	693b      	ldr	r3, [r7, #16]
 80014be:	22fd      	movs	r2, #253	@ 0xfd
 80014c0:	0018      	movs	r0, r3
 80014c2:	f7ff fea4 	bl	800120e <sensirion_i2c_add_command8_to_buffer>
 80014c6:	0003      	movs	r3, r0
 80014c8:	8023      	strh	r3, [r4, #0]
    local_error =
        sensirion_i2c_write_data(_i2c_address, buffer_ptr, local_offset);
 80014ca:	4b23      	ldr	r3, [pc, #140]	@ (8001558 <sht4x_measure_high_precision_ticks+0xc0>)
 80014cc:	7818      	ldrb	r0, [r3, #0]
 80014ce:	197c      	adds	r4, r7, r5
 80014d0:	19bb      	adds	r3, r7, r6
 80014d2:	881a      	ldrh	r2, [r3, #0]
 80014d4:	693b      	ldr	r3, [r7, #16]
 80014d6:	0019      	movs	r1, r3
 80014d8:	f7ff feb6 	bl	8001248 <sensirion_i2c_write_data>
 80014dc:	0003      	movs	r3, r0
 80014de:	8023      	strh	r3, [r4, #0]
    if (local_error != NO_ERROR) {
 80014e0:	197b      	adds	r3, r7, r5
 80014e2:	2200      	movs	r2, #0
 80014e4:	5e9b      	ldrsh	r3, [r3, r2]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d003      	beq.n	80014f2 <sht4x_measure_high_precision_ticks+0x5a>
        return local_error;
 80014ea:	197b      	adds	r3, r7, r5
 80014ec:	2200      	movs	r2, #0
 80014ee:	5e9b      	ldrsh	r3, [r3, r2]
 80014f0:	e02c      	b.n	800154c <sht4x_measure_high_precision_ticks+0xb4>
    }
    sensirion_i2c_hal_sleep_usec(10 * 1000);
 80014f2:	4b1a      	ldr	r3, [pc, #104]	@ (800155c <sht4x_measure_high_precision_ticks+0xc4>)
 80014f4:	0018      	movs	r0, r3
 80014f6:	f7ff ff95 	bl	8001424 <sensirion_i2c_hal_sleep_usec>
    local_error = sensirion_i2c_read_data_inplace(_i2c_address, buffer_ptr, 4);
 80014fa:	4b17      	ldr	r3, [pc, #92]	@ (8001558 <sht4x_measure_high_precision_ticks+0xc0>)
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	2516      	movs	r5, #22
 8001500:	197c      	adds	r4, r7, r5
 8001502:	6939      	ldr	r1, [r7, #16]
 8001504:	2204      	movs	r2, #4
 8001506:	0018      	movs	r0, r3
 8001508:	f7ff feb7 	bl	800127a <sensirion_i2c_read_data_inplace>
 800150c:	0003      	movs	r3, r0
 800150e:	8023      	strh	r3, [r4, #0]
    if (local_error != NO_ERROR) {
 8001510:	197b      	adds	r3, r7, r5
 8001512:	2200      	movs	r2, #0
 8001514:	5e9b      	ldrsh	r3, [r3, r2]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d003      	beq.n	8001522 <sht4x_measure_high_precision_ticks+0x8a>
        return local_error;
 800151a:	197b      	adds	r3, r7, r5
 800151c:	2200      	movs	r2, #0
 800151e:	5e9b      	ldrsh	r3, [r3, r2]
 8001520:	e014      	b.n	800154c <sht4x_measure_high_precision_ticks+0xb4>
    }
    *temperature_ticks = sensirion_common_bytes_to_uint16_t(&buffer_ptr[0]);
 8001522:	693b      	ldr	r3, [r7, #16]
 8001524:	0018      	movs	r0, r3
 8001526:	f7ff fde7 	bl	80010f8 <sensirion_common_bytes_to_uint16_t>
 800152a:	0003      	movs	r3, r0
 800152c:	001a      	movs	r2, r3
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	801a      	strh	r2, [r3, #0]
    *humidity_ticks = sensirion_common_bytes_to_uint16_t(&buffer_ptr[2]);
 8001532:	693b      	ldr	r3, [r7, #16]
 8001534:	3302      	adds	r3, #2
 8001536:	0018      	movs	r0, r3
 8001538:	f7ff fdde 	bl	80010f8 <sensirion_common_bytes_to_uint16_t>
 800153c:	0003      	movs	r3, r0
 800153e:	001a      	movs	r2, r3
 8001540:	683b      	ldr	r3, [r7, #0]
 8001542:	801a      	strh	r2, [r3, #0]
    return local_error;
 8001544:	2316      	movs	r3, #22
 8001546:	18fb      	adds	r3, r7, r3
 8001548:	2200      	movs	r2, #0
 800154a:	5e9b      	ldrsh	r3, [r3, r2]
}
 800154c:	0018      	movs	r0, r3
 800154e:	46bd      	mov	sp, r7
 8001550:	b007      	add	sp, #28
 8001552:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001554:	20000268 	.word	0x20000268
 8001558:	2000026e 	.word	0x2000026e
 800155c:	00002710 	.word	0x00002710

08001560 <sht4x_soft_reset>:
    }
    *serial_number = sensirion_common_bytes_to_uint32_t(&buffer_ptr[0]);
    return local_error;
}

int16_t sht4x_soft_reset() {
 8001560:	b5b0      	push	{r4, r5, r7, lr}
 8001562:	b084      	sub	sp, #16
 8001564:	af00      	add	r7, sp, #0
    int16_t local_error = NO_ERROR;
 8001566:	250e      	movs	r5, #14
 8001568:	197b      	adds	r3, r7, r5
 800156a:	2200      	movs	r2, #0
 800156c:	801a      	strh	r2, [r3, #0]
    uint8_t* buffer_ptr = communication_buffer;
 800156e:	4b17      	ldr	r3, [pc, #92]	@ (80015cc <sht4x_soft_reset+0x6c>)
 8001570:	60bb      	str	r3, [r7, #8]
    uint16_t local_offset = 0;
 8001572:	1dbb      	adds	r3, r7, #6
 8001574:	2200      	movs	r2, #0
 8001576:	801a      	strh	r2, [r3, #0]
    local_offset =
        sensirion_i2c_add_command8_to_buffer(buffer_ptr, local_offset, 0x94);
 8001578:	1dbc      	adds	r4, r7, #6
 800157a:	1dbb      	adds	r3, r7, #6
 800157c:	8819      	ldrh	r1, [r3, #0]
 800157e:	68bb      	ldr	r3, [r7, #8]
 8001580:	2294      	movs	r2, #148	@ 0x94
 8001582:	0018      	movs	r0, r3
 8001584:	f7ff fe43 	bl	800120e <sensirion_i2c_add_command8_to_buffer>
 8001588:	0003      	movs	r3, r0
 800158a:	8023      	strh	r3, [r4, #0]
    local_error =
        sensirion_i2c_write_data(_i2c_address, buffer_ptr, local_offset);
 800158c:	4b10      	ldr	r3, [pc, #64]	@ (80015d0 <sht4x_soft_reset+0x70>)
 800158e:	7818      	ldrb	r0, [r3, #0]
 8001590:	197c      	adds	r4, r7, r5
 8001592:	1dbb      	adds	r3, r7, #6
 8001594:	881a      	ldrh	r2, [r3, #0]
 8001596:	68bb      	ldr	r3, [r7, #8]
 8001598:	0019      	movs	r1, r3
 800159a:	f7ff fe55 	bl	8001248 <sensirion_i2c_write_data>
 800159e:	0003      	movs	r3, r0
 80015a0:	8023      	strh	r3, [r4, #0]
    if (local_error != NO_ERROR) {
 80015a2:	197b      	adds	r3, r7, r5
 80015a4:	2200      	movs	r2, #0
 80015a6:	5e9b      	ldrsh	r3, [r3, r2]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d003      	beq.n	80015b4 <sht4x_soft_reset+0x54>
        return local_error;
 80015ac:	197b      	adds	r3, r7, r5
 80015ae:	2200      	movs	r2, #0
 80015b0:	5e9b      	ldrsh	r3, [r3, r2]
 80015b2:	e007      	b.n	80015c4 <sht4x_soft_reset+0x64>
    }
    sensirion_i2c_hal_sleep_usec(10 * 1000);
 80015b4:	4b07      	ldr	r3, [pc, #28]	@ (80015d4 <sht4x_soft_reset+0x74>)
 80015b6:	0018      	movs	r0, r3
 80015b8:	f7ff ff34 	bl	8001424 <sensirion_i2c_hal_sleep_usec>
    return local_error;
 80015bc:	230e      	movs	r3, #14
 80015be:	18fb      	adds	r3, r7, r3
 80015c0:	2200      	movs	r2, #0
 80015c2:	5e9b      	ldrsh	r3, [r3, r2]
}
 80015c4:	0018      	movs	r0, r3
 80015c6:	46bd      	mov	sp, r7
 80015c8:	b004      	add	sp, #16
 80015ca:	bdb0      	pop	{r4, r5, r7, pc}
 80015cc:	20000268 	.word	0x20000268
 80015d0:	2000026e 	.word	0x2000026e
 80015d4:	00002710 	.word	0x00002710

080015d8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80015d8:	480d      	ldr	r0, [pc, #52]	@ (8001610 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80015da:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80015dc:	f7ff fb52 	bl	8000c84 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80015e0:	480c      	ldr	r0, [pc, #48]	@ (8001614 <LoopForever+0x6>)
  ldr r1, =_edata
 80015e2:	490d      	ldr	r1, [pc, #52]	@ (8001618 <LoopForever+0xa>)
  ldr r2, =_sidata
 80015e4:	4a0d      	ldr	r2, [pc, #52]	@ (800161c <LoopForever+0xe>)
  movs r3, #0
 80015e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015e8:	e002      	b.n	80015f0 <LoopCopyDataInit>

080015ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015ee:	3304      	adds	r3, #4

080015f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015f4:	d3f9      	bcc.n	80015ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015f6:	4a0a      	ldr	r2, [pc, #40]	@ (8001620 <LoopForever+0x12>)
  ldr r4, =_ebss
 80015f8:	4c0a      	ldr	r4, [pc, #40]	@ (8001624 <LoopForever+0x16>)
  movs r3, #0
 80015fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015fc:	e001      	b.n	8001602 <LoopFillZerobss>

080015fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001600:	3204      	adds	r2, #4

08001602 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001602:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001604:	d3fb      	bcc.n	80015fe <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 8001606:	f005 f93b 	bl	8006880 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800160a:	f7ff f88f 	bl	800072c <main>

0800160e <LoopForever>:

LoopForever:
    b LoopForever
 800160e:	e7fe      	b.n	800160e <LoopForever>
   ldr   r0, =_estack
 8001610:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8001614:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001618:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 800161c:	08006c9c 	.word	0x08006c9c
  ldr r2, =_sbss
 8001620:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001624:	200003bc 	.word	0x200003bc

08001628 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001628:	e7fe      	b.n	8001628 <ADC1_COMP_IRQHandler>
	...

0800162c <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b082      	sub	sp, #8
 8001630:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001632:	1dfb      	adds	r3, r7, #7
 8001634:	2200      	movs	r2, #0
 8001636:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001638:	4b0b      	ldr	r3, [pc, #44]	@ (8001668 <HAL_Init+0x3c>)
 800163a:	681a      	ldr	r2, [r3, #0]
 800163c:	4b0a      	ldr	r3, [pc, #40]	@ (8001668 <HAL_Init+0x3c>)
 800163e:	2140      	movs	r1, #64	@ 0x40
 8001640:	430a      	orrs	r2, r1
 8001642:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001644:	2000      	movs	r0, #0
 8001646:	f000 f811 	bl	800166c <HAL_InitTick>
 800164a:	1e03      	subs	r3, r0, #0
 800164c:	d003      	beq.n	8001656 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 800164e:	1dfb      	adds	r3, r7, #7
 8001650:	2201      	movs	r2, #1
 8001652:	701a      	strb	r2, [r3, #0]
 8001654:	e001      	b.n	800165a <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001656:	f7ff fa83 	bl	8000b60 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800165a:	1dfb      	adds	r3, r7, #7
 800165c:	781b      	ldrb	r3, [r3, #0]
}
 800165e:	0018      	movs	r0, r3
 8001660:	46bd      	mov	sp, r7
 8001662:	b002      	add	sp, #8
 8001664:	bd80      	pop	{r7, pc}
 8001666:	46c0      	nop			@ (mov r8, r8)
 8001668:	40022000 	.word	0x40022000

0800166c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800166c:	b590      	push	{r4, r7, lr}
 800166e:	b083      	sub	sp, #12
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001674:	4b14      	ldr	r3, [pc, #80]	@ (80016c8 <HAL_InitTick+0x5c>)
 8001676:	681c      	ldr	r4, [r3, #0]
 8001678:	4b14      	ldr	r3, [pc, #80]	@ (80016cc <HAL_InitTick+0x60>)
 800167a:	781b      	ldrb	r3, [r3, #0]
 800167c:	0019      	movs	r1, r3
 800167e:	23fa      	movs	r3, #250	@ 0xfa
 8001680:	0098      	lsls	r0, r3, #2
 8001682:	f7fe fd49 	bl	8000118 <__udivsi3>
 8001686:	0003      	movs	r3, r0
 8001688:	0019      	movs	r1, r3
 800168a:	0020      	movs	r0, r4
 800168c:	f7fe fd44 	bl	8000118 <__udivsi3>
 8001690:	0003      	movs	r3, r0
 8001692:	0018      	movs	r0, r3
 8001694:	f000 f937 	bl	8001906 <HAL_SYSTICK_Config>
 8001698:	1e03      	subs	r3, r0, #0
 800169a:	d001      	beq.n	80016a0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 800169c:	2301      	movs	r3, #1
 800169e:	e00f      	b.n	80016c0 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	2b03      	cmp	r3, #3
 80016a4:	d80b      	bhi.n	80016be <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016a6:	6879      	ldr	r1, [r7, #4]
 80016a8:	2301      	movs	r3, #1
 80016aa:	425b      	negs	r3, r3
 80016ac:	2200      	movs	r2, #0
 80016ae:	0018      	movs	r0, r3
 80016b0:	f000 f904 	bl	80018bc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80016b4:	4b06      	ldr	r3, [pc, #24]	@ (80016d0 <HAL_InitTick+0x64>)
 80016b6:	687a      	ldr	r2, [r7, #4]
 80016b8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80016ba:	2300      	movs	r3, #0
 80016bc:	e000      	b.n	80016c0 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80016be:	2301      	movs	r3, #1
}
 80016c0:	0018      	movs	r0, r3
 80016c2:	46bd      	mov	sp, r7
 80016c4:	b003      	add	sp, #12
 80016c6:	bd90      	pop	{r4, r7, pc}
 80016c8:	20000004 	.word	0x20000004
 80016cc:	2000000c 	.word	0x2000000c
 80016d0:	20000008 	.word	0x20000008

080016d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016d8:	4b05      	ldr	r3, [pc, #20]	@ (80016f0 <HAL_IncTick+0x1c>)
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	001a      	movs	r2, r3
 80016de:	4b05      	ldr	r3, [pc, #20]	@ (80016f4 <HAL_IncTick+0x20>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	18d2      	adds	r2, r2, r3
 80016e4:	4b03      	ldr	r3, [pc, #12]	@ (80016f4 <HAL_IncTick+0x20>)
 80016e6:	601a      	str	r2, [r3, #0]
}
 80016e8:	46c0      	nop			@ (mov r8, r8)
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	46c0      	nop			@ (mov r8, r8)
 80016f0:	2000000c 	.word	0x2000000c
 80016f4:	20000270 	.word	0x20000270

080016f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	af00      	add	r7, sp, #0
  return uwTick;
 80016fc:	4b02      	ldr	r3, [pc, #8]	@ (8001708 <HAL_GetTick+0x10>)
 80016fe:	681b      	ldr	r3, [r3, #0]
}
 8001700:	0018      	movs	r0, r3
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}
 8001706:	46c0      	nop			@ (mov r8, r8)
 8001708:	20000270 	.word	0x20000270

0800170c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b084      	sub	sp, #16
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001714:	f7ff fff0 	bl	80016f8 <HAL_GetTick>
 8001718:	0003      	movs	r3, r0
 800171a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	3301      	adds	r3, #1
 8001724:	d005      	beq.n	8001732 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001726:	4b0a      	ldr	r3, [pc, #40]	@ (8001750 <HAL_Delay+0x44>)
 8001728:	781b      	ldrb	r3, [r3, #0]
 800172a:	001a      	movs	r2, r3
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	189b      	adds	r3, r3, r2
 8001730:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001732:	46c0      	nop			@ (mov r8, r8)
 8001734:	f7ff ffe0 	bl	80016f8 <HAL_GetTick>
 8001738:	0002      	movs	r2, r0
 800173a:	68bb      	ldr	r3, [r7, #8]
 800173c:	1ad3      	subs	r3, r2, r3
 800173e:	68fa      	ldr	r2, [r7, #12]
 8001740:	429a      	cmp	r2, r3
 8001742:	d8f7      	bhi.n	8001734 <HAL_Delay+0x28>
  {
  }
}
 8001744:	46c0      	nop			@ (mov r8, r8)
 8001746:	46c0      	nop			@ (mov r8, r8)
 8001748:	46bd      	mov	sp, r7
 800174a:	b004      	add	sp, #16
 800174c:	bd80      	pop	{r7, pc}
 800174e:	46c0      	nop			@ (mov r8, r8)
 8001750:	2000000c 	.word	0x2000000c

08001754 <HAL_GetHalVersion>:
/**
  * @brief Returns the HAL revision
  * @retval version: 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	af00      	add	r7, sp, #0
  return __STM32L0xx_HAL_VERSION;
 8001758:	4b01      	ldr	r3, [pc, #4]	@ (8001760 <HAL_GetHalVersion+0xc>)
}
 800175a:	0018      	movs	r0, r3
 800175c:	46bd      	mov	sp, r7
 800175e:	bd80      	pop	{r7, pc}
 8001760:	010a0700 	.word	0x010a0700

08001764 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b082      	sub	sp, #8
 8001768:	af00      	add	r7, sp, #0
 800176a:	0002      	movs	r2, r0
 800176c:	1dfb      	adds	r3, r7, #7
 800176e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001770:	1dfb      	adds	r3, r7, #7
 8001772:	781b      	ldrb	r3, [r3, #0]
 8001774:	2b7f      	cmp	r3, #127	@ 0x7f
 8001776:	d809      	bhi.n	800178c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001778:	1dfb      	adds	r3, r7, #7
 800177a:	781b      	ldrb	r3, [r3, #0]
 800177c:	001a      	movs	r2, r3
 800177e:	231f      	movs	r3, #31
 8001780:	401a      	ands	r2, r3
 8001782:	4b04      	ldr	r3, [pc, #16]	@ (8001794 <__NVIC_EnableIRQ+0x30>)
 8001784:	2101      	movs	r1, #1
 8001786:	4091      	lsls	r1, r2
 8001788:	000a      	movs	r2, r1
 800178a:	601a      	str	r2, [r3, #0]
  }
}
 800178c:	46c0      	nop			@ (mov r8, r8)
 800178e:	46bd      	mov	sp, r7
 8001790:	b002      	add	sp, #8
 8001792:	bd80      	pop	{r7, pc}
 8001794:	e000e100 	.word	0xe000e100

08001798 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001798:	b590      	push	{r4, r7, lr}
 800179a:	b083      	sub	sp, #12
 800179c:	af00      	add	r7, sp, #0
 800179e:	0002      	movs	r2, r0
 80017a0:	6039      	str	r1, [r7, #0]
 80017a2:	1dfb      	adds	r3, r7, #7
 80017a4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80017a6:	1dfb      	adds	r3, r7, #7
 80017a8:	781b      	ldrb	r3, [r3, #0]
 80017aa:	2b7f      	cmp	r3, #127	@ 0x7f
 80017ac:	d828      	bhi.n	8001800 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80017ae:	4a2f      	ldr	r2, [pc, #188]	@ (800186c <__NVIC_SetPriority+0xd4>)
 80017b0:	1dfb      	adds	r3, r7, #7
 80017b2:	781b      	ldrb	r3, [r3, #0]
 80017b4:	b25b      	sxtb	r3, r3
 80017b6:	089b      	lsrs	r3, r3, #2
 80017b8:	33c0      	adds	r3, #192	@ 0xc0
 80017ba:	009b      	lsls	r3, r3, #2
 80017bc:	589b      	ldr	r3, [r3, r2]
 80017be:	1dfa      	adds	r2, r7, #7
 80017c0:	7812      	ldrb	r2, [r2, #0]
 80017c2:	0011      	movs	r1, r2
 80017c4:	2203      	movs	r2, #3
 80017c6:	400a      	ands	r2, r1
 80017c8:	00d2      	lsls	r2, r2, #3
 80017ca:	21ff      	movs	r1, #255	@ 0xff
 80017cc:	4091      	lsls	r1, r2
 80017ce:	000a      	movs	r2, r1
 80017d0:	43d2      	mvns	r2, r2
 80017d2:	401a      	ands	r2, r3
 80017d4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80017d6:	683b      	ldr	r3, [r7, #0]
 80017d8:	019b      	lsls	r3, r3, #6
 80017da:	22ff      	movs	r2, #255	@ 0xff
 80017dc:	401a      	ands	r2, r3
 80017de:	1dfb      	adds	r3, r7, #7
 80017e0:	781b      	ldrb	r3, [r3, #0]
 80017e2:	0018      	movs	r0, r3
 80017e4:	2303      	movs	r3, #3
 80017e6:	4003      	ands	r3, r0
 80017e8:	00db      	lsls	r3, r3, #3
 80017ea:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80017ec:	481f      	ldr	r0, [pc, #124]	@ (800186c <__NVIC_SetPriority+0xd4>)
 80017ee:	1dfb      	adds	r3, r7, #7
 80017f0:	781b      	ldrb	r3, [r3, #0]
 80017f2:	b25b      	sxtb	r3, r3
 80017f4:	089b      	lsrs	r3, r3, #2
 80017f6:	430a      	orrs	r2, r1
 80017f8:	33c0      	adds	r3, #192	@ 0xc0
 80017fa:	009b      	lsls	r3, r3, #2
 80017fc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80017fe:	e031      	b.n	8001864 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001800:	4a1b      	ldr	r2, [pc, #108]	@ (8001870 <__NVIC_SetPriority+0xd8>)
 8001802:	1dfb      	adds	r3, r7, #7
 8001804:	781b      	ldrb	r3, [r3, #0]
 8001806:	0019      	movs	r1, r3
 8001808:	230f      	movs	r3, #15
 800180a:	400b      	ands	r3, r1
 800180c:	3b08      	subs	r3, #8
 800180e:	089b      	lsrs	r3, r3, #2
 8001810:	3306      	adds	r3, #6
 8001812:	009b      	lsls	r3, r3, #2
 8001814:	18d3      	adds	r3, r2, r3
 8001816:	3304      	adds	r3, #4
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	1dfa      	adds	r2, r7, #7
 800181c:	7812      	ldrb	r2, [r2, #0]
 800181e:	0011      	movs	r1, r2
 8001820:	2203      	movs	r2, #3
 8001822:	400a      	ands	r2, r1
 8001824:	00d2      	lsls	r2, r2, #3
 8001826:	21ff      	movs	r1, #255	@ 0xff
 8001828:	4091      	lsls	r1, r2
 800182a:	000a      	movs	r2, r1
 800182c:	43d2      	mvns	r2, r2
 800182e:	401a      	ands	r2, r3
 8001830:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001832:	683b      	ldr	r3, [r7, #0]
 8001834:	019b      	lsls	r3, r3, #6
 8001836:	22ff      	movs	r2, #255	@ 0xff
 8001838:	401a      	ands	r2, r3
 800183a:	1dfb      	adds	r3, r7, #7
 800183c:	781b      	ldrb	r3, [r3, #0]
 800183e:	0018      	movs	r0, r3
 8001840:	2303      	movs	r3, #3
 8001842:	4003      	ands	r3, r0
 8001844:	00db      	lsls	r3, r3, #3
 8001846:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001848:	4809      	ldr	r0, [pc, #36]	@ (8001870 <__NVIC_SetPriority+0xd8>)
 800184a:	1dfb      	adds	r3, r7, #7
 800184c:	781b      	ldrb	r3, [r3, #0]
 800184e:	001c      	movs	r4, r3
 8001850:	230f      	movs	r3, #15
 8001852:	4023      	ands	r3, r4
 8001854:	3b08      	subs	r3, #8
 8001856:	089b      	lsrs	r3, r3, #2
 8001858:	430a      	orrs	r2, r1
 800185a:	3306      	adds	r3, #6
 800185c:	009b      	lsls	r3, r3, #2
 800185e:	18c3      	adds	r3, r0, r3
 8001860:	3304      	adds	r3, #4
 8001862:	601a      	str	r2, [r3, #0]
}
 8001864:	46c0      	nop			@ (mov r8, r8)
 8001866:	46bd      	mov	sp, r7
 8001868:	b003      	add	sp, #12
 800186a:	bd90      	pop	{r4, r7, pc}
 800186c:	e000e100 	.word	0xe000e100
 8001870:	e000ed00 	.word	0xe000ed00

08001874 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b082      	sub	sp, #8
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	1e5a      	subs	r2, r3, #1
 8001880:	2380      	movs	r3, #128	@ 0x80
 8001882:	045b      	lsls	r3, r3, #17
 8001884:	429a      	cmp	r2, r3
 8001886:	d301      	bcc.n	800188c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001888:	2301      	movs	r3, #1
 800188a:	e010      	b.n	80018ae <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800188c:	4b0a      	ldr	r3, [pc, #40]	@ (80018b8 <SysTick_Config+0x44>)
 800188e:	687a      	ldr	r2, [r7, #4]
 8001890:	3a01      	subs	r2, #1
 8001892:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001894:	2301      	movs	r3, #1
 8001896:	425b      	negs	r3, r3
 8001898:	2103      	movs	r1, #3
 800189a:	0018      	movs	r0, r3
 800189c:	f7ff ff7c 	bl	8001798 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018a0:	4b05      	ldr	r3, [pc, #20]	@ (80018b8 <SysTick_Config+0x44>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018a6:	4b04      	ldr	r3, [pc, #16]	@ (80018b8 <SysTick_Config+0x44>)
 80018a8:	2207      	movs	r2, #7
 80018aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018ac:	2300      	movs	r3, #0
}
 80018ae:	0018      	movs	r0, r3
 80018b0:	46bd      	mov	sp, r7
 80018b2:	b002      	add	sp, #8
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	46c0      	nop			@ (mov r8, r8)
 80018b8:	e000e010 	.word	0xe000e010

080018bc <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80018bc:	b580      	push	{r7, lr}
 80018be:	b084      	sub	sp, #16
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	60b9      	str	r1, [r7, #8]
 80018c4:	607a      	str	r2, [r7, #4]
 80018c6:	210f      	movs	r1, #15
 80018c8:	187b      	adds	r3, r7, r1
 80018ca:	1c02      	adds	r2, r0, #0
 80018cc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80018ce:	68ba      	ldr	r2, [r7, #8]
 80018d0:	187b      	adds	r3, r7, r1
 80018d2:	781b      	ldrb	r3, [r3, #0]
 80018d4:	b25b      	sxtb	r3, r3
 80018d6:	0011      	movs	r1, r2
 80018d8:	0018      	movs	r0, r3
 80018da:	f7ff ff5d 	bl	8001798 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 80018de:	46c0      	nop			@ (mov r8, r8)
 80018e0:	46bd      	mov	sp, r7
 80018e2:	b004      	add	sp, #16
 80018e4:	bd80      	pop	{r7, pc}

080018e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018e6:	b580      	push	{r7, lr}
 80018e8:	b082      	sub	sp, #8
 80018ea:	af00      	add	r7, sp, #0
 80018ec:	0002      	movs	r2, r0
 80018ee:	1dfb      	adds	r3, r7, #7
 80018f0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018f2:	1dfb      	adds	r3, r7, #7
 80018f4:	781b      	ldrb	r3, [r3, #0]
 80018f6:	b25b      	sxtb	r3, r3
 80018f8:	0018      	movs	r0, r3
 80018fa:	f7ff ff33 	bl	8001764 <__NVIC_EnableIRQ>
}
 80018fe:	46c0      	nop			@ (mov r8, r8)
 8001900:	46bd      	mov	sp, r7
 8001902:	b002      	add	sp, #8
 8001904:	bd80      	pop	{r7, pc}

08001906 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001906:	b580      	push	{r7, lr}
 8001908:	b082      	sub	sp, #8
 800190a:	af00      	add	r7, sp, #0
 800190c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	0018      	movs	r0, r3
 8001912:	f7ff ffaf 	bl	8001874 <SysTick_Config>
 8001916:	0003      	movs	r3, r0
}
 8001918:	0018      	movs	r0, r3
 800191a:	46bd      	mov	sp, r7
 800191c:	b002      	add	sp, #8
 800191e:	bd80      	pop	{r7, pc}

08001920 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b084      	sub	sp, #16
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d101      	bne.n	8001932 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800192e:	2301      	movs	r3, #1
 8001930:	e061      	b.n	80019f6 <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4a32      	ldr	r2, [pc, #200]	@ (8001a00 <HAL_DMA_Init+0xe0>)
 8001938:	4694      	mov	ip, r2
 800193a:	4463      	add	r3, ip
 800193c:	2114      	movs	r1, #20
 800193e:	0018      	movs	r0, r3
 8001940:	f7fe fbea 	bl	8000118 <__udivsi3>
 8001944:	0003      	movs	r3, r0
 8001946:	009a      	lsls	r2, r3, #2
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->DmaBaseAddress = DMA1;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	4a2d      	ldr	r2, [pc, #180]	@ (8001a04 <HAL_DMA_Init+0xe4>)
 8001950:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	2225      	movs	r2, #37	@ 0x25
 8001956:	2102      	movs	r1, #2
 8001958:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	4a28      	ldr	r2, [pc, #160]	@ (8001a08 <HAL_DMA_Init+0xe8>)
 8001966:	4013      	ands	r3, r2
 8001968:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001972:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	691b      	ldr	r3, [r3, #16]
 8001978:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800197e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	699b      	ldr	r3, [r3, #24]
 8001984:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800198a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	6a1b      	ldr	r3, [r3, #32]
 8001990:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001992:	68fa      	ldr	r2, [r7, #12]
 8001994:	4313      	orrs	r3, r2
 8001996:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	68fa      	ldr	r2, [r7, #12]
 800199e:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	689a      	ldr	r2, [r3, #8]
 80019a4:	2380      	movs	r3, #128	@ 0x80
 80019a6:	01db      	lsls	r3, r3, #7
 80019a8:	429a      	cmp	r2, r3
 80019aa:	d018      	beq.n	80019de <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80019ac:	4b17      	ldr	r3, [pc, #92]	@ (8001a0c <HAL_DMA_Init+0xec>)
 80019ae:	681a      	ldr	r2, [r3, #0]
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019b4:	211c      	movs	r1, #28
 80019b6:	400b      	ands	r3, r1
 80019b8:	210f      	movs	r1, #15
 80019ba:	4099      	lsls	r1, r3
 80019bc:	000b      	movs	r3, r1
 80019be:	43d9      	mvns	r1, r3
 80019c0:	4b12      	ldr	r3, [pc, #72]	@ (8001a0c <HAL_DMA_Init+0xec>)
 80019c2:	400a      	ands	r2, r1
 80019c4:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80019c6:	4b11      	ldr	r3, [pc, #68]	@ (8001a0c <HAL_DMA_Init+0xec>)
 80019c8:	6819      	ldr	r1, [r3, #0]
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	685a      	ldr	r2, [r3, #4]
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019d2:	201c      	movs	r0, #28
 80019d4:	4003      	ands	r3, r0
 80019d6:	409a      	lsls	r2, r3
 80019d8:	4b0c      	ldr	r3, [pc, #48]	@ (8001a0c <HAL_DMA_Init+0xec>)
 80019da:	430a      	orrs	r2, r1
 80019dc:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	2200      	movs	r2, #0
 80019e2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2225      	movs	r2, #37	@ 0x25
 80019e8:	2101      	movs	r1, #1
 80019ea:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	2224      	movs	r2, #36	@ 0x24
 80019f0:	2100      	movs	r1, #0
 80019f2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80019f4:	2300      	movs	r3, #0
}
 80019f6:	0018      	movs	r0, r3
 80019f8:	46bd      	mov	sp, r7
 80019fa:	b004      	add	sp, #16
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	46c0      	nop			@ (mov r8, r8)
 8001a00:	bffdfff8 	.word	0xbffdfff8
 8001a04:	40020000 	.word	0x40020000
 8001a08:	ffff800f 	.word	0xffff800f
 8001a0c:	400200a8 	.word	0x400200a8

08001a10 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b086      	sub	sp, #24
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	60f8      	str	r0, [r7, #12]
 8001a18:	60b9      	str	r1, [r7, #8]
 8001a1a:	607a      	str	r2, [r7, #4]
 8001a1c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001a1e:	2317      	movs	r3, #23
 8001a20:	18fb      	adds	r3, r7, r3
 8001a22:	2200      	movs	r2, #0
 8001a24:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	2224      	movs	r2, #36	@ 0x24
 8001a2a:	5c9b      	ldrb	r3, [r3, r2]
 8001a2c:	2b01      	cmp	r3, #1
 8001a2e:	d101      	bne.n	8001a34 <HAL_DMA_Start_IT+0x24>
 8001a30:	2302      	movs	r3, #2
 8001a32:	e04f      	b.n	8001ad4 <HAL_DMA_Start_IT+0xc4>
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	2224      	movs	r2, #36	@ 0x24
 8001a38:	2101      	movs	r1, #1
 8001a3a:	5499      	strb	r1, [r3, r2]

  if(HAL_DMA_STATE_READY == hdma->State)
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	2225      	movs	r2, #37	@ 0x25
 8001a40:	5c9b      	ldrb	r3, [r3, r2]
 8001a42:	b2db      	uxtb	r3, r3
 8001a44:	2b01      	cmp	r3, #1
 8001a46:	d13a      	bne.n	8001abe <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	2225      	movs	r2, #37	@ 0x25
 8001a4c:	2102      	movs	r1, #2
 8001a4e:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	2200      	movs	r2, #0
 8001a54:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	681a      	ldr	r2, [r3, #0]
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	2101      	movs	r1, #1
 8001a62:	438a      	bics	r2, r1
 8001a64:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	687a      	ldr	r2, [r7, #4]
 8001a6a:	68b9      	ldr	r1, [r7, #8]
 8001a6c:	68f8      	ldr	r0, [r7, #12]
 8001a6e:	f000 f974 	bl	8001d5a <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d008      	beq.n	8001a8c <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	681a      	ldr	r2, [r3, #0]
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	210e      	movs	r1, #14
 8001a86:	430a      	orrs	r2, r1
 8001a88:	601a      	str	r2, [r3, #0]
 8001a8a:	e00f      	b.n	8001aac <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	681a      	ldr	r2, [r3, #0]
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	2104      	movs	r1, #4
 8001a98:	438a      	bics	r2, r1
 8001a9a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	681a      	ldr	r2, [r3, #0]
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	210a      	movs	r1, #10
 8001aa8:	430a      	orrs	r2, r1
 8001aaa:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	681a      	ldr	r2, [r3, #0]
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	2101      	movs	r1, #1
 8001ab8:	430a      	orrs	r2, r1
 8001aba:	601a      	str	r2, [r3, #0]
 8001abc:	e007      	b.n	8001ace <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	2224      	movs	r2, #36	@ 0x24
 8001ac2:	2100      	movs	r1, #0
 8001ac4:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001ac6:	2317      	movs	r3, #23
 8001ac8:	18fb      	adds	r3, r7, r3
 8001aca:	2202      	movs	r2, #2
 8001acc:	701a      	strb	r2, [r3, #0]
  }
  return status;
 8001ace:	2317      	movs	r3, #23
 8001ad0:	18fb      	adds	r3, r7, r3
 8001ad2:	781b      	ldrb	r3, [r3, #0]
}
 8001ad4:	0018      	movs	r0, r3
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	b006      	add	sp, #24
 8001ada:	bd80      	pop	{r7, pc}

08001adc <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b084      	sub	sp, #16
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ae4:	230f      	movs	r3, #15
 8001ae6:	18fb      	adds	r3, r7, r3
 8001ae8:	2200      	movs	r2, #0
 8001aea:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	2225      	movs	r2, #37	@ 0x25
 8001af0:	5c9b      	ldrb	r3, [r3, r2]
 8001af2:	b2db      	uxtb	r3, r3
 8001af4:	2b02      	cmp	r3, #2
 8001af6:	d008      	beq.n	8001b0a <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	2204      	movs	r2, #4
 8001afc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	2224      	movs	r2, #36	@ 0x24
 8001b02:	2100      	movs	r1, #0
 8001b04:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001b06:	2301      	movs	r3, #1
 8001b08:	e024      	b.n	8001b54 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	681a      	ldr	r2, [r3, #0]
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	210e      	movs	r1, #14
 8001b16:	438a      	bics	r2, r1
 8001b18:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	681a      	ldr	r2, [r3, #0]
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	2101      	movs	r1, #1
 8001b26:	438a      	bics	r2, r1
 8001b28:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b2e:	221c      	movs	r2, #28
 8001b30:	401a      	ands	r2, r3
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b36:	2101      	movs	r1, #1
 8001b38:	4091      	lsls	r1, r2
 8001b3a:	000a      	movs	r2, r1
 8001b3c:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	2225      	movs	r2, #37	@ 0x25
 8001b42:	2101      	movs	r1, #1
 8001b44:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	2224      	movs	r2, #36	@ 0x24
 8001b4a:	2100      	movs	r1, #0
 8001b4c:	5499      	strb	r1, [r3, r2]

    return status;
 8001b4e:	230f      	movs	r3, #15
 8001b50:	18fb      	adds	r3, r7, r3
 8001b52:	781b      	ldrb	r3, [r3, #0]
  }
}
 8001b54:	0018      	movs	r0, r3
 8001b56:	46bd      	mov	sp, r7
 8001b58:	b004      	add	sp, #16
 8001b5a:	bd80      	pop	{r7, pc}

08001b5c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b084      	sub	sp, #16
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b64:	210f      	movs	r1, #15
 8001b66:	187b      	adds	r3, r7, r1
 8001b68:	2200      	movs	r2, #0
 8001b6a:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2225      	movs	r2, #37	@ 0x25
 8001b70:	5c9b      	ldrb	r3, [r3, r2]
 8001b72:	b2db      	uxtb	r3, r3
 8001b74:	2b02      	cmp	r3, #2
 8001b76:	d006      	beq.n	8001b86 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	2204      	movs	r2, #4
 8001b7c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001b7e:	187b      	adds	r3, r7, r1
 8001b80:	2201      	movs	r2, #1
 8001b82:	701a      	strb	r2, [r3, #0]
 8001b84:	e02a      	b.n	8001bdc <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	681a      	ldr	r2, [r3, #0]
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	210e      	movs	r1, #14
 8001b92:	438a      	bics	r2, r1
 8001b94:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	681a      	ldr	r2, [r3, #0]
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	2101      	movs	r1, #1
 8001ba2:	438a      	bics	r2, r1
 8001ba4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001baa:	221c      	movs	r2, #28
 8001bac:	401a      	ands	r2, r3
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bb2:	2101      	movs	r1, #1
 8001bb4:	4091      	lsls	r1, r2
 8001bb6:	000a      	movs	r2, r1
 8001bb8:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	2225      	movs	r2, #37	@ 0x25
 8001bbe:	2101      	movs	r1, #1
 8001bc0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	2224      	movs	r2, #36	@ 0x24
 8001bc6:	2100      	movs	r1, #0
 8001bc8:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d004      	beq.n	8001bdc <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001bd6:	687a      	ldr	r2, [r7, #4]
 8001bd8:	0010      	movs	r0, r2
 8001bda:	4798      	blx	r3
    }
  }
  return status;
 8001bdc:	230f      	movs	r3, #15
 8001bde:	18fb      	adds	r3, r7, r3
 8001be0:	781b      	ldrb	r3, [r3, #0]
}
 8001be2:	0018      	movs	r0, r3
 8001be4:	46bd      	mov	sp, r7
 8001be6:	b004      	add	sp, #16
 8001be8:	bd80      	pop	{r7, pc}

08001bea <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001bea:	b580      	push	{r7, lr}
 8001bec:	b084      	sub	sp, #16
 8001bee:	af00      	add	r7, sp, #0
 8001bf0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c06:	221c      	movs	r2, #28
 8001c08:	4013      	ands	r3, r2
 8001c0a:	2204      	movs	r2, #4
 8001c0c:	409a      	lsls	r2, r3
 8001c0e:	0013      	movs	r3, r2
 8001c10:	68fa      	ldr	r2, [r7, #12]
 8001c12:	4013      	ands	r3, r2
 8001c14:	d026      	beq.n	8001c64 <HAL_DMA_IRQHandler+0x7a>
 8001c16:	68bb      	ldr	r3, [r7, #8]
 8001c18:	2204      	movs	r2, #4
 8001c1a:	4013      	ands	r3, r2
 8001c1c:	d022      	beq.n	8001c64 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	2220      	movs	r2, #32
 8001c26:	4013      	ands	r3, r2
 8001c28:	d107      	bne.n	8001c3a <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	681a      	ldr	r2, [r3, #0]
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	2104      	movs	r1, #4
 8001c36:	438a      	bics	r2, r1
 8001c38:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c3e:	221c      	movs	r2, #28
 8001c40:	401a      	ands	r2, r3
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c46:	2104      	movs	r1, #4
 8001c48:	4091      	lsls	r1, r2
 8001c4a:	000a      	movs	r2, r1
 8001c4c:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d100      	bne.n	8001c58 <HAL_DMA_IRQHandler+0x6e>
 8001c56:	e071      	b.n	8001d3c <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c5c:	687a      	ldr	r2, [r7, #4]
 8001c5e:	0010      	movs	r0, r2
 8001c60:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 8001c62:	e06b      	b.n	8001d3c <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c68:	221c      	movs	r2, #28
 8001c6a:	4013      	ands	r3, r2
 8001c6c:	2202      	movs	r2, #2
 8001c6e:	409a      	lsls	r2, r3
 8001c70:	0013      	movs	r3, r2
 8001c72:	68fa      	ldr	r2, [r7, #12]
 8001c74:	4013      	ands	r3, r2
 8001c76:	d02d      	beq.n	8001cd4 <HAL_DMA_IRQHandler+0xea>
 8001c78:	68bb      	ldr	r3, [r7, #8]
 8001c7a:	2202      	movs	r2, #2
 8001c7c:	4013      	ands	r3, r2
 8001c7e:	d029      	beq.n	8001cd4 <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	2220      	movs	r2, #32
 8001c88:	4013      	ands	r3, r2
 8001c8a:	d10b      	bne.n	8001ca4 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	681a      	ldr	r2, [r3, #0]
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	210a      	movs	r1, #10
 8001c98:	438a      	bics	r2, r1
 8001c9a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2225      	movs	r2, #37	@ 0x25
 8001ca0:	2101      	movs	r1, #1
 8001ca2:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ca8:	221c      	movs	r2, #28
 8001caa:	401a      	ands	r2, r3
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cb0:	2102      	movs	r1, #2
 8001cb2:	4091      	lsls	r1, r2
 8001cb4:	000a      	movs	r2, r1
 8001cb6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	2224      	movs	r2, #36	@ 0x24
 8001cbc:	2100      	movs	r1, #0
 8001cbe:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d039      	beq.n	8001d3c <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ccc:	687a      	ldr	r2, [r7, #4]
 8001cce:	0010      	movs	r0, r2
 8001cd0:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001cd2:	e033      	b.n	8001d3c <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cd8:	221c      	movs	r2, #28
 8001cda:	4013      	ands	r3, r2
 8001cdc:	2208      	movs	r2, #8
 8001cde:	409a      	lsls	r2, r3
 8001ce0:	0013      	movs	r3, r2
 8001ce2:	68fa      	ldr	r2, [r7, #12]
 8001ce4:	4013      	ands	r3, r2
 8001ce6:	d02a      	beq.n	8001d3e <HAL_DMA_IRQHandler+0x154>
 8001ce8:	68bb      	ldr	r3, [r7, #8]
 8001cea:	2208      	movs	r2, #8
 8001cec:	4013      	ands	r3, r2
 8001cee:	d026      	beq.n	8001d3e <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	681a      	ldr	r2, [r3, #0]
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	210e      	movs	r1, #14
 8001cfc:	438a      	bics	r2, r1
 8001cfe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d04:	221c      	movs	r2, #28
 8001d06:	401a      	ands	r2, r3
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d0c:	2101      	movs	r1, #1
 8001d0e:	4091      	lsls	r1, r2
 8001d10:	000a      	movs	r2, r1
 8001d12:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2201      	movs	r2, #1
 8001d18:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	2225      	movs	r2, #37	@ 0x25
 8001d1e:	2101      	movs	r1, #1
 8001d20:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	2224      	movs	r2, #36	@ 0x24
 8001d26:	2100      	movs	r1, #0
 8001d28:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d005      	beq.n	8001d3e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d36:	687a      	ldr	r2, [r7, #4]
 8001d38:	0010      	movs	r0, r2
 8001d3a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001d3c:	46c0      	nop			@ (mov r8, r8)
 8001d3e:	46c0      	nop			@ (mov r8, r8)
}
 8001d40:	46bd      	mov	sp, r7
 8001d42:	b004      	add	sp, #16
 8001d44:	bd80      	pop	{r7, pc}

08001d46 <HAL_DMA_GetError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8001d46:	b580      	push	{r7, lr}
 8001d48:	b082      	sub	sp, #8
 8001d4a:	af00      	add	r7, sp, #0
 8001d4c:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8001d52:	0018      	movs	r0, r3
 8001d54:	46bd      	mov	sp, r7
 8001d56:	b002      	add	sp, #8
 8001d58:	bd80      	pop	{r7, pc}

08001d5a <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d5a:	b580      	push	{r7, lr}
 8001d5c:	b084      	sub	sp, #16
 8001d5e:	af00      	add	r7, sp, #0
 8001d60:	60f8      	str	r0, [r7, #12]
 8001d62:	60b9      	str	r1, [r7, #8]
 8001d64:	607a      	str	r2, [r7, #4]
 8001d66:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d6c:	221c      	movs	r2, #28
 8001d6e:	401a      	ands	r2, r3
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d74:	2101      	movs	r1, #1
 8001d76:	4091      	lsls	r1, r2
 8001d78:	000a      	movs	r2, r1
 8001d7a:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	683a      	ldr	r2, [r7, #0]
 8001d82:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	689b      	ldr	r3, [r3, #8]
 8001d88:	2b10      	cmp	r3, #16
 8001d8a:	d108      	bne.n	8001d9e <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	687a      	ldr	r2, [r7, #4]
 8001d92:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	68ba      	ldr	r2, [r7, #8]
 8001d9a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001d9c:	e007      	b.n	8001dae <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	68ba      	ldr	r2, [r7, #8]
 8001da4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	687a      	ldr	r2, [r7, #4]
 8001dac:	60da      	str	r2, [r3, #12]
}
 8001dae:	46c0      	nop			@ (mov r8, r8)
 8001db0:	46bd      	mov	sp, r7
 8001db2:	b004      	add	sp, #16
 8001db4:	bd80      	pop	{r7, pc}
	...

08001db8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b086      	sub	sp, #24
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
 8001dc0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001dce:	e155      	b.n	800207c <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	2101      	movs	r1, #1
 8001dd6:	697a      	ldr	r2, [r7, #20]
 8001dd8:	4091      	lsls	r1, r2
 8001dda:	000a      	movs	r2, r1
 8001ddc:	4013      	ands	r3, r2
 8001dde:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d100      	bne.n	8001de8 <HAL_GPIO_Init+0x30>
 8001de6:	e146      	b.n	8002076 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	2203      	movs	r2, #3
 8001dee:	4013      	ands	r3, r2
 8001df0:	2b01      	cmp	r3, #1
 8001df2:	d005      	beq.n	8001e00 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	2203      	movs	r2, #3
 8001dfa:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001dfc:	2b02      	cmp	r3, #2
 8001dfe:	d130      	bne.n	8001e62 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	689b      	ldr	r3, [r3, #8]
 8001e04:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8001e06:	697b      	ldr	r3, [r7, #20]
 8001e08:	005b      	lsls	r3, r3, #1
 8001e0a:	2203      	movs	r2, #3
 8001e0c:	409a      	lsls	r2, r3
 8001e0e:	0013      	movs	r3, r2
 8001e10:	43da      	mvns	r2, r3
 8001e12:	693b      	ldr	r3, [r7, #16]
 8001e14:	4013      	ands	r3, r2
 8001e16:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	68da      	ldr	r2, [r3, #12]
 8001e1c:	697b      	ldr	r3, [r7, #20]
 8001e1e:	005b      	lsls	r3, r3, #1
 8001e20:	409a      	lsls	r2, r3
 8001e22:	0013      	movs	r3, r2
 8001e24:	693a      	ldr	r2, [r7, #16]
 8001e26:	4313      	orrs	r3, r2
 8001e28:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	693a      	ldr	r2, [r7, #16]
 8001e2e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	685b      	ldr	r3, [r3, #4]
 8001e34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001e36:	2201      	movs	r2, #1
 8001e38:	697b      	ldr	r3, [r7, #20]
 8001e3a:	409a      	lsls	r2, r3
 8001e3c:	0013      	movs	r3, r2
 8001e3e:	43da      	mvns	r2, r3
 8001e40:	693b      	ldr	r3, [r7, #16]
 8001e42:	4013      	ands	r3, r2
 8001e44:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	685b      	ldr	r3, [r3, #4]
 8001e4a:	091b      	lsrs	r3, r3, #4
 8001e4c:	2201      	movs	r2, #1
 8001e4e:	401a      	ands	r2, r3
 8001e50:	697b      	ldr	r3, [r7, #20]
 8001e52:	409a      	lsls	r2, r3
 8001e54:	0013      	movs	r3, r2
 8001e56:	693a      	ldr	r2, [r7, #16]
 8001e58:	4313      	orrs	r3, r2
 8001e5a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	693a      	ldr	r2, [r7, #16]
 8001e60:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	2203      	movs	r2, #3
 8001e68:	4013      	ands	r3, r2
 8001e6a:	2b03      	cmp	r3, #3
 8001e6c:	d017      	beq.n	8001e9e <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	68db      	ldr	r3, [r3, #12]
 8001e72:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001e74:	697b      	ldr	r3, [r7, #20]
 8001e76:	005b      	lsls	r3, r3, #1
 8001e78:	2203      	movs	r2, #3
 8001e7a:	409a      	lsls	r2, r3
 8001e7c:	0013      	movs	r3, r2
 8001e7e:	43da      	mvns	r2, r3
 8001e80:	693b      	ldr	r3, [r7, #16]
 8001e82:	4013      	ands	r3, r2
 8001e84:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	689a      	ldr	r2, [r3, #8]
 8001e8a:	697b      	ldr	r3, [r7, #20]
 8001e8c:	005b      	lsls	r3, r3, #1
 8001e8e:	409a      	lsls	r2, r3
 8001e90:	0013      	movs	r3, r2
 8001e92:	693a      	ldr	r2, [r7, #16]
 8001e94:	4313      	orrs	r3, r2
 8001e96:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	693a      	ldr	r2, [r7, #16]
 8001e9c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	2203      	movs	r2, #3
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	2b02      	cmp	r3, #2
 8001ea8:	d123      	bne.n	8001ef2 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001eaa:	697b      	ldr	r3, [r7, #20]
 8001eac:	08da      	lsrs	r2, r3, #3
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	3208      	adds	r2, #8
 8001eb2:	0092      	lsls	r2, r2, #2
 8001eb4:	58d3      	ldr	r3, [r2, r3]
 8001eb6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	2207      	movs	r2, #7
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	009b      	lsls	r3, r3, #2
 8001ec0:	220f      	movs	r2, #15
 8001ec2:	409a      	lsls	r2, r3
 8001ec4:	0013      	movs	r3, r2
 8001ec6:	43da      	mvns	r2, r3
 8001ec8:	693b      	ldr	r3, [r7, #16]
 8001eca:	4013      	ands	r3, r2
 8001ecc:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	691a      	ldr	r2, [r3, #16]
 8001ed2:	697b      	ldr	r3, [r7, #20]
 8001ed4:	2107      	movs	r1, #7
 8001ed6:	400b      	ands	r3, r1
 8001ed8:	009b      	lsls	r3, r3, #2
 8001eda:	409a      	lsls	r2, r3
 8001edc:	0013      	movs	r3, r2
 8001ede:	693a      	ldr	r2, [r7, #16]
 8001ee0:	4313      	orrs	r3, r2
 8001ee2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	08da      	lsrs	r2, r3, #3
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	3208      	adds	r2, #8
 8001eec:	0092      	lsls	r2, r2, #2
 8001eee:	6939      	ldr	r1, [r7, #16]
 8001ef0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	005b      	lsls	r3, r3, #1
 8001efc:	2203      	movs	r2, #3
 8001efe:	409a      	lsls	r2, r3
 8001f00:	0013      	movs	r3, r2
 8001f02:	43da      	mvns	r2, r3
 8001f04:	693b      	ldr	r3, [r7, #16]
 8001f06:	4013      	ands	r3, r2
 8001f08:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	685b      	ldr	r3, [r3, #4]
 8001f0e:	2203      	movs	r2, #3
 8001f10:	401a      	ands	r2, r3
 8001f12:	697b      	ldr	r3, [r7, #20]
 8001f14:	005b      	lsls	r3, r3, #1
 8001f16:	409a      	lsls	r2, r3
 8001f18:	0013      	movs	r3, r2
 8001f1a:	693a      	ldr	r2, [r7, #16]
 8001f1c:	4313      	orrs	r3, r2
 8001f1e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	693a      	ldr	r2, [r7, #16]
 8001f24:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	685a      	ldr	r2, [r3, #4]
 8001f2a:	23c0      	movs	r3, #192	@ 0xc0
 8001f2c:	029b      	lsls	r3, r3, #10
 8001f2e:	4013      	ands	r3, r2
 8001f30:	d100      	bne.n	8001f34 <HAL_GPIO_Init+0x17c>
 8001f32:	e0a0      	b.n	8002076 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f34:	4b57      	ldr	r3, [pc, #348]	@ (8002094 <HAL_GPIO_Init+0x2dc>)
 8001f36:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001f38:	4b56      	ldr	r3, [pc, #344]	@ (8002094 <HAL_GPIO_Init+0x2dc>)
 8001f3a:	2101      	movs	r1, #1
 8001f3c:	430a      	orrs	r2, r1
 8001f3e:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001f40:	4a55      	ldr	r2, [pc, #340]	@ (8002098 <HAL_GPIO_Init+0x2e0>)
 8001f42:	697b      	ldr	r3, [r7, #20]
 8001f44:	089b      	lsrs	r3, r3, #2
 8001f46:	3302      	adds	r3, #2
 8001f48:	009b      	lsls	r3, r3, #2
 8001f4a:	589b      	ldr	r3, [r3, r2]
 8001f4c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001f4e:	697b      	ldr	r3, [r7, #20]
 8001f50:	2203      	movs	r2, #3
 8001f52:	4013      	ands	r3, r2
 8001f54:	009b      	lsls	r3, r3, #2
 8001f56:	220f      	movs	r2, #15
 8001f58:	409a      	lsls	r2, r3
 8001f5a:	0013      	movs	r3, r2
 8001f5c:	43da      	mvns	r2, r3
 8001f5e:	693b      	ldr	r3, [r7, #16]
 8001f60:	4013      	ands	r3, r2
 8001f62:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001f64:	687a      	ldr	r2, [r7, #4]
 8001f66:	23a0      	movs	r3, #160	@ 0xa0
 8001f68:	05db      	lsls	r3, r3, #23
 8001f6a:	429a      	cmp	r2, r3
 8001f6c:	d01f      	beq.n	8001fae <HAL_GPIO_Init+0x1f6>
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	4a4a      	ldr	r2, [pc, #296]	@ (800209c <HAL_GPIO_Init+0x2e4>)
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d019      	beq.n	8001faa <HAL_GPIO_Init+0x1f2>
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	4a49      	ldr	r2, [pc, #292]	@ (80020a0 <HAL_GPIO_Init+0x2e8>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d013      	beq.n	8001fa6 <HAL_GPIO_Init+0x1ee>
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	4a48      	ldr	r2, [pc, #288]	@ (80020a4 <HAL_GPIO_Init+0x2ec>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d00d      	beq.n	8001fa2 <HAL_GPIO_Init+0x1ea>
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	4a47      	ldr	r2, [pc, #284]	@ (80020a8 <HAL_GPIO_Init+0x2f0>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d007      	beq.n	8001f9e <HAL_GPIO_Init+0x1e6>
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	4a46      	ldr	r2, [pc, #280]	@ (80020ac <HAL_GPIO_Init+0x2f4>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d101      	bne.n	8001f9a <HAL_GPIO_Init+0x1e2>
 8001f96:	2305      	movs	r3, #5
 8001f98:	e00a      	b.n	8001fb0 <HAL_GPIO_Init+0x1f8>
 8001f9a:	2306      	movs	r3, #6
 8001f9c:	e008      	b.n	8001fb0 <HAL_GPIO_Init+0x1f8>
 8001f9e:	2304      	movs	r3, #4
 8001fa0:	e006      	b.n	8001fb0 <HAL_GPIO_Init+0x1f8>
 8001fa2:	2303      	movs	r3, #3
 8001fa4:	e004      	b.n	8001fb0 <HAL_GPIO_Init+0x1f8>
 8001fa6:	2302      	movs	r3, #2
 8001fa8:	e002      	b.n	8001fb0 <HAL_GPIO_Init+0x1f8>
 8001faa:	2301      	movs	r3, #1
 8001fac:	e000      	b.n	8001fb0 <HAL_GPIO_Init+0x1f8>
 8001fae:	2300      	movs	r3, #0
 8001fb0:	697a      	ldr	r2, [r7, #20]
 8001fb2:	2103      	movs	r1, #3
 8001fb4:	400a      	ands	r2, r1
 8001fb6:	0092      	lsls	r2, r2, #2
 8001fb8:	4093      	lsls	r3, r2
 8001fba:	693a      	ldr	r2, [r7, #16]
 8001fbc:	4313      	orrs	r3, r2
 8001fbe:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001fc0:	4935      	ldr	r1, [pc, #212]	@ (8002098 <HAL_GPIO_Init+0x2e0>)
 8001fc2:	697b      	ldr	r3, [r7, #20]
 8001fc4:	089b      	lsrs	r3, r3, #2
 8001fc6:	3302      	adds	r3, #2
 8001fc8:	009b      	lsls	r3, r3, #2
 8001fca:	693a      	ldr	r2, [r7, #16]
 8001fcc:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001fce:	4b38      	ldr	r3, [pc, #224]	@ (80020b0 <HAL_GPIO_Init+0x2f8>)
 8001fd0:	689b      	ldr	r3, [r3, #8]
 8001fd2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	43da      	mvns	r2, r3
 8001fd8:	693b      	ldr	r3, [r7, #16]
 8001fda:	4013      	ands	r3, r2
 8001fdc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	685a      	ldr	r2, [r3, #4]
 8001fe2:	2380      	movs	r3, #128	@ 0x80
 8001fe4:	035b      	lsls	r3, r3, #13
 8001fe6:	4013      	ands	r3, r2
 8001fe8:	d003      	beq.n	8001ff2 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8001fea:	693a      	ldr	r2, [r7, #16]
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	4313      	orrs	r3, r2
 8001ff0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001ff2:	4b2f      	ldr	r3, [pc, #188]	@ (80020b0 <HAL_GPIO_Init+0x2f8>)
 8001ff4:	693a      	ldr	r2, [r7, #16]
 8001ff6:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001ff8:	4b2d      	ldr	r3, [pc, #180]	@ (80020b0 <HAL_GPIO_Init+0x2f8>)
 8001ffa:	68db      	ldr	r3, [r3, #12]
 8001ffc:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	43da      	mvns	r2, r3
 8002002:	693b      	ldr	r3, [r7, #16]
 8002004:	4013      	ands	r3, r2
 8002006:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	685a      	ldr	r2, [r3, #4]
 800200c:	2380      	movs	r3, #128	@ 0x80
 800200e:	039b      	lsls	r3, r3, #14
 8002010:	4013      	ands	r3, r2
 8002012:	d003      	beq.n	800201c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8002014:	693a      	ldr	r2, [r7, #16]
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	4313      	orrs	r3, r2
 800201a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800201c:	4b24      	ldr	r3, [pc, #144]	@ (80020b0 <HAL_GPIO_Init+0x2f8>)
 800201e:	693a      	ldr	r2, [r7, #16]
 8002020:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8002022:	4b23      	ldr	r3, [pc, #140]	@ (80020b0 <HAL_GPIO_Init+0x2f8>)
 8002024:	685b      	ldr	r3, [r3, #4]
 8002026:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	43da      	mvns	r2, r3
 800202c:	693b      	ldr	r3, [r7, #16]
 800202e:	4013      	ands	r3, r2
 8002030:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002032:	683b      	ldr	r3, [r7, #0]
 8002034:	685a      	ldr	r2, [r3, #4]
 8002036:	2380      	movs	r3, #128	@ 0x80
 8002038:	029b      	lsls	r3, r3, #10
 800203a:	4013      	ands	r3, r2
 800203c:	d003      	beq.n	8002046 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 800203e:	693a      	ldr	r2, [r7, #16]
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	4313      	orrs	r3, r2
 8002044:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002046:	4b1a      	ldr	r3, [pc, #104]	@ (80020b0 <HAL_GPIO_Init+0x2f8>)
 8002048:	693a      	ldr	r2, [r7, #16]
 800204a:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800204c:	4b18      	ldr	r3, [pc, #96]	@ (80020b0 <HAL_GPIO_Init+0x2f8>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	43da      	mvns	r2, r3
 8002056:	693b      	ldr	r3, [r7, #16]
 8002058:	4013      	ands	r3, r2
 800205a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	685a      	ldr	r2, [r3, #4]
 8002060:	2380      	movs	r3, #128	@ 0x80
 8002062:	025b      	lsls	r3, r3, #9
 8002064:	4013      	ands	r3, r2
 8002066:	d003      	beq.n	8002070 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8002068:	693a      	ldr	r2, [r7, #16]
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	4313      	orrs	r3, r2
 800206e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002070:	4b0f      	ldr	r3, [pc, #60]	@ (80020b0 <HAL_GPIO_Init+0x2f8>)
 8002072:	693a      	ldr	r2, [r7, #16]
 8002074:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8002076:	697b      	ldr	r3, [r7, #20]
 8002078:	3301      	adds	r3, #1
 800207a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	681a      	ldr	r2, [r3, #0]
 8002080:	697b      	ldr	r3, [r7, #20]
 8002082:	40da      	lsrs	r2, r3
 8002084:	1e13      	subs	r3, r2, #0
 8002086:	d000      	beq.n	800208a <HAL_GPIO_Init+0x2d2>
 8002088:	e6a2      	b.n	8001dd0 <HAL_GPIO_Init+0x18>
  }
}
 800208a:	46c0      	nop			@ (mov r8, r8)
 800208c:	46c0      	nop			@ (mov r8, r8)
 800208e:	46bd      	mov	sp, r7
 8002090:	b006      	add	sp, #24
 8002092:	bd80      	pop	{r7, pc}
 8002094:	40021000 	.word	0x40021000
 8002098:	40010000 	.word	0x40010000
 800209c:	50000400 	.word	0x50000400
 80020a0:	50000800 	.word	0x50000800
 80020a4:	50000c00 	.word	0x50000c00
 80020a8:	50001000 	.word	0x50001000
 80020ac:	50001c00 	.word	0x50001c00
 80020b0:	40010400 	.word	0x40010400

080020b4 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b082      	sub	sp, #8
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
 80020bc:	0008      	movs	r0, r1
 80020be:	0011      	movs	r1, r2
 80020c0:	1cbb      	adds	r3, r7, #2
 80020c2:	1c02      	adds	r2, r0, #0
 80020c4:	801a      	strh	r2, [r3, #0]
 80020c6:	1c7b      	adds	r3, r7, #1
 80020c8:	1c0a      	adds	r2, r1, #0
 80020ca:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80020cc:	1c7b      	adds	r3, r7, #1
 80020ce:	781b      	ldrb	r3, [r3, #0]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d004      	beq.n	80020de <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 80020d4:	1cbb      	adds	r3, r7, #2
 80020d6:	881a      	ldrh	r2, [r3, #0]
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80020dc:	e003      	b.n	80020e6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 80020de:	1cbb      	adds	r3, r7, #2
 80020e0:	881a      	ldrh	r2, [r3, #0]
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80020e6:	46c0      	nop			@ (mov r8, r8)
 80020e8:	46bd      	mov	sp, r7
 80020ea:	b002      	add	sp, #8
 80020ec:	bd80      	pop	{r7, pc}
	...

080020f0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b082      	sub	sp, #8
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d101      	bne.n	8002102 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80020fe:	2301      	movs	r3, #1
 8002100:	e08f      	b.n	8002222 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2241      	movs	r2, #65	@ 0x41
 8002106:	5c9b      	ldrb	r3, [r3, r2]
 8002108:	b2db      	uxtb	r3, r3
 800210a:	2b00      	cmp	r3, #0
 800210c:	d107      	bne.n	800211e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	2240      	movs	r2, #64	@ 0x40
 8002112:	2100      	movs	r1, #0
 8002114:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	0018      	movs	r0, r3
 800211a:	f7fe fa5d 	bl	80005d8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2241      	movs	r2, #65	@ 0x41
 8002122:	2124      	movs	r1, #36	@ 0x24
 8002124:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	681a      	ldr	r2, [r3, #0]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	2101      	movs	r1, #1
 8002132:	438a      	bics	r2, r1
 8002134:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	685a      	ldr	r2, [r3, #4]
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	493b      	ldr	r1, [pc, #236]	@ (800222c <HAL_I2C_Init+0x13c>)
 8002140:	400a      	ands	r2, r1
 8002142:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	689a      	ldr	r2, [r3, #8]
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4938      	ldr	r1, [pc, #224]	@ (8002230 <HAL_I2C_Init+0x140>)
 8002150:	400a      	ands	r2, r1
 8002152:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	68db      	ldr	r3, [r3, #12]
 8002158:	2b01      	cmp	r3, #1
 800215a:	d108      	bne.n	800216e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	689a      	ldr	r2, [r3, #8]
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	2180      	movs	r1, #128	@ 0x80
 8002166:	0209      	lsls	r1, r1, #8
 8002168:	430a      	orrs	r2, r1
 800216a:	609a      	str	r2, [r3, #8]
 800216c:	e007      	b.n	800217e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	689a      	ldr	r2, [r3, #8]
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	2184      	movs	r1, #132	@ 0x84
 8002178:	0209      	lsls	r1, r1, #8
 800217a:	430a      	orrs	r2, r1
 800217c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	68db      	ldr	r3, [r3, #12]
 8002182:	2b02      	cmp	r3, #2
 8002184:	d109      	bne.n	800219a <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	685a      	ldr	r2, [r3, #4]
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	2180      	movs	r1, #128	@ 0x80
 8002192:	0109      	lsls	r1, r1, #4
 8002194:	430a      	orrs	r2, r1
 8002196:	605a      	str	r2, [r3, #4]
 8002198:	e007      	b.n	80021aa <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	685a      	ldr	r2, [r3, #4]
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	4923      	ldr	r1, [pc, #140]	@ (8002234 <HAL_I2C_Init+0x144>)
 80021a6:	400a      	ands	r2, r1
 80021a8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	685a      	ldr	r2, [r3, #4]
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4920      	ldr	r1, [pc, #128]	@ (8002238 <HAL_I2C_Init+0x148>)
 80021b6:	430a      	orrs	r2, r1
 80021b8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	68da      	ldr	r2, [r3, #12]
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	491a      	ldr	r1, [pc, #104]	@ (8002230 <HAL_I2C_Init+0x140>)
 80021c6:	400a      	ands	r2, r1
 80021c8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	691a      	ldr	r2, [r3, #16]
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	695b      	ldr	r3, [r3, #20]
 80021d2:	431a      	orrs	r2, r3
 80021d4:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	699b      	ldr	r3, [r3, #24]
 80021da:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	430a      	orrs	r2, r1
 80021e2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	69d9      	ldr	r1, [r3, #28]
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6a1a      	ldr	r2, [r3, #32]
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	430a      	orrs	r2, r1
 80021f2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	681a      	ldr	r2, [r3, #0]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	2101      	movs	r1, #1
 8002200:	430a      	orrs	r2, r1
 8002202:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2200      	movs	r2, #0
 8002208:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	2241      	movs	r2, #65	@ 0x41
 800220e:	2120      	movs	r1, #32
 8002210:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	2200      	movs	r2, #0
 8002216:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2242      	movs	r2, #66	@ 0x42
 800221c:	2100      	movs	r1, #0
 800221e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002220:	2300      	movs	r3, #0
}
 8002222:	0018      	movs	r0, r3
 8002224:	46bd      	mov	sp, r7
 8002226:	b002      	add	sp, #8
 8002228:	bd80      	pop	{r7, pc}
 800222a:	46c0      	nop			@ (mov r8, r8)
 800222c:	f0ffffff 	.word	0xf0ffffff
 8002230:	ffff7fff 	.word	0xffff7fff
 8002234:	fffff7ff 	.word	0xfffff7ff
 8002238:	02008000 	.word	0x02008000

0800223c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800223c:	b590      	push	{r4, r7, lr}
 800223e:	b089      	sub	sp, #36	@ 0x24
 8002240:	af02      	add	r7, sp, #8
 8002242:	60f8      	str	r0, [r7, #12]
 8002244:	0008      	movs	r0, r1
 8002246:	607a      	str	r2, [r7, #4]
 8002248:	0019      	movs	r1, r3
 800224a:	230a      	movs	r3, #10
 800224c:	18fb      	adds	r3, r7, r3
 800224e:	1c02      	adds	r2, r0, #0
 8002250:	801a      	strh	r2, [r3, #0]
 8002252:	2308      	movs	r3, #8
 8002254:	18fb      	adds	r3, r7, r3
 8002256:	1c0a      	adds	r2, r1, #0
 8002258:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	2241      	movs	r2, #65	@ 0x41
 800225e:	5c9b      	ldrb	r3, [r3, r2]
 8002260:	b2db      	uxtb	r3, r3
 8002262:	2b20      	cmp	r3, #32
 8002264:	d000      	beq.n	8002268 <HAL_I2C_Master_Transmit+0x2c>
 8002266:	e10a      	b.n	800247e <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	2240      	movs	r2, #64	@ 0x40
 800226c:	5c9b      	ldrb	r3, [r3, r2]
 800226e:	2b01      	cmp	r3, #1
 8002270:	d101      	bne.n	8002276 <HAL_I2C_Master_Transmit+0x3a>
 8002272:	2302      	movs	r3, #2
 8002274:	e104      	b.n	8002480 <HAL_I2C_Master_Transmit+0x244>
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	2240      	movs	r2, #64	@ 0x40
 800227a:	2101      	movs	r1, #1
 800227c:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800227e:	f7ff fa3b 	bl	80016f8 <HAL_GetTick>
 8002282:	0003      	movs	r3, r0
 8002284:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002286:	2380      	movs	r3, #128	@ 0x80
 8002288:	0219      	lsls	r1, r3, #8
 800228a:	68f8      	ldr	r0, [r7, #12]
 800228c:	693b      	ldr	r3, [r7, #16]
 800228e:	9300      	str	r3, [sp, #0]
 8002290:	2319      	movs	r3, #25
 8002292:	2201      	movs	r2, #1
 8002294:	f000 fb22 	bl	80028dc <I2C_WaitOnFlagUntilTimeout>
 8002298:	1e03      	subs	r3, r0, #0
 800229a:	d001      	beq.n	80022a0 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 800229c:	2301      	movs	r3, #1
 800229e:	e0ef      	b.n	8002480 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	2241      	movs	r2, #65	@ 0x41
 80022a4:	2121      	movs	r1, #33	@ 0x21
 80022a6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	2242      	movs	r2, #66	@ 0x42
 80022ac:	2110      	movs	r1, #16
 80022ae:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	2200      	movs	r2, #0
 80022b4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	687a      	ldr	r2, [r7, #4]
 80022ba:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	2208      	movs	r2, #8
 80022c0:	18ba      	adds	r2, r7, r2
 80022c2:	8812      	ldrh	r2, [r2, #0]
 80022c4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	2200      	movs	r2, #0
 80022ca:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022d0:	b29b      	uxth	r3, r3
 80022d2:	2bff      	cmp	r3, #255	@ 0xff
 80022d4:	d906      	bls.n	80022e4 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	22ff      	movs	r2, #255	@ 0xff
 80022da:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80022dc:	2380      	movs	r3, #128	@ 0x80
 80022de:	045b      	lsls	r3, r3, #17
 80022e0:	617b      	str	r3, [r7, #20]
 80022e2:	e007      	b.n	80022f4 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022e8:	b29a      	uxth	r2, r3
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80022ee:	2380      	movs	r3, #128	@ 0x80
 80022f0:	049b      	lsls	r3, r3, #18
 80022f2:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d027      	beq.n	800234c <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002300:	781a      	ldrb	r2, [r3, #0]
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800230c:	1c5a      	adds	r2, r3, #1
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002316:	b29b      	uxth	r3, r3
 8002318:	3b01      	subs	r3, #1
 800231a:	b29a      	uxth	r2, r3
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002324:	3b01      	subs	r3, #1
 8002326:	b29a      	uxth	r2, r3
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002330:	b2db      	uxtb	r3, r3
 8002332:	3301      	adds	r3, #1
 8002334:	b2da      	uxtb	r2, r3
 8002336:	697c      	ldr	r4, [r7, #20]
 8002338:	230a      	movs	r3, #10
 800233a:	18fb      	adds	r3, r7, r3
 800233c:	8819      	ldrh	r1, [r3, #0]
 800233e:	68f8      	ldr	r0, [r7, #12]
 8002340:	4b51      	ldr	r3, [pc, #324]	@ (8002488 <HAL_I2C_Master_Transmit+0x24c>)
 8002342:	9300      	str	r3, [sp, #0]
 8002344:	0023      	movs	r3, r4
 8002346:	f000 fd41 	bl	8002dcc <I2C_TransferConfig>
 800234a:	e06f      	b.n	800242c <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002350:	b2da      	uxtb	r2, r3
 8002352:	697c      	ldr	r4, [r7, #20]
 8002354:	230a      	movs	r3, #10
 8002356:	18fb      	adds	r3, r7, r3
 8002358:	8819      	ldrh	r1, [r3, #0]
 800235a:	68f8      	ldr	r0, [r7, #12]
 800235c:	4b4a      	ldr	r3, [pc, #296]	@ (8002488 <HAL_I2C_Master_Transmit+0x24c>)
 800235e:	9300      	str	r3, [sp, #0]
 8002360:	0023      	movs	r3, r4
 8002362:	f000 fd33 	bl	8002dcc <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002366:	e061      	b.n	800242c <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002368:	693a      	ldr	r2, [r7, #16]
 800236a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	0018      	movs	r0, r3
 8002370:	f000 fb0c 	bl	800298c <I2C_WaitOnTXISFlagUntilTimeout>
 8002374:	1e03      	subs	r3, r0, #0
 8002376:	d001      	beq.n	800237c <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 8002378:	2301      	movs	r3, #1
 800237a:	e081      	b.n	8002480 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002380:	781a      	ldrb	r2, [r3, #0]
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800238c:	1c5a      	adds	r2, r3, #1
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002396:	b29b      	uxth	r3, r3
 8002398:	3b01      	subs	r3, #1
 800239a:	b29a      	uxth	r2, r3
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023a4:	3b01      	subs	r3, #1
 80023a6:	b29a      	uxth	r2, r3
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023b0:	b29b      	uxth	r3, r3
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d03a      	beq.n	800242c <HAL_I2C_Master_Transmit+0x1f0>
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d136      	bne.n	800242c <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80023be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80023c0:	68f8      	ldr	r0, [r7, #12]
 80023c2:	693b      	ldr	r3, [r7, #16]
 80023c4:	9300      	str	r3, [sp, #0]
 80023c6:	0013      	movs	r3, r2
 80023c8:	2200      	movs	r2, #0
 80023ca:	2180      	movs	r1, #128	@ 0x80
 80023cc:	f000 fa86 	bl	80028dc <I2C_WaitOnFlagUntilTimeout>
 80023d0:	1e03      	subs	r3, r0, #0
 80023d2:	d001      	beq.n	80023d8 <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 80023d4:	2301      	movs	r3, #1
 80023d6:	e053      	b.n	8002480 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023dc:	b29b      	uxth	r3, r3
 80023de:	2bff      	cmp	r3, #255	@ 0xff
 80023e0:	d911      	bls.n	8002406 <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	22ff      	movs	r2, #255	@ 0xff
 80023e6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023ec:	b2da      	uxtb	r2, r3
 80023ee:	2380      	movs	r3, #128	@ 0x80
 80023f0:	045c      	lsls	r4, r3, #17
 80023f2:	230a      	movs	r3, #10
 80023f4:	18fb      	adds	r3, r7, r3
 80023f6:	8819      	ldrh	r1, [r3, #0]
 80023f8:	68f8      	ldr	r0, [r7, #12]
 80023fa:	2300      	movs	r3, #0
 80023fc:	9300      	str	r3, [sp, #0]
 80023fe:	0023      	movs	r3, r4
 8002400:	f000 fce4 	bl	8002dcc <I2C_TransferConfig>
 8002404:	e012      	b.n	800242c <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800240a:	b29a      	uxth	r2, r3
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002414:	b2da      	uxtb	r2, r3
 8002416:	2380      	movs	r3, #128	@ 0x80
 8002418:	049c      	lsls	r4, r3, #18
 800241a:	230a      	movs	r3, #10
 800241c:	18fb      	adds	r3, r7, r3
 800241e:	8819      	ldrh	r1, [r3, #0]
 8002420:	68f8      	ldr	r0, [r7, #12]
 8002422:	2300      	movs	r3, #0
 8002424:	9300      	str	r3, [sp, #0]
 8002426:	0023      	movs	r3, r4
 8002428:	f000 fcd0 	bl	8002dcc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002430:	b29b      	uxth	r3, r3
 8002432:	2b00      	cmp	r3, #0
 8002434:	d198      	bne.n	8002368 <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002436:	693a      	ldr	r2, [r7, #16]
 8002438:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	0018      	movs	r0, r3
 800243e:	f000 faeb 	bl	8002a18 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002442:	1e03      	subs	r3, r0, #0
 8002444:	d001      	beq.n	800244a <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 8002446:	2301      	movs	r3, #1
 8002448:	e01a      	b.n	8002480 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	2220      	movs	r2, #32
 8002450:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	685a      	ldr	r2, [r3, #4]
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	490b      	ldr	r1, [pc, #44]	@ (800248c <HAL_I2C_Master_Transmit+0x250>)
 800245e:	400a      	ands	r2, r1
 8002460:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	2241      	movs	r2, #65	@ 0x41
 8002466:	2120      	movs	r1, #32
 8002468:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	2242      	movs	r2, #66	@ 0x42
 800246e:	2100      	movs	r1, #0
 8002470:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	2240      	movs	r2, #64	@ 0x40
 8002476:	2100      	movs	r1, #0
 8002478:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800247a:	2300      	movs	r3, #0
 800247c:	e000      	b.n	8002480 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 800247e:	2302      	movs	r3, #2
  }
}
 8002480:	0018      	movs	r0, r3
 8002482:	46bd      	mov	sp, r7
 8002484:	b007      	add	sp, #28
 8002486:	bd90      	pop	{r4, r7, pc}
 8002488:	80002000 	.word	0x80002000
 800248c:	fe00e800 	.word	0xfe00e800

08002490 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8002490:	b590      	push	{r4, r7, lr}
 8002492:	b089      	sub	sp, #36	@ 0x24
 8002494:	af02      	add	r7, sp, #8
 8002496:	60f8      	str	r0, [r7, #12]
 8002498:	0008      	movs	r0, r1
 800249a:	607a      	str	r2, [r7, #4]
 800249c:	0019      	movs	r1, r3
 800249e:	230a      	movs	r3, #10
 80024a0:	18fb      	adds	r3, r7, r3
 80024a2:	1c02      	adds	r2, r0, #0
 80024a4:	801a      	strh	r2, [r3, #0]
 80024a6:	2308      	movs	r3, #8
 80024a8:	18fb      	adds	r3, r7, r3
 80024aa:	1c0a      	adds	r2, r1, #0
 80024ac:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	2241      	movs	r2, #65	@ 0x41
 80024b2:	5c9b      	ldrb	r3, [r3, r2]
 80024b4:	b2db      	uxtb	r3, r3
 80024b6:	2b20      	cmp	r3, #32
 80024b8:	d000      	beq.n	80024bc <HAL_I2C_Master_Receive+0x2c>
 80024ba:	e0e8      	b.n	800268e <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	2240      	movs	r2, #64	@ 0x40
 80024c0:	5c9b      	ldrb	r3, [r3, r2]
 80024c2:	2b01      	cmp	r3, #1
 80024c4:	d101      	bne.n	80024ca <HAL_I2C_Master_Receive+0x3a>
 80024c6:	2302      	movs	r3, #2
 80024c8:	e0e2      	b.n	8002690 <HAL_I2C_Master_Receive+0x200>
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	2240      	movs	r2, #64	@ 0x40
 80024ce:	2101      	movs	r1, #1
 80024d0:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80024d2:	f7ff f911 	bl	80016f8 <HAL_GetTick>
 80024d6:	0003      	movs	r3, r0
 80024d8:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80024da:	2380      	movs	r3, #128	@ 0x80
 80024dc:	0219      	lsls	r1, r3, #8
 80024de:	68f8      	ldr	r0, [r7, #12]
 80024e0:	697b      	ldr	r3, [r7, #20]
 80024e2:	9300      	str	r3, [sp, #0]
 80024e4:	2319      	movs	r3, #25
 80024e6:	2201      	movs	r2, #1
 80024e8:	f000 f9f8 	bl	80028dc <I2C_WaitOnFlagUntilTimeout>
 80024ec:	1e03      	subs	r3, r0, #0
 80024ee:	d001      	beq.n	80024f4 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 80024f0:	2301      	movs	r3, #1
 80024f2:	e0cd      	b.n	8002690 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	2241      	movs	r2, #65	@ 0x41
 80024f8:	2122      	movs	r1, #34	@ 0x22
 80024fa:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	2242      	movs	r2, #66	@ 0x42
 8002500:	2110      	movs	r1, #16
 8002502:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	2200      	movs	r2, #0
 8002508:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	687a      	ldr	r2, [r7, #4]
 800250e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	2208      	movs	r2, #8
 8002514:	18ba      	adds	r2, r7, r2
 8002516:	8812      	ldrh	r2, [r2, #0]
 8002518:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	2200      	movs	r2, #0
 800251e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002524:	b29b      	uxth	r3, r3
 8002526:	2bff      	cmp	r3, #255	@ 0xff
 8002528:	d911      	bls.n	800254e <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = 1U;
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	2201      	movs	r2, #1
 800252e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002534:	b2da      	uxtb	r2, r3
 8002536:	2380      	movs	r3, #128	@ 0x80
 8002538:	045c      	lsls	r4, r3, #17
 800253a:	230a      	movs	r3, #10
 800253c:	18fb      	adds	r3, r7, r3
 800253e:	8819      	ldrh	r1, [r3, #0]
 8002540:	68f8      	ldr	r0, [r7, #12]
 8002542:	4b55      	ldr	r3, [pc, #340]	@ (8002698 <HAL_I2C_Master_Receive+0x208>)
 8002544:	9300      	str	r3, [sp, #0]
 8002546:	0023      	movs	r3, r4
 8002548:	f000 fc40 	bl	8002dcc <I2C_TransferConfig>
 800254c:	e076      	b.n	800263c <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002552:	b29a      	uxth	r2, r3
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800255c:	b2da      	uxtb	r2, r3
 800255e:	2380      	movs	r3, #128	@ 0x80
 8002560:	049c      	lsls	r4, r3, #18
 8002562:	230a      	movs	r3, #10
 8002564:	18fb      	adds	r3, r7, r3
 8002566:	8819      	ldrh	r1, [r3, #0]
 8002568:	68f8      	ldr	r0, [r7, #12]
 800256a:	4b4b      	ldr	r3, [pc, #300]	@ (8002698 <HAL_I2C_Master_Receive+0x208>)
 800256c:	9300      	str	r3, [sp, #0]
 800256e:	0023      	movs	r3, r4
 8002570:	f000 fc2c 	bl	8002dcc <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8002574:	e062      	b.n	800263c <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002576:	697a      	ldr	r2, [r7, #20]
 8002578:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	0018      	movs	r0, r3
 800257e:	f000 fa8f 	bl	8002aa0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002582:	1e03      	subs	r3, r0, #0
 8002584:	d001      	beq.n	800258a <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 8002586:	2301      	movs	r3, #1
 8002588:	e082      	b.n	8002690 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002594:	b2d2      	uxtb	r2, r2
 8002596:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800259c:	1c5a      	adds	r2, r3, #1
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025a6:	3b01      	subs	r3, #1
 80025a8:	b29a      	uxth	r2, r3
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025b2:	b29b      	uxth	r3, r3
 80025b4:	3b01      	subs	r3, #1
 80025b6:	b29a      	uxth	r2, r3
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025c0:	b29b      	uxth	r3, r3
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d03a      	beq.n	800263c <HAL_I2C_Master_Receive+0x1ac>
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d136      	bne.n	800263c <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80025ce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80025d0:	68f8      	ldr	r0, [r7, #12]
 80025d2:	697b      	ldr	r3, [r7, #20]
 80025d4:	9300      	str	r3, [sp, #0]
 80025d6:	0013      	movs	r3, r2
 80025d8:	2200      	movs	r2, #0
 80025da:	2180      	movs	r1, #128	@ 0x80
 80025dc:	f000 f97e 	bl	80028dc <I2C_WaitOnFlagUntilTimeout>
 80025e0:	1e03      	subs	r3, r0, #0
 80025e2:	d001      	beq.n	80025e8 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 80025e4:	2301      	movs	r3, #1
 80025e6:	e053      	b.n	8002690 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025ec:	b29b      	uxth	r3, r3
 80025ee:	2bff      	cmp	r3, #255	@ 0xff
 80025f0:	d911      	bls.n	8002616 <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	22ff      	movs	r2, #255	@ 0xff
 80025f6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025fc:	b2da      	uxtb	r2, r3
 80025fe:	2380      	movs	r3, #128	@ 0x80
 8002600:	045c      	lsls	r4, r3, #17
 8002602:	230a      	movs	r3, #10
 8002604:	18fb      	adds	r3, r7, r3
 8002606:	8819      	ldrh	r1, [r3, #0]
 8002608:	68f8      	ldr	r0, [r7, #12]
 800260a:	2300      	movs	r3, #0
 800260c:	9300      	str	r3, [sp, #0]
 800260e:	0023      	movs	r3, r4
 8002610:	f000 fbdc 	bl	8002dcc <I2C_TransferConfig>
 8002614:	e012      	b.n	800263c <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800261a:	b29a      	uxth	r2, r3
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002624:	b2da      	uxtb	r2, r3
 8002626:	2380      	movs	r3, #128	@ 0x80
 8002628:	049c      	lsls	r4, r3, #18
 800262a:	230a      	movs	r3, #10
 800262c:	18fb      	adds	r3, r7, r3
 800262e:	8819      	ldrh	r1, [r3, #0]
 8002630:	68f8      	ldr	r0, [r7, #12]
 8002632:	2300      	movs	r3, #0
 8002634:	9300      	str	r3, [sp, #0]
 8002636:	0023      	movs	r3, r4
 8002638:	f000 fbc8 	bl	8002dcc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002640:	b29b      	uxth	r3, r3
 8002642:	2b00      	cmp	r3, #0
 8002644:	d197      	bne.n	8002576 <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002646:	697a      	ldr	r2, [r7, #20]
 8002648:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	0018      	movs	r0, r3
 800264e:	f000 f9e3 	bl	8002a18 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002652:	1e03      	subs	r3, r0, #0
 8002654:	d001      	beq.n	800265a <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8002656:	2301      	movs	r3, #1
 8002658:	e01a      	b.n	8002690 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	2220      	movs	r2, #32
 8002660:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	685a      	ldr	r2, [r3, #4]
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	490b      	ldr	r1, [pc, #44]	@ (800269c <HAL_I2C_Master_Receive+0x20c>)
 800266e:	400a      	ands	r2, r1
 8002670:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	2241      	movs	r2, #65	@ 0x41
 8002676:	2120      	movs	r1, #32
 8002678:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	2242      	movs	r2, #66	@ 0x42
 800267e:	2100      	movs	r1, #0
 8002680:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	2240      	movs	r2, #64	@ 0x40
 8002686:	2100      	movs	r1, #0
 8002688:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800268a:	2300      	movs	r3, #0
 800268c:	e000      	b.n	8002690 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 800268e:	2302      	movs	r3, #2
  }
}
 8002690:	0018      	movs	r0, r3
 8002692:	46bd      	mov	sp, r7
 8002694:	b007      	add	sp, #28
 8002696:	bd90      	pop	{r4, r7, pc}
 8002698:	80002400 	.word	0x80002400
 800269c:	fe00e800 	.word	0xfe00e800

080026a0 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b08a      	sub	sp, #40	@ 0x28
 80026a4:	af02      	add	r7, sp, #8
 80026a6:	60f8      	str	r0, [r7, #12]
 80026a8:	607a      	str	r2, [r7, #4]
 80026aa:	603b      	str	r3, [r7, #0]
 80026ac:	230a      	movs	r3, #10
 80026ae:	18fb      	adds	r3, r7, r3
 80026b0:	1c0a      	adds	r2, r1, #0
 80026b2:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 80026b4:	2300      	movs	r3, #0
 80026b6:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	2241      	movs	r2, #65	@ 0x41
 80026bc:	5c9b      	ldrb	r3, [r3, r2]
 80026be:	b2db      	uxtb	r3, r3
 80026c0:	2b20      	cmp	r3, #32
 80026c2:	d000      	beq.n	80026c6 <HAL_I2C_IsDeviceReady+0x26>
 80026c4:	e0df      	b.n	8002886 <HAL_I2C_IsDeviceReady+0x1e6>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	699a      	ldr	r2, [r3, #24]
 80026cc:	2380      	movs	r3, #128	@ 0x80
 80026ce:	021b      	lsls	r3, r3, #8
 80026d0:	401a      	ands	r2, r3
 80026d2:	2380      	movs	r3, #128	@ 0x80
 80026d4:	021b      	lsls	r3, r3, #8
 80026d6:	429a      	cmp	r2, r3
 80026d8:	d101      	bne.n	80026de <HAL_I2C_IsDeviceReady+0x3e>
    {
      return HAL_BUSY;
 80026da:	2302      	movs	r3, #2
 80026dc:	e0d4      	b.n	8002888 <HAL_I2C_IsDeviceReady+0x1e8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	2240      	movs	r2, #64	@ 0x40
 80026e2:	5c9b      	ldrb	r3, [r3, r2]
 80026e4:	2b01      	cmp	r3, #1
 80026e6:	d101      	bne.n	80026ec <HAL_I2C_IsDeviceReady+0x4c>
 80026e8:	2302      	movs	r3, #2
 80026ea:	e0cd      	b.n	8002888 <HAL_I2C_IsDeviceReady+0x1e8>
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	2240      	movs	r2, #64	@ 0x40
 80026f0:	2101      	movs	r1, #1
 80026f2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	2241      	movs	r2, #65	@ 0x41
 80026f8:	2124      	movs	r1, #36	@ 0x24
 80026fa:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	2200      	movs	r2, #0
 8002700:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	68db      	ldr	r3, [r3, #12]
 8002706:	2b01      	cmp	r3, #1
 8002708:	d107      	bne.n	800271a <HAL_I2C_IsDeviceReady+0x7a>
 800270a:	230a      	movs	r3, #10
 800270c:	18fb      	adds	r3, r7, r3
 800270e:	881b      	ldrh	r3, [r3, #0]
 8002710:	059b      	lsls	r3, r3, #22
 8002712:	0d9b      	lsrs	r3, r3, #22
 8002714:	4a5e      	ldr	r2, [pc, #376]	@ (8002890 <HAL_I2C_IsDeviceReady+0x1f0>)
 8002716:	431a      	orrs	r2, r3
 8002718:	e006      	b.n	8002728 <HAL_I2C_IsDeviceReady+0x88>
 800271a:	230a      	movs	r3, #10
 800271c:	18fb      	adds	r3, r7, r3
 800271e:	881b      	ldrh	r3, [r3, #0]
 8002720:	059b      	lsls	r3, r3, #22
 8002722:	0d9b      	lsrs	r3, r3, #22
 8002724:	4a5b      	ldr	r2, [pc, #364]	@ (8002894 <HAL_I2C_IsDeviceReady+0x1f4>)
 8002726:	431a      	orrs	r2, r3
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	605a      	str	r2, [r3, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800272e:	f7fe ffe3 	bl	80016f8 <HAL_GetTick>
 8002732:	0003      	movs	r3, r0
 8002734:	61bb      	str	r3, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	699b      	ldr	r3, [r3, #24]
 800273c:	2220      	movs	r2, #32
 800273e:	4013      	ands	r3, r2
 8002740:	3b20      	subs	r3, #32
 8002742:	425a      	negs	r2, r3
 8002744:	4153      	adcs	r3, r2
 8002746:	b2da      	uxtb	r2, r3
 8002748:	231f      	movs	r3, #31
 800274a:	18fb      	adds	r3, r7, r3
 800274c:	701a      	strb	r2, [r3, #0]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	699b      	ldr	r3, [r3, #24]
 8002754:	2210      	movs	r2, #16
 8002756:	4013      	ands	r3, r2
 8002758:	3b10      	subs	r3, #16
 800275a:	425a      	negs	r2, r3
 800275c:	4153      	adcs	r3, r2
 800275e:	b2da      	uxtb	r2, r3
 8002760:	231e      	movs	r3, #30
 8002762:	18fb      	adds	r3, r7, r3
 8002764:	701a      	strb	r2, [r3, #0]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002766:	e035      	b.n	80027d4 <HAL_I2C_IsDeviceReady+0x134>
      {
        if (Timeout != HAL_MAX_DELAY)
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	3301      	adds	r3, #1
 800276c:	d01a      	beq.n	80027a4 <HAL_I2C_IsDeviceReady+0x104>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800276e:	f7fe ffc3 	bl	80016f8 <HAL_GetTick>
 8002772:	0002      	movs	r2, r0
 8002774:	69bb      	ldr	r3, [r7, #24]
 8002776:	1ad3      	subs	r3, r2, r3
 8002778:	683a      	ldr	r2, [r7, #0]
 800277a:	429a      	cmp	r2, r3
 800277c:	d302      	bcc.n	8002784 <HAL_I2C_IsDeviceReady+0xe4>
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d10f      	bne.n	80027a4 <HAL_I2C_IsDeviceReady+0x104>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	2241      	movs	r2, #65	@ 0x41
 8002788:	2120      	movs	r1, #32
 800278a:	5499      	strb	r1, [r3, r2]

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002790:	2220      	movs	r2, #32
 8002792:	431a      	orrs	r2, r3
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	2240      	movs	r2, #64	@ 0x40
 800279c:	2100      	movs	r1, #0
 800279e:	5499      	strb	r1, [r3, r2]

            return HAL_ERROR;
 80027a0:	2301      	movs	r3, #1
 80027a2:	e071      	b.n	8002888 <HAL_I2C_IsDeviceReady+0x1e8>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	699b      	ldr	r3, [r3, #24]
 80027aa:	2220      	movs	r2, #32
 80027ac:	4013      	ands	r3, r2
 80027ae:	3b20      	subs	r3, #32
 80027b0:	425a      	negs	r2, r3
 80027b2:	4153      	adcs	r3, r2
 80027b4:	b2da      	uxtb	r2, r3
 80027b6:	231f      	movs	r3, #31
 80027b8:	18fb      	adds	r3, r7, r3
 80027ba:	701a      	strb	r2, [r3, #0]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	699b      	ldr	r3, [r3, #24]
 80027c2:	2210      	movs	r2, #16
 80027c4:	4013      	ands	r3, r2
 80027c6:	3b10      	subs	r3, #16
 80027c8:	425a      	negs	r2, r3
 80027ca:	4153      	adcs	r3, r2
 80027cc:	b2da      	uxtb	r2, r3
 80027ce:	231e      	movs	r3, #30
 80027d0:	18fb      	adds	r3, r7, r3
 80027d2:	701a      	strb	r2, [r3, #0]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80027d4:	231f      	movs	r3, #31
 80027d6:	18fb      	adds	r3, r7, r3
 80027d8:	781b      	ldrb	r3, [r3, #0]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d104      	bne.n	80027e8 <HAL_I2C_IsDeviceReady+0x148>
 80027de:	231e      	movs	r3, #30
 80027e0:	18fb      	adds	r3, r7, r3
 80027e2:	781b      	ldrb	r3, [r3, #0]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d0bf      	beq.n	8002768 <HAL_I2C_IsDeviceReady+0xc8>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	699b      	ldr	r3, [r3, #24]
 80027ee:	2210      	movs	r2, #16
 80027f0:	4013      	ands	r3, r2
 80027f2:	2b10      	cmp	r3, #16
 80027f4:	d01a      	beq.n	800282c <HAL_I2C_IsDeviceReady+0x18c>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80027f6:	683a      	ldr	r2, [r7, #0]
 80027f8:	68f8      	ldr	r0, [r7, #12]
 80027fa:	69bb      	ldr	r3, [r7, #24]
 80027fc:	9300      	str	r3, [sp, #0]
 80027fe:	0013      	movs	r3, r2
 8002800:	2200      	movs	r2, #0
 8002802:	2120      	movs	r1, #32
 8002804:	f000 f86a 	bl	80028dc <I2C_WaitOnFlagUntilTimeout>
 8002808:	1e03      	subs	r3, r0, #0
 800280a:	d001      	beq.n	8002810 <HAL_I2C_IsDeviceReady+0x170>
        {
          return HAL_ERROR;
 800280c:	2301      	movs	r3, #1
 800280e:	e03b      	b.n	8002888 <HAL_I2C_IsDeviceReady+0x1e8>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	2220      	movs	r2, #32
 8002816:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	2241      	movs	r2, #65	@ 0x41
 800281c:	2120      	movs	r1, #32
 800281e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	2240      	movs	r2, #64	@ 0x40
 8002824:	2100      	movs	r1, #0
 8002826:	5499      	strb	r1, [r3, r2]

        return HAL_OK;
 8002828:	2300      	movs	r3, #0
 800282a:	e02d      	b.n	8002888 <HAL_I2C_IsDeviceReady+0x1e8>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800282c:	683a      	ldr	r2, [r7, #0]
 800282e:	68f8      	ldr	r0, [r7, #12]
 8002830:	69bb      	ldr	r3, [r7, #24]
 8002832:	9300      	str	r3, [sp, #0]
 8002834:	0013      	movs	r3, r2
 8002836:	2200      	movs	r2, #0
 8002838:	2120      	movs	r1, #32
 800283a:	f000 f84f 	bl	80028dc <I2C_WaitOnFlagUntilTimeout>
 800283e:	1e03      	subs	r3, r0, #0
 8002840:	d001      	beq.n	8002846 <HAL_I2C_IsDeviceReady+0x1a6>
        {
          return HAL_ERROR;
 8002842:	2301      	movs	r3, #1
 8002844:	e020      	b.n	8002888 <HAL_I2C_IsDeviceReady+0x1e8>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	2210      	movs	r2, #16
 800284c:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	2220      	movs	r2, #32
 8002854:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8002856:	697b      	ldr	r3, [r7, #20]
 8002858:	3301      	adds	r3, #1
 800285a:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 800285c:	697b      	ldr	r3, [r7, #20]
 800285e:	687a      	ldr	r2, [r7, #4]
 8002860:	429a      	cmp	r2, r3
 8002862:	d900      	bls.n	8002866 <HAL_I2C_IsDeviceReady+0x1c6>
 8002864:	e74d      	b.n	8002702 <HAL_I2C_IsDeviceReady+0x62>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	2241      	movs	r2, #65	@ 0x41
 800286a:	2120      	movs	r1, #32
 800286c:	5499      	strb	r1, [r3, r2]

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002872:	2220      	movs	r2, #32
 8002874:	431a      	orrs	r2, r3
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	2240      	movs	r2, #64	@ 0x40
 800287e:	2100      	movs	r1, #0
 8002880:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8002882:	2301      	movs	r3, #1
 8002884:	e000      	b.n	8002888 <HAL_I2C_IsDeviceReady+0x1e8>
  }
  else
  {
    return HAL_BUSY;
 8002886:	2302      	movs	r3, #2
  }
}
 8002888:	0018      	movs	r0, r3
 800288a:	46bd      	mov	sp, r7
 800288c:	b008      	add	sp, #32
 800288e:	bd80      	pop	{r7, pc}
 8002890:	02002000 	.word	0x02002000
 8002894:	02002800 	.word	0x02002800

08002898 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b082      	sub	sp, #8
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	699b      	ldr	r3, [r3, #24]
 80028a6:	2202      	movs	r2, #2
 80028a8:	4013      	ands	r3, r2
 80028aa:	2b02      	cmp	r3, #2
 80028ac:	d103      	bne.n	80028b6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	2200      	movs	r2, #0
 80028b4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	699b      	ldr	r3, [r3, #24]
 80028bc:	2201      	movs	r2, #1
 80028be:	4013      	ands	r3, r2
 80028c0:	2b01      	cmp	r3, #1
 80028c2:	d007      	beq.n	80028d4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	699a      	ldr	r2, [r3, #24]
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	2101      	movs	r1, #1
 80028d0:	430a      	orrs	r2, r1
 80028d2:	619a      	str	r2, [r3, #24]
  }
}
 80028d4:	46c0      	nop			@ (mov r8, r8)
 80028d6:	46bd      	mov	sp, r7
 80028d8:	b002      	add	sp, #8
 80028da:	bd80      	pop	{r7, pc}

080028dc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b084      	sub	sp, #16
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	60f8      	str	r0, [r7, #12]
 80028e4:	60b9      	str	r1, [r7, #8]
 80028e6:	603b      	str	r3, [r7, #0]
 80028e8:	1dfb      	adds	r3, r7, #7
 80028ea:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80028ec:	e03a      	b.n	8002964 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80028ee:	69ba      	ldr	r2, [r7, #24]
 80028f0:	6839      	ldr	r1, [r7, #0]
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	0018      	movs	r0, r3
 80028f6:	f000 f971 	bl	8002bdc <I2C_IsErrorOccurred>
 80028fa:	1e03      	subs	r3, r0, #0
 80028fc:	d001      	beq.n	8002902 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80028fe:	2301      	movs	r3, #1
 8002900:	e040      	b.n	8002984 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	3301      	adds	r3, #1
 8002906:	d02d      	beq.n	8002964 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002908:	f7fe fef6 	bl	80016f8 <HAL_GetTick>
 800290c:	0002      	movs	r2, r0
 800290e:	69bb      	ldr	r3, [r7, #24]
 8002910:	1ad3      	subs	r3, r2, r3
 8002912:	683a      	ldr	r2, [r7, #0]
 8002914:	429a      	cmp	r2, r3
 8002916:	d302      	bcc.n	800291e <I2C_WaitOnFlagUntilTimeout+0x42>
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d122      	bne.n	8002964 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	699b      	ldr	r3, [r3, #24]
 8002924:	68ba      	ldr	r2, [r7, #8]
 8002926:	4013      	ands	r3, r2
 8002928:	68ba      	ldr	r2, [r7, #8]
 800292a:	1ad3      	subs	r3, r2, r3
 800292c:	425a      	negs	r2, r3
 800292e:	4153      	adcs	r3, r2
 8002930:	b2db      	uxtb	r3, r3
 8002932:	001a      	movs	r2, r3
 8002934:	1dfb      	adds	r3, r7, #7
 8002936:	781b      	ldrb	r3, [r3, #0]
 8002938:	429a      	cmp	r2, r3
 800293a:	d113      	bne.n	8002964 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002940:	2220      	movs	r2, #32
 8002942:	431a      	orrs	r2, r3
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	2241      	movs	r2, #65	@ 0x41
 800294c:	2120      	movs	r1, #32
 800294e:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	2242      	movs	r2, #66	@ 0x42
 8002954:	2100      	movs	r1, #0
 8002956:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	2240      	movs	r2, #64	@ 0x40
 800295c:	2100      	movs	r1, #0
 800295e:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8002960:	2301      	movs	r3, #1
 8002962:	e00f      	b.n	8002984 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	699b      	ldr	r3, [r3, #24]
 800296a:	68ba      	ldr	r2, [r7, #8]
 800296c:	4013      	ands	r3, r2
 800296e:	68ba      	ldr	r2, [r7, #8]
 8002970:	1ad3      	subs	r3, r2, r3
 8002972:	425a      	negs	r2, r3
 8002974:	4153      	adcs	r3, r2
 8002976:	b2db      	uxtb	r3, r3
 8002978:	001a      	movs	r2, r3
 800297a:	1dfb      	adds	r3, r7, #7
 800297c:	781b      	ldrb	r3, [r3, #0]
 800297e:	429a      	cmp	r2, r3
 8002980:	d0b5      	beq.n	80028ee <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002982:	2300      	movs	r3, #0
}
 8002984:	0018      	movs	r0, r3
 8002986:	46bd      	mov	sp, r7
 8002988:	b004      	add	sp, #16
 800298a:	bd80      	pop	{r7, pc}

0800298c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b084      	sub	sp, #16
 8002990:	af00      	add	r7, sp, #0
 8002992:	60f8      	str	r0, [r7, #12]
 8002994:	60b9      	str	r1, [r7, #8]
 8002996:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002998:	e032      	b.n	8002a00 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800299a:	687a      	ldr	r2, [r7, #4]
 800299c:	68b9      	ldr	r1, [r7, #8]
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	0018      	movs	r0, r3
 80029a2:	f000 f91b 	bl	8002bdc <I2C_IsErrorOccurred>
 80029a6:	1e03      	subs	r3, r0, #0
 80029a8:	d001      	beq.n	80029ae <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80029aa:	2301      	movs	r3, #1
 80029ac:	e030      	b.n	8002a10 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029ae:	68bb      	ldr	r3, [r7, #8]
 80029b0:	3301      	adds	r3, #1
 80029b2:	d025      	beq.n	8002a00 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029b4:	f7fe fea0 	bl	80016f8 <HAL_GetTick>
 80029b8:	0002      	movs	r2, r0
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	1ad3      	subs	r3, r2, r3
 80029be:	68ba      	ldr	r2, [r7, #8]
 80029c0:	429a      	cmp	r2, r3
 80029c2:	d302      	bcc.n	80029ca <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80029c4:	68bb      	ldr	r3, [r7, #8]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d11a      	bne.n	8002a00 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	699b      	ldr	r3, [r3, #24]
 80029d0:	2202      	movs	r2, #2
 80029d2:	4013      	ands	r3, r2
 80029d4:	2b02      	cmp	r3, #2
 80029d6:	d013      	beq.n	8002a00 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029dc:	2220      	movs	r2, #32
 80029de:	431a      	orrs	r2, r3
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	2241      	movs	r2, #65	@ 0x41
 80029e8:	2120      	movs	r1, #32
 80029ea:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	2242      	movs	r2, #66	@ 0x42
 80029f0:	2100      	movs	r1, #0
 80029f2:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	2240      	movs	r2, #64	@ 0x40
 80029f8:	2100      	movs	r1, #0
 80029fa:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80029fc:	2301      	movs	r3, #1
 80029fe:	e007      	b.n	8002a10 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	699b      	ldr	r3, [r3, #24]
 8002a06:	2202      	movs	r2, #2
 8002a08:	4013      	ands	r3, r2
 8002a0a:	2b02      	cmp	r3, #2
 8002a0c:	d1c5      	bne.n	800299a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002a0e:	2300      	movs	r3, #0
}
 8002a10:	0018      	movs	r0, r3
 8002a12:	46bd      	mov	sp, r7
 8002a14:	b004      	add	sp, #16
 8002a16:	bd80      	pop	{r7, pc}

08002a18 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b084      	sub	sp, #16
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	60f8      	str	r0, [r7, #12]
 8002a20:	60b9      	str	r1, [r7, #8]
 8002a22:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a24:	e02f      	b.n	8002a86 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a26:	687a      	ldr	r2, [r7, #4]
 8002a28:	68b9      	ldr	r1, [r7, #8]
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	0018      	movs	r0, r3
 8002a2e:	f000 f8d5 	bl	8002bdc <I2C_IsErrorOccurred>
 8002a32:	1e03      	subs	r3, r0, #0
 8002a34:	d001      	beq.n	8002a3a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002a36:	2301      	movs	r3, #1
 8002a38:	e02d      	b.n	8002a96 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a3a:	f7fe fe5d 	bl	80016f8 <HAL_GetTick>
 8002a3e:	0002      	movs	r2, r0
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	1ad3      	subs	r3, r2, r3
 8002a44:	68ba      	ldr	r2, [r7, #8]
 8002a46:	429a      	cmp	r2, r3
 8002a48:	d302      	bcc.n	8002a50 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002a4a:	68bb      	ldr	r3, [r7, #8]
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d11a      	bne.n	8002a86 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	699b      	ldr	r3, [r3, #24]
 8002a56:	2220      	movs	r2, #32
 8002a58:	4013      	ands	r3, r2
 8002a5a:	2b20      	cmp	r3, #32
 8002a5c:	d013      	beq.n	8002a86 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a62:	2220      	movs	r2, #32
 8002a64:	431a      	orrs	r2, r3
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	2241      	movs	r2, #65	@ 0x41
 8002a6e:	2120      	movs	r1, #32
 8002a70:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	2242      	movs	r2, #66	@ 0x42
 8002a76:	2100      	movs	r1, #0
 8002a78:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	2240      	movs	r2, #64	@ 0x40
 8002a7e:	2100      	movs	r1, #0
 8002a80:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8002a82:	2301      	movs	r3, #1
 8002a84:	e007      	b.n	8002a96 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	699b      	ldr	r3, [r3, #24]
 8002a8c:	2220      	movs	r2, #32
 8002a8e:	4013      	ands	r3, r2
 8002a90:	2b20      	cmp	r3, #32
 8002a92:	d1c8      	bne.n	8002a26 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002a94:	2300      	movs	r3, #0
}
 8002a96:	0018      	movs	r0, r3
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	b004      	add	sp, #16
 8002a9c:	bd80      	pop	{r7, pc}
	...

08002aa0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b086      	sub	sp, #24
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	60f8      	str	r0, [r7, #12]
 8002aa8:	60b9      	str	r1, [r7, #8]
 8002aaa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002aac:	2317      	movs	r3, #23
 8002aae:	18fb      	adds	r3, r7, r3
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	701a      	strb	r2, [r3, #0]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8002ab4:	e07b      	b.n	8002bae <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ab6:	687a      	ldr	r2, [r7, #4]
 8002ab8:	68b9      	ldr	r1, [r7, #8]
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	0018      	movs	r0, r3
 8002abe:	f000 f88d 	bl	8002bdc <I2C_IsErrorOccurred>
 8002ac2:	1e03      	subs	r3, r0, #0
 8002ac4:	d003      	beq.n	8002ace <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    {
      status = HAL_ERROR;
 8002ac6:	2317      	movs	r3, #23
 8002ac8:	18fb      	adds	r3, r7, r3
 8002aca:	2201      	movs	r2, #1
 8002acc:	701a      	strb	r2, [r3, #0]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	699b      	ldr	r3, [r3, #24]
 8002ad4:	2220      	movs	r2, #32
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	2b20      	cmp	r3, #32
 8002ada:	d140      	bne.n	8002b5e <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
 8002adc:	2117      	movs	r1, #23
 8002ade:	187b      	adds	r3, r7, r1
 8002ae0:	781b      	ldrb	r3, [r3, #0]
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d13b      	bne.n	8002b5e <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	699b      	ldr	r3, [r3, #24]
 8002aec:	2204      	movs	r2, #4
 8002aee:	4013      	ands	r3, r2
 8002af0:	2b04      	cmp	r3, #4
 8002af2:	d106      	bne.n	8002b02 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d002      	beq.n	8002b02 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8002afc:	187b      	adds	r3, r7, r1
 8002afe:	2200      	movs	r2, #0
 8002b00:	701a      	strb	r2, [r3, #0]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	699b      	ldr	r3, [r3, #24]
 8002b08:	2210      	movs	r2, #16
 8002b0a:	4013      	ands	r3, r2
 8002b0c:	2b10      	cmp	r3, #16
 8002b0e:	d123      	bne.n	8002b58 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	2210      	movs	r2, #16
 8002b16:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	2204      	movs	r2, #4
 8002b1c:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	2220      	movs	r2, #32
 8002b24:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	685a      	ldr	r2, [r3, #4]
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4929      	ldr	r1, [pc, #164]	@ (8002bd8 <I2C_WaitOnRXNEFlagUntilTimeout+0x138>)
 8002b32:	400a      	ands	r2, r1
 8002b34:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	2241      	movs	r2, #65	@ 0x41
 8002b3a:	2120      	movs	r1, #32
 8002b3c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	2242      	movs	r2, #66	@ 0x42
 8002b42:	2100      	movs	r1, #0
 8002b44:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	2240      	movs	r2, #64	@ 0x40
 8002b4a:	2100      	movs	r1, #0
 8002b4c:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8002b4e:	2317      	movs	r3, #23
 8002b50:	18fb      	adds	r3, r7, r3
 8002b52:	2201      	movs	r2, #1
 8002b54:	701a      	strb	r2, [r3, #0]
 8002b56:	e002      	b.n	8002b5e <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8002b5e:	f7fe fdcb 	bl	80016f8 <HAL_GetTick>
 8002b62:	0002      	movs	r2, r0
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	1ad3      	subs	r3, r2, r3
 8002b68:	68ba      	ldr	r2, [r7, #8]
 8002b6a:	429a      	cmp	r2, r3
 8002b6c:	d302      	bcc.n	8002b74 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 8002b6e:	68bb      	ldr	r3, [r7, #8]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d11c      	bne.n	8002bae <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
 8002b74:	2017      	movs	r0, #23
 8002b76:	183b      	adds	r3, r7, r0
 8002b78:	781b      	ldrb	r3, [r3, #0]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d117      	bne.n	8002bae <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	699b      	ldr	r3, [r3, #24]
 8002b84:	2204      	movs	r2, #4
 8002b86:	4013      	ands	r3, r2
 8002b88:	2b04      	cmp	r3, #4
 8002b8a:	d010      	beq.n	8002bae <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b90:	2220      	movs	r2, #32
 8002b92:	431a      	orrs	r2, r3
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	2241      	movs	r2, #65	@ 0x41
 8002b9c:	2120      	movs	r1, #32
 8002b9e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	2240      	movs	r2, #64	@ 0x40
 8002ba4:	2100      	movs	r1, #0
 8002ba6:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8002ba8:	183b      	adds	r3, r7, r0
 8002baa:	2201      	movs	r2, #1
 8002bac:	701a      	strb	r2, [r3, #0]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	699b      	ldr	r3, [r3, #24]
 8002bb4:	2204      	movs	r2, #4
 8002bb6:	4013      	ands	r3, r2
 8002bb8:	2b04      	cmp	r3, #4
 8002bba:	d005      	beq.n	8002bc8 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8002bbc:	2317      	movs	r3, #23
 8002bbe:	18fb      	adds	r3, r7, r3
 8002bc0:	781b      	ldrb	r3, [r3, #0]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d100      	bne.n	8002bc8 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8002bc6:	e776      	b.n	8002ab6 <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
      }
    }
  }
  return status;
 8002bc8:	2317      	movs	r3, #23
 8002bca:	18fb      	adds	r3, r7, r3
 8002bcc:	781b      	ldrb	r3, [r3, #0]
}
 8002bce:	0018      	movs	r0, r3
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	b006      	add	sp, #24
 8002bd4:	bd80      	pop	{r7, pc}
 8002bd6:	46c0      	nop			@ (mov r8, r8)
 8002bd8:	fe00e800 	.word	0xfe00e800

08002bdc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b08a      	sub	sp, #40	@ 0x28
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	60f8      	str	r0, [r7, #12]
 8002be4:	60b9      	str	r1, [r7, #8]
 8002be6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002be8:	2327      	movs	r3, #39	@ 0x27
 8002bea:	18fb      	adds	r3, r7, r3
 8002bec:	2200      	movs	r2, #0
 8002bee:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	699b      	ldr	r3, [r3, #24]
 8002bf6:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002c00:	69bb      	ldr	r3, [r7, #24]
 8002c02:	2210      	movs	r2, #16
 8002c04:	4013      	ands	r3, r2
 8002c06:	d100      	bne.n	8002c0a <I2C_IsErrorOccurred+0x2e>
 8002c08:	e079      	b.n	8002cfe <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	2210      	movs	r2, #16
 8002c10:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002c12:	e057      	b.n	8002cc4 <I2C_IsErrorOccurred+0xe8>
 8002c14:	2227      	movs	r2, #39	@ 0x27
 8002c16:	18bb      	adds	r3, r7, r2
 8002c18:	18ba      	adds	r2, r7, r2
 8002c1a:	7812      	ldrb	r2, [r2, #0]
 8002c1c:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002c1e:	68bb      	ldr	r3, [r7, #8]
 8002c20:	3301      	adds	r3, #1
 8002c22:	d04f      	beq.n	8002cc4 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002c24:	f7fe fd68 	bl	80016f8 <HAL_GetTick>
 8002c28:	0002      	movs	r2, r0
 8002c2a:	69fb      	ldr	r3, [r7, #28]
 8002c2c:	1ad3      	subs	r3, r2, r3
 8002c2e:	68ba      	ldr	r2, [r7, #8]
 8002c30:	429a      	cmp	r2, r3
 8002c32:	d302      	bcc.n	8002c3a <I2C_IsErrorOccurred+0x5e>
 8002c34:	68bb      	ldr	r3, [r7, #8]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d144      	bne.n	8002cc4 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	685a      	ldr	r2, [r3, #4]
 8002c40:	2380      	movs	r3, #128	@ 0x80
 8002c42:	01db      	lsls	r3, r3, #7
 8002c44:	4013      	ands	r3, r2
 8002c46:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002c48:	2013      	movs	r0, #19
 8002c4a:	183b      	adds	r3, r7, r0
 8002c4c:	68fa      	ldr	r2, [r7, #12]
 8002c4e:	2142      	movs	r1, #66	@ 0x42
 8002c50:	5c52      	ldrb	r2, [r2, r1]
 8002c52:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	699a      	ldr	r2, [r3, #24]
 8002c5a:	2380      	movs	r3, #128	@ 0x80
 8002c5c:	021b      	lsls	r3, r3, #8
 8002c5e:	401a      	ands	r2, r3
 8002c60:	2380      	movs	r3, #128	@ 0x80
 8002c62:	021b      	lsls	r3, r3, #8
 8002c64:	429a      	cmp	r2, r3
 8002c66:	d126      	bne.n	8002cb6 <I2C_IsErrorOccurred+0xda>
 8002c68:	697a      	ldr	r2, [r7, #20]
 8002c6a:	2380      	movs	r3, #128	@ 0x80
 8002c6c:	01db      	lsls	r3, r3, #7
 8002c6e:	429a      	cmp	r2, r3
 8002c70:	d021      	beq.n	8002cb6 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8002c72:	183b      	adds	r3, r7, r0
 8002c74:	781b      	ldrb	r3, [r3, #0]
 8002c76:	2b20      	cmp	r3, #32
 8002c78:	d01d      	beq.n	8002cb6 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	685a      	ldr	r2, [r3, #4]
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	2180      	movs	r1, #128	@ 0x80
 8002c86:	01c9      	lsls	r1, r1, #7
 8002c88:	430a      	orrs	r2, r1
 8002c8a:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002c8c:	f7fe fd34 	bl	80016f8 <HAL_GetTick>
 8002c90:	0003      	movs	r3, r0
 8002c92:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002c94:	e00f      	b.n	8002cb6 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002c96:	f7fe fd2f 	bl	80016f8 <HAL_GetTick>
 8002c9a:	0002      	movs	r2, r0
 8002c9c:	69fb      	ldr	r3, [r7, #28]
 8002c9e:	1ad3      	subs	r3, r2, r3
 8002ca0:	2b19      	cmp	r3, #25
 8002ca2:	d908      	bls.n	8002cb6 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002ca4:	6a3b      	ldr	r3, [r7, #32]
 8002ca6:	2220      	movs	r2, #32
 8002ca8:	4313      	orrs	r3, r2
 8002caa:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002cac:	2327      	movs	r3, #39	@ 0x27
 8002cae:	18fb      	adds	r3, r7, r3
 8002cb0:	2201      	movs	r2, #1
 8002cb2:	701a      	strb	r2, [r3, #0]

              break;
 8002cb4:	e006      	b.n	8002cc4 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	699b      	ldr	r3, [r3, #24]
 8002cbc:	2220      	movs	r2, #32
 8002cbe:	4013      	ands	r3, r2
 8002cc0:	2b20      	cmp	r3, #32
 8002cc2:	d1e8      	bne.n	8002c96 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	699b      	ldr	r3, [r3, #24]
 8002cca:	2220      	movs	r2, #32
 8002ccc:	4013      	ands	r3, r2
 8002cce:	2b20      	cmp	r3, #32
 8002cd0:	d004      	beq.n	8002cdc <I2C_IsErrorOccurred+0x100>
 8002cd2:	2327      	movs	r3, #39	@ 0x27
 8002cd4:	18fb      	adds	r3, r7, r3
 8002cd6:	781b      	ldrb	r3, [r3, #0]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d09b      	beq.n	8002c14 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002cdc:	2327      	movs	r3, #39	@ 0x27
 8002cde:	18fb      	adds	r3, r7, r3
 8002ce0:	781b      	ldrb	r3, [r3, #0]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d103      	bne.n	8002cee <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	2220      	movs	r2, #32
 8002cec:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002cee:	6a3b      	ldr	r3, [r7, #32]
 8002cf0:	2204      	movs	r2, #4
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002cf6:	2327      	movs	r3, #39	@ 0x27
 8002cf8:	18fb      	adds	r3, r7, r3
 8002cfa:	2201      	movs	r2, #1
 8002cfc:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	699b      	ldr	r3, [r3, #24]
 8002d04:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002d06:	69ba      	ldr	r2, [r7, #24]
 8002d08:	2380      	movs	r3, #128	@ 0x80
 8002d0a:	005b      	lsls	r3, r3, #1
 8002d0c:	4013      	ands	r3, r2
 8002d0e:	d00c      	beq.n	8002d2a <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002d10:	6a3b      	ldr	r3, [r7, #32]
 8002d12:	2201      	movs	r2, #1
 8002d14:	4313      	orrs	r3, r2
 8002d16:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	2280      	movs	r2, #128	@ 0x80
 8002d1e:	0052      	lsls	r2, r2, #1
 8002d20:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002d22:	2327      	movs	r3, #39	@ 0x27
 8002d24:	18fb      	adds	r3, r7, r3
 8002d26:	2201      	movs	r2, #1
 8002d28:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002d2a:	69ba      	ldr	r2, [r7, #24]
 8002d2c:	2380      	movs	r3, #128	@ 0x80
 8002d2e:	00db      	lsls	r3, r3, #3
 8002d30:	4013      	ands	r3, r2
 8002d32:	d00c      	beq.n	8002d4e <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002d34:	6a3b      	ldr	r3, [r7, #32]
 8002d36:	2208      	movs	r2, #8
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	2280      	movs	r2, #128	@ 0x80
 8002d42:	00d2      	lsls	r2, r2, #3
 8002d44:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002d46:	2327      	movs	r3, #39	@ 0x27
 8002d48:	18fb      	adds	r3, r7, r3
 8002d4a:	2201      	movs	r2, #1
 8002d4c:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002d4e:	69ba      	ldr	r2, [r7, #24]
 8002d50:	2380      	movs	r3, #128	@ 0x80
 8002d52:	009b      	lsls	r3, r3, #2
 8002d54:	4013      	ands	r3, r2
 8002d56:	d00c      	beq.n	8002d72 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002d58:	6a3b      	ldr	r3, [r7, #32]
 8002d5a:	2202      	movs	r2, #2
 8002d5c:	4313      	orrs	r3, r2
 8002d5e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	2280      	movs	r2, #128	@ 0x80
 8002d66:	0092      	lsls	r2, r2, #2
 8002d68:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002d6a:	2327      	movs	r3, #39	@ 0x27
 8002d6c:	18fb      	adds	r3, r7, r3
 8002d6e:	2201      	movs	r2, #1
 8002d70:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8002d72:	2327      	movs	r3, #39	@ 0x27
 8002d74:	18fb      	adds	r3, r7, r3
 8002d76:	781b      	ldrb	r3, [r3, #0]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d01d      	beq.n	8002db8 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	0018      	movs	r0, r3
 8002d80:	f7ff fd8a 	bl	8002898 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	685a      	ldr	r2, [r3, #4]
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	490e      	ldr	r1, [pc, #56]	@ (8002dc8 <I2C_IsErrorOccurred+0x1ec>)
 8002d90:	400a      	ands	r2, r1
 8002d92:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002d98:	6a3b      	ldr	r3, [r7, #32]
 8002d9a:	431a      	orrs	r2, r3
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	2241      	movs	r2, #65	@ 0x41
 8002da4:	2120      	movs	r1, #32
 8002da6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	2242      	movs	r2, #66	@ 0x42
 8002dac:	2100      	movs	r1, #0
 8002dae:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	2240      	movs	r2, #64	@ 0x40
 8002db4:	2100      	movs	r1, #0
 8002db6:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8002db8:	2327      	movs	r3, #39	@ 0x27
 8002dba:	18fb      	adds	r3, r7, r3
 8002dbc:	781b      	ldrb	r3, [r3, #0]
}
 8002dbe:	0018      	movs	r0, r3
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	b00a      	add	sp, #40	@ 0x28
 8002dc4:	bd80      	pop	{r7, pc}
 8002dc6:	46c0      	nop			@ (mov r8, r8)
 8002dc8:	fe00e800 	.word	0xfe00e800

08002dcc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002dcc:	b590      	push	{r4, r7, lr}
 8002dce:	b087      	sub	sp, #28
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	60f8      	str	r0, [r7, #12]
 8002dd4:	0008      	movs	r0, r1
 8002dd6:	0011      	movs	r1, r2
 8002dd8:	607b      	str	r3, [r7, #4]
 8002dda:	240a      	movs	r4, #10
 8002ddc:	193b      	adds	r3, r7, r4
 8002dde:	1c02      	adds	r2, r0, #0
 8002de0:	801a      	strh	r2, [r3, #0]
 8002de2:	2009      	movs	r0, #9
 8002de4:	183b      	adds	r3, r7, r0
 8002de6:	1c0a      	adds	r2, r1, #0
 8002de8:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002dea:	193b      	adds	r3, r7, r4
 8002dec:	881b      	ldrh	r3, [r3, #0]
 8002dee:	059b      	lsls	r3, r3, #22
 8002df0:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002df2:	183b      	adds	r3, r7, r0
 8002df4:	781b      	ldrb	r3, [r3, #0]
 8002df6:	0419      	lsls	r1, r3, #16
 8002df8:	23ff      	movs	r3, #255	@ 0xff
 8002dfa:	041b      	lsls	r3, r3, #16
 8002dfc:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002dfe:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002e04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e06:	4313      	orrs	r3, r2
 8002e08:	005b      	lsls	r3, r3, #1
 8002e0a:	085b      	lsrs	r3, r3, #1
 8002e0c:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	685b      	ldr	r3, [r3, #4]
 8002e14:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002e16:	0d51      	lsrs	r1, r2, #21
 8002e18:	2280      	movs	r2, #128	@ 0x80
 8002e1a:	00d2      	lsls	r2, r2, #3
 8002e1c:	400a      	ands	r2, r1
 8002e1e:	4907      	ldr	r1, [pc, #28]	@ (8002e3c <I2C_TransferConfig+0x70>)
 8002e20:	430a      	orrs	r2, r1
 8002e22:	43d2      	mvns	r2, r2
 8002e24:	401a      	ands	r2, r3
 8002e26:	0011      	movs	r1, r2
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	697a      	ldr	r2, [r7, #20]
 8002e2e:	430a      	orrs	r2, r1
 8002e30:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002e32:	46c0      	nop			@ (mov r8, r8)
 8002e34:	46bd      	mov	sp, r7
 8002e36:	b007      	add	sp, #28
 8002e38:	bd90      	pop	{r4, r7, pc}
 8002e3a:	46c0      	nop			@ (mov r8, r8)
 8002e3c:	03ff63ff 	.word	0x03ff63ff

08002e40 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b082      	sub	sp, #8
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
 8002e48:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2241      	movs	r2, #65	@ 0x41
 8002e4e:	5c9b      	ldrb	r3, [r3, r2]
 8002e50:	b2db      	uxtb	r3, r3
 8002e52:	2b20      	cmp	r3, #32
 8002e54:	d138      	bne.n	8002ec8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2240      	movs	r2, #64	@ 0x40
 8002e5a:	5c9b      	ldrb	r3, [r3, r2]
 8002e5c:	2b01      	cmp	r3, #1
 8002e5e:	d101      	bne.n	8002e64 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002e60:	2302      	movs	r3, #2
 8002e62:	e032      	b.n	8002eca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2240      	movs	r2, #64	@ 0x40
 8002e68:	2101      	movs	r1, #1
 8002e6a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2241      	movs	r2, #65	@ 0x41
 8002e70:	2124      	movs	r1, #36	@ 0x24
 8002e72:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	681a      	ldr	r2, [r3, #0]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	2101      	movs	r1, #1
 8002e80:	438a      	bics	r2, r1
 8002e82:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	681a      	ldr	r2, [r3, #0]
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	4911      	ldr	r1, [pc, #68]	@ (8002ed4 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8002e90:	400a      	ands	r2, r1
 8002e92:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	6819      	ldr	r1, [r3, #0]
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	683a      	ldr	r2, [r7, #0]
 8002ea0:	430a      	orrs	r2, r1
 8002ea2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	681a      	ldr	r2, [r3, #0]
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	2101      	movs	r1, #1
 8002eb0:	430a      	orrs	r2, r1
 8002eb2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2241      	movs	r2, #65	@ 0x41
 8002eb8:	2120      	movs	r1, #32
 8002eba:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2240      	movs	r2, #64	@ 0x40
 8002ec0:	2100      	movs	r1, #0
 8002ec2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	e000      	b.n	8002eca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002ec8:	2302      	movs	r3, #2
  }
}
 8002eca:	0018      	movs	r0, r3
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	b002      	add	sp, #8
 8002ed0:	bd80      	pop	{r7, pc}
 8002ed2:	46c0      	nop			@ (mov r8, r8)
 8002ed4:	ffffefff 	.word	0xffffefff

08002ed8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b084      	sub	sp, #16
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
 8002ee0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2241      	movs	r2, #65	@ 0x41
 8002ee6:	5c9b      	ldrb	r3, [r3, r2]
 8002ee8:	b2db      	uxtb	r3, r3
 8002eea:	2b20      	cmp	r3, #32
 8002eec:	d139      	bne.n	8002f62 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2240      	movs	r2, #64	@ 0x40
 8002ef2:	5c9b      	ldrb	r3, [r3, r2]
 8002ef4:	2b01      	cmp	r3, #1
 8002ef6:	d101      	bne.n	8002efc <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002ef8:	2302      	movs	r3, #2
 8002efa:	e033      	b.n	8002f64 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2240      	movs	r2, #64	@ 0x40
 8002f00:	2101      	movs	r1, #1
 8002f02:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2241      	movs	r2, #65	@ 0x41
 8002f08:	2124      	movs	r1, #36	@ 0x24
 8002f0a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	681a      	ldr	r2, [r3, #0]
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	2101      	movs	r1, #1
 8002f18:	438a      	bics	r2, r1
 8002f1a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	4a11      	ldr	r2, [pc, #68]	@ (8002f6c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8002f28:	4013      	ands	r3, r2
 8002f2a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	021b      	lsls	r3, r3, #8
 8002f30:	68fa      	ldr	r2, [r7, #12]
 8002f32:	4313      	orrs	r3, r2
 8002f34:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	68fa      	ldr	r2, [r7, #12]
 8002f3c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	681a      	ldr	r2, [r3, #0]
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	2101      	movs	r1, #1
 8002f4a:	430a      	orrs	r2, r1
 8002f4c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2241      	movs	r2, #65	@ 0x41
 8002f52:	2120      	movs	r1, #32
 8002f54:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2240      	movs	r2, #64	@ 0x40
 8002f5a:	2100      	movs	r1, #0
 8002f5c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002f5e:	2300      	movs	r3, #0
 8002f60:	e000      	b.n	8002f64 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002f62:	2302      	movs	r3, #2
  }
}
 8002f64:	0018      	movs	r0, r3
 8002f66:	46bd      	mov	sp, r7
 8002f68:	b004      	add	sp, #16
 8002f6a:	bd80      	pop	{r7, pc}
 8002f6c:	fffff0ff 	.word	0xfffff0ff

08002f70 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f70:	b5b0      	push	{r4, r5, r7, lr}
 8002f72:	b08a      	sub	sp, #40	@ 0x28
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d102      	bne.n	8002f84 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002f7e:	2301      	movs	r3, #1
 8002f80:	f000 fbbf 	bl	8003702 <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f84:	4bc9      	ldr	r3, [pc, #804]	@ (80032ac <HAL_RCC_OscConfig+0x33c>)
 8002f86:	68db      	ldr	r3, [r3, #12]
 8002f88:	220c      	movs	r2, #12
 8002f8a:	4013      	ands	r3, r2
 8002f8c:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002f8e:	4bc7      	ldr	r3, [pc, #796]	@ (80032ac <HAL_RCC_OscConfig+0x33c>)
 8002f90:	68da      	ldr	r2, [r3, #12]
 8002f92:	2380      	movs	r3, #128	@ 0x80
 8002f94:	025b      	lsls	r3, r3, #9
 8002f96:	4013      	ands	r3, r2
 8002f98:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	2201      	movs	r2, #1
 8002fa0:	4013      	ands	r3, r2
 8002fa2:	d100      	bne.n	8002fa6 <HAL_RCC_OscConfig+0x36>
 8002fa4:	e07e      	b.n	80030a4 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002fa6:	69fb      	ldr	r3, [r7, #28]
 8002fa8:	2b08      	cmp	r3, #8
 8002faa:	d007      	beq.n	8002fbc <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002fac:	69fb      	ldr	r3, [r7, #28]
 8002fae:	2b0c      	cmp	r3, #12
 8002fb0:	d112      	bne.n	8002fd8 <HAL_RCC_OscConfig+0x68>
 8002fb2:	69ba      	ldr	r2, [r7, #24]
 8002fb4:	2380      	movs	r3, #128	@ 0x80
 8002fb6:	025b      	lsls	r3, r3, #9
 8002fb8:	429a      	cmp	r2, r3
 8002fba:	d10d      	bne.n	8002fd8 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fbc:	4bbb      	ldr	r3, [pc, #748]	@ (80032ac <HAL_RCC_OscConfig+0x33c>)
 8002fbe:	681a      	ldr	r2, [r3, #0]
 8002fc0:	2380      	movs	r3, #128	@ 0x80
 8002fc2:	029b      	lsls	r3, r3, #10
 8002fc4:	4013      	ands	r3, r2
 8002fc6:	d100      	bne.n	8002fca <HAL_RCC_OscConfig+0x5a>
 8002fc8:	e06b      	b.n	80030a2 <HAL_RCC_OscConfig+0x132>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	685b      	ldr	r3, [r3, #4]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d167      	bne.n	80030a2 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	f000 fb95 	bl	8003702 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	685a      	ldr	r2, [r3, #4]
 8002fdc:	2380      	movs	r3, #128	@ 0x80
 8002fde:	025b      	lsls	r3, r3, #9
 8002fe0:	429a      	cmp	r2, r3
 8002fe2:	d107      	bne.n	8002ff4 <HAL_RCC_OscConfig+0x84>
 8002fe4:	4bb1      	ldr	r3, [pc, #708]	@ (80032ac <HAL_RCC_OscConfig+0x33c>)
 8002fe6:	681a      	ldr	r2, [r3, #0]
 8002fe8:	4bb0      	ldr	r3, [pc, #704]	@ (80032ac <HAL_RCC_OscConfig+0x33c>)
 8002fea:	2180      	movs	r1, #128	@ 0x80
 8002fec:	0249      	lsls	r1, r1, #9
 8002fee:	430a      	orrs	r2, r1
 8002ff0:	601a      	str	r2, [r3, #0]
 8002ff2:	e027      	b.n	8003044 <HAL_RCC_OscConfig+0xd4>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	685a      	ldr	r2, [r3, #4]
 8002ff8:	23a0      	movs	r3, #160	@ 0xa0
 8002ffa:	02db      	lsls	r3, r3, #11
 8002ffc:	429a      	cmp	r2, r3
 8002ffe:	d10e      	bne.n	800301e <HAL_RCC_OscConfig+0xae>
 8003000:	4baa      	ldr	r3, [pc, #680]	@ (80032ac <HAL_RCC_OscConfig+0x33c>)
 8003002:	681a      	ldr	r2, [r3, #0]
 8003004:	4ba9      	ldr	r3, [pc, #676]	@ (80032ac <HAL_RCC_OscConfig+0x33c>)
 8003006:	2180      	movs	r1, #128	@ 0x80
 8003008:	02c9      	lsls	r1, r1, #11
 800300a:	430a      	orrs	r2, r1
 800300c:	601a      	str	r2, [r3, #0]
 800300e:	4ba7      	ldr	r3, [pc, #668]	@ (80032ac <HAL_RCC_OscConfig+0x33c>)
 8003010:	681a      	ldr	r2, [r3, #0]
 8003012:	4ba6      	ldr	r3, [pc, #664]	@ (80032ac <HAL_RCC_OscConfig+0x33c>)
 8003014:	2180      	movs	r1, #128	@ 0x80
 8003016:	0249      	lsls	r1, r1, #9
 8003018:	430a      	orrs	r2, r1
 800301a:	601a      	str	r2, [r3, #0]
 800301c:	e012      	b.n	8003044 <HAL_RCC_OscConfig+0xd4>
 800301e:	4ba3      	ldr	r3, [pc, #652]	@ (80032ac <HAL_RCC_OscConfig+0x33c>)
 8003020:	681a      	ldr	r2, [r3, #0]
 8003022:	4ba2      	ldr	r3, [pc, #648]	@ (80032ac <HAL_RCC_OscConfig+0x33c>)
 8003024:	49a2      	ldr	r1, [pc, #648]	@ (80032b0 <HAL_RCC_OscConfig+0x340>)
 8003026:	400a      	ands	r2, r1
 8003028:	601a      	str	r2, [r3, #0]
 800302a:	4ba0      	ldr	r3, [pc, #640]	@ (80032ac <HAL_RCC_OscConfig+0x33c>)
 800302c:	681a      	ldr	r2, [r3, #0]
 800302e:	2380      	movs	r3, #128	@ 0x80
 8003030:	025b      	lsls	r3, r3, #9
 8003032:	4013      	ands	r3, r2
 8003034:	60fb      	str	r3, [r7, #12]
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	4b9c      	ldr	r3, [pc, #624]	@ (80032ac <HAL_RCC_OscConfig+0x33c>)
 800303a:	681a      	ldr	r2, [r3, #0]
 800303c:	4b9b      	ldr	r3, [pc, #620]	@ (80032ac <HAL_RCC_OscConfig+0x33c>)
 800303e:	499d      	ldr	r1, [pc, #628]	@ (80032b4 <HAL_RCC_OscConfig+0x344>)
 8003040:	400a      	ands	r2, r1
 8003042:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d015      	beq.n	8003078 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800304c:	f7fe fb54 	bl	80016f8 <HAL_GetTick>
 8003050:	0003      	movs	r3, r0
 8003052:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003054:	e009      	b.n	800306a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003056:	f7fe fb4f 	bl	80016f8 <HAL_GetTick>
 800305a:	0002      	movs	r2, r0
 800305c:	697b      	ldr	r3, [r7, #20]
 800305e:	1ad3      	subs	r3, r2, r3
 8003060:	2b64      	cmp	r3, #100	@ 0x64
 8003062:	d902      	bls.n	800306a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003064:	2303      	movs	r3, #3
 8003066:	f000 fb4c 	bl	8003702 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800306a:	4b90      	ldr	r3, [pc, #576]	@ (80032ac <HAL_RCC_OscConfig+0x33c>)
 800306c:	681a      	ldr	r2, [r3, #0]
 800306e:	2380      	movs	r3, #128	@ 0x80
 8003070:	029b      	lsls	r3, r3, #10
 8003072:	4013      	ands	r3, r2
 8003074:	d0ef      	beq.n	8003056 <HAL_RCC_OscConfig+0xe6>
 8003076:	e015      	b.n	80030a4 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003078:	f7fe fb3e 	bl	80016f8 <HAL_GetTick>
 800307c:	0003      	movs	r3, r0
 800307e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003080:	e008      	b.n	8003094 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003082:	f7fe fb39 	bl	80016f8 <HAL_GetTick>
 8003086:	0002      	movs	r2, r0
 8003088:	697b      	ldr	r3, [r7, #20]
 800308a:	1ad3      	subs	r3, r2, r3
 800308c:	2b64      	cmp	r3, #100	@ 0x64
 800308e:	d901      	bls.n	8003094 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8003090:	2303      	movs	r3, #3
 8003092:	e336      	b.n	8003702 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003094:	4b85      	ldr	r3, [pc, #532]	@ (80032ac <HAL_RCC_OscConfig+0x33c>)
 8003096:	681a      	ldr	r2, [r3, #0]
 8003098:	2380      	movs	r3, #128	@ 0x80
 800309a:	029b      	lsls	r3, r3, #10
 800309c:	4013      	ands	r3, r2
 800309e:	d1f0      	bne.n	8003082 <HAL_RCC_OscConfig+0x112>
 80030a0:	e000      	b.n	80030a4 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030a2:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	2202      	movs	r2, #2
 80030aa:	4013      	ands	r3, r2
 80030ac:	d100      	bne.n	80030b0 <HAL_RCC_OscConfig+0x140>
 80030ae:	e099      	b.n	80031e4 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	68db      	ldr	r3, [r3, #12]
 80030b4:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80030b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030b8:	2220      	movs	r2, #32
 80030ba:	4013      	ands	r3, r2
 80030bc:	d009      	beq.n	80030d2 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80030be:	4b7b      	ldr	r3, [pc, #492]	@ (80032ac <HAL_RCC_OscConfig+0x33c>)
 80030c0:	681a      	ldr	r2, [r3, #0]
 80030c2:	4b7a      	ldr	r3, [pc, #488]	@ (80032ac <HAL_RCC_OscConfig+0x33c>)
 80030c4:	2120      	movs	r1, #32
 80030c6:	430a      	orrs	r2, r1
 80030c8:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 80030ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030cc:	2220      	movs	r2, #32
 80030ce:	4393      	bics	r3, r2
 80030d0:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80030d2:	69fb      	ldr	r3, [r7, #28]
 80030d4:	2b04      	cmp	r3, #4
 80030d6:	d005      	beq.n	80030e4 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80030d8:	69fb      	ldr	r3, [r7, #28]
 80030da:	2b0c      	cmp	r3, #12
 80030dc:	d13e      	bne.n	800315c <HAL_RCC_OscConfig+0x1ec>
 80030de:	69bb      	ldr	r3, [r7, #24]
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d13b      	bne.n	800315c <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80030e4:	4b71      	ldr	r3, [pc, #452]	@ (80032ac <HAL_RCC_OscConfig+0x33c>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	2204      	movs	r2, #4
 80030ea:	4013      	ands	r3, r2
 80030ec:	d004      	beq.n	80030f8 <HAL_RCC_OscConfig+0x188>
 80030ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d101      	bne.n	80030f8 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80030f4:	2301      	movs	r3, #1
 80030f6:	e304      	b.n	8003702 <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030f8:	4b6c      	ldr	r3, [pc, #432]	@ (80032ac <HAL_RCC_OscConfig+0x33c>)
 80030fa:	685b      	ldr	r3, [r3, #4]
 80030fc:	4a6e      	ldr	r2, [pc, #440]	@ (80032b8 <HAL_RCC_OscConfig+0x348>)
 80030fe:	4013      	ands	r3, r2
 8003100:	0019      	movs	r1, r3
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	691b      	ldr	r3, [r3, #16]
 8003106:	021a      	lsls	r2, r3, #8
 8003108:	4b68      	ldr	r3, [pc, #416]	@ (80032ac <HAL_RCC_OscConfig+0x33c>)
 800310a:	430a      	orrs	r2, r1
 800310c:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800310e:	4b67      	ldr	r3, [pc, #412]	@ (80032ac <HAL_RCC_OscConfig+0x33c>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	2209      	movs	r2, #9
 8003114:	4393      	bics	r3, r2
 8003116:	0019      	movs	r1, r3
 8003118:	4b64      	ldr	r3, [pc, #400]	@ (80032ac <HAL_RCC_OscConfig+0x33c>)
 800311a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800311c:	430a      	orrs	r2, r1
 800311e:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003120:	f000 fc42 	bl	80039a8 <HAL_RCC_GetSysClockFreq>
 8003124:	0001      	movs	r1, r0
 8003126:	4b61      	ldr	r3, [pc, #388]	@ (80032ac <HAL_RCC_OscConfig+0x33c>)
 8003128:	68db      	ldr	r3, [r3, #12]
 800312a:	091b      	lsrs	r3, r3, #4
 800312c:	220f      	movs	r2, #15
 800312e:	4013      	ands	r3, r2
 8003130:	4a62      	ldr	r2, [pc, #392]	@ (80032bc <HAL_RCC_OscConfig+0x34c>)
 8003132:	5cd3      	ldrb	r3, [r2, r3]
 8003134:	000a      	movs	r2, r1
 8003136:	40da      	lsrs	r2, r3
 8003138:	4b61      	ldr	r3, [pc, #388]	@ (80032c0 <HAL_RCC_OscConfig+0x350>)
 800313a:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 800313c:	4b61      	ldr	r3, [pc, #388]	@ (80032c4 <HAL_RCC_OscConfig+0x354>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	2513      	movs	r5, #19
 8003142:	197c      	adds	r4, r7, r5
 8003144:	0018      	movs	r0, r3
 8003146:	f7fe fa91 	bl	800166c <HAL_InitTick>
 800314a:	0003      	movs	r3, r0
 800314c:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 800314e:	197b      	adds	r3, r7, r5
 8003150:	781b      	ldrb	r3, [r3, #0]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d046      	beq.n	80031e4 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8003156:	197b      	adds	r3, r7, r5
 8003158:	781b      	ldrb	r3, [r3, #0]
 800315a:	e2d2      	b.n	8003702 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 800315c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800315e:	2b00      	cmp	r3, #0
 8003160:	d027      	beq.n	80031b2 <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003162:	4b52      	ldr	r3, [pc, #328]	@ (80032ac <HAL_RCC_OscConfig+0x33c>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	2209      	movs	r2, #9
 8003168:	4393      	bics	r3, r2
 800316a:	0019      	movs	r1, r3
 800316c:	4b4f      	ldr	r3, [pc, #316]	@ (80032ac <HAL_RCC_OscConfig+0x33c>)
 800316e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003170:	430a      	orrs	r2, r1
 8003172:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003174:	f7fe fac0 	bl	80016f8 <HAL_GetTick>
 8003178:	0003      	movs	r3, r0
 800317a:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800317c:	e008      	b.n	8003190 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800317e:	f7fe fabb 	bl	80016f8 <HAL_GetTick>
 8003182:	0002      	movs	r2, r0
 8003184:	697b      	ldr	r3, [r7, #20]
 8003186:	1ad3      	subs	r3, r2, r3
 8003188:	2b02      	cmp	r3, #2
 800318a:	d901      	bls.n	8003190 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 800318c:	2303      	movs	r3, #3
 800318e:	e2b8      	b.n	8003702 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003190:	4b46      	ldr	r3, [pc, #280]	@ (80032ac <HAL_RCC_OscConfig+0x33c>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	2204      	movs	r2, #4
 8003196:	4013      	ands	r3, r2
 8003198:	d0f1      	beq.n	800317e <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800319a:	4b44      	ldr	r3, [pc, #272]	@ (80032ac <HAL_RCC_OscConfig+0x33c>)
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	4a46      	ldr	r2, [pc, #280]	@ (80032b8 <HAL_RCC_OscConfig+0x348>)
 80031a0:	4013      	ands	r3, r2
 80031a2:	0019      	movs	r1, r3
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	691b      	ldr	r3, [r3, #16]
 80031a8:	021a      	lsls	r2, r3, #8
 80031aa:	4b40      	ldr	r3, [pc, #256]	@ (80032ac <HAL_RCC_OscConfig+0x33c>)
 80031ac:	430a      	orrs	r2, r1
 80031ae:	605a      	str	r2, [r3, #4]
 80031b0:	e018      	b.n	80031e4 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80031b2:	4b3e      	ldr	r3, [pc, #248]	@ (80032ac <HAL_RCC_OscConfig+0x33c>)
 80031b4:	681a      	ldr	r2, [r3, #0]
 80031b6:	4b3d      	ldr	r3, [pc, #244]	@ (80032ac <HAL_RCC_OscConfig+0x33c>)
 80031b8:	2101      	movs	r1, #1
 80031ba:	438a      	bics	r2, r1
 80031bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031be:	f7fe fa9b 	bl	80016f8 <HAL_GetTick>
 80031c2:	0003      	movs	r3, r0
 80031c4:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80031c6:	e008      	b.n	80031da <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80031c8:	f7fe fa96 	bl	80016f8 <HAL_GetTick>
 80031cc:	0002      	movs	r2, r0
 80031ce:	697b      	ldr	r3, [r7, #20]
 80031d0:	1ad3      	subs	r3, r2, r3
 80031d2:	2b02      	cmp	r3, #2
 80031d4:	d901      	bls.n	80031da <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 80031d6:	2303      	movs	r3, #3
 80031d8:	e293      	b.n	8003702 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80031da:	4b34      	ldr	r3, [pc, #208]	@ (80032ac <HAL_RCC_OscConfig+0x33c>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	2204      	movs	r2, #4
 80031e0:	4013      	ands	r3, r2
 80031e2:	d1f1      	bne.n	80031c8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	2210      	movs	r2, #16
 80031ea:	4013      	ands	r3, r2
 80031ec:	d100      	bne.n	80031f0 <HAL_RCC_OscConfig+0x280>
 80031ee:	e0a2      	b.n	8003336 <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80031f0:	69fb      	ldr	r3, [r7, #28]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d140      	bne.n	8003278 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80031f6:	4b2d      	ldr	r3, [pc, #180]	@ (80032ac <HAL_RCC_OscConfig+0x33c>)
 80031f8:	681a      	ldr	r2, [r3, #0]
 80031fa:	2380      	movs	r3, #128	@ 0x80
 80031fc:	009b      	lsls	r3, r3, #2
 80031fe:	4013      	ands	r3, r2
 8003200:	d005      	beq.n	800320e <HAL_RCC_OscConfig+0x29e>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	69db      	ldr	r3, [r3, #28]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d101      	bne.n	800320e <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800320a:	2301      	movs	r3, #1
 800320c:	e279      	b.n	8003702 <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800320e:	4b27      	ldr	r3, [pc, #156]	@ (80032ac <HAL_RCC_OscConfig+0x33c>)
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	4a2d      	ldr	r2, [pc, #180]	@ (80032c8 <HAL_RCC_OscConfig+0x358>)
 8003214:	4013      	ands	r3, r2
 8003216:	0019      	movs	r1, r3
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800321c:	4b23      	ldr	r3, [pc, #140]	@ (80032ac <HAL_RCC_OscConfig+0x33c>)
 800321e:	430a      	orrs	r2, r1
 8003220:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003222:	4b22      	ldr	r3, [pc, #136]	@ (80032ac <HAL_RCC_OscConfig+0x33c>)
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	021b      	lsls	r3, r3, #8
 8003228:	0a19      	lsrs	r1, r3, #8
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6a1b      	ldr	r3, [r3, #32]
 800322e:	061a      	lsls	r2, r3, #24
 8003230:	4b1e      	ldr	r3, [pc, #120]	@ (80032ac <HAL_RCC_OscConfig+0x33c>)
 8003232:	430a      	orrs	r2, r1
 8003234:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800323a:	0b5b      	lsrs	r3, r3, #13
 800323c:	3301      	adds	r3, #1
 800323e:	2280      	movs	r2, #128	@ 0x80
 8003240:	0212      	lsls	r2, r2, #8
 8003242:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8003244:	4b19      	ldr	r3, [pc, #100]	@ (80032ac <HAL_RCC_OscConfig+0x33c>)
 8003246:	68db      	ldr	r3, [r3, #12]
 8003248:	091b      	lsrs	r3, r3, #4
 800324a:	210f      	movs	r1, #15
 800324c:	400b      	ands	r3, r1
 800324e:	491b      	ldr	r1, [pc, #108]	@ (80032bc <HAL_RCC_OscConfig+0x34c>)
 8003250:	5ccb      	ldrb	r3, [r1, r3]
 8003252:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003254:	4b1a      	ldr	r3, [pc, #104]	@ (80032c0 <HAL_RCC_OscConfig+0x350>)
 8003256:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8003258:	4b1a      	ldr	r3, [pc, #104]	@ (80032c4 <HAL_RCC_OscConfig+0x354>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	2513      	movs	r5, #19
 800325e:	197c      	adds	r4, r7, r5
 8003260:	0018      	movs	r0, r3
 8003262:	f7fe fa03 	bl	800166c <HAL_InitTick>
 8003266:	0003      	movs	r3, r0
 8003268:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 800326a:	197b      	adds	r3, r7, r5
 800326c:	781b      	ldrb	r3, [r3, #0]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d061      	beq.n	8003336 <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 8003272:	197b      	adds	r3, r7, r5
 8003274:	781b      	ldrb	r3, [r3, #0]
 8003276:	e244      	b.n	8003702 <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	69db      	ldr	r3, [r3, #28]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d040      	beq.n	8003302 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003280:	4b0a      	ldr	r3, [pc, #40]	@ (80032ac <HAL_RCC_OscConfig+0x33c>)
 8003282:	681a      	ldr	r2, [r3, #0]
 8003284:	4b09      	ldr	r3, [pc, #36]	@ (80032ac <HAL_RCC_OscConfig+0x33c>)
 8003286:	2180      	movs	r1, #128	@ 0x80
 8003288:	0049      	lsls	r1, r1, #1
 800328a:	430a      	orrs	r2, r1
 800328c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800328e:	f7fe fa33 	bl	80016f8 <HAL_GetTick>
 8003292:	0003      	movs	r3, r0
 8003294:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003296:	e019      	b.n	80032cc <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003298:	f7fe fa2e 	bl	80016f8 <HAL_GetTick>
 800329c:	0002      	movs	r2, r0
 800329e:	697b      	ldr	r3, [r7, #20]
 80032a0:	1ad3      	subs	r3, r2, r3
 80032a2:	2b02      	cmp	r3, #2
 80032a4:	d912      	bls.n	80032cc <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 80032a6:	2303      	movs	r3, #3
 80032a8:	e22b      	b.n	8003702 <HAL_RCC_OscConfig+0x792>
 80032aa:	46c0      	nop			@ (mov r8, r8)
 80032ac:	40021000 	.word	0x40021000
 80032b0:	fffeffff 	.word	0xfffeffff
 80032b4:	fffbffff 	.word	0xfffbffff
 80032b8:	ffffe0ff 	.word	0xffffe0ff
 80032bc:	08006c20 	.word	0x08006c20
 80032c0:	20000004 	.word	0x20000004
 80032c4:	20000008 	.word	0x20000008
 80032c8:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80032cc:	4bca      	ldr	r3, [pc, #808]	@ (80035f8 <HAL_RCC_OscConfig+0x688>)
 80032ce:	681a      	ldr	r2, [r3, #0]
 80032d0:	2380      	movs	r3, #128	@ 0x80
 80032d2:	009b      	lsls	r3, r3, #2
 80032d4:	4013      	ands	r3, r2
 80032d6:	d0df      	beq.n	8003298 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80032d8:	4bc7      	ldr	r3, [pc, #796]	@ (80035f8 <HAL_RCC_OscConfig+0x688>)
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	4ac7      	ldr	r2, [pc, #796]	@ (80035fc <HAL_RCC_OscConfig+0x68c>)
 80032de:	4013      	ands	r3, r2
 80032e0:	0019      	movs	r1, r3
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80032e6:	4bc4      	ldr	r3, [pc, #784]	@ (80035f8 <HAL_RCC_OscConfig+0x688>)
 80032e8:	430a      	orrs	r2, r1
 80032ea:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80032ec:	4bc2      	ldr	r3, [pc, #776]	@ (80035f8 <HAL_RCC_OscConfig+0x688>)
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	021b      	lsls	r3, r3, #8
 80032f2:	0a19      	lsrs	r1, r3, #8
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6a1b      	ldr	r3, [r3, #32]
 80032f8:	061a      	lsls	r2, r3, #24
 80032fa:	4bbf      	ldr	r3, [pc, #764]	@ (80035f8 <HAL_RCC_OscConfig+0x688>)
 80032fc:	430a      	orrs	r2, r1
 80032fe:	605a      	str	r2, [r3, #4]
 8003300:	e019      	b.n	8003336 <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003302:	4bbd      	ldr	r3, [pc, #756]	@ (80035f8 <HAL_RCC_OscConfig+0x688>)
 8003304:	681a      	ldr	r2, [r3, #0]
 8003306:	4bbc      	ldr	r3, [pc, #752]	@ (80035f8 <HAL_RCC_OscConfig+0x688>)
 8003308:	49bd      	ldr	r1, [pc, #756]	@ (8003600 <HAL_RCC_OscConfig+0x690>)
 800330a:	400a      	ands	r2, r1
 800330c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800330e:	f7fe f9f3 	bl	80016f8 <HAL_GetTick>
 8003312:	0003      	movs	r3, r0
 8003314:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003316:	e008      	b.n	800332a <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003318:	f7fe f9ee 	bl	80016f8 <HAL_GetTick>
 800331c:	0002      	movs	r2, r0
 800331e:	697b      	ldr	r3, [r7, #20]
 8003320:	1ad3      	subs	r3, r2, r3
 8003322:	2b02      	cmp	r3, #2
 8003324:	d901      	bls.n	800332a <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 8003326:	2303      	movs	r3, #3
 8003328:	e1eb      	b.n	8003702 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800332a:	4bb3      	ldr	r3, [pc, #716]	@ (80035f8 <HAL_RCC_OscConfig+0x688>)
 800332c:	681a      	ldr	r2, [r3, #0]
 800332e:	2380      	movs	r3, #128	@ 0x80
 8003330:	009b      	lsls	r3, r3, #2
 8003332:	4013      	ands	r3, r2
 8003334:	d1f0      	bne.n	8003318 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	2208      	movs	r2, #8
 800333c:	4013      	ands	r3, r2
 800333e:	d036      	beq.n	80033ae <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	695b      	ldr	r3, [r3, #20]
 8003344:	2b00      	cmp	r3, #0
 8003346:	d019      	beq.n	800337c <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003348:	4bab      	ldr	r3, [pc, #684]	@ (80035f8 <HAL_RCC_OscConfig+0x688>)
 800334a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800334c:	4baa      	ldr	r3, [pc, #680]	@ (80035f8 <HAL_RCC_OscConfig+0x688>)
 800334e:	2101      	movs	r1, #1
 8003350:	430a      	orrs	r2, r1
 8003352:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003354:	f7fe f9d0 	bl	80016f8 <HAL_GetTick>
 8003358:	0003      	movs	r3, r0
 800335a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800335c:	e008      	b.n	8003370 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800335e:	f7fe f9cb 	bl	80016f8 <HAL_GetTick>
 8003362:	0002      	movs	r2, r0
 8003364:	697b      	ldr	r3, [r7, #20]
 8003366:	1ad3      	subs	r3, r2, r3
 8003368:	2b02      	cmp	r3, #2
 800336a:	d901      	bls.n	8003370 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 800336c:	2303      	movs	r3, #3
 800336e:	e1c8      	b.n	8003702 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003370:	4ba1      	ldr	r3, [pc, #644]	@ (80035f8 <HAL_RCC_OscConfig+0x688>)
 8003372:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003374:	2202      	movs	r2, #2
 8003376:	4013      	ands	r3, r2
 8003378:	d0f1      	beq.n	800335e <HAL_RCC_OscConfig+0x3ee>
 800337a:	e018      	b.n	80033ae <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800337c:	4b9e      	ldr	r3, [pc, #632]	@ (80035f8 <HAL_RCC_OscConfig+0x688>)
 800337e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003380:	4b9d      	ldr	r3, [pc, #628]	@ (80035f8 <HAL_RCC_OscConfig+0x688>)
 8003382:	2101      	movs	r1, #1
 8003384:	438a      	bics	r2, r1
 8003386:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003388:	f7fe f9b6 	bl	80016f8 <HAL_GetTick>
 800338c:	0003      	movs	r3, r0
 800338e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003390:	e008      	b.n	80033a4 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003392:	f7fe f9b1 	bl	80016f8 <HAL_GetTick>
 8003396:	0002      	movs	r2, r0
 8003398:	697b      	ldr	r3, [r7, #20]
 800339a:	1ad3      	subs	r3, r2, r3
 800339c:	2b02      	cmp	r3, #2
 800339e:	d901      	bls.n	80033a4 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 80033a0:	2303      	movs	r3, #3
 80033a2:	e1ae      	b.n	8003702 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80033a4:	4b94      	ldr	r3, [pc, #592]	@ (80035f8 <HAL_RCC_OscConfig+0x688>)
 80033a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80033a8:	2202      	movs	r2, #2
 80033aa:	4013      	ands	r3, r2
 80033ac:	d1f1      	bne.n	8003392 <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	2204      	movs	r2, #4
 80033b4:	4013      	ands	r3, r2
 80033b6:	d100      	bne.n	80033ba <HAL_RCC_OscConfig+0x44a>
 80033b8:	e0ae      	b.n	8003518 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033ba:	2023      	movs	r0, #35	@ 0x23
 80033bc:	183b      	adds	r3, r7, r0
 80033be:	2200      	movs	r2, #0
 80033c0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80033c2:	4b8d      	ldr	r3, [pc, #564]	@ (80035f8 <HAL_RCC_OscConfig+0x688>)
 80033c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80033c6:	2380      	movs	r3, #128	@ 0x80
 80033c8:	055b      	lsls	r3, r3, #21
 80033ca:	4013      	ands	r3, r2
 80033cc:	d109      	bne.n	80033e2 <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033ce:	4b8a      	ldr	r3, [pc, #552]	@ (80035f8 <HAL_RCC_OscConfig+0x688>)
 80033d0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80033d2:	4b89      	ldr	r3, [pc, #548]	@ (80035f8 <HAL_RCC_OscConfig+0x688>)
 80033d4:	2180      	movs	r1, #128	@ 0x80
 80033d6:	0549      	lsls	r1, r1, #21
 80033d8:	430a      	orrs	r2, r1
 80033da:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 80033dc:	183b      	adds	r3, r7, r0
 80033de:	2201      	movs	r2, #1
 80033e0:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033e2:	4b88      	ldr	r3, [pc, #544]	@ (8003604 <HAL_RCC_OscConfig+0x694>)
 80033e4:	681a      	ldr	r2, [r3, #0]
 80033e6:	2380      	movs	r3, #128	@ 0x80
 80033e8:	005b      	lsls	r3, r3, #1
 80033ea:	4013      	ands	r3, r2
 80033ec:	d11a      	bne.n	8003424 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80033ee:	4b85      	ldr	r3, [pc, #532]	@ (8003604 <HAL_RCC_OscConfig+0x694>)
 80033f0:	681a      	ldr	r2, [r3, #0]
 80033f2:	4b84      	ldr	r3, [pc, #528]	@ (8003604 <HAL_RCC_OscConfig+0x694>)
 80033f4:	2180      	movs	r1, #128	@ 0x80
 80033f6:	0049      	lsls	r1, r1, #1
 80033f8:	430a      	orrs	r2, r1
 80033fa:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033fc:	f7fe f97c 	bl	80016f8 <HAL_GetTick>
 8003400:	0003      	movs	r3, r0
 8003402:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003404:	e008      	b.n	8003418 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003406:	f7fe f977 	bl	80016f8 <HAL_GetTick>
 800340a:	0002      	movs	r2, r0
 800340c:	697b      	ldr	r3, [r7, #20]
 800340e:	1ad3      	subs	r3, r2, r3
 8003410:	2b64      	cmp	r3, #100	@ 0x64
 8003412:	d901      	bls.n	8003418 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8003414:	2303      	movs	r3, #3
 8003416:	e174      	b.n	8003702 <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003418:	4b7a      	ldr	r3, [pc, #488]	@ (8003604 <HAL_RCC_OscConfig+0x694>)
 800341a:	681a      	ldr	r2, [r3, #0]
 800341c:	2380      	movs	r3, #128	@ 0x80
 800341e:	005b      	lsls	r3, r3, #1
 8003420:	4013      	ands	r3, r2
 8003422:	d0f0      	beq.n	8003406 <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	689a      	ldr	r2, [r3, #8]
 8003428:	2380      	movs	r3, #128	@ 0x80
 800342a:	005b      	lsls	r3, r3, #1
 800342c:	429a      	cmp	r2, r3
 800342e:	d107      	bne.n	8003440 <HAL_RCC_OscConfig+0x4d0>
 8003430:	4b71      	ldr	r3, [pc, #452]	@ (80035f8 <HAL_RCC_OscConfig+0x688>)
 8003432:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003434:	4b70      	ldr	r3, [pc, #448]	@ (80035f8 <HAL_RCC_OscConfig+0x688>)
 8003436:	2180      	movs	r1, #128	@ 0x80
 8003438:	0049      	lsls	r1, r1, #1
 800343a:	430a      	orrs	r2, r1
 800343c:	651a      	str	r2, [r3, #80]	@ 0x50
 800343e:	e031      	b.n	80034a4 <HAL_RCC_OscConfig+0x534>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	689b      	ldr	r3, [r3, #8]
 8003444:	2b00      	cmp	r3, #0
 8003446:	d10c      	bne.n	8003462 <HAL_RCC_OscConfig+0x4f2>
 8003448:	4b6b      	ldr	r3, [pc, #428]	@ (80035f8 <HAL_RCC_OscConfig+0x688>)
 800344a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800344c:	4b6a      	ldr	r3, [pc, #424]	@ (80035f8 <HAL_RCC_OscConfig+0x688>)
 800344e:	496c      	ldr	r1, [pc, #432]	@ (8003600 <HAL_RCC_OscConfig+0x690>)
 8003450:	400a      	ands	r2, r1
 8003452:	651a      	str	r2, [r3, #80]	@ 0x50
 8003454:	4b68      	ldr	r3, [pc, #416]	@ (80035f8 <HAL_RCC_OscConfig+0x688>)
 8003456:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003458:	4b67      	ldr	r3, [pc, #412]	@ (80035f8 <HAL_RCC_OscConfig+0x688>)
 800345a:	496b      	ldr	r1, [pc, #428]	@ (8003608 <HAL_RCC_OscConfig+0x698>)
 800345c:	400a      	ands	r2, r1
 800345e:	651a      	str	r2, [r3, #80]	@ 0x50
 8003460:	e020      	b.n	80034a4 <HAL_RCC_OscConfig+0x534>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	689a      	ldr	r2, [r3, #8]
 8003466:	23a0      	movs	r3, #160	@ 0xa0
 8003468:	00db      	lsls	r3, r3, #3
 800346a:	429a      	cmp	r2, r3
 800346c:	d10e      	bne.n	800348c <HAL_RCC_OscConfig+0x51c>
 800346e:	4b62      	ldr	r3, [pc, #392]	@ (80035f8 <HAL_RCC_OscConfig+0x688>)
 8003470:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003472:	4b61      	ldr	r3, [pc, #388]	@ (80035f8 <HAL_RCC_OscConfig+0x688>)
 8003474:	2180      	movs	r1, #128	@ 0x80
 8003476:	00c9      	lsls	r1, r1, #3
 8003478:	430a      	orrs	r2, r1
 800347a:	651a      	str	r2, [r3, #80]	@ 0x50
 800347c:	4b5e      	ldr	r3, [pc, #376]	@ (80035f8 <HAL_RCC_OscConfig+0x688>)
 800347e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003480:	4b5d      	ldr	r3, [pc, #372]	@ (80035f8 <HAL_RCC_OscConfig+0x688>)
 8003482:	2180      	movs	r1, #128	@ 0x80
 8003484:	0049      	lsls	r1, r1, #1
 8003486:	430a      	orrs	r2, r1
 8003488:	651a      	str	r2, [r3, #80]	@ 0x50
 800348a:	e00b      	b.n	80034a4 <HAL_RCC_OscConfig+0x534>
 800348c:	4b5a      	ldr	r3, [pc, #360]	@ (80035f8 <HAL_RCC_OscConfig+0x688>)
 800348e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003490:	4b59      	ldr	r3, [pc, #356]	@ (80035f8 <HAL_RCC_OscConfig+0x688>)
 8003492:	495b      	ldr	r1, [pc, #364]	@ (8003600 <HAL_RCC_OscConfig+0x690>)
 8003494:	400a      	ands	r2, r1
 8003496:	651a      	str	r2, [r3, #80]	@ 0x50
 8003498:	4b57      	ldr	r3, [pc, #348]	@ (80035f8 <HAL_RCC_OscConfig+0x688>)
 800349a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800349c:	4b56      	ldr	r3, [pc, #344]	@ (80035f8 <HAL_RCC_OscConfig+0x688>)
 800349e:	495a      	ldr	r1, [pc, #360]	@ (8003608 <HAL_RCC_OscConfig+0x698>)
 80034a0:	400a      	ands	r2, r1
 80034a2:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	689b      	ldr	r3, [r3, #8]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d015      	beq.n	80034d8 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034ac:	f7fe f924 	bl	80016f8 <HAL_GetTick>
 80034b0:	0003      	movs	r3, r0
 80034b2:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80034b4:	e009      	b.n	80034ca <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80034b6:	f7fe f91f 	bl	80016f8 <HAL_GetTick>
 80034ba:	0002      	movs	r2, r0
 80034bc:	697b      	ldr	r3, [r7, #20]
 80034be:	1ad3      	subs	r3, r2, r3
 80034c0:	4a52      	ldr	r2, [pc, #328]	@ (800360c <HAL_RCC_OscConfig+0x69c>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d901      	bls.n	80034ca <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 80034c6:	2303      	movs	r3, #3
 80034c8:	e11b      	b.n	8003702 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80034ca:	4b4b      	ldr	r3, [pc, #300]	@ (80035f8 <HAL_RCC_OscConfig+0x688>)
 80034cc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80034ce:	2380      	movs	r3, #128	@ 0x80
 80034d0:	009b      	lsls	r3, r3, #2
 80034d2:	4013      	ands	r3, r2
 80034d4:	d0ef      	beq.n	80034b6 <HAL_RCC_OscConfig+0x546>
 80034d6:	e014      	b.n	8003502 <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034d8:	f7fe f90e 	bl	80016f8 <HAL_GetTick>
 80034dc:	0003      	movs	r3, r0
 80034de:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80034e0:	e009      	b.n	80034f6 <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80034e2:	f7fe f909 	bl	80016f8 <HAL_GetTick>
 80034e6:	0002      	movs	r2, r0
 80034e8:	697b      	ldr	r3, [r7, #20]
 80034ea:	1ad3      	subs	r3, r2, r3
 80034ec:	4a47      	ldr	r2, [pc, #284]	@ (800360c <HAL_RCC_OscConfig+0x69c>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d901      	bls.n	80034f6 <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 80034f2:	2303      	movs	r3, #3
 80034f4:	e105      	b.n	8003702 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80034f6:	4b40      	ldr	r3, [pc, #256]	@ (80035f8 <HAL_RCC_OscConfig+0x688>)
 80034f8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80034fa:	2380      	movs	r3, #128	@ 0x80
 80034fc:	009b      	lsls	r3, r3, #2
 80034fe:	4013      	ands	r3, r2
 8003500:	d1ef      	bne.n	80034e2 <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003502:	2323      	movs	r3, #35	@ 0x23
 8003504:	18fb      	adds	r3, r7, r3
 8003506:	781b      	ldrb	r3, [r3, #0]
 8003508:	2b01      	cmp	r3, #1
 800350a:	d105      	bne.n	8003518 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800350c:	4b3a      	ldr	r3, [pc, #232]	@ (80035f8 <HAL_RCC_OscConfig+0x688>)
 800350e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003510:	4b39      	ldr	r3, [pc, #228]	@ (80035f8 <HAL_RCC_OscConfig+0x688>)
 8003512:	493f      	ldr	r1, [pc, #252]	@ (8003610 <HAL_RCC_OscConfig+0x6a0>)
 8003514:	400a      	ands	r2, r1
 8003516:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	2220      	movs	r2, #32
 800351e:	4013      	ands	r3, r2
 8003520:	d049      	beq.n	80035b6 <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	699b      	ldr	r3, [r3, #24]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d026      	beq.n	8003578 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800352a:	4b33      	ldr	r3, [pc, #204]	@ (80035f8 <HAL_RCC_OscConfig+0x688>)
 800352c:	689a      	ldr	r2, [r3, #8]
 800352e:	4b32      	ldr	r3, [pc, #200]	@ (80035f8 <HAL_RCC_OscConfig+0x688>)
 8003530:	2101      	movs	r1, #1
 8003532:	430a      	orrs	r2, r1
 8003534:	609a      	str	r2, [r3, #8]
 8003536:	4b30      	ldr	r3, [pc, #192]	@ (80035f8 <HAL_RCC_OscConfig+0x688>)
 8003538:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800353a:	4b2f      	ldr	r3, [pc, #188]	@ (80035f8 <HAL_RCC_OscConfig+0x688>)
 800353c:	2101      	movs	r1, #1
 800353e:	430a      	orrs	r2, r1
 8003540:	635a      	str	r2, [r3, #52]	@ 0x34
 8003542:	4b34      	ldr	r3, [pc, #208]	@ (8003614 <HAL_RCC_OscConfig+0x6a4>)
 8003544:	6a1a      	ldr	r2, [r3, #32]
 8003546:	4b33      	ldr	r3, [pc, #204]	@ (8003614 <HAL_RCC_OscConfig+0x6a4>)
 8003548:	2180      	movs	r1, #128	@ 0x80
 800354a:	0189      	lsls	r1, r1, #6
 800354c:	430a      	orrs	r2, r1
 800354e:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003550:	f7fe f8d2 	bl	80016f8 <HAL_GetTick>
 8003554:	0003      	movs	r3, r0
 8003556:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003558:	e008      	b.n	800356c <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800355a:	f7fe f8cd 	bl	80016f8 <HAL_GetTick>
 800355e:	0002      	movs	r2, r0
 8003560:	697b      	ldr	r3, [r7, #20]
 8003562:	1ad3      	subs	r3, r2, r3
 8003564:	2b02      	cmp	r3, #2
 8003566:	d901      	bls.n	800356c <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8003568:	2303      	movs	r3, #3
 800356a:	e0ca      	b.n	8003702 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800356c:	4b22      	ldr	r3, [pc, #136]	@ (80035f8 <HAL_RCC_OscConfig+0x688>)
 800356e:	689b      	ldr	r3, [r3, #8]
 8003570:	2202      	movs	r2, #2
 8003572:	4013      	ands	r3, r2
 8003574:	d0f1      	beq.n	800355a <HAL_RCC_OscConfig+0x5ea>
 8003576:	e01e      	b.n	80035b6 <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8003578:	4b1f      	ldr	r3, [pc, #124]	@ (80035f8 <HAL_RCC_OscConfig+0x688>)
 800357a:	689a      	ldr	r2, [r3, #8]
 800357c:	4b1e      	ldr	r3, [pc, #120]	@ (80035f8 <HAL_RCC_OscConfig+0x688>)
 800357e:	2101      	movs	r1, #1
 8003580:	438a      	bics	r2, r1
 8003582:	609a      	str	r2, [r3, #8]
 8003584:	4b23      	ldr	r3, [pc, #140]	@ (8003614 <HAL_RCC_OscConfig+0x6a4>)
 8003586:	6a1a      	ldr	r2, [r3, #32]
 8003588:	4b22      	ldr	r3, [pc, #136]	@ (8003614 <HAL_RCC_OscConfig+0x6a4>)
 800358a:	4923      	ldr	r1, [pc, #140]	@ (8003618 <HAL_RCC_OscConfig+0x6a8>)
 800358c:	400a      	ands	r2, r1
 800358e:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003590:	f7fe f8b2 	bl	80016f8 <HAL_GetTick>
 8003594:	0003      	movs	r3, r0
 8003596:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003598:	e008      	b.n	80035ac <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800359a:	f7fe f8ad 	bl	80016f8 <HAL_GetTick>
 800359e:	0002      	movs	r2, r0
 80035a0:	697b      	ldr	r3, [r7, #20]
 80035a2:	1ad3      	subs	r3, r2, r3
 80035a4:	2b02      	cmp	r3, #2
 80035a6:	d901      	bls.n	80035ac <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 80035a8:	2303      	movs	r3, #3
 80035aa:	e0aa      	b.n	8003702 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80035ac:	4b12      	ldr	r3, [pc, #72]	@ (80035f8 <HAL_RCC_OscConfig+0x688>)
 80035ae:	689b      	ldr	r3, [r3, #8]
 80035b0:	2202      	movs	r2, #2
 80035b2:	4013      	ands	r3, r2
 80035b4:	d1f1      	bne.n	800359a <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d100      	bne.n	80035c0 <HAL_RCC_OscConfig+0x650>
 80035be:	e09f      	b.n	8003700 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80035c0:	69fb      	ldr	r3, [r7, #28]
 80035c2:	2b0c      	cmp	r3, #12
 80035c4:	d100      	bne.n	80035c8 <HAL_RCC_OscConfig+0x658>
 80035c6:	e078      	b.n	80036ba <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035cc:	2b02      	cmp	r3, #2
 80035ce:	d159      	bne.n	8003684 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035d0:	4b09      	ldr	r3, [pc, #36]	@ (80035f8 <HAL_RCC_OscConfig+0x688>)
 80035d2:	681a      	ldr	r2, [r3, #0]
 80035d4:	4b08      	ldr	r3, [pc, #32]	@ (80035f8 <HAL_RCC_OscConfig+0x688>)
 80035d6:	4911      	ldr	r1, [pc, #68]	@ (800361c <HAL_RCC_OscConfig+0x6ac>)
 80035d8:	400a      	ands	r2, r1
 80035da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035dc:	f7fe f88c 	bl	80016f8 <HAL_GetTick>
 80035e0:	0003      	movs	r3, r0
 80035e2:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80035e4:	e01c      	b.n	8003620 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035e6:	f7fe f887 	bl	80016f8 <HAL_GetTick>
 80035ea:	0002      	movs	r2, r0
 80035ec:	697b      	ldr	r3, [r7, #20]
 80035ee:	1ad3      	subs	r3, r2, r3
 80035f0:	2b02      	cmp	r3, #2
 80035f2:	d915      	bls.n	8003620 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 80035f4:	2303      	movs	r3, #3
 80035f6:	e084      	b.n	8003702 <HAL_RCC_OscConfig+0x792>
 80035f8:	40021000 	.word	0x40021000
 80035fc:	ffff1fff 	.word	0xffff1fff
 8003600:	fffffeff 	.word	0xfffffeff
 8003604:	40007000 	.word	0x40007000
 8003608:	fffffbff 	.word	0xfffffbff
 800360c:	00001388 	.word	0x00001388
 8003610:	efffffff 	.word	0xefffffff
 8003614:	40010000 	.word	0x40010000
 8003618:	ffffdfff 	.word	0xffffdfff
 800361c:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003620:	4b3a      	ldr	r3, [pc, #232]	@ (800370c <HAL_RCC_OscConfig+0x79c>)
 8003622:	681a      	ldr	r2, [r3, #0]
 8003624:	2380      	movs	r3, #128	@ 0x80
 8003626:	049b      	lsls	r3, r3, #18
 8003628:	4013      	ands	r3, r2
 800362a:	d1dc      	bne.n	80035e6 <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800362c:	4b37      	ldr	r3, [pc, #220]	@ (800370c <HAL_RCC_OscConfig+0x79c>)
 800362e:	68db      	ldr	r3, [r3, #12]
 8003630:	4a37      	ldr	r2, [pc, #220]	@ (8003710 <HAL_RCC_OscConfig+0x7a0>)
 8003632:	4013      	ands	r3, r2
 8003634:	0019      	movs	r1, r3
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800363e:	431a      	orrs	r2, r3
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003644:	431a      	orrs	r2, r3
 8003646:	4b31      	ldr	r3, [pc, #196]	@ (800370c <HAL_RCC_OscConfig+0x79c>)
 8003648:	430a      	orrs	r2, r1
 800364a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800364c:	4b2f      	ldr	r3, [pc, #188]	@ (800370c <HAL_RCC_OscConfig+0x79c>)
 800364e:	681a      	ldr	r2, [r3, #0]
 8003650:	4b2e      	ldr	r3, [pc, #184]	@ (800370c <HAL_RCC_OscConfig+0x79c>)
 8003652:	2180      	movs	r1, #128	@ 0x80
 8003654:	0449      	lsls	r1, r1, #17
 8003656:	430a      	orrs	r2, r1
 8003658:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800365a:	f7fe f84d 	bl	80016f8 <HAL_GetTick>
 800365e:	0003      	movs	r3, r0
 8003660:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8003662:	e008      	b.n	8003676 <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003664:	f7fe f848 	bl	80016f8 <HAL_GetTick>
 8003668:	0002      	movs	r2, r0
 800366a:	697b      	ldr	r3, [r7, #20]
 800366c:	1ad3      	subs	r3, r2, r3
 800366e:	2b02      	cmp	r3, #2
 8003670:	d901      	bls.n	8003676 <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 8003672:	2303      	movs	r3, #3
 8003674:	e045      	b.n	8003702 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8003676:	4b25      	ldr	r3, [pc, #148]	@ (800370c <HAL_RCC_OscConfig+0x79c>)
 8003678:	681a      	ldr	r2, [r3, #0]
 800367a:	2380      	movs	r3, #128	@ 0x80
 800367c:	049b      	lsls	r3, r3, #18
 800367e:	4013      	ands	r3, r2
 8003680:	d0f0      	beq.n	8003664 <HAL_RCC_OscConfig+0x6f4>
 8003682:	e03d      	b.n	8003700 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003684:	4b21      	ldr	r3, [pc, #132]	@ (800370c <HAL_RCC_OscConfig+0x79c>)
 8003686:	681a      	ldr	r2, [r3, #0]
 8003688:	4b20      	ldr	r3, [pc, #128]	@ (800370c <HAL_RCC_OscConfig+0x79c>)
 800368a:	4922      	ldr	r1, [pc, #136]	@ (8003714 <HAL_RCC_OscConfig+0x7a4>)
 800368c:	400a      	ands	r2, r1
 800368e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003690:	f7fe f832 	bl	80016f8 <HAL_GetTick>
 8003694:	0003      	movs	r3, r0
 8003696:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003698:	e008      	b.n	80036ac <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800369a:	f7fe f82d 	bl	80016f8 <HAL_GetTick>
 800369e:	0002      	movs	r2, r0
 80036a0:	697b      	ldr	r3, [r7, #20]
 80036a2:	1ad3      	subs	r3, r2, r3
 80036a4:	2b02      	cmp	r3, #2
 80036a6:	d901      	bls.n	80036ac <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 80036a8:	2303      	movs	r3, #3
 80036aa:	e02a      	b.n	8003702 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80036ac:	4b17      	ldr	r3, [pc, #92]	@ (800370c <HAL_RCC_OscConfig+0x79c>)
 80036ae:	681a      	ldr	r2, [r3, #0]
 80036b0:	2380      	movs	r3, #128	@ 0x80
 80036b2:	049b      	lsls	r3, r3, #18
 80036b4:	4013      	ands	r3, r2
 80036b6:	d1f0      	bne.n	800369a <HAL_RCC_OscConfig+0x72a>
 80036b8:	e022      	b.n	8003700 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036be:	2b01      	cmp	r3, #1
 80036c0:	d101      	bne.n	80036c6 <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 80036c2:	2301      	movs	r3, #1
 80036c4:	e01d      	b.n	8003702 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80036c6:	4b11      	ldr	r3, [pc, #68]	@ (800370c <HAL_RCC_OscConfig+0x79c>)
 80036c8:	68db      	ldr	r3, [r3, #12]
 80036ca:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036cc:	69ba      	ldr	r2, [r7, #24]
 80036ce:	2380      	movs	r3, #128	@ 0x80
 80036d0:	025b      	lsls	r3, r3, #9
 80036d2:	401a      	ands	r2, r3
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036d8:	429a      	cmp	r2, r3
 80036da:	d10f      	bne.n	80036fc <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80036dc:	69ba      	ldr	r2, [r7, #24]
 80036de:	23f0      	movs	r3, #240	@ 0xf0
 80036e0:	039b      	lsls	r3, r3, #14
 80036e2:	401a      	ands	r2, r3
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036e8:	429a      	cmp	r2, r3
 80036ea:	d107      	bne.n	80036fc <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80036ec:	69ba      	ldr	r2, [r7, #24]
 80036ee:	23c0      	movs	r3, #192	@ 0xc0
 80036f0:	041b      	lsls	r3, r3, #16
 80036f2:	401a      	ands	r2, r3
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80036f8:	429a      	cmp	r2, r3
 80036fa:	d001      	beq.n	8003700 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 80036fc:	2301      	movs	r3, #1
 80036fe:	e000      	b.n	8003702 <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8003700:	2300      	movs	r3, #0
}
 8003702:	0018      	movs	r0, r3
 8003704:	46bd      	mov	sp, r7
 8003706:	b00a      	add	sp, #40	@ 0x28
 8003708:	bdb0      	pop	{r4, r5, r7, pc}
 800370a:	46c0      	nop			@ (mov r8, r8)
 800370c:	40021000 	.word	0x40021000
 8003710:	ff02ffff 	.word	0xff02ffff
 8003714:	feffffff 	.word	0xfeffffff

08003718 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003718:	b5b0      	push	{r4, r5, r7, lr}
 800371a:	b084      	sub	sp, #16
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
 8003720:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d101      	bne.n	800372c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003728:	2301      	movs	r3, #1
 800372a:	e128      	b.n	800397e <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800372c:	4b96      	ldr	r3, [pc, #600]	@ (8003988 <HAL_RCC_ClockConfig+0x270>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	2201      	movs	r2, #1
 8003732:	4013      	ands	r3, r2
 8003734:	683a      	ldr	r2, [r7, #0]
 8003736:	429a      	cmp	r2, r3
 8003738:	d91e      	bls.n	8003778 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800373a:	4b93      	ldr	r3, [pc, #588]	@ (8003988 <HAL_RCC_ClockConfig+0x270>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	2201      	movs	r2, #1
 8003740:	4393      	bics	r3, r2
 8003742:	0019      	movs	r1, r3
 8003744:	4b90      	ldr	r3, [pc, #576]	@ (8003988 <HAL_RCC_ClockConfig+0x270>)
 8003746:	683a      	ldr	r2, [r7, #0]
 8003748:	430a      	orrs	r2, r1
 800374a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800374c:	f7fd ffd4 	bl	80016f8 <HAL_GetTick>
 8003750:	0003      	movs	r3, r0
 8003752:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003754:	e009      	b.n	800376a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003756:	f7fd ffcf 	bl	80016f8 <HAL_GetTick>
 800375a:	0002      	movs	r2, r0
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	1ad3      	subs	r3, r2, r3
 8003760:	4a8a      	ldr	r2, [pc, #552]	@ (800398c <HAL_RCC_ClockConfig+0x274>)
 8003762:	4293      	cmp	r3, r2
 8003764:	d901      	bls.n	800376a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003766:	2303      	movs	r3, #3
 8003768:	e109      	b.n	800397e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800376a:	4b87      	ldr	r3, [pc, #540]	@ (8003988 <HAL_RCC_ClockConfig+0x270>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	2201      	movs	r2, #1
 8003770:	4013      	ands	r3, r2
 8003772:	683a      	ldr	r2, [r7, #0]
 8003774:	429a      	cmp	r2, r3
 8003776:	d1ee      	bne.n	8003756 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	2202      	movs	r2, #2
 800377e:	4013      	ands	r3, r2
 8003780:	d009      	beq.n	8003796 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003782:	4b83      	ldr	r3, [pc, #524]	@ (8003990 <HAL_RCC_ClockConfig+0x278>)
 8003784:	68db      	ldr	r3, [r3, #12]
 8003786:	22f0      	movs	r2, #240	@ 0xf0
 8003788:	4393      	bics	r3, r2
 800378a:	0019      	movs	r1, r3
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	689a      	ldr	r2, [r3, #8]
 8003790:	4b7f      	ldr	r3, [pc, #508]	@ (8003990 <HAL_RCC_ClockConfig+0x278>)
 8003792:	430a      	orrs	r2, r1
 8003794:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	2201      	movs	r2, #1
 800379c:	4013      	ands	r3, r2
 800379e:	d100      	bne.n	80037a2 <HAL_RCC_ClockConfig+0x8a>
 80037a0:	e089      	b.n	80038b6 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	685b      	ldr	r3, [r3, #4]
 80037a6:	2b02      	cmp	r3, #2
 80037a8:	d107      	bne.n	80037ba <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80037aa:	4b79      	ldr	r3, [pc, #484]	@ (8003990 <HAL_RCC_ClockConfig+0x278>)
 80037ac:	681a      	ldr	r2, [r3, #0]
 80037ae:	2380      	movs	r3, #128	@ 0x80
 80037b0:	029b      	lsls	r3, r3, #10
 80037b2:	4013      	ands	r3, r2
 80037b4:	d120      	bne.n	80037f8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80037b6:	2301      	movs	r3, #1
 80037b8:	e0e1      	b.n	800397e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	2b03      	cmp	r3, #3
 80037c0:	d107      	bne.n	80037d2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80037c2:	4b73      	ldr	r3, [pc, #460]	@ (8003990 <HAL_RCC_ClockConfig+0x278>)
 80037c4:	681a      	ldr	r2, [r3, #0]
 80037c6:	2380      	movs	r3, #128	@ 0x80
 80037c8:	049b      	lsls	r3, r3, #18
 80037ca:	4013      	ands	r3, r2
 80037cc:	d114      	bne.n	80037f8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80037ce:	2301      	movs	r3, #1
 80037d0:	e0d5      	b.n	800397e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	685b      	ldr	r3, [r3, #4]
 80037d6:	2b01      	cmp	r3, #1
 80037d8:	d106      	bne.n	80037e8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80037da:	4b6d      	ldr	r3, [pc, #436]	@ (8003990 <HAL_RCC_ClockConfig+0x278>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	2204      	movs	r2, #4
 80037e0:	4013      	ands	r3, r2
 80037e2:	d109      	bne.n	80037f8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80037e4:	2301      	movs	r3, #1
 80037e6:	e0ca      	b.n	800397e <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80037e8:	4b69      	ldr	r3, [pc, #420]	@ (8003990 <HAL_RCC_ClockConfig+0x278>)
 80037ea:	681a      	ldr	r2, [r3, #0]
 80037ec:	2380      	movs	r3, #128	@ 0x80
 80037ee:	009b      	lsls	r3, r3, #2
 80037f0:	4013      	ands	r3, r2
 80037f2:	d101      	bne.n	80037f8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80037f4:	2301      	movs	r3, #1
 80037f6:	e0c2      	b.n	800397e <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80037f8:	4b65      	ldr	r3, [pc, #404]	@ (8003990 <HAL_RCC_ClockConfig+0x278>)
 80037fa:	68db      	ldr	r3, [r3, #12]
 80037fc:	2203      	movs	r2, #3
 80037fe:	4393      	bics	r3, r2
 8003800:	0019      	movs	r1, r3
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	685a      	ldr	r2, [r3, #4]
 8003806:	4b62      	ldr	r3, [pc, #392]	@ (8003990 <HAL_RCC_ClockConfig+0x278>)
 8003808:	430a      	orrs	r2, r1
 800380a:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800380c:	f7fd ff74 	bl	80016f8 <HAL_GetTick>
 8003810:	0003      	movs	r3, r0
 8003812:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	2b02      	cmp	r3, #2
 800381a:	d111      	bne.n	8003840 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800381c:	e009      	b.n	8003832 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800381e:	f7fd ff6b 	bl	80016f8 <HAL_GetTick>
 8003822:	0002      	movs	r2, r0
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	1ad3      	subs	r3, r2, r3
 8003828:	4a58      	ldr	r2, [pc, #352]	@ (800398c <HAL_RCC_ClockConfig+0x274>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d901      	bls.n	8003832 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 800382e:	2303      	movs	r3, #3
 8003830:	e0a5      	b.n	800397e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003832:	4b57      	ldr	r3, [pc, #348]	@ (8003990 <HAL_RCC_ClockConfig+0x278>)
 8003834:	68db      	ldr	r3, [r3, #12]
 8003836:	220c      	movs	r2, #12
 8003838:	4013      	ands	r3, r2
 800383a:	2b08      	cmp	r3, #8
 800383c:	d1ef      	bne.n	800381e <HAL_RCC_ClockConfig+0x106>
 800383e:	e03a      	b.n	80038b6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	685b      	ldr	r3, [r3, #4]
 8003844:	2b03      	cmp	r3, #3
 8003846:	d111      	bne.n	800386c <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003848:	e009      	b.n	800385e <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800384a:	f7fd ff55 	bl	80016f8 <HAL_GetTick>
 800384e:	0002      	movs	r2, r0
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	1ad3      	subs	r3, r2, r3
 8003854:	4a4d      	ldr	r2, [pc, #308]	@ (800398c <HAL_RCC_ClockConfig+0x274>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d901      	bls.n	800385e <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 800385a:	2303      	movs	r3, #3
 800385c:	e08f      	b.n	800397e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800385e:	4b4c      	ldr	r3, [pc, #304]	@ (8003990 <HAL_RCC_ClockConfig+0x278>)
 8003860:	68db      	ldr	r3, [r3, #12]
 8003862:	220c      	movs	r2, #12
 8003864:	4013      	ands	r3, r2
 8003866:	2b0c      	cmp	r3, #12
 8003868:	d1ef      	bne.n	800384a <HAL_RCC_ClockConfig+0x132>
 800386a:	e024      	b.n	80038b6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	685b      	ldr	r3, [r3, #4]
 8003870:	2b01      	cmp	r3, #1
 8003872:	d11b      	bne.n	80038ac <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003874:	e009      	b.n	800388a <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003876:	f7fd ff3f 	bl	80016f8 <HAL_GetTick>
 800387a:	0002      	movs	r2, r0
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	1ad3      	subs	r3, r2, r3
 8003880:	4a42      	ldr	r2, [pc, #264]	@ (800398c <HAL_RCC_ClockConfig+0x274>)
 8003882:	4293      	cmp	r3, r2
 8003884:	d901      	bls.n	800388a <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8003886:	2303      	movs	r3, #3
 8003888:	e079      	b.n	800397e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800388a:	4b41      	ldr	r3, [pc, #260]	@ (8003990 <HAL_RCC_ClockConfig+0x278>)
 800388c:	68db      	ldr	r3, [r3, #12]
 800388e:	220c      	movs	r2, #12
 8003890:	4013      	ands	r3, r2
 8003892:	2b04      	cmp	r3, #4
 8003894:	d1ef      	bne.n	8003876 <HAL_RCC_ClockConfig+0x15e>
 8003896:	e00e      	b.n	80038b6 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003898:	f7fd ff2e 	bl	80016f8 <HAL_GetTick>
 800389c:	0002      	movs	r2, r0
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	1ad3      	subs	r3, r2, r3
 80038a2:	4a3a      	ldr	r2, [pc, #232]	@ (800398c <HAL_RCC_ClockConfig+0x274>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d901      	bls.n	80038ac <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80038a8:	2303      	movs	r3, #3
 80038aa:	e068      	b.n	800397e <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80038ac:	4b38      	ldr	r3, [pc, #224]	@ (8003990 <HAL_RCC_ClockConfig+0x278>)
 80038ae:	68db      	ldr	r3, [r3, #12]
 80038b0:	220c      	movs	r2, #12
 80038b2:	4013      	ands	r3, r2
 80038b4:	d1f0      	bne.n	8003898 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80038b6:	4b34      	ldr	r3, [pc, #208]	@ (8003988 <HAL_RCC_ClockConfig+0x270>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	2201      	movs	r2, #1
 80038bc:	4013      	ands	r3, r2
 80038be:	683a      	ldr	r2, [r7, #0]
 80038c0:	429a      	cmp	r2, r3
 80038c2:	d21e      	bcs.n	8003902 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038c4:	4b30      	ldr	r3, [pc, #192]	@ (8003988 <HAL_RCC_ClockConfig+0x270>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	2201      	movs	r2, #1
 80038ca:	4393      	bics	r3, r2
 80038cc:	0019      	movs	r1, r3
 80038ce:	4b2e      	ldr	r3, [pc, #184]	@ (8003988 <HAL_RCC_ClockConfig+0x270>)
 80038d0:	683a      	ldr	r2, [r7, #0]
 80038d2:	430a      	orrs	r2, r1
 80038d4:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80038d6:	f7fd ff0f 	bl	80016f8 <HAL_GetTick>
 80038da:	0003      	movs	r3, r0
 80038dc:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038de:	e009      	b.n	80038f4 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038e0:	f7fd ff0a 	bl	80016f8 <HAL_GetTick>
 80038e4:	0002      	movs	r2, r0
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	1ad3      	subs	r3, r2, r3
 80038ea:	4a28      	ldr	r2, [pc, #160]	@ (800398c <HAL_RCC_ClockConfig+0x274>)
 80038ec:	4293      	cmp	r3, r2
 80038ee:	d901      	bls.n	80038f4 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80038f0:	2303      	movs	r3, #3
 80038f2:	e044      	b.n	800397e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038f4:	4b24      	ldr	r3, [pc, #144]	@ (8003988 <HAL_RCC_ClockConfig+0x270>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	2201      	movs	r2, #1
 80038fa:	4013      	ands	r3, r2
 80038fc:	683a      	ldr	r2, [r7, #0]
 80038fe:	429a      	cmp	r2, r3
 8003900:	d1ee      	bne.n	80038e0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	2204      	movs	r2, #4
 8003908:	4013      	ands	r3, r2
 800390a:	d009      	beq.n	8003920 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800390c:	4b20      	ldr	r3, [pc, #128]	@ (8003990 <HAL_RCC_ClockConfig+0x278>)
 800390e:	68db      	ldr	r3, [r3, #12]
 8003910:	4a20      	ldr	r2, [pc, #128]	@ (8003994 <HAL_RCC_ClockConfig+0x27c>)
 8003912:	4013      	ands	r3, r2
 8003914:	0019      	movs	r1, r3
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	68da      	ldr	r2, [r3, #12]
 800391a:	4b1d      	ldr	r3, [pc, #116]	@ (8003990 <HAL_RCC_ClockConfig+0x278>)
 800391c:	430a      	orrs	r2, r1
 800391e:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	2208      	movs	r2, #8
 8003926:	4013      	ands	r3, r2
 8003928:	d00a      	beq.n	8003940 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800392a:	4b19      	ldr	r3, [pc, #100]	@ (8003990 <HAL_RCC_ClockConfig+0x278>)
 800392c:	68db      	ldr	r3, [r3, #12]
 800392e:	4a1a      	ldr	r2, [pc, #104]	@ (8003998 <HAL_RCC_ClockConfig+0x280>)
 8003930:	4013      	ands	r3, r2
 8003932:	0019      	movs	r1, r3
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	691b      	ldr	r3, [r3, #16]
 8003938:	00da      	lsls	r2, r3, #3
 800393a:	4b15      	ldr	r3, [pc, #84]	@ (8003990 <HAL_RCC_ClockConfig+0x278>)
 800393c:	430a      	orrs	r2, r1
 800393e:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003940:	f000 f832 	bl	80039a8 <HAL_RCC_GetSysClockFreq>
 8003944:	0001      	movs	r1, r0
 8003946:	4b12      	ldr	r3, [pc, #72]	@ (8003990 <HAL_RCC_ClockConfig+0x278>)
 8003948:	68db      	ldr	r3, [r3, #12]
 800394a:	091b      	lsrs	r3, r3, #4
 800394c:	220f      	movs	r2, #15
 800394e:	4013      	ands	r3, r2
 8003950:	4a12      	ldr	r2, [pc, #72]	@ (800399c <HAL_RCC_ClockConfig+0x284>)
 8003952:	5cd3      	ldrb	r3, [r2, r3]
 8003954:	000a      	movs	r2, r1
 8003956:	40da      	lsrs	r2, r3
 8003958:	4b11      	ldr	r3, [pc, #68]	@ (80039a0 <HAL_RCC_ClockConfig+0x288>)
 800395a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800395c:	4b11      	ldr	r3, [pc, #68]	@ (80039a4 <HAL_RCC_ClockConfig+0x28c>)
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	250b      	movs	r5, #11
 8003962:	197c      	adds	r4, r7, r5
 8003964:	0018      	movs	r0, r3
 8003966:	f7fd fe81 	bl	800166c <HAL_InitTick>
 800396a:	0003      	movs	r3, r0
 800396c:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800396e:	197b      	adds	r3, r7, r5
 8003970:	781b      	ldrb	r3, [r3, #0]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d002      	beq.n	800397c <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8003976:	197b      	adds	r3, r7, r5
 8003978:	781b      	ldrb	r3, [r3, #0]
 800397a:	e000      	b.n	800397e <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 800397c:	2300      	movs	r3, #0
}
 800397e:	0018      	movs	r0, r3
 8003980:	46bd      	mov	sp, r7
 8003982:	b004      	add	sp, #16
 8003984:	bdb0      	pop	{r4, r5, r7, pc}
 8003986:	46c0      	nop			@ (mov r8, r8)
 8003988:	40022000 	.word	0x40022000
 800398c:	00001388 	.word	0x00001388
 8003990:	40021000 	.word	0x40021000
 8003994:	fffff8ff 	.word	0xfffff8ff
 8003998:	ffffc7ff 	.word	0xffffc7ff
 800399c:	08006c20 	.word	0x08006c20
 80039a0:	20000004 	.word	0x20000004
 80039a4:	20000008 	.word	0x20000008

080039a8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b086      	sub	sp, #24
 80039ac:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80039ae:	4b3c      	ldr	r3, [pc, #240]	@ (8003aa0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80039b0:	68db      	ldr	r3, [r3, #12]
 80039b2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	220c      	movs	r2, #12
 80039b8:	4013      	ands	r3, r2
 80039ba:	2b0c      	cmp	r3, #12
 80039bc:	d013      	beq.n	80039e6 <HAL_RCC_GetSysClockFreq+0x3e>
 80039be:	d85c      	bhi.n	8003a7a <HAL_RCC_GetSysClockFreq+0xd2>
 80039c0:	2b04      	cmp	r3, #4
 80039c2:	d002      	beq.n	80039ca <HAL_RCC_GetSysClockFreq+0x22>
 80039c4:	2b08      	cmp	r3, #8
 80039c6:	d00b      	beq.n	80039e0 <HAL_RCC_GetSysClockFreq+0x38>
 80039c8:	e057      	b.n	8003a7a <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80039ca:	4b35      	ldr	r3, [pc, #212]	@ (8003aa0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	2210      	movs	r2, #16
 80039d0:	4013      	ands	r3, r2
 80039d2:	d002      	beq.n	80039da <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80039d4:	4b33      	ldr	r3, [pc, #204]	@ (8003aa4 <HAL_RCC_GetSysClockFreq+0xfc>)
 80039d6:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80039d8:	e05d      	b.n	8003a96 <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 80039da:	4b33      	ldr	r3, [pc, #204]	@ (8003aa8 <HAL_RCC_GetSysClockFreq+0x100>)
 80039dc:	613b      	str	r3, [r7, #16]
      break;
 80039de:	e05a      	b.n	8003a96 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80039e0:	4b32      	ldr	r3, [pc, #200]	@ (8003aac <HAL_RCC_GetSysClockFreq+0x104>)
 80039e2:	613b      	str	r3, [r7, #16]
      break;
 80039e4:	e057      	b.n	8003a96 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	0c9b      	lsrs	r3, r3, #18
 80039ea:	220f      	movs	r2, #15
 80039ec:	4013      	ands	r3, r2
 80039ee:	4a30      	ldr	r2, [pc, #192]	@ (8003ab0 <HAL_RCC_GetSysClockFreq+0x108>)
 80039f0:	5cd3      	ldrb	r3, [r2, r3]
 80039f2:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	0d9b      	lsrs	r3, r3, #22
 80039f8:	2203      	movs	r2, #3
 80039fa:	4013      	ands	r3, r2
 80039fc:	3301      	adds	r3, #1
 80039fe:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003a00:	4b27      	ldr	r3, [pc, #156]	@ (8003aa0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003a02:	68da      	ldr	r2, [r3, #12]
 8003a04:	2380      	movs	r3, #128	@ 0x80
 8003a06:	025b      	lsls	r3, r3, #9
 8003a08:	4013      	ands	r3, r2
 8003a0a:	d00f      	beq.n	8003a2c <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 8003a0c:	68b9      	ldr	r1, [r7, #8]
 8003a0e:	000a      	movs	r2, r1
 8003a10:	0152      	lsls	r2, r2, #5
 8003a12:	1a52      	subs	r2, r2, r1
 8003a14:	0193      	lsls	r3, r2, #6
 8003a16:	1a9b      	subs	r3, r3, r2
 8003a18:	00db      	lsls	r3, r3, #3
 8003a1a:	185b      	adds	r3, r3, r1
 8003a1c:	025b      	lsls	r3, r3, #9
 8003a1e:	6879      	ldr	r1, [r7, #4]
 8003a20:	0018      	movs	r0, r3
 8003a22:	f7fc fb79 	bl	8000118 <__udivsi3>
 8003a26:	0003      	movs	r3, r0
 8003a28:	617b      	str	r3, [r7, #20]
 8003a2a:	e023      	b.n	8003a74 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003a2c:	4b1c      	ldr	r3, [pc, #112]	@ (8003aa0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	2210      	movs	r2, #16
 8003a32:	4013      	ands	r3, r2
 8003a34:	d00f      	beq.n	8003a56 <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 8003a36:	68b9      	ldr	r1, [r7, #8]
 8003a38:	000a      	movs	r2, r1
 8003a3a:	0152      	lsls	r2, r2, #5
 8003a3c:	1a52      	subs	r2, r2, r1
 8003a3e:	0193      	lsls	r3, r2, #6
 8003a40:	1a9b      	subs	r3, r3, r2
 8003a42:	00db      	lsls	r3, r3, #3
 8003a44:	185b      	adds	r3, r3, r1
 8003a46:	021b      	lsls	r3, r3, #8
 8003a48:	6879      	ldr	r1, [r7, #4]
 8003a4a:	0018      	movs	r0, r3
 8003a4c:	f7fc fb64 	bl	8000118 <__udivsi3>
 8003a50:	0003      	movs	r3, r0
 8003a52:	617b      	str	r3, [r7, #20]
 8003a54:	e00e      	b.n	8003a74 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 8003a56:	68b9      	ldr	r1, [r7, #8]
 8003a58:	000a      	movs	r2, r1
 8003a5a:	0152      	lsls	r2, r2, #5
 8003a5c:	1a52      	subs	r2, r2, r1
 8003a5e:	0193      	lsls	r3, r2, #6
 8003a60:	1a9b      	subs	r3, r3, r2
 8003a62:	00db      	lsls	r3, r3, #3
 8003a64:	185b      	adds	r3, r3, r1
 8003a66:	029b      	lsls	r3, r3, #10
 8003a68:	6879      	ldr	r1, [r7, #4]
 8003a6a:	0018      	movs	r0, r3
 8003a6c:	f7fc fb54 	bl	8000118 <__udivsi3>
 8003a70:	0003      	movs	r3, r0
 8003a72:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8003a74:	697b      	ldr	r3, [r7, #20]
 8003a76:	613b      	str	r3, [r7, #16]
      break;
 8003a78:	e00d      	b.n	8003a96 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8003a7a:	4b09      	ldr	r3, [pc, #36]	@ (8003aa0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003a7c:	685b      	ldr	r3, [r3, #4]
 8003a7e:	0b5b      	lsrs	r3, r3, #13
 8003a80:	2207      	movs	r2, #7
 8003a82:	4013      	ands	r3, r2
 8003a84:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	3301      	adds	r3, #1
 8003a8a:	2280      	movs	r2, #128	@ 0x80
 8003a8c:	0212      	lsls	r2, r2, #8
 8003a8e:	409a      	lsls	r2, r3
 8003a90:	0013      	movs	r3, r2
 8003a92:	613b      	str	r3, [r7, #16]
      break;
 8003a94:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8003a96:	693b      	ldr	r3, [r7, #16]
}
 8003a98:	0018      	movs	r0, r3
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	b006      	add	sp, #24
 8003a9e:	bd80      	pop	{r7, pc}
 8003aa0:	40021000 	.word	0x40021000
 8003aa4:	003d0900 	.word	0x003d0900
 8003aa8:	00f42400 	.word	0x00f42400
 8003aac:	007a1200 	.word	0x007a1200
 8003ab0:	08006c38 	.word	0x08006c38

08003ab4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ab8:	4b02      	ldr	r3, [pc, #8]	@ (8003ac4 <HAL_RCC_GetHCLKFreq+0x10>)
 8003aba:	681b      	ldr	r3, [r3, #0]
}
 8003abc:	0018      	movs	r0, r3
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bd80      	pop	{r7, pc}
 8003ac2:	46c0      	nop			@ (mov r8, r8)
 8003ac4:	20000004 	.word	0x20000004

08003ac8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003acc:	f7ff fff2 	bl	8003ab4 <HAL_RCC_GetHCLKFreq>
 8003ad0:	0001      	movs	r1, r0
 8003ad2:	4b06      	ldr	r3, [pc, #24]	@ (8003aec <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ad4:	68db      	ldr	r3, [r3, #12]
 8003ad6:	0a1b      	lsrs	r3, r3, #8
 8003ad8:	2207      	movs	r2, #7
 8003ada:	4013      	ands	r3, r2
 8003adc:	4a04      	ldr	r2, [pc, #16]	@ (8003af0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003ade:	5cd3      	ldrb	r3, [r2, r3]
 8003ae0:	40d9      	lsrs	r1, r3
 8003ae2:	000b      	movs	r3, r1
}
 8003ae4:	0018      	movs	r0, r3
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	bd80      	pop	{r7, pc}
 8003aea:	46c0      	nop			@ (mov r8, r8)
 8003aec:	40021000 	.word	0x40021000
 8003af0:	08006c30 	.word	0x08006c30

08003af4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003af8:	f7ff ffdc 	bl	8003ab4 <HAL_RCC_GetHCLKFreq>
 8003afc:	0001      	movs	r1, r0
 8003afe:	4b06      	ldr	r3, [pc, #24]	@ (8003b18 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b00:	68db      	ldr	r3, [r3, #12]
 8003b02:	0adb      	lsrs	r3, r3, #11
 8003b04:	2207      	movs	r2, #7
 8003b06:	4013      	ands	r3, r2
 8003b08:	4a04      	ldr	r2, [pc, #16]	@ (8003b1c <HAL_RCC_GetPCLK2Freq+0x28>)
 8003b0a:	5cd3      	ldrb	r3, [r2, r3]
 8003b0c:	40d9      	lsrs	r1, r3
 8003b0e:	000b      	movs	r3, r1
}
 8003b10:	0018      	movs	r0, r3
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bd80      	pop	{r7, pc}
 8003b16:	46c0      	nop			@ (mov r8, r8)
 8003b18:	40021000 	.word	0x40021000
 8003b1c:	08006c30 	.word	0x08006c30

08003b20 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b086      	sub	sp, #24
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8003b28:	2317      	movs	r3, #23
 8003b2a:	18fb      	adds	r3, r7, r3
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	2220      	movs	r2, #32
 8003b36:	4013      	ands	r3, r2
 8003b38:	d106      	bne.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681a      	ldr	r2, [r3, #0]
 8003b3e:	2380      	movs	r3, #128	@ 0x80
 8003b40:	011b      	lsls	r3, r3, #4
 8003b42:	4013      	ands	r3, r2
 8003b44:	d100      	bne.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0x28>
 8003b46:	e104      	b.n	8003d52 <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b48:	4bb9      	ldr	r3, [pc, #740]	@ (8003e30 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003b4a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003b4c:	2380      	movs	r3, #128	@ 0x80
 8003b4e:	055b      	lsls	r3, r3, #21
 8003b50:	4013      	ands	r3, r2
 8003b52:	d10a      	bne.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b54:	4bb6      	ldr	r3, [pc, #728]	@ (8003e30 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003b56:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003b58:	4bb5      	ldr	r3, [pc, #724]	@ (8003e30 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003b5a:	2180      	movs	r1, #128	@ 0x80
 8003b5c:	0549      	lsls	r1, r1, #21
 8003b5e:	430a      	orrs	r2, r1
 8003b60:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8003b62:	2317      	movs	r3, #23
 8003b64:	18fb      	adds	r3, r7, r3
 8003b66:	2201      	movs	r2, #1
 8003b68:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b6a:	4bb2      	ldr	r3, [pc, #712]	@ (8003e34 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8003b6c:	681a      	ldr	r2, [r3, #0]
 8003b6e:	2380      	movs	r3, #128	@ 0x80
 8003b70:	005b      	lsls	r3, r3, #1
 8003b72:	4013      	ands	r3, r2
 8003b74:	d11a      	bne.n	8003bac <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b76:	4baf      	ldr	r3, [pc, #700]	@ (8003e34 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8003b78:	681a      	ldr	r2, [r3, #0]
 8003b7a:	4bae      	ldr	r3, [pc, #696]	@ (8003e34 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8003b7c:	2180      	movs	r1, #128	@ 0x80
 8003b7e:	0049      	lsls	r1, r1, #1
 8003b80:	430a      	orrs	r2, r1
 8003b82:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b84:	f7fd fdb8 	bl	80016f8 <HAL_GetTick>
 8003b88:	0003      	movs	r3, r0
 8003b8a:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b8c:	e008      	b.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b8e:	f7fd fdb3 	bl	80016f8 <HAL_GetTick>
 8003b92:	0002      	movs	r2, r0
 8003b94:	693b      	ldr	r3, [r7, #16]
 8003b96:	1ad3      	subs	r3, r2, r3
 8003b98:	2b64      	cmp	r3, #100	@ 0x64
 8003b9a:	d901      	bls.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003b9c:	2303      	movs	r3, #3
 8003b9e:	e143      	b.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x308>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ba0:	4ba4      	ldr	r3, [pc, #656]	@ (8003e34 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8003ba2:	681a      	ldr	r2, [r3, #0]
 8003ba4:	2380      	movs	r3, #128	@ 0x80
 8003ba6:	005b      	lsls	r3, r3, #1
 8003ba8:	4013      	ands	r3, r2
 8003baa:	d0f0      	beq.n	8003b8e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8003bac:	4ba0      	ldr	r3, [pc, #640]	@ (8003e30 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003bae:	681a      	ldr	r2, [r3, #0]
 8003bb0:	23c0      	movs	r3, #192	@ 0xc0
 8003bb2:	039b      	lsls	r3, r3, #14
 8003bb4:	4013      	ands	r3, r2
 8003bb6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	685a      	ldr	r2, [r3, #4]
 8003bbc:	23c0      	movs	r3, #192	@ 0xc0
 8003bbe:	039b      	lsls	r3, r3, #14
 8003bc0:	4013      	ands	r3, r2
 8003bc2:	68fa      	ldr	r2, [r7, #12]
 8003bc4:	429a      	cmp	r2, r3
 8003bc6:	d107      	bne.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	689a      	ldr	r2, [r3, #8]
 8003bcc:	23c0      	movs	r3, #192	@ 0xc0
 8003bce:	039b      	lsls	r3, r3, #14
 8003bd0:	4013      	ands	r3, r2
 8003bd2:	68fa      	ldr	r2, [r7, #12]
 8003bd4:	429a      	cmp	r2, r3
 8003bd6:	d013      	beq.n	8003c00 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	685a      	ldr	r2, [r3, #4]
 8003bdc:	23c0      	movs	r3, #192	@ 0xc0
 8003bde:	029b      	lsls	r3, r3, #10
 8003be0:	401a      	ands	r2, r3
 8003be2:	23c0      	movs	r3, #192	@ 0xc0
 8003be4:	029b      	lsls	r3, r3, #10
 8003be6:	429a      	cmp	r2, r3
 8003be8:	d10a      	bne.n	8003c00 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003bea:	4b91      	ldr	r3, [pc, #580]	@ (8003e30 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003bec:	681a      	ldr	r2, [r3, #0]
 8003bee:	2380      	movs	r3, #128	@ 0x80
 8003bf0:	029b      	lsls	r3, r3, #10
 8003bf2:	401a      	ands	r2, r3
 8003bf4:	2380      	movs	r3, #128	@ 0x80
 8003bf6:	029b      	lsls	r3, r3, #10
 8003bf8:	429a      	cmp	r2, r3
 8003bfa:	d101      	bne.n	8003c00 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	e113      	b.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x308>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8003c00:	4b8b      	ldr	r3, [pc, #556]	@ (8003e30 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003c02:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003c04:	23c0      	movs	r3, #192	@ 0xc0
 8003c06:	029b      	lsls	r3, r3, #10
 8003c08:	4013      	ands	r3, r2
 8003c0a:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d049      	beq.n	8003ca6 <HAL_RCCEx_PeriphCLKConfig+0x186>
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	685a      	ldr	r2, [r3, #4]
 8003c16:	23c0      	movs	r3, #192	@ 0xc0
 8003c18:	029b      	lsls	r3, r3, #10
 8003c1a:	4013      	ands	r3, r2
 8003c1c:	68fa      	ldr	r2, [r7, #12]
 8003c1e:	429a      	cmp	r2, r3
 8003c20:	d004      	beq.n	8003c2c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	2220      	movs	r2, #32
 8003c28:	4013      	ands	r3, r2
 8003c2a:	d10d      	bne.n	8003c48 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	689a      	ldr	r2, [r3, #8]
 8003c30:	23c0      	movs	r3, #192	@ 0xc0
 8003c32:	029b      	lsls	r3, r3, #10
 8003c34:	4013      	ands	r3, r2
 8003c36:	68fa      	ldr	r2, [r7, #12]
 8003c38:	429a      	cmp	r2, r3
 8003c3a:	d034      	beq.n	8003ca6 <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681a      	ldr	r2, [r3, #0]
 8003c40:	2380      	movs	r3, #128	@ 0x80
 8003c42:	011b      	lsls	r3, r3, #4
 8003c44:	4013      	ands	r3, r2
 8003c46:	d02e      	beq.n	8003ca6 <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8003c48:	4b79      	ldr	r3, [pc, #484]	@ (8003e30 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003c4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c4c:	4a7a      	ldr	r2, [pc, #488]	@ (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8003c4e:	4013      	ands	r3, r2
 8003c50:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003c52:	4b77      	ldr	r3, [pc, #476]	@ (8003e30 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003c54:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003c56:	4b76      	ldr	r3, [pc, #472]	@ (8003e30 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003c58:	2180      	movs	r1, #128	@ 0x80
 8003c5a:	0309      	lsls	r1, r1, #12
 8003c5c:	430a      	orrs	r2, r1
 8003c5e:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003c60:	4b73      	ldr	r3, [pc, #460]	@ (8003e30 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003c62:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003c64:	4b72      	ldr	r3, [pc, #456]	@ (8003e30 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003c66:	4975      	ldr	r1, [pc, #468]	@ (8003e3c <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8003c68:	400a      	ands	r2, r1
 8003c6a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8003c6c:	4b70      	ldr	r3, [pc, #448]	@ (8003e30 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003c6e:	68fa      	ldr	r2, [r7, #12]
 8003c70:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8003c72:	68fa      	ldr	r2, [r7, #12]
 8003c74:	2380      	movs	r3, #128	@ 0x80
 8003c76:	005b      	lsls	r3, r3, #1
 8003c78:	4013      	ands	r3, r2
 8003c7a:	d014      	beq.n	8003ca6 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c7c:	f7fd fd3c 	bl	80016f8 <HAL_GetTick>
 8003c80:	0003      	movs	r3, r0
 8003c82:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003c84:	e009      	b.n	8003c9a <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c86:	f7fd fd37 	bl	80016f8 <HAL_GetTick>
 8003c8a:	0002      	movs	r2, r0
 8003c8c:	693b      	ldr	r3, [r7, #16]
 8003c8e:	1ad3      	subs	r3, r2, r3
 8003c90:	4a6b      	ldr	r2, [pc, #428]	@ (8003e40 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d901      	bls.n	8003c9a <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8003c96:	2303      	movs	r3, #3
 8003c98:	e0c6      	b.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x308>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003c9a:	4b65      	ldr	r3, [pc, #404]	@ (8003e30 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003c9c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003c9e:	2380      	movs	r3, #128	@ 0x80
 8003ca0:	009b      	lsls	r3, r3, #2
 8003ca2:	4013      	ands	r3, r2
 8003ca4:	d0ef      	beq.n	8003c86 <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681a      	ldr	r2, [r3, #0]
 8003caa:	2380      	movs	r3, #128	@ 0x80
 8003cac:	011b      	lsls	r3, r3, #4
 8003cae:	4013      	ands	r3, r2
 8003cb0:	d01f      	beq.n	8003cf2 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	689a      	ldr	r2, [r3, #8]
 8003cb6:	23c0      	movs	r3, #192	@ 0xc0
 8003cb8:	029b      	lsls	r3, r3, #10
 8003cba:	401a      	ands	r2, r3
 8003cbc:	23c0      	movs	r3, #192	@ 0xc0
 8003cbe:	029b      	lsls	r3, r3, #10
 8003cc0:	429a      	cmp	r2, r3
 8003cc2:	d10c      	bne.n	8003cde <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8003cc4:	4b5a      	ldr	r3, [pc, #360]	@ (8003e30 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	4a5e      	ldr	r2, [pc, #376]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8003cca:	4013      	ands	r3, r2
 8003ccc:	0019      	movs	r1, r3
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	689a      	ldr	r2, [r3, #8]
 8003cd2:	23c0      	movs	r3, #192	@ 0xc0
 8003cd4:	039b      	lsls	r3, r3, #14
 8003cd6:	401a      	ands	r2, r3
 8003cd8:	4b55      	ldr	r3, [pc, #340]	@ (8003e30 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003cda:	430a      	orrs	r2, r1
 8003cdc:	601a      	str	r2, [r3, #0]
 8003cde:	4b54      	ldr	r3, [pc, #336]	@ (8003e30 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003ce0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	689a      	ldr	r2, [r3, #8]
 8003ce6:	23c0      	movs	r3, #192	@ 0xc0
 8003ce8:	029b      	lsls	r3, r3, #10
 8003cea:	401a      	ands	r2, r3
 8003cec:	4b50      	ldr	r3, [pc, #320]	@ (8003e30 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003cee:	430a      	orrs	r2, r1
 8003cf0:	651a      	str	r2, [r3, #80]	@ 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	2220      	movs	r2, #32
 8003cf8:	4013      	ands	r3, r2
 8003cfa:	d01f      	beq.n	8003d3c <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	685a      	ldr	r2, [r3, #4]
 8003d00:	23c0      	movs	r3, #192	@ 0xc0
 8003d02:	029b      	lsls	r3, r3, #10
 8003d04:	401a      	ands	r2, r3
 8003d06:	23c0      	movs	r3, #192	@ 0xc0
 8003d08:	029b      	lsls	r3, r3, #10
 8003d0a:	429a      	cmp	r2, r3
 8003d0c:	d10c      	bne.n	8003d28 <HAL_RCCEx_PeriphCLKConfig+0x208>
 8003d0e:	4b48      	ldr	r3, [pc, #288]	@ (8003e30 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4a4c      	ldr	r2, [pc, #304]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8003d14:	4013      	ands	r3, r2
 8003d16:	0019      	movs	r1, r3
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	685a      	ldr	r2, [r3, #4]
 8003d1c:	23c0      	movs	r3, #192	@ 0xc0
 8003d1e:	039b      	lsls	r3, r3, #14
 8003d20:	401a      	ands	r2, r3
 8003d22:	4b43      	ldr	r3, [pc, #268]	@ (8003e30 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003d24:	430a      	orrs	r2, r1
 8003d26:	601a      	str	r2, [r3, #0]
 8003d28:	4b41      	ldr	r3, [pc, #260]	@ (8003e30 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003d2a:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	685a      	ldr	r2, [r3, #4]
 8003d30:	23c0      	movs	r3, #192	@ 0xc0
 8003d32:	029b      	lsls	r3, r3, #10
 8003d34:	401a      	ands	r2, r3
 8003d36:	4b3e      	ldr	r3, [pc, #248]	@ (8003e30 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003d38:	430a      	orrs	r2, r1
 8003d3a:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003d3c:	2317      	movs	r3, #23
 8003d3e:	18fb      	adds	r3, r7, r3
 8003d40:	781b      	ldrb	r3, [r3, #0]
 8003d42:	2b01      	cmp	r3, #1
 8003d44:	d105      	bne.n	8003d52 <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d46:	4b3a      	ldr	r3, [pc, #232]	@ (8003e30 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003d48:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003d4a:	4b39      	ldr	r3, [pc, #228]	@ (8003e30 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003d4c:	493e      	ldr	r1, [pc, #248]	@ (8003e48 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 8003d4e:	400a      	ands	r2, r1
 8003d50:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	2201      	movs	r2, #1
 8003d58:	4013      	ands	r3, r2
 8003d5a:	d009      	beq.n	8003d70 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003d5c:	4b34      	ldr	r3, [pc, #208]	@ (8003e30 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003d5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d60:	2203      	movs	r2, #3
 8003d62:	4393      	bics	r3, r2
 8003d64:	0019      	movs	r1, r3
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	68da      	ldr	r2, [r3, #12]
 8003d6a:	4b31      	ldr	r3, [pc, #196]	@ (8003e30 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003d6c:	430a      	orrs	r2, r1
 8003d6e:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	2202      	movs	r2, #2
 8003d76:	4013      	ands	r3, r2
 8003d78:	d009      	beq.n	8003d8e <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003d7a:	4b2d      	ldr	r3, [pc, #180]	@ (8003e30 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003d7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d7e:	220c      	movs	r2, #12
 8003d80:	4393      	bics	r3, r2
 8003d82:	0019      	movs	r1, r3
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	691a      	ldr	r2, [r3, #16]
 8003d88:	4b29      	ldr	r3, [pc, #164]	@ (8003e30 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003d8a:	430a      	orrs	r2, r1
 8003d8c:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	2204      	movs	r2, #4
 8003d94:	4013      	ands	r3, r2
 8003d96:	d009      	beq.n	8003dac <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003d98:	4b25      	ldr	r3, [pc, #148]	@ (8003e30 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003d9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d9c:	4a2b      	ldr	r2, [pc, #172]	@ (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x32c>)
 8003d9e:	4013      	ands	r3, r2
 8003da0:	0019      	movs	r1, r3
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	695a      	ldr	r2, [r3, #20]
 8003da6:	4b22      	ldr	r3, [pc, #136]	@ (8003e30 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003da8:	430a      	orrs	r2, r1
 8003daa:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	2208      	movs	r2, #8
 8003db2:	4013      	ands	r3, r2
 8003db4:	d009      	beq.n	8003dca <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003db6:	4b1e      	ldr	r3, [pc, #120]	@ (8003e30 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003db8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dba:	4a25      	ldr	r2, [pc, #148]	@ (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003dbc:	4013      	ands	r3, r2
 8003dbe:	0019      	movs	r1, r3
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	699a      	ldr	r2, [r3, #24]
 8003dc4:	4b1a      	ldr	r3, [pc, #104]	@ (8003e30 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003dc6:	430a      	orrs	r2, r1
 8003dc8:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681a      	ldr	r2, [r3, #0]
 8003dce:	2380      	movs	r3, #128	@ 0x80
 8003dd0:	005b      	lsls	r3, r3, #1
 8003dd2:	4013      	ands	r3, r2
 8003dd4:	d009      	beq.n	8003dea <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003dd6:	4b16      	ldr	r3, [pc, #88]	@ (8003e30 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003dd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dda:	4a17      	ldr	r2, [pc, #92]	@ (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8003ddc:	4013      	ands	r3, r2
 8003dde:	0019      	movs	r1, r3
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	69da      	ldr	r2, [r3, #28]
 8003de4:	4b12      	ldr	r3, [pc, #72]	@ (8003e30 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003de6:	430a      	orrs	r2, r1
 8003de8:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	2240      	movs	r2, #64	@ 0x40
 8003df0:	4013      	ands	r3, r2
 8003df2:	d009      	beq.n	8003e08 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003df4:	4b0e      	ldr	r3, [pc, #56]	@ (8003e30 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003df6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003df8:	4a16      	ldr	r2, [pc, #88]	@ (8003e54 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8003dfa:	4013      	ands	r3, r2
 8003dfc:	0019      	movs	r1, r3
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003e02:	4b0b      	ldr	r3, [pc, #44]	@ (8003e30 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003e04:	430a      	orrs	r2, r1
 8003e06:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	2280      	movs	r2, #128	@ 0x80
 8003e0e:	4013      	ands	r3, r2
 8003e10:	d009      	beq.n	8003e26 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8003e12:	4b07      	ldr	r3, [pc, #28]	@ (8003e30 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003e14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e16:	4a10      	ldr	r2, [pc, #64]	@ (8003e58 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003e18:	4013      	ands	r3, r2
 8003e1a:	0019      	movs	r1, r3
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6a1a      	ldr	r2, [r3, #32]
 8003e20:	4b03      	ldr	r3, [pc, #12]	@ (8003e30 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003e22:	430a      	orrs	r2, r1
 8003e24:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8003e26:	2300      	movs	r3, #0
}
 8003e28:	0018      	movs	r0, r3
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	b006      	add	sp, #24
 8003e2e:	bd80      	pop	{r7, pc}
 8003e30:	40021000 	.word	0x40021000
 8003e34:	40007000 	.word	0x40007000
 8003e38:	fffcffff 	.word	0xfffcffff
 8003e3c:	fff7ffff 	.word	0xfff7ffff
 8003e40:	00001388 	.word	0x00001388
 8003e44:	ffcfffff 	.word	0xffcfffff
 8003e48:	efffffff 	.word	0xefffffff
 8003e4c:	fffff3ff 	.word	0xfffff3ff
 8003e50:	ffffcfff 	.word	0xffffcfff
 8003e54:	fbffffff 	.word	0xfbffffff
 8003e58:	fff3ffff 	.word	0xfff3ffff

08003e5c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003e5c:	b5b0      	push	{r4, r5, r7, lr}
 8003e5e:	b084      	sub	sp, #16
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003e64:	230f      	movs	r3, #15
 8003e66:	18fb      	adds	r3, r7, r3
 8003e68:	2201      	movs	r2, #1
 8003e6a:	701a      	strb	r2, [r3, #0]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d101      	bne.n	8003e76 <HAL_RTC_Init+0x1a>
  {
    return HAL_ERROR;
 8003e72:	2301      	movs	r3, #1
 8003e74:	e088      	b.n	8003f88 <HAL_RTC_Init+0x12c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2221      	movs	r2, #33	@ 0x21
 8003e7a:	5c9b      	ldrb	r3, [r3, r2]
 8003e7c:	b2db      	uxtb	r3, r3
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d107      	bne.n	8003e92 <HAL_RTC_Init+0x36>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2220      	movs	r2, #32
 8003e86:	2100      	movs	r1, #0
 8003e88:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	0018      	movs	r0, r3
 8003e8e:	f7fc fe47 	bl	8000b20 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2221      	movs	r2, #33	@ 0x21
 8003e96:	2102      	movs	r1, #2
 8003e98:	5499      	strb	r1, [r3, r2]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	68db      	ldr	r3, [r3, #12]
 8003ea0:	2210      	movs	r2, #16
 8003ea2:	4013      	ands	r3, r2
 8003ea4:	2b10      	cmp	r3, #16
 8003ea6:	d05f      	beq.n	8003f68 <HAL_RTC_Init+0x10c>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	22ca      	movs	r2, #202	@ 0xca
 8003eae:	625a      	str	r2, [r3, #36]	@ 0x24
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	2253      	movs	r2, #83	@ 0x53
 8003eb6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8003eb8:	250f      	movs	r5, #15
 8003eba:	197c      	adds	r4, r7, r5
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	0018      	movs	r0, r3
 8003ec0:	f000 f890 	bl	8003fe4 <RTC_EnterInitMode>
 8003ec4:	0003      	movs	r3, r0
 8003ec6:	7023      	strb	r3, [r4, #0]

    if (status == HAL_OK)
 8003ec8:	0028      	movs	r0, r5
 8003eca:	183b      	adds	r3, r7, r0
 8003ecc:	781b      	ldrb	r3, [r3, #0]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d12c      	bne.n	8003f2c <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	689a      	ldr	r2, [r3, #8]
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	492c      	ldr	r1, [pc, #176]	@ (8003f90 <HAL_RTC_Init+0x134>)
 8003ede:	400a      	ands	r2, r1
 8003ee0:	609a      	str	r2, [r3, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	6899      	ldr	r1, [r3, #8]
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	685a      	ldr	r2, [r3, #4]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	691b      	ldr	r3, [r3, #16]
 8003ef0:	431a      	orrs	r2, r3
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	699b      	ldr	r3, [r3, #24]
 8003ef6:	431a      	orrs	r2, r3
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	430a      	orrs	r2, r1
 8003efe:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	687a      	ldr	r2, [r7, #4]
 8003f06:	68d2      	ldr	r2, [r2, #12]
 8003f08:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	6919      	ldr	r1, [r3, #16]
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	689b      	ldr	r3, [r3, #8]
 8003f14:	041a      	lsls	r2, r3, #16
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	430a      	orrs	r2, r1
 8003f1c:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8003f1e:	183c      	adds	r4, r7, r0
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	0018      	movs	r0, r3
 8003f24:	f000 f8a2 	bl	800406c <RTC_ExitInitMode>
 8003f28:	0003      	movs	r3, r0
 8003f2a:	7023      	strb	r3, [r4, #0]
    }

    if (status == HAL_OK)
 8003f2c:	230f      	movs	r3, #15
 8003f2e:	18fb      	adds	r3, r7, r3
 8003f30:	781b      	ldrb	r3, [r3, #0]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d113      	bne.n	8003f5e <HAL_RTC_Init+0x102>
    {
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	2103      	movs	r1, #3
 8003f42:	438a      	bics	r2, r1
 8003f44:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	69da      	ldr	r2, [r3, #28]
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	695b      	ldr	r3, [r3, #20]
 8003f54:	431a      	orrs	r2, r3
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	430a      	orrs	r2, r1
 8003f5c:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	22ff      	movs	r2, #255	@ 0xff
 8003f64:	625a      	str	r2, [r3, #36]	@ 0x24
 8003f66:	e003      	b.n	8003f70 <HAL_RTC_Init+0x114>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8003f68:	230f      	movs	r3, #15
 8003f6a:	18fb      	adds	r3, r7, r3
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	701a      	strb	r2, [r3, #0]
  }

  if (status == HAL_OK)
 8003f70:	230f      	movs	r3, #15
 8003f72:	18fb      	adds	r3, r7, r3
 8003f74:	781b      	ldrb	r3, [r3, #0]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d103      	bne.n	8003f82 <HAL_RTC_Init+0x126>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2221      	movs	r2, #33	@ 0x21
 8003f7e:	2101      	movs	r1, #1
 8003f80:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8003f82:	230f      	movs	r3, #15
 8003f84:	18fb      	adds	r3, r7, r3
 8003f86:	781b      	ldrb	r3, [r3, #0]
}
 8003f88:	0018      	movs	r0, r3
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	b004      	add	sp, #16
 8003f8e:	bdb0      	pop	{r4, r5, r7, pc}
 8003f90:	ff8fffbf 	.word	0xff8fffbf

08003f94 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b084      	sub	sp, #16
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4a0e      	ldr	r2, [pc, #56]	@ (8003fe0 <HAL_RTC_WaitForSynchro+0x4c>)
 8003fa6:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003fa8:	f7fd fba6 	bl	80016f8 <HAL_GetTick>
 8003fac:	0003      	movs	r3, r0
 8003fae:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003fb0:	e00a      	b.n	8003fc8 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003fb2:	f7fd fba1 	bl	80016f8 <HAL_GetTick>
 8003fb6:	0002      	movs	r2, r0
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	1ad2      	subs	r2, r2, r3
 8003fbc:	23fa      	movs	r3, #250	@ 0xfa
 8003fbe:	009b      	lsls	r3, r3, #2
 8003fc0:	429a      	cmp	r2, r3
 8003fc2:	d901      	bls.n	8003fc8 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8003fc4:	2303      	movs	r3, #3
 8003fc6:	e006      	b.n	8003fd6 <HAL_RTC_WaitForSynchro+0x42>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	68db      	ldr	r3, [r3, #12]
 8003fce:	2220      	movs	r2, #32
 8003fd0:	4013      	ands	r3, r2
 8003fd2:	d0ee      	beq.n	8003fb2 <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 8003fd4:	2300      	movs	r3, #0
}
 8003fd6:	0018      	movs	r0, r3
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	b004      	add	sp, #16
 8003fdc:	bd80      	pop	{r7, pc}
 8003fde:	46c0      	nop			@ (mov r8, r8)
 8003fe0:	0001ff5f 	.word	0x0001ff5f

08003fe4 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b084      	sub	sp, #16
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003fec:	2300      	movs	r3, #0
 8003fee:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003ff0:	230f      	movs	r3, #15
 8003ff2:	18fb      	adds	r3, r7, r3
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	701a      	strb	r2, [r3, #0]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	68db      	ldr	r3, [r3, #12]
 8003ffe:	2240      	movs	r2, #64	@ 0x40
 8004000:	4013      	ands	r3, r2
 8004002:	d12c      	bne.n	800405e <RTC_EnterInitMode+0x7a>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	68da      	ldr	r2, [r3, #12]
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	2180      	movs	r1, #128	@ 0x80
 8004010:	430a      	orrs	r2, r1
 8004012:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004014:	f7fd fb70 	bl	80016f8 <HAL_GetTick>
 8004018:	0003      	movs	r3, r0
 800401a:	60bb      	str	r3, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800401c:	e014      	b.n	8004048 <RTC_EnterInitMode+0x64>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800401e:	f7fd fb6b 	bl	80016f8 <HAL_GetTick>
 8004022:	0002      	movs	r2, r0
 8004024:	68bb      	ldr	r3, [r7, #8]
 8004026:	1ad2      	subs	r2, r2, r3
 8004028:	200f      	movs	r0, #15
 800402a:	183b      	adds	r3, r7, r0
 800402c:	1839      	adds	r1, r7, r0
 800402e:	7809      	ldrb	r1, [r1, #0]
 8004030:	7019      	strb	r1, [r3, #0]
 8004032:	23fa      	movs	r3, #250	@ 0xfa
 8004034:	009b      	lsls	r3, r3, #2
 8004036:	429a      	cmp	r2, r3
 8004038:	d906      	bls.n	8004048 <RTC_EnterInitMode+0x64>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2221      	movs	r2, #33	@ 0x21
 800403e:	2104      	movs	r1, #4
 8004040:	5499      	strb	r1, [r3, r2]
        status = HAL_ERROR;
 8004042:	183b      	adds	r3, r7, r0
 8004044:	2201      	movs	r2, #1
 8004046:	701a      	strb	r2, [r3, #0]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	68db      	ldr	r3, [r3, #12]
 800404e:	2240      	movs	r2, #64	@ 0x40
 8004050:	4013      	ands	r3, r2
 8004052:	d104      	bne.n	800405e <RTC_EnterInitMode+0x7a>
 8004054:	230f      	movs	r3, #15
 8004056:	18fb      	adds	r3, r7, r3
 8004058:	781b      	ldrb	r3, [r3, #0]
 800405a:	2b01      	cmp	r3, #1
 800405c:	d1df      	bne.n	800401e <RTC_EnterInitMode+0x3a>
      }
    }
  }

  return status;
 800405e:	230f      	movs	r3, #15
 8004060:	18fb      	adds	r3, r7, r3
 8004062:	781b      	ldrb	r3, [r3, #0]
}
 8004064:	0018      	movs	r0, r3
 8004066:	46bd      	mov	sp, r7
 8004068:	b004      	add	sp, #16
 800406a:	bd80      	pop	{r7, pc}

0800406c <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800406c:	b590      	push	{r4, r7, lr}
 800406e:	b085      	sub	sp, #20
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004074:	240f      	movs	r4, #15
 8004076:	193b      	adds	r3, r7, r4
 8004078:	2200      	movs	r2, #0
 800407a:	701a      	strb	r2, [r3, #0]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	68da      	ldr	r2, [r3, #12]
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	2180      	movs	r1, #128	@ 0x80
 8004088:	438a      	bics	r2, r1
 800408a:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	689b      	ldr	r3, [r3, #8]
 8004092:	2220      	movs	r2, #32
 8004094:	4013      	ands	r3, r2
 8004096:	d10c      	bne.n	80040b2 <RTC_ExitInitMode+0x46>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	0018      	movs	r0, r3
 800409c:	f7ff ff7a 	bl	8003f94 <HAL_RTC_WaitForSynchro>
 80040a0:	1e03      	subs	r3, r0, #0
 80040a2:	d006      	beq.n	80040b2 <RTC_ExitInitMode+0x46>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2221      	movs	r2, #33	@ 0x21
 80040a8:	2104      	movs	r1, #4
 80040aa:	5499      	strb	r1, [r3, r2]
      status = HAL_ERROR;
 80040ac:	193b      	adds	r3, r7, r4
 80040ae:	2201      	movs	r2, #1
 80040b0:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 80040b2:	230f      	movs	r3, #15
 80040b4:	18fb      	adds	r3, r7, r3
 80040b6:	781b      	ldrb	r3, [r3, #0]
}
 80040b8:	0018      	movs	r0, r3
 80040ba:	46bd      	mov	sp, r7
 80040bc:	b005      	add	sp, #20
 80040be:	bd90      	pop	{r4, r7, pc}

080040c0 <HAL_RTCEx_SetTamper_IT>:
  *                the configuration information for RTC.
  * @param  sTamper Pointer to RTC Tamper.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTamper_IT(RTC_HandleTypeDef *hrtc, RTC_TamperTypeDef *sTamper)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b084      	sub	sp, #16
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
 80040c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80040ca:	2300      	movs	r3, #0
 80040cc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_RTC_TAMPER_PRECHARGE_DURATION(sTamper->PrechargeDuration));
  assert_param(IS_RTC_TAMPER_PULLUP_STATE(sTamper->TamperPullUp));
  assert_param(IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION(sTamper->TimeStampOnTamperDetection));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2220      	movs	r2, #32
 80040d2:	5c9b      	ldrb	r3, [r3, r2]
 80040d4:	2b01      	cmp	r3, #1
 80040d6:	d101      	bne.n	80040dc <HAL_RTCEx_SetTamper_IT+0x1c>
 80040d8:	2302      	movs	r3, #2
 80040da:	e0d3      	b.n	8004284 <HAL_RTCEx_SetTamper_IT+0x1c4>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2220      	movs	r2, #32
 80040e0:	2101      	movs	r1, #1
 80040e2:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2221      	movs	r2, #33	@ 0x21
 80040e8:	2102      	movs	r1, #2
 80040ea:	5499      	strb	r1, [r3, r2]

  /* Copy control register into temporary variable */
  tmpreg = hrtc->Instance->TAMPCR;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040f2:	60fb      	str	r3, [r7, #12]

  /* Enable selected tamper */
  tmpreg |= (sTamper->Tamper);
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	68fa      	ldr	r2, [r7, #12]
 80040fa:	4313      	orrs	r3, r2
 80040fc:	60fb      	str	r3, [r7, #12]

  /* Configure the tamper trigger bit (this bit is just on the right of the
       tamper enable bit, hence the one-time right shift before updating it) */
  if (sTamper->Trigger == RTC_TAMPERTRIGGER_FALLINGEDGE)
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	689b      	ldr	r3, [r3, #8]
 8004102:	2b02      	cmp	r3, #2
 8004104:	d106      	bne.n	8004114 <HAL_RTCEx_SetTamper_IT+0x54>
  {
    /* Set the tamper trigger bit (case of falling edge or high level) */
    tmpreg |= (uint32_t)(sTamper->Tamper << 1U);
 8004106:	683b      	ldr	r3, [r7, #0]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	005b      	lsls	r3, r3, #1
 800410c:	68fa      	ldr	r2, [r7, #12]
 800410e:	4313      	orrs	r3, r2
 8004110:	60fb      	str	r3, [r7, #12]
 8004112:	e006      	b.n	8004122 <HAL_RTCEx_SetTamper_IT+0x62>
  }
  else
  {
    /* Clear the tamper trigger bit (case of rising edge or low level) */
    tmpreg &= (uint32_t)~(sTamper->Tamper << 1U);
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	005b      	lsls	r3, r3, #1
 800411a:	43da      	mvns	r2, r3
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	4013      	ands	r3, r2
 8004120:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the backup registers erasure enabling bits */
  if (sTamper->NoErase != RTC_TAMPER_ERASE_BACKUP_ENABLE)
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	68db      	ldr	r3, [r3, #12]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d01e      	beq.n	8004168 <HAL_RTCEx_SetTamper_IT+0xa8>
  {
#if defined(RTC_TAMPER1_SUPPORT)
    if ((sTamper->Tamper & RTC_TAMPER_1) != 0U)
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	2201      	movs	r2, #1
 8004130:	4013      	ands	r3, r2
 8004132:	d004      	beq.n	800413e <HAL_RTCEx_SetTamper_IT+0x7e>
    {
      tmpreg |= (uint32_t)(RTC_TAMPCR_TAMP1NOERASE);
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	2280      	movs	r2, #128	@ 0x80
 8004138:	0292      	lsls	r2, r2, #10
 800413a:	4313      	orrs	r3, r2
 800413c:	60fb      	str	r3, [r7, #12]
    }
#endif /* RTC_TAMPER1_SUPPORT */
    if ((sTamper->Tamper & RTC_TAMPER_2) != 0U)
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	2208      	movs	r2, #8
 8004144:	4013      	ands	r3, r2
 8004146:	d004      	beq.n	8004152 <HAL_RTCEx_SetTamper_IT+0x92>
    {
      tmpreg |= (uint32_t)(RTC_TAMPCR_TAMP2NOERASE);
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	2280      	movs	r2, #128	@ 0x80
 800414c:	0352      	lsls	r2, r2, #13
 800414e:	4313      	orrs	r3, r2
 8004150:	60fb      	str	r3, [r7, #12]
    }
#if defined(RTC_TAMPER3_SUPPORT)
    if ((sTamper->Tamper & RTC_TAMPER_3) != 0U)
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	2220      	movs	r2, #32
 8004158:	4013      	ands	r3, r2
 800415a:	d020      	beq.n	800419e <HAL_RTCEx_SetTamper_IT+0xde>
    {
      tmpreg |= (uint32_t)(RTC_TAMPCR_TAMP3NOERASE);
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	2280      	movs	r2, #128	@ 0x80
 8004160:	0412      	lsls	r2, r2, #16
 8004162:	4313      	orrs	r3, r2
 8004164:	60fb      	str	r3, [r7, #12]
 8004166:	e01a      	b.n	800419e <HAL_RTCEx_SetTamper_IT+0xde>
#endif /* RTC_TAMPER3_SUPPORT */
  }
  else
  {
#if defined(RTC_TAMPER1_SUPPORT)
    if ((sTamper->Tamper & RTC_TAMPER_1) != 0U)
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	2201      	movs	r2, #1
 800416e:	4013      	ands	r3, r2
 8004170:	d003      	beq.n	800417a <HAL_RTCEx_SetTamper_IT+0xba>
    {
      tmpreg &= (uint32_t)~(RTC_TAMPCR_TAMP1NOERASE);
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	4a45      	ldr	r2, [pc, #276]	@ (800428c <HAL_RTCEx_SetTamper_IT+0x1cc>)
 8004176:	4013      	ands	r3, r2
 8004178:	60fb      	str	r3, [r7, #12]
    }
#endif /* RTC_TAMPER1_SUPPORT */
    if ((sTamper->Tamper & RTC_TAMPER_2) != 0U)
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	2208      	movs	r2, #8
 8004180:	4013      	ands	r3, r2
 8004182:	d003      	beq.n	800418c <HAL_RTCEx_SetTamper_IT+0xcc>
    {
      tmpreg &= (uint32_t)~(RTC_TAMPCR_TAMP2NOERASE);
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	4a42      	ldr	r2, [pc, #264]	@ (8004290 <HAL_RTCEx_SetTamper_IT+0x1d0>)
 8004188:	4013      	ands	r3, r2
 800418a:	60fb      	str	r3, [r7, #12]
    }
#if defined(RTC_TAMPER3_SUPPORT)
    if ((sTamper->Tamper & RTC_TAMPER_3) != 0U)
 800418c:	683b      	ldr	r3, [r7, #0]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	2220      	movs	r2, #32
 8004192:	4013      	ands	r3, r2
 8004194:	d003      	beq.n	800419e <HAL_RTCEx_SetTamper_IT+0xde>
    {
      tmpreg &= (uint32_t)~(RTC_TAMPCR_TAMP3NOERASE);
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	4a3e      	ldr	r2, [pc, #248]	@ (8004294 <HAL_RTCEx_SetTamper_IT+0x1d4>)
 800419a:	4013      	ands	r3, r2
 800419c:	60fb      	str	r3, [r7, #12]
    }
#endif /* RTC_TAMPER3_SUPPORT */
  }

  /* Configure the tamper flags masking bits */
  if (sTamper->MaskFlag != RTC_TAMPERMASK_FLAG_DISABLE)
 800419e:	683b      	ldr	r3, [r7, #0]
 80041a0:	691b      	ldr	r3, [r3, #16]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d01e      	beq.n	80041e4 <HAL_RTCEx_SetTamper_IT+0x124>
  {
#if defined(RTC_TAMPER1_SUPPORT)
    if ((sTamper->Tamper & RTC_TAMPER_1) != 0U)
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	2201      	movs	r2, #1
 80041ac:	4013      	ands	r3, r2
 80041ae:	d004      	beq.n	80041ba <HAL_RTCEx_SetTamper_IT+0xfa>
    {
      tmpreg |= (uint32_t)(RTC_TAMPCR_TAMP1MF);
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	2280      	movs	r2, #128	@ 0x80
 80041b4:	02d2      	lsls	r2, r2, #11
 80041b6:	4313      	orrs	r3, r2
 80041b8:	60fb      	str	r3, [r7, #12]
    }
#endif /* RTC_TAMPER1_SUPPORT */
    if ((sTamper->Tamper & RTC_TAMPER_2) != 0U)
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	2208      	movs	r2, #8
 80041c0:	4013      	ands	r3, r2
 80041c2:	d004      	beq.n	80041ce <HAL_RTCEx_SetTamper_IT+0x10e>
    {
      tmpreg |= (uint32_t)(RTC_TAMPCR_TAMP2MF);
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	2280      	movs	r2, #128	@ 0x80
 80041c8:	0392      	lsls	r2, r2, #14
 80041ca:	4313      	orrs	r3, r2
 80041cc:	60fb      	str	r3, [r7, #12]
    }
#if defined(RTC_TAMPER3_SUPPORT)
    if ((sTamper->Tamper & RTC_TAMPER_3) != 0U)
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	2220      	movs	r2, #32
 80041d4:	4013      	ands	r3, r2
 80041d6:	d020      	beq.n	800421a <HAL_RTCEx_SetTamper_IT+0x15a>
    {
      tmpreg |= (uint32_t)(RTC_TAMPCR_TAMP3MF);
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	2280      	movs	r2, #128	@ 0x80
 80041dc:	0452      	lsls	r2, r2, #17
 80041de:	4313      	orrs	r3, r2
 80041e0:	60fb      	str	r3, [r7, #12]
 80041e2:	e01a      	b.n	800421a <HAL_RTCEx_SetTamper_IT+0x15a>
#endif /* RTC_TAMPER3_SUPPORT */
  }
  else
  {
#if defined(RTC_TAMPER1_SUPPORT)
    if ((sTamper->Tamper & RTC_TAMPER_1) != 0U)
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	2201      	movs	r2, #1
 80041ea:	4013      	ands	r3, r2
 80041ec:	d003      	beq.n	80041f6 <HAL_RTCEx_SetTamper_IT+0x136>
    {
      tmpreg &= (uint32_t)~(RTC_TAMPCR_TAMP1MF);
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	4a29      	ldr	r2, [pc, #164]	@ (8004298 <HAL_RTCEx_SetTamper_IT+0x1d8>)
 80041f2:	4013      	ands	r3, r2
 80041f4:	60fb      	str	r3, [r7, #12]
    }
#endif /* RTC_TAMPER1_SUPPORT */
    if ((sTamper->Tamper & RTC_TAMPER_2) != 0U)
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	2208      	movs	r2, #8
 80041fc:	4013      	ands	r3, r2
 80041fe:	d003      	beq.n	8004208 <HAL_RTCEx_SetTamper_IT+0x148>
    {
      tmpreg &= (uint32_t)~(RTC_TAMPCR_TAMP2MF);
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	4a26      	ldr	r2, [pc, #152]	@ (800429c <HAL_RTCEx_SetTamper_IT+0x1dc>)
 8004204:	4013      	ands	r3, r2
 8004206:	60fb      	str	r3, [r7, #12]
    }
#if defined(RTC_TAMPER3_SUPPORT)
    if ((sTamper->Tamper & RTC_TAMPER_3) != 0U)
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	2220      	movs	r2, #32
 800420e:	4013      	ands	r3, r2
 8004210:	d003      	beq.n	800421a <HAL_RTCEx_SetTamper_IT+0x15a>
    {
      tmpreg &= (uint32_t)~(RTC_TAMPCR_TAMP3MF);
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	4a22      	ldr	r2, [pc, #136]	@ (80042a0 <HAL_RTCEx_SetTamper_IT+0x1e0>)
 8004216:	4013      	ands	r3, r2
 8004218:	60fb      	str	r3, [r7, #12]
    }
#endif /* RTC_TAMPER3_SUPPORT */
  }

  /* Clear remaining fields before setting them */
  tmpreg &= ~(RTC_TAMPERFILTER_MASK              | \
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	4a21      	ldr	r2, [pc, #132]	@ (80042a4 <HAL_RTCEx_SetTamper_IT+0x1e4>)
 800421e:	4013      	ands	r3, r2
 8004220:	60fb      	str	r3, [r7, #12]
              RTC_TAMPERPRECHARGEDURATION_MASK   | \
              RTC_TAMPER_PULLUP_MASK             | \
              RTC_TIMESTAMPONTAMPERDETECTION_MASK);

  /* Set remaining parameters of desired configuration into temporary variable */
  tmpreg |= ((uint32_t)sTamper->Filter            | \
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	695a      	ldr	r2, [r3, #20]
             (uint32_t)sTamper->SamplingFrequency | \
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	699b      	ldr	r3, [r3, #24]
  tmpreg |= ((uint32_t)sTamper->Filter            | \
 800422a:	431a      	orrs	r2, r3
             (uint32_t)sTamper->PrechargeDuration | \
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	69db      	ldr	r3, [r3, #28]
             (uint32_t)sTamper->SamplingFrequency | \
 8004230:	431a      	orrs	r2, r3
             (uint32_t)sTamper->TamperPullUp      | \
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	6a1b      	ldr	r3, [r3, #32]
             (uint32_t)sTamper->PrechargeDuration | \
 8004236:	431a      	orrs	r2, r3
             (uint32_t)sTamper->TimeStampOnTamperDetection);
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
             (uint32_t)sTamper->TamperPullUp      | \
 800423c:	4313      	orrs	r3, r2
  tmpreg |= ((uint32_t)sTamper->Filter            | \
 800423e:	68fa      	ldr	r2, [r7, #12]
 8004240:	4313      	orrs	r3, r2
 8004242:	60fb      	str	r3, [r7, #12]

  /* Enable interrupt on selected tamper */
  tmpreg |= (uint32_t)sTamper->Interrupt;
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	685b      	ldr	r3, [r3, #4]
 8004248:	68fa      	ldr	r2, [r7, #12]
 800424a:	4313      	orrs	r3, r2
 800424c:	60fb      	str	r3, [r7, #12]

  /* Copy desired configuration into configuration register */
  hrtc->Instance->TAMPCR = tmpreg;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	68fa      	ldr	r2, [r7, #12]
 8004254:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Enable and configure the EXTI line associated to the RTC Timestamp and Tamper interrupts */
  __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT();
 8004256:	4b14      	ldr	r3, [pc, #80]	@ (80042a8 <HAL_RTCEx_SetTamper_IT+0x1e8>)
 8004258:	681a      	ldr	r2, [r3, #0]
 800425a:	4b13      	ldr	r3, [pc, #76]	@ (80042a8 <HAL_RTCEx_SetTamper_IT+0x1e8>)
 800425c:	2180      	movs	r1, #128	@ 0x80
 800425e:	0309      	lsls	r1, r1, #12
 8004260:	430a      	orrs	r2, r1
 8004262:	601a      	str	r2, [r3, #0]
  __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_RISING_EDGE();
 8004264:	4b10      	ldr	r3, [pc, #64]	@ (80042a8 <HAL_RTCEx_SetTamper_IT+0x1e8>)
 8004266:	689a      	ldr	r2, [r3, #8]
 8004268:	4b0f      	ldr	r3, [pc, #60]	@ (80042a8 <HAL_RTCEx_SetTamper_IT+0x1e8>)
 800426a:	2180      	movs	r1, #128	@ 0x80
 800426c:	0309      	lsls	r1, r1, #12
 800426e:	430a      	orrs	r2, r1
 8004270:	609a      	str	r2, [r3, #8]

  hrtc->State = HAL_RTC_STATE_READY;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2221      	movs	r2, #33	@ 0x21
 8004276:	2101      	movs	r1, #1
 8004278:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2220      	movs	r2, #32
 800427e:	2100      	movs	r1, #0
 8004280:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004282:	2300      	movs	r3, #0
}
 8004284:	0018      	movs	r0, r3
 8004286:	46bd      	mov	sp, r7
 8004288:	b004      	add	sp, #16
 800428a:	bd80      	pop	{r7, pc}
 800428c:	fffdffff 	.word	0xfffdffff
 8004290:	ffefffff 	.word	0xffefffff
 8004294:	ff7fffff 	.word	0xff7fffff
 8004298:	fffbffff 	.word	0xfffbffff
 800429c:	ffdfffff 	.word	0xffdfffff
 80042a0:	feffffff 	.word	0xfeffffff
 80042a4:	ffff007f 	.word	0xffff007f
 80042a8:	40010400 	.word	0x40010400

080042ac <HAL_RTCEx_TamperTimeStampIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_TamperTimeStampIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b082      	sub	sp, #8
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI flag associated to the RTC Timestamp and Tamper interrupts */
  __HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG();
 80042b4:	4b3c      	ldr	r3, [pc, #240]	@ (80043a8 <HAL_RTCEx_TamperTimeStampIRQHandler+0xfc>)
 80042b6:	2280      	movs	r2, #128	@ 0x80
 80042b8:	0312      	lsls	r2, r2, #12
 80042ba:	615a      	str	r2, [r3, #20]

  /* Get the Timestamp interrupt source enable status */
  if (__HAL_RTC_TIMESTAMP_GET_IT_SOURCE(hrtc, RTC_IT_TS) != 0U)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	689a      	ldr	r2, [r3, #8]
 80042c2:	2380      	movs	r3, #128	@ 0x80
 80042c4:	021b      	lsls	r3, r3, #8
 80042c6:	4013      	ands	r3, r2
 80042c8:	d014      	beq.n	80042f4 <HAL_RTCEx_TamperTimeStampIRQHandler+0x48>
  {
    /* Get the pending status of the Timestamp Interrupt */
    if (__HAL_RTC_TIMESTAMP_GET_FLAG(hrtc, RTC_FLAG_TSF) != 0U)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	68da      	ldr	r2, [r3, #12]
 80042d0:	2380      	movs	r3, #128	@ 0x80
 80042d2:	011b      	lsls	r3, r3, #4
 80042d4:	4013      	ands	r3, r2
 80042d6:	d00d      	beq.n	80042f4 <HAL_RTCEx_TamperTimeStampIRQHandler+0x48>
    {
      /* Timestamp callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->TimeStampEventCallback(hrtc);
#else
      HAL_RTCEx_TimeStampEventCallback(hrtc);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	0018      	movs	r0, r3
 80042dc:	f000 f874 	bl	80043c8 <HAL_RTCEx_TimeStampEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Timestamp interrupt pending bit after returning from callback
         as RTC_TSTR and RTC_TSDR registers are cleared when TSF bit is reset */
      __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSF);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	68db      	ldr	r3, [r3, #12]
 80042e6:	22ff      	movs	r2, #255	@ 0xff
 80042e8:	401a      	ands	r2, r3
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	492f      	ldr	r1, [pc, #188]	@ (80043ac <HAL_RTCEx_TamperTimeStampIRQHandler+0x100>)
 80042f0:	430a      	orrs	r2, r1
 80042f2:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RTC_TAMPER1_SUPPORT)
  /* Get the Tamper 1 interrupt source enable status */
  if (__HAL_RTC_TAMPER_GET_IT_SOURCE(hrtc, RTC_IT_TAMP | RTC_IT_TAMP1) != 0U)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042fa:	4a2d      	ldr	r2, [pc, #180]	@ (80043b0 <HAL_RTCEx_TamperTimeStampIRQHandler+0x104>)
 80042fc:	4013      	ands	r3, r2
 80042fe:	d014      	beq.n	800432a <HAL_RTCEx_TamperTimeStampIRQHandler+0x7e>
  {
    /* Get the pending status of the Tamper 1 Interrupt */
    if (__HAL_RTC_TAMPER_GET_FLAG(hrtc, RTC_FLAG_TAMP1F) != 0U)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	68da      	ldr	r2, [r3, #12]
 8004306:	2380      	movs	r3, #128	@ 0x80
 8004308:	019b      	lsls	r3, r3, #6
 800430a:	4013      	ands	r3, r2
 800430c:	d00d      	beq.n	800432a <HAL_RTCEx_TamperTimeStampIRQHandler+0x7e>
    {
      /* Clear the Tamper interrupt pending bit */
      __HAL_RTC_TAMPER_CLEAR_FLAG(hrtc, RTC_FLAG_TAMP1F);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	68db      	ldr	r3, [r3, #12]
 8004314:	22ff      	movs	r2, #255	@ 0xff
 8004316:	401a      	ands	r2, r3
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	4925      	ldr	r1, [pc, #148]	@ (80043b4 <HAL_RTCEx_TamperTimeStampIRQHandler+0x108>)
 800431e:	430a      	orrs	r2, r1
 8004320:	60da      	str	r2, [r3, #12]

      /* Tamper callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->Tamper1EventCallback(hrtc);
#else
      HAL_RTCEx_Tamper1EventCallback(hrtc);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	0018      	movs	r0, r3
 8004326:	f000 f857 	bl	80043d8 <HAL_RTCEx_Tamper1EventCallback>
    }
  }
#endif /* RTC_TAMPER1_SUPPORT */

  /* Get the Tamper 2 interrupt source enable status */
  if (__HAL_RTC_TAMPER_GET_IT_SOURCE(hrtc, RTC_IT_TAMP | RTC_IT_TAMP2) != 0U)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004330:	4a21      	ldr	r2, [pc, #132]	@ (80043b8 <HAL_RTCEx_TamperTimeStampIRQHandler+0x10c>)
 8004332:	4013      	ands	r3, r2
 8004334:	d014      	beq.n	8004360 <HAL_RTCEx_TamperTimeStampIRQHandler+0xb4>
  {
    /* Get the pending status of the Tamper 2 Interrupt */
    if (__HAL_RTC_TAMPER_GET_FLAG(hrtc, RTC_FLAG_TAMP2F) != 0U)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	68da      	ldr	r2, [r3, #12]
 800433c:	2380      	movs	r3, #128	@ 0x80
 800433e:	01db      	lsls	r3, r3, #7
 8004340:	4013      	ands	r3, r2
 8004342:	d00d      	beq.n	8004360 <HAL_RTCEx_TamperTimeStampIRQHandler+0xb4>
    {
      /* Clear the Tamper interrupt pending bit */
      __HAL_RTC_TAMPER_CLEAR_FLAG(hrtc, RTC_FLAG_TAMP2F);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	68db      	ldr	r3, [r3, #12]
 800434a:	22ff      	movs	r2, #255	@ 0xff
 800434c:	401a      	ands	r2, r3
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	491a      	ldr	r1, [pc, #104]	@ (80043bc <HAL_RTCEx_TamperTimeStampIRQHandler+0x110>)
 8004354:	430a      	orrs	r2, r1
 8004356:	60da      	str	r2, [r3, #12]

      /* Tamper callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->Tamper2EventCallback(hrtc);
#else
      HAL_RTCEx_Tamper2EventCallback(hrtc);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	0018      	movs	r0, r3
 800435c:	f000 f844 	bl	80043e8 <HAL_RTCEx_Tamper2EventCallback>
    }
  }

#if defined(RTC_TAMPER3_SUPPORT)
  /* Get the Tamper 3 interrupt source enable status */
  if (__HAL_RTC_TAMPER_GET_IT_SOURCE(hrtc, RTC_IT_TAMP | RTC_IT_TAMP3) != 0U)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004366:	4a16      	ldr	r2, [pc, #88]	@ (80043c0 <HAL_RTCEx_TamperTimeStampIRQHandler+0x114>)
 8004368:	4013      	ands	r3, r2
 800436a:	d014      	beq.n	8004396 <HAL_RTCEx_TamperTimeStampIRQHandler+0xea>
  {
    /* Get the pending status of the Tamper 3 Interrupt */
    if (__HAL_RTC_TAMPER_GET_FLAG(hrtc, RTC_FLAG_TAMP3F) != 0U)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	68da      	ldr	r2, [r3, #12]
 8004372:	2380      	movs	r3, #128	@ 0x80
 8004374:	021b      	lsls	r3, r3, #8
 8004376:	4013      	ands	r3, r2
 8004378:	d00d      	beq.n	8004396 <HAL_RTCEx_TamperTimeStampIRQHandler+0xea>
    {
      /* Clear the Tamper interrupt pending bit */
      __HAL_RTC_TAMPER_CLEAR_FLAG(hrtc, RTC_FLAG_TAMP3F);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	68db      	ldr	r3, [r3, #12]
 8004380:	22ff      	movs	r2, #255	@ 0xff
 8004382:	401a      	ands	r2, r3
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	490e      	ldr	r1, [pc, #56]	@ (80043c4 <HAL_RTCEx_TamperTimeStampIRQHandler+0x118>)
 800438a:	430a      	orrs	r2, r1
 800438c:	60da      	str	r2, [r3, #12]

      /* Tamper callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->Tamper3EventCallback(hrtc);
#else
      HAL_RTCEx_Tamper3EventCallback(hrtc);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	0018      	movs	r0, r3
 8004392:	f000 f831 	bl	80043f8 <HAL_RTCEx_Tamper3EventCallback>
    }
  }
#endif /* RTC_TAMPER3_SUPPORT */

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2221      	movs	r2, #33	@ 0x21
 800439a:	2101      	movs	r1, #1
 800439c:	5499      	strb	r1, [r3, r2]
}
 800439e:	46c0      	nop			@ (mov r8, r8)
 80043a0:	46bd      	mov	sp, r7
 80043a2:	b002      	add	sp, #8
 80043a4:	bd80      	pop	{r7, pc}
 80043a6:	46c0      	nop			@ (mov r8, r8)
 80043a8:	40010400 	.word	0x40010400
 80043ac:	fffff77f 	.word	0xfffff77f
 80043b0:	00010004 	.word	0x00010004
 80043b4:	ffffdf7f 	.word	0xffffdf7f
 80043b8:	00080004 	.word	0x00080004
 80043bc:	ffffbf7f 	.word	0xffffbf7f
 80043c0:	00400004 	.word	0x00400004
 80043c4:	ffff7f7f 	.word	0xffff7f7f

080043c8 <HAL_RTCEx_TimeStampEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_TimeStampEventCallback(RTC_HandleTypeDef *hrtc)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b082      	sub	sp, #8
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTCEx_TimeStampEventCallback could be implemented in the user file
  */
}
 80043d0:	46c0      	nop			@ (mov r8, r8)
 80043d2:	46bd      	mov	sp, r7
 80043d4:	b002      	add	sp, #8
 80043d6:	bd80      	pop	{r7, pc}

080043d8 <HAL_RTCEx_Tamper1EventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_Tamper1EventCallback(RTC_HandleTypeDef *hrtc)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b082      	sub	sp, #8
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTCEx_Tamper1EventCallback could be implemented in the user file
   */
}
 80043e0:	46c0      	nop			@ (mov r8, r8)
 80043e2:	46bd      	mov	sp, r7
 80043e4:	b002      	add	sp, #8
 80043e6:	bd80      	pop	{r7, pc}

080043e8 <HAL_RTCEx_Tamper2EventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_Tamper2EventCallback(RTC_HandleTypeDef *hrtc)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b082      	sub	sp, #8
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTCEx_Tamper2EventCallback could be implemented in the user file
   */
}
 80043f0:	46c0      	nop			@ (mov r8, r8)
 80043f2:	46bd      	mov	sp, r7
 80043f4:	b002      	add	sp, #8
 80043f6:	bd80      	pop	{r7, pc}

080043f8 <HAL_RTCEx_Tamper3EventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_Tamper3EventCallback(RTC_HandleTypeDef *hrtc)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b082      	sub	sp, #8
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTCEx_Tamper3EventCallback could be implemented in the user file
   */
}
 8004400:	46c0      	nop			@ (mov r8, r8)
 8004402:	46bd      	mov	sp, r7
 8004404:	b002      	add	sp, #8
 8004406:	bd80      	pop	{r7, pc}

08004408 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b086      	sub	sp, #24
 800440c:	af00      	add	r7, sp, #0
 800440e:	60f8      	str	r0, [r7, #12]
 8004410:	60b9      	str	r1, [r7, #8]
 8004412:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8004414:	4b64      	ldr	r3, [pc, #400]	@ (80045a8 <HAL_RTCEx_SetWakeUpTimer_IT+0x1a0>)
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	22fa      	movs	r2, #250	@ 0xfa
 800441a:	01d1      	lsls	r1, r2, #7
 800441c:	0018      	movs	r0, r3
 800441e:	f7fb fe7b 	bl	8000118 <__udivsi3>
 8004422:	0003      	movs	r3, r0
 8004424:	001a      	movs	r2, r3
 8004426:	0013      	movs	r3, r2
 8004428:	015b      	lsls	r3, r3, #5
 800442a:	1a9b      	subs	r3, r3, r2
 800442c:	009b      	lsls	r3, r3, #2
 800442e:	189b      	adds	r3, r3, r2
 8004430:	00db      	lsls	r3, r3, #3
 8004432:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	2220      	movs	r2, #32
 8004438:	5c9b      	ldrb	r3, [r3, r2]
 800443a:	2b01      	cmp	r3, #1
 800443c:	d101      	bne.n	8004442 <HAL_RTCEx_SetWakeUpTimer_IT+0x3a>
 800443e:	2302      	movs	r3, #2
 8004440:	e0ad      	b.n	800459e <HAL_RTCEx_SetWakeUpTimer_IT+0x196>
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	2220      	movs	r2, #32
 8004446:	2101      	movs	r1, #1
 8004448:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	2221      	movs	r2, #33	@ 0x21
 800444e:	2102      	movs	r1, #2
 8004450:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	22ca      	movs	r2, #202	@ 0xca
 8004458:	625a      	str	r2, [r3, #36]	@ 0x24
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	2253      	movs	r2, #83	@ 0x53
 8004460:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled */
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	689a      	ldr	r2, [r3, #8]
 8004468:	2380      	movs	r3, #128	@ 0x80
 800446a:	00db      	lsls	r3, r3, #3
 800446c:	4013      	ands	r3, r2
 800446e:	d019      	beq.n	80044a4 <HAL_RTCEx_SetWakeUpTimer_IT+0x9c>
  {
    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    do
    {
      count = count - 1U;
 8004470:	697b      	ldr	r3, [r7, #20]
 8004472:	3b01      	subs	r3, #1
 8004474:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8004476:	697b      	ldr	r3, [r7, #20]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d10d      	bne.n	8004498 <HAL_RTCEx_SetWakeUpTimer_IT+0x90>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	22ff      	movs	r2, #255	@ 0xff
 8004482:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	2221      	movs	r2, #33	@ 0x21
 8004488:	2103      	movs	r1, #3
 800448a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	2220      	movs	r2, #32
 8004490:	2100      	movs	r1, #0
 8004492:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004494:	2303      	movs	r3, #3
 8004496:	e082      	b.n	800459e <HAL_RTCEx_SetWakeUpTimer_IT+0x196>
      }
    } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U);
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	68db      	ldr	r3, [r3, #12]
 800449e:	2204      	movs	r2, #4
 80044a0:	4013      	ands	r3, r2
 80044a2:	d1e5      	bne.n	8004470 <HAL_RTCEx_SetWakeUpTimer_IT+0x68>
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	689a      	ldr	r2, [r3, #8]
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	493f      	ldr	r1, [pc, #252]	@ (80045ac <HAL_RTCEx_SetWakeUpTimer_IT+0x1a4>)
 80044b0:	400a      	ands	r2, r1
 80044b2:	609a      	str	r2, [r3, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	68db      	ldr	r3, [r3, #12]
 80044ba:	22ff      	movs	r2, #255	@ 0xff
 80044bc:	401a      	ands	r2, r3
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	493b      	ldr	r1, [pc, #236]	@ (80045b0 <HAL_RTCEx_SetWakeUpTimer_IT+0x1a8>)
 80044c4:	430a      	orrs	r2, r1
 80044c6:	60da      	str	r2, [r3, #12]

  /* Reload the counter */
  count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 80044c8:	4b37      	ldr	r3, [pc, #220]	@ (80045a8 <HAL_RTCEx_SetWakeUpTimer_IT+0x1a0>)
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	22fa      	movs	r2, #250	@ 0xfa
 80044ce:	01d1      	lsls	r1, r2, #7
 80044d0:	0018      	movs	r0, r3
 80044d2:	f7fb fe21 	bl	8000118 <__udivsi3>
 80044d6:	0003      	movs	r3, r0
 80044d8:	001a      	movs	r2, r3
 80044da:	0013      	movs	r3, r2
 80044dc:	015b      	lsls	r3, r3, #5
 80044de:	1a9b      	subs	r3, r3, r2
 80044e0:	009b      	lsls	r3, r3, #2
 80044e2:	189b      	adds	r3, r3, r2
 80044e4:	00db      	lsls	r3, r3, #3
 80044e6:	617b      	str	r3, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  do
  {
    count = count - 1U;
 80044e8:	697b      	ldr	r3, [r7, #20]
 80044ea:	3b01      	subs	r3, #1
 80044ec:	617b      	str	r3, [r7, #20]
    if (count == 0U)
 80044ee:	697b      	ldr	r3, [r7, #20]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d10d      	bne.n	8004510 <HAL_RTCEx_SetWakeUpTimer_IT+0x108>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	22ff      	movs	r2, #255	@ 0xff
 80044fa:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	2221      	movs	r2, #33	@ 0x21
 8004500:	2103      	movs	r1, #3
 8004502:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	2220      	movs	r2, #32
 8004508:	2100      	movs	r1, #0
 800450a:	5499      	strb	r1, [r3, r2]

      return HAL_TIMEOUT;
 800450c:	2303      	movs	r3, #3
 800450e:	e046      	b.n	800459e <HAL_RTCEx_SetWakeUpTimer_IT+0x196>
    }
  } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U);
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	68db      	ldr	r3, [r3, #12]
 8004516:	2204      	movs	r2, #4
 8004518:	4013      	ands	r3, r2
 800451a:	d0e5      	beq.n	80044e8 <HAL_RTCEx_SetWakeUpTimer_IT+0xe0>

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	689a      	ldr	r2, [r3, #8]
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	2107      	movs	r1, #7
 8004528:	438a      	bics	r2, r1
 800452a:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	6899      	ldr	r1, [r3, #8]
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	687a      	ldr	r2, [r7, #4]
 8004538:	430a      	orrs	r2, r1
 800453a:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	68ba      	ldr	r2, [r7, #8]
 8004542:	615a      	str	r2, [r3, #20]

  /* Enable and configure the EXTI line associated to the RTC Wakeup Timer interrupt */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8004544:	4b1b      	ldr	r3, [pc, #108]	@ (80045b4 <HAL_RTCEx_SetWakeUpTimer_IT+0x1ac>)
 8004546:	681a      	ldr	r2, [r3, #0]
 8004548:	4b1a      	ldr	r3, [pc, #104]	@ (80045b4 <HAL_RTCEx_SetWakeUpTimer_IT+0x1ac>)
 800454a:	2180      	movs	r1, #128	@ 0x80
 800454c:	0349      	lsls	r1, r1, #13
 800454e:	430a      	orrs	r2, r1
 8004550:	601a      	str	r2, [r3, #0]
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 8004552:	4b18      	ldr	r3, [pc, #96]	@ (80045b4 <HAL_RTCEx_SetWakeUpTimer_IT+0x1ac>)
 8004554:	689a      	ldr	r2, [r3, #8]
 8004556:	4b17      	ldr	r3, [pc, #92]	@ (80045b4 <HAL_RTCEx_SetWakeUpTimer_IT+0x1ac>)
 8004558:	2180      	movs	r1, #128	@ 0x80
 800455a:	0349      	lsls	r1, r1, #13
 800455c:	430a      	orrs	r2, r1
 800455e:	609a      	str	r2, [r3, #8]

  /* Configure the interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	689a      	ldr	r2, [r3, #8]
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	2180      	movs	r1, #128	@ 0x80
 800456c:	01c9      	lsls	r1, r1, #7
 800456e:	430a      	orrs	r2, r1
 8004570:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	689a      	ldr	r2, [r3, #8]
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	2180      	movs	r1, #128	@ 0x80
 800457e:	00c9      	lsls	r1, r1, #3
 8004580:	430a      	orrs	r2, r1
 8004582:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	22ff      	movs	r2, #255	@ 0xff
 800458a:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	2221      	movs	r2, #33	@ 0x21
 8004590:	2101      	movs	r1, #1
 8004592:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	2220      	movs	r2, #32
 8004598:	2100      	movs	r1, #0
 800459a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800459c:	2300      	movs	r3, #0
}
 800459e:	0018      	movs	r0, r3
 80045a0:	46bd      	mov	sp, r7
 80045a2:	b006      	add	sp, #24
 80045a4:	bd80      	pop	{r7, pc}
 80045a6:	46c0      	nop			@ (mov r8, r8)
 80045a8:	20000004 	.word	0x20000004
 80045ac:	fffffbff 	.word	0xfffffbff
 80045b0:	fffffb7f 	.word	0xfffffb7f
 80045b4:	40010400 	.word	0x40010400

080045b8 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b082      	sub	sp, #8
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI flag associated to the RTC Wakeup Timer interrupt */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 80045c0:	4b13      	ldr	r3, [pc, #76]	@ (8004610 <HAL_RTCEx_WakeUpTimerIRQHandler+0x58>)
 80045c2:	2280      	movs	r2, #128	@ 0x80
 80045c4:	0352      	lsls	r2, r2, #13
 80045c6:	615a      	str	r2, [r3, #20]

  /* Get the Wakeup timer interrupt source enable status */
  if (__HAL_RTC_WAKEUPTIMER_GET_IT_SOURCE(hrtc, RTC_IT_WUT) != RESET)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	689a      	ldr	r2, [r3, #8]
 80045ce:	2380      	movs	r3, #128	@ 0x80
 80045d0:	01db      	lsls	r3, r3, #7
 80045d2:	4013      	ands	r3, r2
 80045d4:	d014      	beq.n	8004600 <HAL_RTCEx_WakeUpTimerIRQHandler+0x48>
  {
    /* Get the pending status of the Wakeup timer Interrupt */
    if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	68da      	ldr	r2, [r3, #12]
 80045dc:	2380      	movs	r3, #128	@ 0x80
 80045de:	00db      	lsls	r3, r3, #3
 80045e0:	4013      	ands	r3, r2
 80045e2:	d00d      	beq.n	8004600 <HAL_RTCEx_WakeUpTimerIRQHandler+0x48>
    {
      /* Clear the Wakeup timer interrupt pending bit */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	68db      	ldr	r3, [r3, #12]
 80045ea:	22ff      	movs	r2, #255	@ 0xff
 80045ec:	401a      	ands	r2, r3
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	4908      	ldr	r1, [pc, #32]	@ (8004614 <HAL_RTCEx_WakeUpTimerIRQHandler+0x5c>)
 80045f4:	430a      	orrs	r2, r1
 80045f6:	60da      	str	r2, [r3, #12]

      /* Wakeup timer callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->WakeUpTimerEventCallback(hrtc);
#else
      HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	0018      	movs	r0, r3
 80045fc:	f7fc f88e 	bl	800071c <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2221      	movs	r2, #33	@ 0x21
 8004604:	2101      	movs	r1, #1
 8004606:	5499      	strb	r1, [r3, r2]
}
 8004608:	46c0      	nop			@ (mov r8, r8)
 800460a:	46bd      	mov	sp, r7
 800460c:	b002      	add	sp, #8
 800460e:	bd80      	pop	{r7, pc}
 8004610:	40010400 	.word	0x40010400
 8004614:	fffffb7f 	.word	0xfffffb7f

08004618 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b082      	sub	sp, #8
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d101      	bne.n	800462a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004626:	2301      	movs	r3, #1
 8004628:	e044      	b.n	80046b4 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800462e:	2b00      	cmp	r3, #0
 8004630:	d107      	bne.n	8004642 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2278      	movs	r2, #120	@ 0x78
 8004636:	2100      	movs	r1, #0
 8004638:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	0018      	movs	r0, r3
 800463e:	f7fc fb55 	bl	8000cec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2224      	movs	r2, #36	@ 0x24
 8004646:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	681a      	ldr	r2, [r3, #0]
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	2101      	movs	r1, #1
 8004654:	438a      	bics	r2, r1
 8004656:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800465c:	2b00      	cmp	r3, #0
 800465e:	d003      	beq.n	8004668 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	0018      	movs	r0, r3
 8004664:	f000 ffb4 	bl	80055d0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	0018      	movs	r0, r3
 800466c:	f000 fd12 	bl	8005094 <UART_SetConfig>
 8004670:	0003      	movs	r3, r0
 8004672:	2b01      	cmp	r3, #1
 8004674:	d101      	bne.n	800467a <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8004676:	2301      	movs	r3, #1
 8004678:	e01c      	b.n	80046b4 <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	685a      	ldr	r2, [r3, #4]
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	490d      	ldr	r1, [pc, #52]	@ (80046bc <HAL_UART_Init+0xa4>)
 8004686:	400a      	ands	r2, r1
 8004688:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	689a      	ldr	r2, [r3, #8]
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	212a      	movs	r1, #42	@ 0x2a
 8004696:	438a      	bics	r2, r1
 8004698:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	681a      	ldr	r2, [r3, #0]
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	2101      	movs	r1, #1
 80046a6:	430a      	orrs	r2, r1
 80046a8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	0018      	movs	r0, r3
 80046ae:	f001 f843 	bl	8005738 <UART_CheckIdleState>
 80046b2:	0003      	movs	r3, r0
}
 80046b4:	0018      	movs	r0, r3
 80046b6:	46bd      	mov	sp, r7
 80046b8:	b002      	add	sp, #8
 80046ba:	bd80      	pop	{r7, pc}
 80046bc:	ffffb7ff 	.word	0xffffb7ff

080046c0 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b088      	sub	sp, #32
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	60f8      	str	r0, [r7, #12]
 80046c8:	60b9      	str	r1, [r7, #8]
 80046ca:	1dbb      	adds	r3, r7, #6
 80046cc:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80046d2:	2b20      	cmp	r3, #32
 80046d4:	d000      	beq.n	80046d8 <HAL_UART_Transmit_DMA+0x18>
 80046d6:	e077      	b.n	80047c8 <HAL_UART_Transmit_DMA+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80046d8:	68bb      	ldr	r3, [r7, #8]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d003      	beq.n	80046e6 <HAL_UART_Transmit_DMA+0x26>
 80046de:	1dbb      	adds	r3, r7, #6
 80046e0:	881b      	ldrh	r3, [r3, #0]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d101      	bne.n	80046ea <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80046e6:	2301      	movs	r3, #1
 80046e8:	e06f      	b.n	80047ca <HAL_UART_Transmit_DMA+0x10a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy into TDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	689a      	ldr	r2, [r3, #8]
 80046ee:	2380      	movs	r3, #128	@ 0x80
 80046f0:	015b      	lsls	r3, r3, #5
 80046f2:	429a      	cmp	r2, r3
 80046f4:	d109      	bne.n	800470a <HAL_UART_Transmit_DMA+0x4a>
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	691b      	ldr	r3, [r3, #16]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d105      	bne.n	800470a <HAL_UART_Transmit_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80046fe:	68bb      	ldr	r3, [r7, #8]
 8004700:	2201      	movs	r2, #1
 8004702:	4013      	ands	r3, r2
 8004704:	d001      	beq.n	800470a <HAL_UART_Transmit_DMA+0x4a>
      {
        return  HAL_ERROR;
 8004706:	2301      	movs	r3, #1
 8004708:	e05f      	b.n	80047ca <HAL_UART_Transmit_DMA+0x10a>
      }
    }

    huart->pTxBuffPtr  = pData;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	68ba      	ldr	r2, [r7, #8]
 800470e:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	1dba      	adds	r2, r7, #6
 8004714:	2150      	movs	r1, #80	@ 0x50
 8004716:	8812      	ldrh	r2, [r2, #0]
 8004718:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	1dba      	adds	r2, r7, #6
 800471e:	2152      	movs	r1, #82	@ 0x52
 8004720:	8812      	ldrh	r2, [r2, #0]
 8004722:	525a      	strh	r2, [r3, r1]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	2284      	movs	r2, #132	@ 0x84
 8004728:	2100      	movs	r1, #0
 800472a:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	2221      	movs	r2, #33	@ 0x21
 8004730:	67da      	str	r2, [r3, #124]	@ 0x7c

    if (huart->hdmatx != NULL)
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004736:	2b00      	cmp	r3, #0
 8004738:	d027      	beq.n	800478a <HAL_UART_Transmit_DMA+0xca>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800473e:	4a25      	ldr	r2, [pc, #148]	@ (80047d4 <HAL_UART_Transmit_DMA+0x114>)
 8004740:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004746:	4a24      	ldr	r2, [pc, #144]	@ (80047d8 <HAL_UART_Transmit_DMA+0x118>)
 8004748:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800474e:	4a23      	ldr	r2, [pc, #140]	@ (80047dc <HAL_UART_Transmit_DMA+0x11c>)
 8004750:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004756:	2200      	movs	r2, #0
 8004758:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004762:	0019      	movs	r1, r3
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	3328      	adds	r3, #40	@ 0x28
 800476a:	001a      	movs	r2, r3
 800476c:	1dbb      	adds	r3, r7, #6
 800476e:	881b      	ldrh	r3, [r3, #0]
 8004770:	f7fd f94e 	bl	8001a10 <HAL_DMA_Start_IT>
 8004774:	1e03      	subs	r3, r0, #0
 8004776:	d008      	beq.n	800478a <HAL_UART_Transmit_DMA+0xca>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	2284      	movs	r2, #132	@ 0x84
 800477c:	2110      	movs	r1, #16
 800477e:	5099      	str	r1, [r3, r2]

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	2220      	movs	r2, #32
 8004784:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_ERROR;
 8004786:	2301      	movs	r3, #1
 8004788:	e01f      	b.n	80047ca <HAL_UART_Transmit_DMA+0x10a>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	2240      	movs	r2, #64	@ 0x40
 8004790:	621a      	str	r2, [r3, #32]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004792:	f3ef 8310 	mrs	r3, PRIMASK
 8004796:	613b      	str	r3, [r7, #16]
  return(result);
 8004798:	693b      	ldr	r3, [r7, #16]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800479a:	61fb      	str	r3, [r7, #28]
 800479c:	2301      	movs	r3, #1
 800479e:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047a0:	697b      	ldr	r3, [r7, #20]
 80047a2:	f383 8810 	msr	PRIMASK, r3
}
 80047a6:	46c0      	nop			@ (mov r8, r8)
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	689a      	ldr	r2, [r3, #8]
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	2180      	movs	r1, #128	@ 0x80
 80047b4:	430a      	orrs	r2, r1
 80047b6:	609a      	str	r2, [r3, #8]
 80047b8:	69fb      	ldr	r3, [r7, #28]
 80047ba:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047bc:	69bb      	ldr	r3, [r7, #24]
 80047be:	f383 8810 	msr	PRIMASK, r3
}
 80047c2:	46c0      	nop			@ (mov r8, r8)

    return HAL_OK;
 80047c4:	2300      	movs	r3, #0
 80047c6:	e000      	b.n	80047ca <HAL_UART_Transmit_DMA+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80047c8:	2302      	movs	r3, #2
  }
}
 80047ca:	0018      	movs	r0, r3
 80047cc:	46bd      	mov	sp, r7
 80047ce:	b008      	add	sp, #32
 80047d0:	bd80      	pop	{r7, pc}
 80047d2:	46c0      	nop			@ (mov r8, r8)
 80047d4:	08005bb9 	.word	0x08005bb9
 80047d8:	08005c51 	.word	0x08005c51
 80047dc:	08005e57 	.word	0x08005e57

080047e0 <HAL_UART_AbortTransmit>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit(UART_HandleTypeDef *huart)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b08a      	sub	sp, #40	@ 0x28
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80047e8:	f3ef 8310 	mrs	r3, PRIMASK
 80047ec:	617b      	str	r3, [r7, #20]
  return(result);
 80047ee:	697b      	ldr	r3, [r7, #20]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80047f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80047f2:	2301      	movs	r3, #1
 80047f4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047f6:	69bb      	ldr	r3, [r7, #24]
 80047f8:	f383 8810 	msr	PRIMASK, r3
}
 80047fc:	46c0      	nop			@ (mov r8, r8)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	681a      	ldr	r2, [r3, #0]
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	21c0      	movs	r1, #192	@ 0xc0
 800480a:	438a      	bics	r2, r1
 800480c:	601a      	str	r2, [r3, #0]
 800480e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004810:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004812:	69fb      	ldr	r3, [r7, #28]
 8004814:	f383 8810 	msr	PRIMASK, r3
}
 8004818:	46c0      	nop			@ (mov r8, r8)

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	689b      	ldr	r3, [r3, #8]
 8004820:	2280      	movs	r2, #128	@ 0x80
 8004822:	4013      	ands	r3, r2
 8004824:	2b80      	cmp	r3, #128	@ 0x80
 8004826:	d135      	bne.n	8004894 <HAL_UART_AbortTransmit+0xb4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004828:	f3ef 8310 	mrs	r3, PRIMASK
 800482c:	60bb      	str	r3, [r7, #8]
  return(result);
 800482e:	68bb      	ldr	r3, [r7, #8]
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004830:	623b      	str	r3, [r7, #32]
 8004832:	2301      	movs	r3, #1
 8004834:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	f383 8810 	msr	PRIMASK, r3
}
 800483c:	46c0      	nop			@ (mov r8, r8)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	689a      	ldr	r2, [r3, #8]
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	2180      	movs	r1, #128	@ 0x80
 800484a:	438a      	bics	r2, r1
 800484c:	609a      	str	r2, [r3, #8]
 800484e:	6a3b      	ldr	r3, [r7, #32]
 8004850:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004852:	693b      	ldr	r3, [r7, #16]
 8004854:	f383 8810 	msr	PRIMASK, r3
}
 8004858:	46c0      	nop			@ (mov r8, r8)

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800485e:	2b00      	cmp	r3, #0
 8004860:	d018      	beq.n	8004894 <HAL_UART_AbortTransmit+0xb4>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004866:	2200      	movs	r2, #0
 8004868:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800486e:	0018      	movs	r0, r3
 8004870:	f7fd f934 	bl	8001adc <HAL_DMA_Abort>
 8004874:	1e03      	subs	r3, r0, #0
 8004876:	d00d      	beq.n	8004894 <HAL_UART_AbortTransmit+0xb4>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800487c:	0018      	movs	r0, r3
 800487e:	f7fd fa62 	bl	8001d46 <HAL_DMA_GetError>
 8004882:	0003      	movs	r3, r0
 8004884:	2b20      	cmp	r3, #32
 8004886:	d105      	bne.n	8004894 <HAL_UART_AbortTransmit+0xb4>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2284      	movs	r2, #132	@ 0x84
 800488c:	2110      	movs	r1, #16
 800488e:	5099      	str	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004890:	2303      	movs	r3, #3
 8004892:	e007      	b.n	80048a4 <HAL_UART_AbortTransmit+0xc4>
      }
    }
  }

  /* Reset Tx transfer counter */
  huart->TxXferCount = 0U;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2252      	movs	r2, #82	@ 0x52
 8004898:	2100      	movs	r1, #0
 800489a:	5299      	strh	r1, [r3, r2]


  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2220      	movs	r2, #32
 80048a0:	67da      	str	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 80048a2:	2300      	movs	r3, #0
}
 80048a4:	0018      	movs	r0, r3
 80048a6:	46bd      	mov	sp, r7
 80048a8:	b00a      	add	sp, #40	@ 0x28
 80048aa:	bd80      	pop	{r7, pc}

080048ac <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b092      	sub	sp, #72	@ 0x48
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80048b4:	f3ef 8310 	mrs	r3, PRIMASK
 80048b8:	623b      	str	r3, [r7, #32]
  return(result);
 80048ba:	6a3b      	ldr	r3, [r7, #32]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80048bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80048be:	2301      	movs	r3, #1
 80048c0:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048c4:	f383 8810 	msr	PRIMASK, r3
}
 80048c8:	46c0      	nop			@ (mov r8, r8)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	681a      	ldr	r2, [r3, #0]
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	494b      	ldr	r1, [pc, #300]	@ (8004a04 <HAL_UART_AbortReceive+0x158>)
 80048d6:	400a      	ands	r2, r1
 80048d8:	601a      	str	r2, [r3, #0]
 80048da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80048dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048e0:	f383 8810 	msr	PRIMASK, r3
}
 80048e4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80048e6:	f3ef 8310 	mrs	r3, PRIMASK
 80048ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 80048ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048ee:	643b      	str	r3, [r7, #64]	@ 0x40
 80048f0:	2301      	movs	r3, #1
 80048f2:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048f6:	f383 8810 	msr	PRIMASK, r3
}
 80048fa:	46c0      	nop			@ (mov r8, r8)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	689a      	ldr	r2, [r3, #8]
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	2101      	movs	r1, #1
 8004908:	438a      	bics	r2, r1
 800490a:	609a      	str	r2, [r3, #8]
 800490c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800490e:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004910:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004912:	f383 8810 	msr	PRIMASK, r3
}
 8004916:	46c0      	nop			@ (mov r8, r8)

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800491c:	2b01      	cmp	r3, #1
 800491e:	d118      	bne.n	8004952 <HAL_UART_AbortReceive+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004920:	f3ef 8310 	mrs	r3, PRIMASK
 8004924:	617b      	str	r3, [r7, #20]
  return(result);
 8004926:	697b      	ldr	r3, [r7, #20]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8004928:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800492a:	2301      	movs	r3, #1
 800492c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800492e:	69bb      	ldr	r3, [r7, #24]
 8004930:	f383 8810 	msr	PRIMASK, r3
}
 8004934:	46c0      	nop			@ (mov r8, r8)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	681a      	ldr	r2, [r3, #0]
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	2110      	movs	r1, #16
 8004942:	438a      	bics	r2, r1
 8004944:	601a      	str	r2, [r3, #0]
 8004946:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004948:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800494a:	69fb      	ldr	r3, [r7, #28]
 800494c:	f383 8810 	msr	PRIMASK, r3
}
 8004950:	46c0      	nop			@ (mov r8, r8)
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	689b      	ldr	r3, [r3, #8]
 8004958:	2240      	movs	r2, #64	@ 0x40
 800495a:	4013      	ands	r3, r2
 800495c:	2b40      	cmp	r3, #64	@ 0x40
 800495e:	d135      	bne.n	80049cc <HAL_UART_AbortReceive+0x120>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004960:	f3ef 8310 	mrs	r3, PRIMASK
 8004964:	60bb      	str	r3, [r7, #8]
  return(result);
 8004966:	68bb      	ldr	r3, [r7, #8]
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004968:	63bb      	str	r3, [r7, #56]	@ 0x38
 800496a:	2301      	movs	r3, #1
 800496c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	f383 8810 	msr	PRIMASK, r3
}
 8004974:	46c0      	nop			@ (mov r8, r8)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	689a      	ldr	r2, [r3, #8]
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	2140      	movs	r1, #64	@ 0x40
 8004982:	438a      	bics	r2, r1
 8004984:	609a      	str	r2, [r3, #8]
 8004986:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004988:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800498a:	693b      	ldr	r3, [r7, #16]
 800498c:	f383 8810 	msr	PRIMASK, r3
}
 8004990:	46c0      	nop			@ (mov r8, r8)

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004996:	2b00      	cmp	r3, #0
 8004998:	d018      	beq.n	80049cc <HAL_UART_AbortReceive+0x120>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800499e:	2200      	movs	r2, #0
 80049a0:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80049a6:	0018      	movs	r0, r3
 80049a8:	f7fd f898 	bl	8001adc <HAL_DMA_Abort>
 80049ac:	1e03      	subs	r3, r0, #0
 80049ae:	d00d      	beq.n	80049cc <HAL_UART_AbortReceive+0x120>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80049b4:	0018      	movs	r0, r3
 80049b6:	f7fd f9c6 	bl	8001d46 <HAL_DMA_GetError>
 80049ba:	0003      	movs	r3, r0
 80049bc:	2b20      	cmp	r3, #32
 80049be:	d105      	bne.n	80049cc <HAL_UART_AbortReceive+0x120>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2284      	movs	r2, #132	@ 0x84
 80049c4:	2110      	movs	r1, #16
 80049c6:	5099      	str	r1, [r3, r2]

          return HAL_TIMEOUT;
 80049c8:	2303      	movs	r3, #3
 80049ca:	e017      	b.n	80049fc <HAL_UART_AbortReceive+0x150>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0U;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	225a      	movs	r2, #90	@ 0x5a
 80049d0:	2100      	movs	r1, #0
 80049d2:	5299      	strh	r1, [r3, r2]

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	220f      	movs	r2, #15
 80049da:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	699a      	ldr	r2, [r3, #24]
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	2108      	movs	r1, #8
 80049e8:	430a      	orrs	r2, r1
 80049ea:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2280      	movs	r2, #128	@ 0x80
 80049f0:	2120      	movs	r1, #32
 80049f2:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2200      	movs	r2, #0
 80049f8:	661a      	str	r2, [r3, #96]	@ 0x60

  return HAL_OK;
 80049fa:	2300      	movs	r3, #0
}
 80049fc:	0018      	movs	r0, r3
 80049fe:	46bd      	mov	sp, r7
 8004a00:	b012      	add	sp, #72	@ 0x48
 8004a02:	bd80      	pop	{r7, pc}
 8004a04:	fffffedf 	.word	0xfffffedf

08004a08 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004a08:	b590      	push	{r4, r7, lr}
 8004a0a:	b0ab      	sub	sp, #172	@ 0xac
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	69db      	ldr	r3, [r3, #28]
 8004a16:	22a4      	movs	r2, #164	@ 0xa4
 8004a18:	18b9      	adds	r1, r7, r2
 8004a1a:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	20a0      	movs	r0, #160	@ 0xa0
 8004a24:	1839      	adds	r1, r7, r0
 8004a26:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	689b      	ldr	r3, [r3, #8]
 8004a2e:	219c      	movs	r1, #156	@ 0x9c
 8004a30:	1879      	adds	r1, r7, r1
 8004a32:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004a34:	0011      	movs	r1, r2
 8004a36:	18bb      	adds	r3, r7, r2
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	4a99      	ldr	r2, [pc, #612]	@ (8004ca0 <HAL_UART_IRQHandler+0x298>)
 8004a3c:	4013      	ands	r3, r2
 8004a3e:	2298      	movs	r2, #152	@ 0x98
 8004a40:	18bc      	adds	r4, r7, r2
 8004a42:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8004a44:	18bb      	adds	r3, r7, r2
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d114      	bne.n	8004a76 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004a4c:	187b      	adds	r3, r7, r1
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	2220      	movs	r2, #32
 8004a52:	4013      	ands	r3, r2
 8004a54:	d00f      	beq.n	8004a76 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004a56:	183b      	adds	r3, r7, r0
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	2220      	movs	r2, #32
 8004a5c:	4013      	ands	r3, r2
 8004a5e:	d00a      	beq.n	8004a76 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d100      	bne.n	8004a6a <HAL_UART_IRQHandler+0x62>
 8004a68:	e2be      	b.n	8004fe8 <HAL_UART_IRQHandler+0x5e0>
      {
        huart->RxISR(huart);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004a6e:	687a      	ldr	r2, [r7, #4]
 8004a70:	0010      	movs	r0, r2
 8004a72:	4798      	blx	r3
      }
      return;
 8004a74:	e2b8      	b.n	8004fe8 <HAL_UART_IRQHandler+0x5e0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004a76:	2398      	movs	r3, #152	@ 0x98
 8004a78:	18fb      	adds	r3, r7, r3
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d100      	bne.n	8004a82 <HAL_UART_IRQHandler+0x7a>
 8004a80:	e114      	b.n	8004cac <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004a82:	239c      	movs	r3, #156	@ 0x9c
 8004a84:	18fb      	adds	r3, r7, r3
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	2201      	movs	r2, #1
 8004a8a:	4013      	ands	r3, r2
 8004a8c:	d106      	bne.n	8004a9c <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004a8e:	23a0      	movs	r3, #160	@ 0xa0
 8004a90:	18fb      	adds	r3, r7, r3
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	4a83      	ldr	r2, [pc, #524]	@ (8004ca4 <HAL_UART_IRQHandler+0x29c>)
 8004a96:	4013      	ands	r3, r2
 8004a98:	d100      	bne.n	8004a9c <HAL_UART_IRQHandler+0x94>
 8004a9a:	e107      	b.n	8004cac <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004a9c:	23a4      	movs	r3, #164	@ 0xa4
 8004a9e:	18fb      	adds	r3, r7, r3
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	2201      	movs	r2, #1
 8004aa4:	4013      	ands	r3, r2
 8004aa6:	d012      	beq.n	8004ace <HAL_UART_IRQHandler+0xc6>
 8004aa8:	23a0      	movs	r3, #160	@ 0xa0
 8004aaa:	18fb      	adds	r3, r7, r3
 8004aac:	681a      	ldr	r2, [r3, #0]
 8004aae:	2380      	movs	r3, #128	@ 0x80
 8004ab0:	005b      	lsls	r3, r3, #1
 8004ab2:	4013      	ands	r3, r2
 8004ab4:	d00b      	beq.n	8004ace <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	2201      	movs	r2, #1
 8004abc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2284      	movs	r2, #132	@ 0x84
 8004ac2:	589b      	ldr	r3, [r3, r2]
 8004ac4:	2201      	movs	r2, #1
 8004ac6:	431a      	orrs	r2, r3
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2184      	movs	r1, #132	@ 0x84
 8004acc:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004ace:	23a4      	movs	r3, #164	@ 0xa4
 8004ad0:	18fb      	adds	r3, r7, r3
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	2202      	movs	r2, #2
 8004ad6:	4013      	ands	r3, r2
 8004ad8:	d011      	beq.n	8004afe <HAL_UART_IRQHandler+0xf6>
 8004ada:	239c      	movs	r3, #156	@ 0x9c
 8004adc:	18fb      	adds	r3, r7, r3
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	2201      	movs	r2, #1
 8004ae2:	4013      	ands	r3, r2
 8004ae4:	d00b      	beq.n	8004afe <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	2202      	movs	r2, #2
 8004aec:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2284      	movs	r2, #132	@ 0x84
 8004af2:	589b      	ldr	r3, [r3, r2]
 8004af4:	2204      	movs	r2, #4
 8004af6:	431a      	orrs	r2, r3
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2184      	movs	r1, #132	@ 0x84
 8004afc:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004afe:	23a4      	movs	r3, #164	@ 0xa4
 8004b00:	18fb      	adds	r3, r7, r3
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	2204      	movs	r2, #4
 8004b06:	4013      	ands	r3, r2
 8004b08:	d011      	beq.n	8004b2e <HAL_UART_IRQHandler+0x126>
 8004b0a:	239c      	movs	r3, #156	@ 0x9c
 8004b0c:	18fb      	adds	r3, r7, r3
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	2201      	movs	r2, #1
 8004b12:	4013      	ands	r3, r2
 8004b14:	d00b      	beq.n	8004b2e <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	2204      	movs	r2, #4
 8004b1c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2284      	movs	r2, #132	@ 0x84
 8004b22:	589b      	ldr	r3, [r3, r2]
 8004b24:	2202      	movs	r2, #2
 8004b26:	431a      	orrs	r2, r3
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2184      	movs	r1, #132	@ 0x84
 8004b2c:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004b2e:	23a4      	movs	r3, #164	@ 0xa4
 8004b30:	18fb      	adds	r3, r7, r3
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	2208      	movs	r2, #8
 8004b36:	4013      	ands	r3, r2
 8004b38:	d017      	beq.n	8004b6a <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004b3a:	23a0      	movs	r3, #160	@ 0xa0
 8004b3c:	18fb      	adds	r3, r7, r3
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	2220      	movs	r2, #32
 8004b42:	4013      	ands	r3, r2
 8004b44:	d105      	bne.n	8004b52 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004b46:	239c      	movs	r3, #156	@ 0x9c
 8004b48:	18fb      	adds	r3, r7, r3
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	2201      	movs	r2, #1
 8004b4e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004b50:	d00b      	beq.n	8004b6a <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	2208      	movs	r2, #8
 8004b58:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2284      	movs	r2, #132	@ 0x84
 8004b5e:	589b      	ldr	r3, [r3, r2]
 8004b60:	2208      	movs	r2, #8
 8004b62:	431a      	orrs	r2, r3
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2184      	movs	r1, #132	@ 0x84
 8004b68:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004b6a:	23a4      	movs	r3, #164	@ 0xa4
 8004b6c:	18fb      	adds	r3, r7, r3
 8004b6e:	681a      	ldr	r2, [r3, #0]
 8004b70:	2380      	movs	r3, #128	@ 0x80
 8004b72:	011b      	lsls	r3, r3, #4
 8004b74:	4013      	ands	r3, r2
 8004b76:	d013      	beq.n	8004ba0 <HAL_UART_IRQHandler+0x198>
 8004b78:	23a0      	movs	r3, #160	@ 0xa0
 8004b7a:	18fb      	adds	r3, r7, r3
 8004b7c:	681a      	ldr	r2, [r3, #0]
 8004b7e:	2380      	movs	r3, #128	@ 0x80
 8004b80:	04db      	lsls	r3, r3, #19
 8004b82:	4013      	ands	r3, r2
 8004b84:	d00c      	beq.n	8004ba0 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	2280      	movs	r2, #128	@ 0x80
 8004b8c:	0112      	lsls	r2, r2, #4
 8004b8e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2284      	movs	r2, #132	@ 0x84
 8004b94:	589b      	ldr	r3, [r3, r2]
 8004b96:	2220      	movs	r2, #32
 8004b98:	431a      	orrs	r2, r3
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2184      	movs	r1, #132	@ 0x84
 8004b9e:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2284      	movs	r2, #132	@ 0x84
 8004ba4:	589b      	ldr	r3, [r3, r2]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d100      	bne.n	8004bac <HAL_UART_IRQHandler+0x1a4>
 8004baa:	e21f      	b.n	8004fec <HAL_UART_IRQHandler+0x5e4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004bac:	23a4      	movs	r3, #164	@ 0xa4
 8004bae:	18fb      	adds	r3, r7, r3
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	2220      	movs	r2, #32
 8004bb4:	4013      	ands	r3, r2
 8004bb6:	d00e      	beq.n	8004bd6 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004bb8:	23a0      	movs	r3, #160	@ 0xa0
 8004bba:	18fb      	adds	r3, r7, r3
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	2220      	movs	r2, #32
 8004bc0:	4013      	ands	r3, r2
 8004bc2:	d008      	beq.n	8004bd6 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d004      	beq.n	8004bd6 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004bd0:	687a      	ldr	r2, [r7, #4]
 8004bd2:	0010      	movs	r0, r2
 8004bd4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2284      	movs	r2, #132	@ 0x84
 8004bda:	589b      	ldr	r3, [r3, r2]
 8004bdc:	2194      	movs	r1, #148	@ 0x94
 8004bde:	187a      	adds	r2, r7, r1
 8004be0:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	689b      	ldr	r3, [r3, #8]
 8004be8:	2240      	movs	r2, #64	@ 0x40
 8004bea:	4013      	ands	r3, r2
 8004bec:	2b40      	cmp	r3, #64	@ 0x40
 8004bee:	d004      	beq.n	8004bfa <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004bf0:	187b      	adds	r3, r7, r1
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	2228      	movs	r2, #40	@ 0x28
 8004bf6:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004bf8:	d047      	beq.n	8004c8a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	0018      	movs	r0, r3
 8004bfe:	f000 ff77 	bl	8005af0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	689b      	ldr	r3, [r3, #8]
 8004c08:	2240      	movs	r2, #64	@ 0x40
 8004c0a:	4013      	ands	r3, r2
 8004c0c:	2b40      	cmp	r3, #64	@ 0x40
 8004c0e:	d137      	bne.n	8004c80 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c10:	f3ef 8310 	mrs	r3, PRIMASK
 8004c14:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8004c16:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c18:	2090      	movs	r0, #144	@ 0x90
 8004c1a:	183a      	adds	r2, r7, r0
 8004c1c:	6013      	str	r3, [r2, #0]
 8004c1e:	2301      	movs	r3, #1
 8004c20:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c22:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004c24:	f383 8810 	msr	PRIMASK, r3
}
 8004c28:	46c0      	nop			@ (mov r8, r8)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	689a      	ldr	r2, [r3, #8]
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	2140      	movs	r1, #64	@ 0x40
 8004c36:	438a      	bics	r2, r1
 8004c38:	609a      	str	r2, [r3, #8]
 8004c3a:	183b      	adds	r3, r7, r0
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c40:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004c42:	f383 8810 	msr	PRIMASK, r3
}
 8004c46:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d012      	beq.n	8004c76 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c54:	4a14      	ldr	r2, [pc, #80]	@ (8004ca8 <HAL_UART_IRQHandler+0x2a0>)
 8004c56:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c5c:	0018      	movs	r0, r3
 8004c5e:	f7fc ff7d 	bl	8001b5c <HAL_DMA_Abort_IT>
 8004c62:	1e03      	subs	r3, r0, #0
 8004c64:	d01a      	beq.n	8004c9c <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c6a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c70:	0018      	movs	r0, r3
 8004c72:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c74:	e012      	b.n	8004c9c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	0018      	movs	r0, r3
 8004c7a:	f000 f9e5 	bl	8005048 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c7e:	e00d      	b.n	8004c9c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	0018      	movs	r0, r3
 8004c84:	f000 f9e0 	bl	8005048 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c88:	e008      	b.n	8004c9c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	0018      	movs	r0, r3
 8004c8e:	f000 f9db 	bl	8005048 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2284      	movs	r2, #132	@ 0x84
 8004c96:	2100      	movs	r1, #0
 8004c98:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8004c9a:	e1a7      	b.n	8004fec <HAL_UART_IRQHandler+0x5e4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c9c:	46c0      	nop			@ (mov r8, r8)
    return;
 8004c9e:	e1a5      	b.n	8004fec <HAL_UART_IRQHandler+0x5e4>
 8004ca0:	0000080f 	.word	0x0000080f
 8004ca4:	04000120 	.word	0x04000120
 8004ca8:	08005edb 	.word	0x08005edb

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004cb0:	2b01      	cmp	r3, #1
 8004cb2:	d000      	beq.n	8004cb6 <HAL_UART_IRQHandler+0x2ae>
 8004cb4:	e159      	b.n	8004f6a <HAL_UART_IRQHandler+0x562>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004cb6:	23a4      	movs	r3, #164	@ 0xa4
 8004cb8:	18fb      	adds	r3, r7, r3
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	2210      	movs	r2, #16
 8004cbe:	4013      	ands	r3, r2
 8004cc0:	d100      	bne.n	8004cc4 <HAL_UART_IRQHandler+0x2bc>
 8004cc2:	e152      	b.n	8004f6a <HAL_UART_IRQHandler+0x562>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004cc4:	23a0      	movs	r3, #160	@ 0xa0
 8004cc6:	18fb      	adds	r3, r7, r3
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	2210      	movs	r2, #16
 8004ccc:	4013      	ands	r3, r2
 8004cce:	d100      	bne.n	8004cd2 <HAL_UART_IRQHandler+0x2ca>
 8004cd0:	e14b      	b.n	8004f6a <HAL_UART_IRQHandler+0x562>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	2210      	movs	r2, #16
 8004cd8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	689b      	ldr	r3, [r3, #8]
 8004ce0:	2240      	movs	r2, #64	@ 0x40
 8004ce2:	4013      	ands	r3, r2
 8004ce4:	2b40      	cmp	r3, #64	@ 0x40
 8004ce6:	d000      	beq.n	8004cea <HAL_UART_IRQHandler+0x2e2>
 8004ce8:	e0bf      	b.n	8004e6a <HAL_UART_IRQHandler+0x462>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	685a      	ldr	r2, [r3, #4]
 8004cf2:	217e      	movs	r1, #126	@ 0x7e
 8004cf4:	187b      	adds	r3, r7, r1
 8004cf6:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8004cf8:	187b      	adds	r3, r7, r1
 8004cfa:	881b      	ldrh	r3, [r3, #0]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d100      	bne.n	8004d02 <HAL_UART_IRQHandler+0x2fa>
 8004d00:	e095      	b.n	8004e2e <HAL_UART_IRQHandler+0x426>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2258      	movs	r2, #88	@ 0x58
 8004d06:	5a9b      	ldrh	r3, [r3, r2]
 8004d08:	187a      	adds	r2, r7, r1
 8004d0a:	8812      	ldrh	r2, [r2, #0]
 8004d0c:	429a      	cmp	r2, r3
 8004d0e:	d300      	bcc.n	8004d12 <HAL_UART_IRQHandler+0x30a>
 8004d10:	e08d      	b.n	8004e2e <HAL_UART_IRQHandler+0x426>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	187a      	adds	r2, r7, r1
 8004d16:	215a      	movs	r1, #90	@ 0x5a
 8004d18:	8812      	ldrh	r2, [r2, #0]
 8004d1a:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	2220      	movs	r2, #32
 8004d26:	4013      	ands	r3, r2
 8004d28:	d16f      	bne.n	8004e0a <HAL_UART_IRQHandler+0x402>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d2a:	f3ef 8310 	mrs	r3, PRIMASK
 8004d2e:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8004d30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004d32:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004d34:	2301      	movs	r3, #1
 8004d36:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d3a:	f383 8810 	msr	PRIMASK, r3
}
 8004d3e:	46c0      	nop			@ (mov r8, r8)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	681a      	ldr	r2, [r3, #0]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	49ad      	ldr	r1, [pc, #692]	@ (8005000 <HAL_UART_IRQHandler+0x5f8>)
 8004d4c:	400a      	ands	r2, r1
 8004d4e:	601a      	str	r2, [r3, #0]
 8004d50:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004d52:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d56:	f383 8810 	msr	PRIMASK, r3
}
 8004d5a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d5c:	f3ef 8310 	mrs	r3, PRIMASK
 8004d60:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8004d62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d64:	677b      	str	r3, [r7, #116]	@ 0x74
 8004d66:	2301      	movs	r3, #1
 8004d68:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d6a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004d6c:	f383 8810 	msr	PRIMASK, r3
}
 8004d70:	46c0      	nop			@ (mov r8, r8)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	689a      	ldr	r2, [r3, #8]
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	2101      	movs	r1, #1
 8004d7e:	438a      	bics	r2, r1
 8004d80:	609a      	str	r2, [r3, #8]
 8004d82:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004d84:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d86:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d88:	f383 8810 	msr	PRIMASK, r3
}
 8004d8c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d8e:	f3ef 8310 	mrs	r3, PRIMASK
 8004d92:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8004d94:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004d96:	673b      	str	r3, [r7, #112]	@ 0x70
 8004d98:	2301      	movs	r3, #1
 8004d9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004d9e:	f383 8810 	msr	PRIMASK, r3
}
 8004da2:	46c0      	nop			@ (mov r8, r8)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	689a      	ldr	r2, [r3, #8]
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	2140      	movs	r1, #64	@ 0x40
 8004db0:	438a      	bics	r2, r1
 8004db2:	609a      	str	r2, [r3, #8]
 8004db4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004db6:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004db8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004dba:	f383 8810 	msr	PRIMASK, r3
}
 8004dbe:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2280      	movs	r2, #128	@ 0x80
 8004dc4:	2120      	movs	r1, #32
 8004dc6:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2200      	movs	r2, #0
 8004dcc:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004dce:	f3ef 8310 	mrs	r3, PRIMASK
 8004dd2:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8004dd4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004dd6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004dd8:	2301      	movs	r3, #1
 8004dda:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ddc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004dde:	f383 8810 	msr	PRIMASK, r3
}
 8004de2:	46c0      	nop			@ (mov r8, r8)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	681a      	ldr	r2, [r3, #0]
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	2110      	movs	r1, #16
 8004df0:	438a      	bics	r2, r1
 8004df2:	601a      	str	r2, [r3, #0]
 8004df4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004df6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004df8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004dfa:	f383 8810 	msr	PRIMASK, r3
}
 8004dfe:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e04:	0018      	movs	r0, r3
 8004e06:	f7fc fe69 	bl	8001adc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2202      	movs	r2, #2
 8004e0e:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2258      	movs	r2, #88	@ 0x58
 8004e14:	5a9a      	ldrh	r2, [r3, r2]
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	215a      	movs	r1, #90	@ 0x5a
 8004e1a:	5a5b      	ldrh	r3, [r3, r1]
 8004e1c:	b29b      	uxth	r3, r3
 8004e1e:	1ad3      	subs	r3, r2, r3
 8004e20:	b29a      	uxth	r2, r3
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	0011      	movs	r1, r2
 8004e26:	0018      	movs	r0, r3
 8004e28:	f7fb fc5c 	bl	80006e4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004e2c:	e0e0      	b.n	8004ff0 <HAL_UART_IRQHandler+0x5e8>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	2258      	movs	r2, #88	@ 0x58
 8004e32:	5a9b      	ldrh	r3, [r3, r2]
 8004e34:	227e      	movs	r2, #126	@ 0x7e
 8004e36:	18ba      	adds	r2, r7, r2
 8004e38:	8812      	ldrh	r2, [r2, #0]
 8004e3a:	429a      	cmp	r2, r3
 8004e3c:	d000      	beq.n	8004e40 <HAL_UART_IRQHandler+0x438>
 8004e3e:	e0d7      	b.n	8004ff0 <HAL_UART_IRQHandler+0x5e8>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	2220      	movs	r2, #32
 8004e4a:	4013      	ands	r3, r2
 8004e4c:	2b20      	cmp	r3, #32
 8004e4e:	d000      	beq.n	8004e52 <HAL_UART_IRQHandler+0x44a>
 8004e50:	e0ce      	b.n	8004ff0 <HAL_UART_IRQHandler+0x5e8>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2202      	movs	r2, #2
 8004e56:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2258      	movs	r2, #88	@ 0x58
 8004e5c:	5a9a      	ldrh	r2, [r3, r2]
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	0011      	movs	r1, r2
 8004e62:	0018      	movs	r0, r3
 8004e64:	f7fb fc3e 	bl	80006e4 <HAL_UARTEx_RxEventCallback>
      return;
 8004e68:	e0c2      	b.n	8004ff0 <HAL_UART_IRQHandler+0x5e8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	2258      	movs	r2, #88	@ 0x58
 8004e6e:	5a99      	ldrh	r1, [r3, r2]
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	225a      	movs	r2, #90	@ 0x5a
 8004e74:	5a9b      	ldrh	r3, [r3, r2]
 8004e76:	b29a      	uxth	r2, r3
 8004e78:	208e      	movs	r0, #142	@ 0x8e
 8004e7a:	183b      	adds	r3, r7, r0
 8004e7c:	1a8a      	subs	r2, r1, r2
 8004e7e:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	225a      	movs	r2, #90	@ 0x5a
 8004e84:	5a9b      	ldrh	r3, [r3, r2]
 8004e86:	b29b      	uxth	r3, r3
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d100      	bne.n	8004e8e <HAL_UART_IRQHandler+0x486>
 8004e8c:	e0b2      	b.n	8004ff4 <HAL_UART_IRQHandler+0x5ec>
          && (nb_rx_data > 0U))
 8004e8e:	183b      	adds	r3, r7, r0
 8004e90:	881b      	ldrh	r3, [r3, #0]
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d100      	bne.n	8004e98 <HAL_UART_IRQHandler+0x490>
 8004e96:	e0ad      	b.n	8004ff4 <HAL_UART_IRQHandler+0x5ec>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e98:	f3ef 8310 	mrs	r3, PRIMASK
 8004e9c:	60fb      	str	r3, [r7, #12]
  return(result);
 8004e9e:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ea0:	2488      	movs	r4, #136	@ 0x88
 8004ea2:	193a      	adds	r2, r7, r4
 8004ea4:	6013      	str	r3, [r2, #0]
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004eaa:	693b      	ldr	r3, [r7, #16]
 8004eac:	f383 8810 	msr	PRIMASK, r3
}
 8004eb0:	46c0      	nop			@ (mov r8, r8)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	681a      	ldr	r2, [r3, #0]
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4951      	ldr	r1, [pc, #324]	@ (8005004 <HAL_UART_IRQHandler+0x5fc>)
 8004ebe:	400a      	ands	r2, r1
 8004ec0:	601a      	str	r2, [r3, #0]
 8004ec2:	193b      	adds	r3, r7, r4
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ec8:	697b      	ldr	r3, [r7, #20]
 8004eca:	f383 8810 	msr	PRIMASK, r3
}
 8004ece:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ed0:	f3ef 8310 	mrs	r3, PRIMASK
 8004ed4:	61bb      	str	r3, [r7, #24]
  return(result);
 8004ed6:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ed8:	2484      	movs	r4, #132	@ 0x84
 8004eda:	193a      	adds	r2, r7, r4
 8004edc:	6013      	str	r3, [r2, #0]
 8004ede:	2301      	movs	r3, #1
 8004ee0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ee2:	69fb      	ldr	r3, [r7, #28]
 8004ee4:	f383 8810 	msr	PRIMASK, r3
}
 8004ee8:	46c0      	nop			@ (mov r8, r8)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	689a      	ldr	r2, [r3, #8]
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	2101      	movs	r1, #1
 8004ef6:	438a      	bics	r2, r1
 8004ef8:	609a      	str	r2, [r3, #8]
 8004efa:	193b      	adds	r3, r7, r4
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f00:	6a3b      	ldr	r3, [r7, #32]
 8004f02:	f383 8810 	msr	PRIMASK, r3
}
 8004f06:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2280      	movs	r2, #128	@ 0x80
 8004f0c:	2120      	movs	r1, #32
 8004f0e:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2200      	movs	r2, #0
 8004f14:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f1c:	f3ef 8310 	mrs	r3, PRIMASK
 8004f20:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8004f22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f24:	2480      	movs	r4, #128	@ 0x80
 8004f26:	193a      	adds	r2, r7, r4
 8004f28:	6013      	str	r3, [r2, #0]
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f30:	f383 8810 	msr	PRIMASK, r3
}
 8004f34:	46c0      	nop			@ (mov r8, r8)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	681a      	ldr	r2, [r3, #0]
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	2110      	movs	r1, #16
 8004f42:	438a      	bics	r2, r1
 8004f44:	601a      	str	r2, [r3, #0]
 8004f46:	193b      	adds	r3, r7, r4
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f4e:	f383 8810 	msr	PRIMASK, r3
}
 8004f52:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2202      	movs	r2, #2
 8004f58:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004f5a:	183b      	adds	r3, r7, r0
 8004f5c:	881a      	ldrh	r2, [r3, #0]
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	0011      	movs	r1, r2
 8004f62:	0018      	movs	r0, r3
 8004f64:	f7fb fbbe 	bl	80006e4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004f68:	e044      	b.n	8004ff4 <HAL_UART_IRQHandler+0x5ec>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004f6a:	23a4      	movs	r3, #164	@ 0xa4
 8004f6c:	18fb      	adds	r3, r7, r3
 8004f6e:	681a      	ldr	r2, [r3, #0]
 8004f70:	2380      	movs	r3, #128	@ 0x80
 8004f72:	035b      	lsls	r3, r3, #13
 8004f74:	4013      	ands	r3, r2
 8004f76:	d010      	beq.n	8004f9a <HAL_UART_IRQHandler+0x592>
 8004f78:	239c      	movs	r3, #156	@ 0x9c
 8004f7a:	18fb      	adds	r3, r7, r3
 8004f7c:	681a      	ldr	r2, [r3, #0]
 8004f7e:	2380      	movs	r3, #128	@ 0x80
 8004f80:	03db      	lsls	r3, r3, #15
 8004f82:	4013      	ands	r3, r2
 8004f84:	d009      	beq.n	8004f9a <HAL_UART_IRQHandler+0x592>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	2280      	movs	r2, #128	@ 0x80
 8004f8c:	0352      	lsls	r2, r2, #13
 8004f8e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	0018      	movs	r0, r3
 8004f94:	f000 ffdf 	bl	8005f56 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004f98:	e02f      	b.n	8004ffa <HAL_UART_IRQHandler+0x5f2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004f9a:	23a4      	movs	r3, #164	@ 0xa4
 8004f9c:	18fb      	adds	r3, r7, r3
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	2280      	movs	r2, #128	@ 0x80
 8004fa2:	4013      	ands	r3, r2
 8004fa4:	d00f      	beq.n	8004fc6 <HAL_UART_IRQHandler+0x5be>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004fa6:	23a0      	movs	r3, #160	@ 0xa0
 8004fa8:	18fb      	adds	r3, r7, r3
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	2280      	movs	r2, #128	@ 0x80
 8004fae:	4013      	ands	r3, r2
 8004fb0:	d009      	beq.n	8004fc6 <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d01e      	beq.n	8004ff8 <HAL_UART_IRQHandler+0x5f0>
    {
      huart->TxISR(huart);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004fbe:	687a      	ldr	r2, [r7, #4]
 8004fc0:	0010      	movs	r0, r2
 8004fc2:	4798      	blx	r3
    }
    return;
 8004fc4:	e018      	b.n	8004ff8 <HAL_UART_IRQHandler+0x5f0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004fc6:	23a4      	movs	r3, #164	@ 0xa4
 8004fc8:	18fb      	adds	r3, r7, r3
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	2240      	movs	r2, #64	@ 0x40
 8004fce:	4013      	ands	r3, r2
 8004fd0:	d013      	beq.n	8004ffa <HAL_UART_IRQHandler+0x5f2>
 8004fd2:	23a0      	movs	r3, #160	@ 0xa0
 8004fd4:	18fb      	adds	r3, r7, r3
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	2240      	movs	r2, #64	@ 0x40
 8004fda:	4013      	ands	r3, r2
 8004fdc:	d00d      	beq.n	8004ffa <HAL_UART_IRQHandler+0x5f2>
  {
    UART_EndTransmit_IT(huart);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	0018      	movs	r0, r3
 8004fe2:	f000 ff8d 	bl	8005f00 <UART_EndTransmit_IT>
    return;
 8004fe6:	e008      	b.n	8004ffa <HAL_UART_IRQHandler+0x5f2>
      return;
 8004fe8:	46c0      	nop			@ (mov r8, r8)
 8004fea:	e006      	b.n	8004ffa <HAL_UART_IRQHandler+0x5f2>
    return;
 8004fec:	46c0      	nop			@ (mov r8, r8)
 8004fee:	e004      	b.n	8004ffa <HAL_UART_IRQHandler+0x5f2>
      return;
 8004ff0:	46c0      	nop			@ (mov r8, r8)
 8004ff2:	e002      	b.n	8004ffa <HAL_UART_IRQHandler+0x5f2>
      return;
 8004ff4:	46c0      	nop			@ (mov r8, r8)
 8004ff6:	e000      	b.n	8004ffa <HAL_UART_IRQHandler+0x5f2>
    return;
 8004ff8:	46c0      	nop			@ (mov r8, r8)
  }

}
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	b02b      	add	sp, #172	@ 0xac
 8004ffe:	bd90      	pop	{r4, r7, pc}
 8005000:	fffffeff 	.word	0xfffffeff
 8005004:	fffffedf 	.word	0xfffffedf

08005008 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b082      	sub	sp, #8
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005010:	46c0      	nop			@ (mov r8, r8)
 8005012:	46bd      	mov	sp, r7
 8005014:	b002      	add	sp, #8
 8005016:	bd80      	pop	{r7, pc}

08005018 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005018:	b580      	push	{r7, lr}
 800501a:	b082      	sub	sp, #8
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8005020:	46c0      	nop			@ (mov r8, r8)
 8005022:	46bd      	mov	sp, r7
 8005024:	b002      	add	sp, #8
 8005026:	bd80      	pop	{r7, pc}

08005028 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005028:	b580      	push	{r7, lr}
 800502a:	b082      	sub	sp, #8
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8005030:	46c0      	nop			@ (mov r8, r8)
 8005032:	46bd      	mov	sp, r7
 8005034:	b002      	add	sp, #8
 8005036:	bd80      	pop	{r7, pc}

08005038 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005038:	b580      	push	{r7, lr}
 800503a:	b082      	sub	sp, #8
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8005040:	46c0      	nop			@ (mov r8, r8)
 8005042:	46bd      	mov	sp, r7
 8005044:	b002      	add	sp, #8
 8005046:	bd80      	pop	{r7, pc}

08005048 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b082      	sub	sp, #8
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005050:	46c0      	nop			@ (mov r8, r8)
 8005052:	46bd      	mov	sp, r7
 8005054:	b002      	add	sp, #8
 8005056:	bd80      	pop	{r7, pc}

08005058 <HAL_UART_GetState>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(const UART_HandleTypeDef *huart)
{
 8005058:	b580      	push	{r7, lr}
 800505a:	b084      	sub	sp, #16
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
  uint32_t temp1;
  uint32_t temp2;
  temp1 = huart->gState;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005064:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	2280      	movs	r2, #128	@ 0x80
 800506a:	589b      	ldr	r3, [r3, r2]
 800506c:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 800506e:	68fa      	ldr	r2, [r7, #12]
 8005070:	68bb      	ldr	r3, [r7, #8]
 8005072:	4313      	orrs	r3, r2
}
 8005074:	0018      	movs	r0, r3
 8005076:	46bd      	mov	sp, r7
 8005078:	b004      	add	sp, #16
 800507a:	bd80      	pop	{r7, pc}

0800507c <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
 800507c:	b580      	push	{r7, lr}
 800507e:	b082      	sub	sp, #8
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2284      	movs	r2, #132	@ 0x84
 8005088:	589b      	ldr	r3, [r3, r2]
}
 800508a:	0018      	movs	r0, r3
 800508c:	46bd      	mov	sp, r7
 800508e:	b002      	add	sp, #8
 8005090:	bd80      	pop	{r7, pc}
	...

08005094 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005094:	b5b0      	push	{r4, r5, r7, lr}
 8005096:	b08e      	sub	sp, #56	@ 0x38
 8005098:	af00      	add	r7, sp, #0
 800509a:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800509c:	231a      	movs	r3, #26
 800509e:	2218      	movs	r2, #24
 80050a0:	189b      	adds	r3, r3, r2
 80050a2:	19db      	adds	r3, r3, r7
 80050a4:	2200      	movs	r2, #0
 80050a6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80050a8:	69fb      	ldr	r3, [r7, #28]
 80050aa:	689a      	ldr	r2, [r3, #8]
 80050ac:	69fb      	ldr	r3, [r7, #28]
 80050ae:	691b      	ldr	r3, [r3, #16]
 80050b0:	431a      	orrs	r2, r3
 80050b2:	69fb      	ldr	r3, [r7, #28]
 80050b4:	695b      	ldr	r3, [r3, #20]
 80050b6:	431a      	orrs	r2, r3
 80050b8:	69fb      	ldr	r3, [r7, #28]
 80050ba:	69db      	ldr	r3, [r3, #28]
 80050bc:	4313      	orrs	r3, r2
 80050be:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80050c0:	69fb      	ldr	r3, [r7, #28]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	4ac3      	ldr	r2, [pc, #780]	@ (80053d4 <UART_SetConfig+0x340>)
 80050c8:	4013      	ands	r3, r2
 80050ca:	0019      	movs	r1, r3
 80050cc:	69fb      	ldr	r3, [r7, #28]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80050d2:	430a      	orrs	r2, r1
 80050d4:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80050d6:	69fb      	ldr	r3, [r7, #28]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	685b      	ldr	r3, [r3, #4]
 80050dc:	4abe      	ldr	r2, [pc, #760]	@ (80053d8 <UART_SetConfig+0x344>)
 80050de:	4013      	ands	r3, r2
 80050e0:	0019      	movs	r1, r3
 80050e2:	69fb      	ldr	r3, [r7, #28]
 80050e4:	68da      	ldr	r2, [r3, #12]
 80050e6:	69fb      	ldr	r3, [r7, #28]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	430a      	orrs	r2, r1
 80050ec:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80050ee:	69fb      	ldr	r3, [r7, #28]
 80050f0:	699b      	ldr	r3, [r3, #24]
 80050f2:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80050f4:	69fb      	ldr	r3, [r7, #28]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	4ab8      	ldr	r2, [pc, #736]	@ (80053dc <UART_SetConfig+0x348>)
 80050fa:	4293      	cmp	r3, r2
 80050fc:	d004      	beq.n	8005108 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80050fe:	69fb      	ldr	r3, [r7, #28]
 8005100:	6a1b      	ldr	r3, [r3, #32]
 8005102:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005104:	4313      	orrs	r3, r2
 8005106:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005108:	69fb      	ldr	r3, [r7, #28]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	689b      	ldr	r3, [r3, #8]
 800510e:	4ab4      	ldr	r2, [pc, #720]	@ (80053e0 <UART_SetConfig+0x34c>)
 8005110:	4013      	ands	r3, r2
 8005112:	0019      	movs	r1, r3
 8005114:	69fb      	ldr	r3, [r7, #28]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800511a:	430a      	orrs	r2, r1
 800511c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800511e:	69fb      	ldr	r3, [r7, #28]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	4ab0      	ldr	r2, [pc, #704]	@ (80053e4 <UART_SetConfig+0x350>)
 8005124:	4293      	cmp	r3, r2
 8005126:	d131      	bne.n	800518c <UART_SetConfig+0xf8>
 8005128:	4baf      	ldr	r3, [pc, #700]	@ (80053e8 <UART_SetConfig+0x354>)
 800512a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800512c:	2203      	movs	r2, #3
 800512e:	4013      	ands	r3, r2
 8005130:	2b03      	cmp	r3, #3
 8005132:	d01d      	beq.n	8005170 <UART_SetConfig+0xdc>
 8005134:	d823      	bhi.n	800517e <UART_SetConfig+0xea>
 8005136:	2b02      	cmp	r3, #2
 8005138:	d00c      	beq.n	8005154 <UART_SetConfig+0xc0>
 800513a:	d820      	bhi.n	800517e <UART_SetConfig+0xea>
 800513c:	2b00      	cmp	r3, #0
 800513e:	d002      	beq.n	8005146 <UART_SetConfig+0xb2>
 8005140:	2b01      	cmp	r3, #1
 8005142:	d00e      	beq.n	8005162 <UART_SetConfig+0xce>
 8005144:	e01b      	b.n	800517e <UART_SetConfig+0xea>
 8005146:	231b      	movs	r3, #27
 8005148:	2218      	movs	r2, #24
 800514a:	189b      	adds	r3, r3, r2
 800514c:	19db      	adds	r3, r3, r7
 800514e:	2201      	movs	r2, #1
 8005150:	701a      	strb	r2, [r3, #0]
 8005152:	e0b4      	b.n	80052be <UART_SetConfig+0x22a>
 8005154:	231b      	movs	r3, #27
 8005156:	2218      	movs	r2, #24
 8005158:	189b      	adds	r3, r3, r2
 800515a:	19db      	adds	r3, r3, r7
 800515c:	2202      	movs	r2, #2
 800515e:	701a      	strb	r2, [r3, #0]
 8005160:	e0ad      	b.n	80052be <UART_SetConfig+0x22a>
 8005162:	231b      	movs	r3, #27
 8005164:	2218      	movs	r2, #24
 8005166:	189b      	adds	r3, r3, r2
 8005168:	19db      	adds	r3, r3, r7
 800516a:	2204      	movs	r2, #4
 800516c:	701a      	strb	r2, [r3, #0]
 800516e:	e0a6      	b.n	80052be <UART_SetConfig+0x22a>
 8005170:	231b      	movs	r3, #27
 8005172:	2218      	movs	r2, #24
 8005174:	189b      	adds	r3, r3, r2
 8005176:	19db      	adds	r3, r3, r7
 8005178:	2208      	movs	r2, #8
 800517a:	701a      	strb	r2, [r3, #0]
 800517c:	e09f      	b.n	80052be <UART_SetConfig+0x22a>
 800517e:	231b      	movs	r3, #27
 8005180:	2218      	movs	r2, #24
 8005182:	189b      	adds	r3, r3, r2
 8005184:	19db      	adds	r3, r3, r7
 8005186:	2210      	movs	r2, #16
 8005188:	701a      	strb	r2, [r3, #0]
 800518a:	e098      	b.n	80052be <UART_SetConfig+0x22a>
 800518c:	69fb      	ldr	r3, [r7, #28]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	4a96      	ldr	r2, [pc, #600]	@ (80053ec <UART_SetConfig+0x358>)
 8005192:	4293      	cmp	r3, r2
 8005194:	d131      	bne.n	80051fa <UART_SetConfig+0x166>
 8005196:	4b94      	ldr	r3, [pc, #592]	@ (80053e8 <UART_SetConfig+0x354>)
 8005198:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800519a:	220c      	movs	r2, #12
 800519c:	4013      	ands	r3, r2
 800519e:	2b0c      	cmp	r3, #12
 80051a0:	d01d      	beq.n	80051de <UART_SetConfig+0x14a>
 80051a2:	d823      	bhi.n	80051ec <UART_SetConfig+0x158>
 80051a4:	2b08      	cmp	r3, #8
 80051a6:	d00c      	beq.n	80051c2 <UART_SetConfig+0x12e>
 80051a8:	d820      	bhi.n	80051ec <UART_SetConfig+0x158>
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d002      	beq.n	80051b4 <UART_SetConfig+0x120>
 80051ae:	2b04      	cmp	r3, #4
 80051b0:	d00e      	beq.n	80051d0 <UART_SetConfig+0x13c>
 80051b2:	e01b      	b.n	80051ec <UART_SetConfig+0x158>
 80051b4:	231b      	movs	r3, #27
 80051b6:	2218      	movs	r2, #24
 80051b8:	189b      	adds	r3, r3, r2
 80051ba:	19db      	adds	r3, r3, r7
 80051bc:	2200      	movs	r2, #0
 80051be:	701a      	strb	r2, [r3, #0]
 80051c0:	e07d      	b.n	80052be <UART_SetConfig+0x22a>
 80051c2:	231b      	movs	r3, #27
 80051c4:	2218      	movs	r2, #24
 80051c6:	189b      	adds	r3, r3, r2
 80051c8:	19db      	adds	r3, r3, r7
 80051ca:	2202      	movs	r2, #2
 80051cc:	701a      	strb	r2, [r3, #0]
 80051ce:	e076      	b.n	80052be <UART_SetConfig+0x22a>
 80051d0:	231b      	movs	r3, #27
 80051d2:	2218      	movs	r2, #24
 80051d4:	189b      	adds	r3, r3, r2
 80051d6:	19db      	adds	r3, r3, r7
 80051d8:	2204      	movs	r2, #4
 80051da:	701a      	strb	r2, [r3, #0]
 80051dc:	e06f      	b.n	80052be <UART_SetConfig+0x22a>
 80051de:	231b      	movs	r3, #27
 80051e0:	2218      	movs	r2, #24
 80051e2:	189b      	adds	r3, r3, r2
 80051e4:	19db      	adds	r3, r3, r7
 80051e6:	2208      	movs	r2, #8
 80051e8:	701a      	strb	r2, [r3, #0]
 80051ea:	e068      	b.n	80052be <UART_SetConfig+0x22a>
 80051ec:	231b      	movs	r3, #27
 80051ee:	2218      	movs	r2, #24
 80051f0:	189b      	adds	r3, r3, r2
 80051f2:	19db      	adds	r3, r3, r7
 80051f4:	2210      	movs	r2, #16
 80051f6:	701a      	strb	r2, [r3, #0]
 80051f8:	e061      	b.n	80052be <UART_SetConfig+0x22a>
 80051fa:	69fb      	ldr	r3, [r7, #28]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	4a7c      	ldr	r2, [pc, #496]	@ (80053f0 <UART_SetConfig+0x35c>)
 8005200:	4293      	cmp	r3, r2
 8005202:	d106      	bne.n	8005212 <UART_SetConfig+0x17e>
 8005204:	231b      	movs	r3, #27
 8005206:	2218      	movs	r2, #24
 8005208:	189b      	adds	r3, r3, r2
 800520a:	19db      	adds	r3, r3, r7
 800520c:	2200      	movs	r2, #0
 800520e:	701a      	strb	r2, [r3, #0]
 8005210:	e055      	b.n	80052be <UART_SetConfig+0x22a>
 8005212:	69fb      	ldr	r3, [r7, #28]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	4a77      	ldr	r2, [pc, #476]	@ (80053f4 <UART_SetConfig+0x360>)
 8005218:	4293      	cmp	r3, r2
 800521a:	d106      	bne.n	800522a <UART_SetConfig+0x196>
 800521c:	231b      	movs	r3, #27
 800521e:	2218      	movs	r2, #24
 8005220:	189b      	adds	r3, r3, r2
 8005222:	19db      	adds	r3, r3, r7
 8005224:	2200      	movs	r2, #0
 8005226:	701a      	strb	r2, [r3, #0]
 8005228:	e049      	b.n	80052be <UART_SetConfig+0x22a>
 800522a:	69fb      	ldr	r3, [r7, #28]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	4a6b      	ldr	r2, [pc, #428]	@ (80053dc <UART_SetConfig+0x348>)
 8005230:	4293      	cmp	r3, r2
 8005232:	d13e      	bne.n	80052b2 <UART_SetConfig+0x21e>
 8005234:	4b6c      	ldr	r3, [pc, #432]	@ (80053e8 <UART_SetConfig+0x354>)
 8005236:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005238:	23c0      	movs	r3, #192	@ 0xc0
 800523a:	011b      	lsls	r3, r3, #4
 800523c:	4013      	ands	r3, r2
 800523e:	22c0      	movs	r2, #192	@ 0xc0
 8005240:	0112      	lsls	r2, r2, #4
 8005242:	4293      	cmp	r3, r2
 8005244:	d027      	beq.n	8005296 <UART_SetConfig+0x202>
 8005246:	22c0      	movs	r2, #192	@ 0xc0
 8005248:	0112      	lsls	r2, r2, #4
 800524a:	4293      	cmp	r3, r2
 800524c:	d82a      	bhi.n	80052a4 <UART_SetConfig+0x210>
 800524e:	2280      	movs	r2, #128	@ 0x80
 8005250:	0112      	lsls	r2, r2, #4
 8005252:	4293      	cmp	r3, r2
 8005254:	d011      	beq.n	800527a <UART_SetConfig+0x1e6>
 8005256:	2280      	movs	r2, #128	@ 0x80
 8005258:	0112      	lsls	r2, r2, #4
 800525a:	4293      	cmp	r3, r2
 800525c:	d822      	bhi.n	80052a4 <UART_SetConfig+0x210>
 800525e:	2b00      	cmp	r3, #0
 8005260:	d004      	beq.n	800526c <UART_SetConfig+0x1d8>
 8005262:	2280      	movs	r2, #128	@ 0x80
 8005264:	00d2      	lsls	r2, r2, #3
 8005266:	4293      	cmp	r3, r2
 8005268:	d00e      	beq.n	8005288 <UART_SetConfig+0x1f4>
 800526a:	e01b      	b.n	80052a4 <UART_SetConfig+0x210>
 800526c:	231b      	movs	r3, #27
 800526e:	2218      	movs	r2, #24
 8005270:	189b      	adds	r3, r3, r2
 8005272:	19db      	adds	r3, r3, r7
 8005274:	2200      	movs	r2, #0
 8005276:	701a      	strb	r2, [r3, #0]
 8005278:	e021      	b.n	80052be <UART_SetConfig+0x22a>
 800527a:	231b      	movs	r3, #27
 800527c:	2218      	movs	r2, #24
 800527e:	189b      	adds	r3, r3, r2
 8005280:	19db      	adds	r3, r3, r7
 8005282:	2202      	movs	r2, #2
 8005284:	701a      	strb	r2, [r3, #0]
 8005286:	e01a      	b.n	80052be <UART_SetConfig+0x22a>
 8005288:	231b      	movs	r3, #27
 800528a:	2218      	movs	r2, #24
 800528c:	189b      	adds	r3, r3, r2
 800528e:	19db      	adds	r3, r3, r7
 8005290:	2204      	movs	r2, #4
 8005292:	701a      	strb	r2, [r3, #0]
 8005294:	e013      	b.n	80052be <UART_SetConfig+0x22a>
 8005296:	231b      	movs	r3, #27
 8005298:	2218      	movs	r2, #24
 800529a:	189b      	adds	r3, r3, r2
 800529c:	19db      	adds	r3, r3, r7
 800529e:	2208      	movs	r2, #8
 80052a0:	701a      	strb	r2, [r3, #0]
 80052a2:	e00c      	b.n	80052be <UART_SetConfig+0x22a>
 80052a4:	231b      	movs	r3, #27
 80052a6:	2218      	movs	r2, #24
 80052a8:	189b      	adds	r3, r3, r2
 80052aa:	19db      	adds	r3, r3, r7
 80052ac:	2210      	movs	r2, #16
 80052ae:	701a      	strb	r2, [r3, #0]
 80052b0:	e005      	b.n	80052be <UART_SetConfig+0x22a>
 80052b2:	231b      	movs	r3, #27
 80052b4:	2218      	movs	r2, #24
 80052b6:	189b      	adds	r3, r3, r2
 80052b8:	19db      	adds	r3, r3, r7
 80052ba:	2210      	movs	r2, #16
 80052bc:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80052be:	69fb      	ldr	r3, [r7, #28]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	4a46      	ldr	r2, [pc, #280]	@ (80053dc <UART_SetConfig+0x348>)
 80052c4:	4293      	cmp	r3, r2
 80052c6:	d000      	beq.n	80052ca <UART_SetConfig+0x236>
 80052c8:	e09a      	b.n	8005400 <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80052ca:	231b      	movs	r3, #27
 80052cc:	2218      	movs	r2, #24
 80052ce:	189b      	adds	r3, r3, r2
 80052d0:	19db      	adds	r3, r3, r7
 80052d2:	781b      	ldrb	r3, [r3, #0]
 80052d4:	2b08      	cmp	r3, #8
 80052d6:	d01d      	beq.n	8005314 <UART_SetConfig+0x280>
 80052d8:	dc20      	bgt.n	800531c <UART_SetConfig+0x288>
 80052da:	2b04      	cmp	r3, #4
 80052dc:	d015      	beq.n	800530a <UART_SetConfig+0x276>
 80052de:	dc1d      	bgt.n	800531c <UART_SetConfig+0x288>
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d002      	beq.n	80052ea <UART_SetConfig+0x256>
 80052e4:	2b02      	cmp	r3, #2
 80052e6:	d005      	beq.n	80052f4 <UART_SetConfig+0x260>
 80052e8:	e018      	b.n	800531c <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80052ea:	f7fe fbed 	bl	8003ac8 <HAL_RCC_GetPCLK1Freq>
 80052ee:	0003      	movs	r3, r0
 80052f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80052f2:	e01c      	b.n	800532e <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80052f4:	4b3c      	ldr	r3, [pc, #240]	@ (80053e8 <UART_SetConfig+0x354>)
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	2210      	movs	r2, #16
 80052fa:	4013      	ands	r3, r2
 80052fc:	d002      	beq.n	8005304 <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80052fe:	4b3e      	ldr	r3, [pc, #248]	@ (80053f8 <UART_SetConfig+0x364>)
 8005300:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005302:	e014      	b.n	800532e <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 8005304:	4b3d      	ldr	r3, [pc, #244]	@ (80053fc <UART_SetConfig+0x368>)
 8005306:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005308:	e011      	b.n	800532e <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800530a:	f7fe fb4d 	bl	80039a8 <HAL_RCC_GetSysClockFreq>
 800530e:	0003      	movs	r3, r0
 8005310:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005312:	e00c      	b.n	800532e <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005314:	2380      	movs	r3, #128	@ 0x80
 8005316:	021b      	lsls	r3, r3, #8
 8005318:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800531a:	e008      	b.n	800532e <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 800531c:	2300      	movs	r3, #0
 800531e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8005320:	231a      	movs	r3, #26
 8005322:	2218      	movs	r2, #24
 8005324:	189b      	adds	r3, r3, r2
 8005326:	19db      	adds	r3, r3, r7
 8005328:	2201      	movs	r2, #1
 800532a:	701a      	strb	r2, [r3, #0]
        break;
 800532c:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800532e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005330:	2b00      	cmp	r3, #0
 8005332:	d100      	bne.n	8005336 <UART_SetConfig+0x2a2>
 8005334:	e133      	b.n	800559e <UART_SetConfig+0x50a>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005336:	69fb      	ldr	r3, [r7, #28]
 8005338:	685a      	ldr	r2, [r3, #4]
 800533a:	0013      	movs	r3, r2
 800533c:	005b      	lsls	r3, r3, #1
 800533e:	189b      	adds	r3, r3, r2
 8005340:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005342:	429a      	cmp	r2, r3
 8005344:	d305      	bcc.n	8005352 <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005346:	69fb      	ldr	r3, [r7, #28]
 8005348:	685b      	ldr	r3, [r3, #4]
 800534a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800534c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800534e:	429a      	cmp	r2, r3
 8005350:	d906      	bls.n	8005360 <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 8005352:	231a      	movs	r3, #26
 8005354:	2218      	movs	r2, #24
 8005356:	189b      	adds	r3, r3, r2
 8005358:	19db      	adds	r3, r3, r7
 800535a:	2201      	movs	r2, #1
 800535c:	701a      	strb	r2, [r3, #0]
 800535e:	e11e      	b.n	800559e <UART_SetConfig+0x50a>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005360:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005362:	613b      	str	r3, [r7, #16]
 8005364:	2300      	movs	r3, #0
 8005366:	617b      	str	r3, [r7, #20]
 8005368:	6939      	ldr	r1, [r7, #16]
 800536a:	697a      	ldr	r2, [r7, #20]
 800536c:	000b      	movs	r3, r1
 800536e:	0e1b      	lsrs	r3, r3, #24
 8005370:	0010      	movs	r0, r2
 8005372:	0205      	lsls	r5, r0, #8
 8005374:	431d      	orrs	r5, r3
 8005376:	000b      	movs	r3, r1
 8005378:	021c      	lsls	r4, r3, #8
 800537a:	69fb      	ldr	r3, [r7, #28]
 800537c:	685b      	ldr	r3, [r3, #4]
 800537e:	085b      	lsrs	r3, r3, #1
 8005380:	60bb      	str	r3, [r7, #8]
 8005382:	2300      	movs	r3, #0
 8005384:	60fb      	str	r3, [r7, #12]
 8005386:	68b8      	ldr	r0, [r7, #8]
 8005388:	68f9      	ldr	r1, [r7, #12]
 800538a:	1900      	adds	r0, r0, r4
 800538c:	4169      	adcs	r1, r5
 800538e:	69fb      	ldr	r3, [r7, #28]
 8005390:	685b      	ldr	r3, [r3, #4]
 8005392:	603b      	str	r3, [r7, #0]
 8005394:	2300      	movs	r3, #0
 8005396:	607b      	str	r3, [r7, #4]
 8005398:	683a      	ldr	r2, [r7, #0]
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	f7fa ff48 	bl	8000230 <__aeabi_uldivmod>
 80053a0:	0002      	movs	r2, r0
 80053a2:	000b      	movs	r3, r1
 80053a4:	0013      	movs	r3, r2
 80053a6:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80053a8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80053aa:	23c0      	movs	r3, #192	@ 0xc0
 80053ac:	009b      	lsls	r3, r3, #2
 80053ae:	429a      	cmp	r2, r3
 80053b0:	d309      	bcc.n	80053c6 <UART_SetConfig+0x332>
 80053b2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80053b4:	2380      	movs	r3, #128	@ 0x80
 80053b6:	035b      	lsls	r3, r3, #13
 80053b8:	429a      	cmp	r2, r3
 80053ba:	d204      	bcs.n	80053c6 <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 80053bc:	69fb      	ldr	r3, [r7, #28]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80053c2:	60da      	str	r2, [r3, #12]
 80053c4:	e0eb      	b.n	800559e <UART_SetConfig+0x50a>
        }
        else
        {
          ret = HAL_ERROR;
 80053c6:	231a      	movs	r3, #26
 80053c8:	2218      	movs	r2, #24
 80053ca:	189b      	adds	r3, r3, r2
 80053cc:	19db      	adds	r3, r3, r7
 80053ce:	2201      	movs	r2, #1
 80053d0:	701a      	strb	r2, [r3, #0]
 80053d2:	e0e4      	b.n	800559e <UART_SetConfig+0x50a>
 80053d4:	efff69f3 	.word	0xefff69f3
 80053d8:	ffffcfff 	.word	0xffffcfff
 80053dc:	40004800 	.word	0x40004800
 80053e0:	fffff4ff 	.word	0xfffff4ff
 80053e4:	40013800 	.word	0x40013800
 80053e8:	40021000 	.word	0x40021000
 80053ec:	40004400 	.word	0x40004400
 80053f0:	40004c00 	.word	0x40004c00
 80053f4:	40005000 	.word	0x40005000
 80053f8:	003d0900 	.word	0x003d0900
 80053fc:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005400:	69fb      	ldr	r3, [r7, #28]
 8005402:	69da      	ldr	r2, [r3, #28]
 8005404:	2380      	movs	r3, #128	@ 0x80
 8005406:	021b      	lsls	r3, r3, #8
 8005408:	429a      	cmp	r2, r3
 800540a:	d000      	beq.n	800540e <UART_SetConfig+0x37a>
 800540c:	e070      	b.n	80054f0 <UART_SetConfig+0x45c>
  {
    switch (clocksource)
 800540e:	231b      	movs	r3, #27
 8005410:	2218      	movs	r2, #24
 8005412:	189b      	adds	r3, r3, r2
 8005414:	19db      	adds	r3, r3, r7
 8005416:	781b      	ldrb	r3, [r3, #0]
 8005418:	2b08      	cmp	r3, #8
 800541a:	d822      	bhi.n	8005462 <UART_SetConfig+0x3ce>
 800541c:	009a      	lsls	r2, r3, #2
 800541e:	4b67      	ldr	r3, [pc, #412]	@ (80055bc <UART_SetConfig+0x528>)
 8005420:	18d3      	adds	r3, r2, r3
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005426:	f7fe fb4f 	bl	8003ac8 <HAL_RCC_GetPCLK1Freq>
 800542a:	0003      	movs	r3, r0
 800542c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800542e:	e021      	b.n	8005474 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005430:	f7fe fb60 	bl	8003af4 <HAL_RCC_GetPCLK2Freq>
 8005434:	0003      	movs	r3, r0
 8005436:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005438:	e01c      	b.n	8005474 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800543a:	4b61      	ldr	r3, [pc, #388]	@ (80055c0 <UART_SetConfig+0x52c>)
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	2210      	movs	r2, #16
 8005440:	4013      	ands	r3, r2
 8005442:	d002      	beq.n	800544a <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8005444:	4b5f      	ldr	r3, [pc, #380]	@ (80055c4 <UART_SetConfig+0x530>)
 8005446:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005448:	e014      	b.n	8005474 <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 800544a:	4b5f      	ldr	r3, [pc, #380]	@ (80055c8 <UART_SetConfig+0x534>)
 800544c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800544e:	e011      	b.n	8005474 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005450:	f7fe faaa 	bl	80039a8 <HAL_RCC_GetSysClockFreq>
 8005454:	0003      	movs	r3, r0
 8005456:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005458:	e00c      	b.n	8005474 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800545a:	2380      	movs	r3, #128	@ 0x80
 800545c:	021b      	lsls	r3, r3, #8
 800545e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005460:	e008      	b.n	8005474 <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 8005462:	2300      	movs	r3, #0
 8005464:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8005466:	231a      	movs	r3, #26
 8005468:	2218      	movs	r2, #24
 800546a:	189b      	adds	r3, r3, r2
 800546c:	19db      	adds	r3, r3, r7
 800546e:	2201      	movs	r2, #1
 8005470:	701a      	strb	r2, [r3, #0]
        break;
 8005472:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005474:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005476:	2b00      	cmp	r3, #0
 8005478:	d100      	bne.n	800547c <UART_SetConfig+0x3e8>
 800547a:	e090      	b.n	800559e <UART_SetConfig+0x50a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800547c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800547e:	005a      	lsls	r2, r3, #1
 8005480:	69fb      	ldr	r3, [r7, #28]
 8005482:	685b      	ldr	r3, [r3, #4]
 8005484:	085b      	lsrs	r3, r3, #1
 8005486:	18d2      	adds	r2, r2, r3
 8005488:	69fb      	ldr	r3, [r7, #28]
 800548a:	685b      	ldr	r3, [r3, #4]
 800548c:	0019      	movs	r1, r3
 800548e:	0010      	movs	r0, r2
 8005490:	f7fa fe42 	bl	8000118 <__udivsi3>
 8005494:	0003      	movs	r3, r0
 8005496:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005498:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800549a:	2b0f      	cmp	r3, #15
 800549c:	d921      	bls.n	80054e2 <UART_SetConfig+0x44e>
 800549e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80054a0:	2380      	movs	r3, #128	@ 0x80
 80054a2:	025b      	lsls	r3, r3, #9
 80054a4:	429a      	cmp	r2, r3
 80054a6:	d21c      	bcs.n	80054e2 <UART_SetConfig+0x44e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80054a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054aa:	b29a      	uxth	r2, r3
 80054ac:	200e      	movs	r0, #14
 80054ae:	2418      	movs	r4, #24
 80054b0:	1903      	adds	r3, r0, r4
 80054b2:	19db      	adds	r3, r3, r7
 80054b4:	210f      	movs	r1, #15
 80054b6:	438a      	bics	r2, r1
 80054b8:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80054ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054bc:	085b      	lsrs	r3, r3, #1
 80054be:	b29b      	uxth	r3, r3
 80054c0:	2207      	movs	r2, #7
 80054c2:	4013      	ands	r3, r2
 80054c4:	b299      	uxth	r1, r3
 80054c6:	1903      	adds	r3, r0, r4
 80054c8:	19db      	adds	r3, r3, r7
 80054ca:	1902      	adds	r2, r0, r4
 80054cc:	19d2      	adds	r2, r2, r7
 80054ce:	8812      	ldrh	r2, [r2, #0]
 80054d0:	430a      	orrs	r2, r1
 80054d2:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80054d4:	69fb      	ldr	r3, [r7, #28]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	1902      	adds	r2, r0, r4
 80054da:	19d2      	adds	r2, r2, r7
 80054dc:	8812      	ldrh	r2, [r2, #0]
 80054de:	60da      	str	r2, [r3, #12]
 80054e0:	e05d      	b.n	800559e <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 80054e2:	231a      	movs	r3, #26
 80054e4:	2218      	movs	r2, #24
 80054e6:	189b      	adds	r3, r3, r2
 80054e8:	19db      	adds	r3, r3, r7
 80054ea:	2201      	movs	r2, #1
 80054ec:	701a      	strb	r2, [r3, #0]
 80054ee:	e056      	b.n	800559e <UART_SetConfig+0x50a>
      }
    }
  }
  else
  {
    switch (clocksource)
 80054f0:	231b      	movs	r3, #27
 80054f2:	2218      	movs	r2, #24
 80054f4:	189b      	adds	r3, r3, r2
 80054f6:	19db      	adds	r3, r3, r7
 80054f8:	781b      	ldrb	r3, [r3, #0]
 80054fa:	2b08      	cmp	r3, #8
 80054fc:	d822      	bhi.n	8005544 <UART_SetConfig+0x4b0>
 80054fe:	009a      	lsls	r2, r3, #2
 8005500:	4b32      	ldr	r3, [pc, #200]	@ (80055cc <UART_SetConfig+0x538>)
 8005502:	18d3      	adds	r3, r2, r3
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005508:	f7fe fade 	bl	8003ac8 <HAL_RCC_GetPCLK1Freq>
 800550c:	0003      	movs	r3, r0
 800550e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005510:	e021      	b.n	8005556 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005512:	f7fe faef 	bl	8003af4 <HAL_RCC_GetPCLK2Freq>
 8005516:	0003      	movs	r3, r0
 8005518:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800551a:	e01c      	b.n	8005556 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800551c:	4b28      	ldr	r3, [pc, #160]	@ (80055c0 <UART_SetConfig+0x52c>)
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	2210      	movs	r2, #16
 8005522:	4013      	ands	r3, r2
 8005524:	d002      	beq.n	800552c <UART_SetConfig+0x498>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8005526:	4b27      	ldr	r3, [pc, #156]	@ (80055c4 <UART_SetConfig+0x530>)
 8005528:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800552a:	e014      	b.n	8005556 <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 800552c:	4b26      	ldr	r3, [pc, #152]	@ (80055c8 <UART_SetConfig+0x534>)
 800552e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005530:	e011      	b.n	8005556 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005532:	f7fe fa39 	bl	80039a8 <HAL_RCC_GetSysClockFreq>
 8005536:	0003      	movs	r3, r0
 8005538:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800553a:	e00c      	b.n	8005556 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800553c:	2380      	movs	r3, #128	@ 0x80
 800553e:	021b      	lsls	r3, r3, #8
 8005540:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005542:	e008      	b.n	8005556 <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 8005544:	2300      	movs	r3, #0
 8005546:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8005548:	231a      	movs	r3, #26
 800554a:	2218      	movs	r2, #24
 800554c:	189b      	adds	r3, r3, r2
 800554e:	19db      	adds	r3, r3, r7
 8005550:	2201      	movs	r2, #1
 8005552:	701a      	strb	r2, [r3, #0]
        break;
 8005554:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8005556:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005558:	2b00      	cmp	r3, #0
 800555a:	d020      	beq.n	800559e <UART_SetConfig+0x50a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800555c:	69fb      	ldr	r3, [r7, #28]
 800555e:	685b      	ldr	r3, [r3, #4]
 8005560:	085a      	lsrs	r2, r3, #1
 8005562:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005564:	18d2      	adds	r2, r2, r3
 8005566:	69fb      	ldr	r3, [r7, #28]
 8005568:	685b      	ldr	r3, [r3, #4]
 800556a:	0019      	movs	r1, r3
 800556c:	0010      	movs	r0, r2
 800556e:	f7fa fdd3 	bl	8000118 <__udivsi3>
 8005572:	0003      	movs	r3, r0
 8005574:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005576:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005578:	2b0f      	cmp	r3, #15
 800557a:	d90a      	bls.n	8005592 <UART_SetConfig+0x4fe>
 800557c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800557e:	2380      	movs	r3, #128	@ 0x80
 8005580:	025b      	lsls	r3, r3, #9
 8005582:	429a      	cmp	r2, r3
 8005584:	d205      	bcs.n	8005592 <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005586:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005588:	b29a      	uxth	r2, r3
 800558a:	69fb      	ldr	r3, [r7, #28]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	60da      	str	r2, [r3, #12]
 8005590:	e005      	b.n	800559e <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 8005592:	231a      	movs	r3, #26
 8005594:	2218      	movs	r2, #24
 8005596:	189b      	adds	r3, r3, r2
 8005598:	19db      	adds	r3, r3, r7
 800559a:	2201      	movs	r2, #1
 800559c:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800559e:	69fb      	ldr	r3, [r7, #28]
 80055a0:	2200      	movs	r2, #0
 80055a2:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80055a4:	69fb      	ldr	r3, [r7, #28]
 80055a6:	2200      	movs	r2, #0
 80055a8:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80055aa:	231a      	movs	r3, #26
 80055ac:	2218      	movs	r2, #24
 80055ae:	189b      	adds	r3, r3, r2
 80055b0:	19db      	adds	r3, r3, r7
 80055b2:	781b      	ldrb	r3, [r3, #0]
}
 80055b4:	0018      	movs	r0, r3
 80055b6:	46bd      	mov	sp, r7
 80055b8:	b00e      	add	sp, #56	@ 0x38
 80055ba:	bdb0      	pop	{r4, r5, r7, pc}
 80055bc:	08006c44 	.word	0x08006c44
 80055c0:	40021000 	.word	0x40021000
 80055c4:	003d0900 	.word	0x003d0900
 80055c8:	00f42400 	.word	0x00f42400
 80055cc:	08006c68 	.word	0x08006c68

080055d0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	b082      	sub	sp, #8
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055dc:	2208      	movs	r2, #8
 80055de:	4013      	ands	r3, r2
 80055e0:	d00b      	beq.n	80055fa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	685b      	ldr	r3, [r3, #4]
 80055e8:	4a4a      	ldr	r2, [pc, #296]	@ (8005714 <UART_AdvFeatureConfig+0x144>)
 80055ea:	4013      	ands	r3, r2
 80055ec:	0019      	movs	r1, r3
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	430a      	orrs	r2, r1
 80055f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055fe:	2201      	movs	r2, #1
 8005600:	4013      	ands	r3, r2
 8005602:	d00b      	beq.n	800561c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	685b      	ldr	r3, [r3, #4]
 800560a:	4a43      	ldr	r2, [pc, #268]	@ (8005718 <UART_AdvFeatureConfig+0x148>)
 800560c:	4013      	ands	r3, r2
 800560e:	0019      	movs	r1, r3
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	430a      	orrs	r2, r1
 800561a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005620:	2202      	movs	r2, #2
 8005622:	4013      	ands	r3, r2
 8005624:	d00b      	beq.n	800563e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	685b      	ldr	r3, [r3, #4]
 800562c:	4a3b      	ldr	r2, [pc, #236]	@ (800571c <UART_AdvFeatureConfig+0x14c>)
 800562e:	4013      	ands	r3, r2
 8005630:	0019      	movs	r1, r3
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	430a      	orrs	r2, r1
 800563c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005642:	2204      	movs	r2, #4
 8005644:	4013      	ands	r3, r2
 8005646:	d00b      	beq.n	8005660 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	685b      	ldr	r3, [r3, #4]
 800564e:	4a34      	ldr	r2, [pc, #208]	@ (8005720 <UART_AdvFeatureConfig+0x150>)
 8005650:	4013      	ands	r3, r2
 8005652:	0019      	movs	r1, r3
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	430a      	orrs	r2, r1
 800565e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005664:	2210      	movs	r2, #16
 8005666:	4013      	ands	r3, r2
 8005668:	d00b      	beq.n	8005682 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	689b      	ldr	r3, [r3, #8]
 8005670:	4a2c      	ldr	r2, [pc, #176]	@ (8005724 <UART_AdvFeatureConfig+0x154>)
 8005672:	4013      	ands	r3, r2
 8005674:	0019      	movs	r1, r3
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	430a      	orrs	r2, r1
 8005680:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005686:	2220      	movs	r2, #32
 8005688:	4013      	ands	r3, r2
 800568a:	d00b      	beq.n	80056a4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	689b      	ldr	r3, [r3, #8]
 8005692:	4a25      	ldr	r2, [pc, #148]	@ (8005728 <UART_AdvFeatureConfig+0x158>)
 8005694:	4013      	ands	r3, r2
 8005696:	0019      	movs	r1, r3
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	430a      	orrs	r2, r1
 80056a2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056a8:	2240      	movs	r2, #64	@ 0x40
 80056aa:	4013      	ands	r3, r2
 80056ac:	d01d      	beq.n	80056ea <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	685b      	ldr	r3, [r3, #4]
 80056b4:	4a1d      	ldr	r2, [pc, #116]	@ (800572c <UART_AdvFeatureConfig+0x15c>)
 80056b6:	4013      	ands	r3, r2
 80056b8:	0019      	movs	r1, r3
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	430a      	orrs	r2, r1
 80056c4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80056ca:	2380      	movs	r3, #128	@ 0x80
 80056cc:	035b      	lsls	r3, r3, #13
 80056ce:	429a      	cmp	r2, r3
 80056d0:	d10b      	bne.n	80056ea <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	685b      	ldr	r3, [r3, #4]
 80056d8:	4a15      	ldr	r2, [pc, #84]	@ (8005730 <UART_AdvFeatureConfig+0x160>)
 80056da:	4013      	ands	r3, r2
 80056dc:	0019      	movs	r1, r3
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	430a      	orrs	r2, r1
 80056e8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056ee:	2280      	movs	r2, #128	@ 0x80
 80056f0:	4013      	ands	r3, r2
 80056f2:	d00b      	beq.n	800570c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	685b      	ldr	r3, [r3, #4]
 80056fa:	4a0e      	ldr	r2, [pc, #56]	@ (8005734 <UART_AdvFeatureConfig+0x164>)
 80056fc:	4013      	ands	r3, r2
 80056fe:	0019      	movs	r1, r3
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	430a      	orrs	r2, r1
 800570a:	605a      	str	r2, [r3, #4]
  }
}
 800570c:	46c0      	nop			@ (mov r8, r8)
 800570e:	46bd      	mov	sp, r7
 8005710:	b002      	add	sp, #8
 8005712:	bd80      	pop	{r7, pc}
 8005714:	ffff7fff 	.word	0xffff7fff
 8005718:	fffdffff 	.word	0xfffdffff
 800571c:	fffeffff 	.word	0xfffeffff
 8005720:	fffbffff 	.word	0xfffbffff
 8005724:	ffffefff 	.word	0xffffefff
 8005728:	ffffdfff 	.word	0xffffdfff
 800572c:	ffefffff 	.word	0xffefffff
 8005730:	ff9fffff 	.word	0xff9fffff
 8005734:	fff7ffff 	.word	0xfff7ffff

08005738 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b092      	sub	sp, #72	@ 0x48
 800573c:	af02      	add	r7, sp, #8
 800573e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2284      	movs	r2, #132	@ 0x84
 8005744:	2100      	movs	r1, #0
 8005746:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005748:	f7fb ffd6 	bl	80016f8 <HAL_GetTick>
 800574c:	0003      	movs	r3, r0
 800574e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	2208      	movs	r2, #8
 8005758:	4013      	ands	r3, r2
 800575a:	2b08      	cmp	r3, #8
 800575c:	d12c      	bne.n	80057b8 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800575e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005760:	2280      	movs	r2, #128	@ 0x80
 8005762:	0391      	lsls	r1, r2, #14
 8005764:	6878      	ldr	r0, [r7, #4]
 8005766:	4a46      	ldr	r2, [pc, #280]	@ (8005880 <UART_CheckIdleState+0x148>)
 8005768:	9200      	str	r2, [sp, #0]
 800576a:	2200      	movs	r2, #0
 800576c:	f000 f88c 	bl	8005888 <UART_WaitOnFlagUntilTimeout>
 8005770:	1e03      	subs	r3, r0, #0
 8005772:	d021      	beq.n	80057b8 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005774:	f3ef 8310 	mrs	r3, PRIMASK
 8005778:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800577a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800577c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800577e:	2301      	movs	r3, #1
 8005780:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005782:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005784:	f383 8810 	msr	PRIMASK, r3
}
 8005788:	46c0      	nop			@ (mov r8, r8)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	681a      	ldr	r2, [r3, #0]
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	2180      	movs	r1, #128	@ 0x80
 8005796:	438a      	bics	r2, r1
 8005798:	601a      	str	r2, [r3, #0]
 800579a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800579c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800579e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057a0:	f383 8810 	msr	PRIMASK, r3
}
 80057a4:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2220      	movs	r2, #32
 80057aa:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2278      	movs	r2, #120	@ 0x78
 80057b0:	2100      	movs	r1, #0
 80057b2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80057b4:	2303      	movs	r3, #3
 80057b6:	e05f      	b.n	8005878 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	2204      	movs	r2, #4
 80057c0:	4013      	ands	r3, r2
 80057c2:	2b04      	cmp	r3, #4
 80057c4:	d146      	bne.n	8005854 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80057c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057c8:	2280      	movs	r2, #128	@ 0x80
 80057ca:	03d1      	lsls	r1, r2, #15
 80057cc:	6878      	ldr	r0, [r7, #4]
 80057ce:	4a2c      	ldr	r2, [pc, #176]	@ (8005880 <UART_CheckIdleState+0x148>)
 80057d0:	9200      	str	r2, [sp, #0]
 80057d2:	2200      	movs	r2, #0
 80057d4:	f000 f858 	bl	8005888 <UART_WaitOnFlagUntilTimeout>
 80057d8:	1e03      	subs	r3, r0, #0
 80057da:	d03b      	beq.n	8005854 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80057dc:	f3ef 8310 	mrs	r3, PRIMASK
 80057e0:	60fb      	str	r3, [r7, #12]
  return(result);
 80057e2:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80057e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80057e6:	2301      	movs	r3, #1
 80057e8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80057ea:	693b      	ldr	r3, [r7, #16]
 80057ec:	f383 8810 	msr	PRIMASK, r3
}
 80057f0:	46c0      	nop			@ (mov r8, r8)
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	681a      	ldr	r2, [r3, #0]
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	4921      	ldr	r1, [pc, #132]	@ (8005884 <UART_CheckIdleState+0x14c>)
 80057fe:	400a      	ands	r2, r1
 8005800:	601a      	str	r2, [r3, #0]
 8005802:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005804:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005806:	697b      	ldr	r3, [r7, #20]
 8005808:	f383 8810 	msr	PRIMASK, r3
}
 800580c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800580e:	f3ef 8310 	mrs	r3, PRIMASK
 8005812:	61bb      	str	r3, [r7, #24]
  return(result);
 8005814:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005816:	633b      	str	r3, [r7, #48]	@ 0x30
 8005818:	2301      	movs	r3, #1
 800581a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800581c:	69fb      	ldr	r3, [r7, #28]
 800581e:	f383 8810 	msr	PRIMASK, r3
}
 8005822:	46c0      	nop			@ (mov r8, r8)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	689a      	ldr	r2, [r3, #8]
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	2101      	movs	r1, #1
 8005830:	438a      	bics	r2, r1
 8005832:	609a      	str	r2, [r3, #8]
 8005834:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005836:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005838:	6a3b      	ldr	r3, [r7, #32]
 800583a:	f383 8810 	msr	PRIMASK, r3
}
 800583e:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2280      	movs	r2, #128	@ 0x80
 8005844:	2120      	movs	r1, #32
 8005846:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2278      	movs	r2, #120	@ 0x78
 800584c:	2100      	movs	r1, #0
 800584e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005850:	2303      	movs	r3, #3
 8005852:	e011      	b.n	8005878 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2220      	movs	r2, #32
 8005858:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	2280      	movs	r2, #128	@ 0x80
 800585e:	2120      	movs	r1, #32
 8005860:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	2200      	movs	r2, #0
 8005866:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2200      	movs	r2, #0
 800586c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	2278      	movs	r2, #120	@ 0x78
 8005872:	2100      	movs	r1, #0
 8005874:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005876:	2300      	movs	r3, #0
}
 8005878:	0018      	movs	r0, r3
 800587a:	46bd      	mov	sp, r7
 800587c:	b010      	add	sp, #64	@ 0x40
 800587e:	bd80      	pop	{r7, pc}
 8005880:	01ffffff 	.word	0x01ffffff
 8005884:	fffffedf 	.word	0xfffffedf

08005888 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b084      	sub	sp, #16
 800588c:	af00      	add	r7, sp, #0
 800588e:	60f8      	str	r0, [r7, #12]
 8005890:	60b9      	str	r1, [r7, #8]
 8005892:	603b      	str	r3, [r7, #0]
 8005894:	1dfb      	adds	r3, r7, #7
 8005896:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005898:	e051      	b.n	800593e <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800589a:	69bb      	ldr	r3, [r7, #24]
 800589c:	3301      	adds	r3, #1
 800589e:	d04e      	beq.n	800593e <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058a0:	f7fb ff2a 	bl	80016f8 <HAL_GetTick>
 80058a4:	0002      	movs	r2, r0
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	1ad3      	subs	r3, r2, r3
 80058aa:	69ba      	ldr	r2, [r7, #24]
 80058ac:	429a      	cmp	r2, r3
 80058ae:	d302      	bcc.n	80058b6 <UART_WaitOnFlagUntilTimeout+0x2e>
 80058b0:	69bb      	ldr	r3, [r7, #24]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d101      	bne.n	80058ba <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80058b6:	2303      	movs	r3, #3
 80058b8:	e051      	b.n	800595e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	2204      	movs	r2, #4
 80058c2:	4013      	ands	r3, r2
 80058c4:	d03b      	beq.n	800593e <UART_WaitOnFlagUntilTimeout+0xb6>
 80058c6:	68bb      	ldr	r3, [r7, #8]
 80058c8:	2b80      	cmp	r3, #128	@ 0x80
 80058ca:	d038      	beq.n	800593e <UART_WaitOnFlagUntilTimeout+0xb6>
 80058cc:	68bb      	ldr	r3, [r7, #8]
 80058ce:	2b40      	cmp	r3, #64	@ 0x40
 80058d0:	d035      	beq.n	800593e <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	69db      	ldr	r3, [r3, #28]
 80058d8:	2208      	movs	r2, #8
 80058da:	4013      	ands	r3, r2
 80058dc:	2b08      	cmp	r3, #8
 80058de:	d111      	bne.n	8005904 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	2208      	movs	r2, #8
 80058e6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	0018      	movs	r0, r3
 80058ec:	f000 f900 	bl	8005af0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	2284      	movs	r2, #132	@ 0x84
 80058f4:	2108      	movs	r1, #8
 80058f6:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	2278      	movs	r2, #120	@ 0x78
 80058fc:	2100      	movs	r1, #0
 80058fe:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8005900:	2301      	movs	r3, #1
 8005902:	e02c      	b.n	800595e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	69da      	ldr	r2, [r3, #28]
 800590a:	2380      	movs	r3, #128	@ 0x80
 800590c:	011b      	lsls	r3, r3, #4
 800590e:	401a      	ands	r2, r3
 8005910:	2380      	movs	r3, #128	@ 0x80
 8005912:	011b      	lsls	r3, r3, #4
 8005914:	429a      	cmp	r2, r3
 8005916:	d112      	bne.n	800593e <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	2280      	movs	r2, #128	@ 0x80
 800591e:	0112      	lsls	r2, r2, #4
 8005920:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	0018      	movs	r0, r3
 8005926:	f000 f8e3 	bl	8005af0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	2284      	movs	r2, #132	@ 0x84
 800592e:	2120      	movs	r1, #32
 8005930:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	2278      	movs	r2, #120	@ 0x78
 8005936:	2100      	movs	r1, #0
 8005938:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800593a:	2303      	movs	r3, #3
 800593c:	e00f      	b.n	800595e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	69db      	ldr	r3, [r3, #28]
 8005944:	68ba      	ldr	r2, [r7, #8]
 8005946:	4013      	ands	r3, r2
 8005948:	68ba      	ldr	r2, [r7, #8]
 800594a:	1ad3      	subs	r3, r2, r3
 800594c:	425a      	negs	r2, r3
 800594e:	4153      	adcs	r3, r2
 8005950:	b2db      	uxtb	r3, r3
 8005952:	001a      	movs	r2, r3
 8005954:	1dfb      	adds	r3, r7, #7
 8005956:	781b      	ldrb	r3, [r3, #0]
 8005958:	429a      	cmp	r2, r3
 800595a:	d09e      	beq.n	800589a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800595c:	2300      	movs	r3, #0
}
 800595e:	0018      	movs	r0, r3
 8005960:	46bd      	mov	sp, r7
 8005962:	b004      	add	sp, #16
 8005964:	bd80      	pop	{r7, pc}
	...

08005968 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005968:	b580      	push	{r7, lr}
 800596a:	b090      	sub	sp, #64	@ 0x40
 800596c:	af00      	add	r7, sp, #0
 800596e:	60f8      	str	r0, [r7, #12]
 8005970:	60b9      	str	r1, [r7, #8]
 8005972:	1dbb      	adds	r3, r7, #6
 8005974:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	68ba      	ldr	r2, [r7, #8]
 800597a:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	1dba      	adds	r2, r7, #6
 8005980:	2158      	movs	r1, #88	@ 0x58
 8005982:	8812      	ldrh	r2, [r2, #0]
 8005984:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	2284      	movs	r2, #132	@ 0x84
 800598a:	2100      	movs	r1, #0
 800598c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	2280      	movs	r2, #128	@ 0x80
 8005992:	2122      	movs	r1, #34	@ 0x22
 8005994:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800599a:	2b00      	cmp	r3, #0
 800599c:	d028      	beq.n	80059f0 <UART_Start_Receive_DMA+0x88>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80059a2:	4a3e      	ldr	r2, [pc, #248]	@ (8005a9c <UART_Start_Receive_DMA+0x134>)
 80059a4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80059aa:	4a3d      	ldr	r2, [pc, #244]	@ (8005aa0 <UART_Start_Receive_DMA+0x138>)
 80059ac:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80059b2:	4a3c      	ldr	r2, [pc, #240]	@ (8005aa4 <UART_Start_Receive_DMA+0x13c>)
 80059b4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80059ba:	2200      	movs	r2, #0
 80059bc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	3324      	adds	r3, #36	@ 0x24
 80059c8:	0019      	movs	r1, r3
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059ce:	001a      	movs	r2, r3
 80059d0:	1dbb      	adds	r3, r7, #6
 80059d2:	881b      	ldrh	r3, [r3, #0]
 80059d4:	f7fc f81c 	bl	8001a10 <HAL_DMA_Start_IT>
 80059d8:	1e03      	subs	r3, r0, #0
 80059da:	d009      	beq.n	80059f0 <UART_Start_Receive_DMA+0x88>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	2284      	movs	r2, #132	@ 0x84
 80059e0:	2110      	movs	r1, #16
 80059e2:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	2280      	movs	r2, #128	@ 0x80
 80059e8:	2120      	movs	r1, #32
 80059ea:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 80059ec:	2301      	movs	r3, #1
 80059ee:	e050      	b.n	8005a92 <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	691b      	ldr	r3, [r3, #16]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d019      	beq.n	8005a2c <UART_Start_Receive_DMA+0xc4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80059f8:	f3ef 8310 	mrs	r3, PRIMASK
 80059fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 80059fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005a00:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005a02:	2301      	movs	r3, #1
 8005a04:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a08:	f383 8810 	msr	PRIMASK, r3
}
 8005a0c:	46c0      	nop			@ (mov r8, r8)
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	681a      	ldr	r2, [r3, #0]
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	2180      	movs	r1, #128	@ 0x80
 8005a1a:	0049      	lsls	r1, r1, #1
 8005a1c:	430a      	orrs	r2, r1
 8005a1e:	601a      	str	r2, [r3, #0]
 8005a20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a22:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a26:	f383 8810 	msr	PRIMASK, r3
}
 8005a2a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a2c:	f3ef 8310 	mrs	r3, PRIMASK
 8005a30:	613b      	str	r3, [r7, #16]
  return(result);
 8005a32:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a34:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005a36:	2301      	movs	r3, #1
 8005a38:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a3a:	697b      	ldr	r3, [r7, #20]
 8005a3c:	f383 8810 	msr	PRIMASK, r3
}
 8005a40:	46c0      	nop			@ (mov r8, r8)
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	689a      	ldr	r2, [r3, #8]
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	2101      	movs	r1, #1
 8005a4e:	430a      	orrs	r2, r1
 8005a50:	609a      	str	r2, [r3, #8]
 8005a52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a54:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a56:	69bb      	ldr	r3, [r7, #24]
 8005a58:	f383 8810 	msr	PRIMASK, r3
}
 8005a5c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a5e:	f3ef 8310 	mrs	r3, PRIMASK
 8005a62:	61fb      	str	r3, [r7, #28]
  return(result);
 8005a64:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005a66:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a68:	2301      	movs	r3, #1
 8005a6a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a6c:	6a3b      	ldr	r3, [r7, #32]
 8005a6e:	f383 8810 	msr	PRIMASK, r3
}
 8005a72:	46c0      	nop			@ (mov r8, r8)
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	689a      	ldr	r2, [r3, #8]
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	2140      	movs	r1, #64	@ 0x40
 8005a80:	430a      	orrs	r2, r1
 8005a82:	609a      	str	r2, [r3, #8]
 8005a84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a86:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a8a:	f383 8810 	msr	PRIMASK, r3
}
 8005a8e:	46c0      	nop			@ (mov r8, r8)

  return HAL_OK;
 8005a90:	2300      	movs	r3, #0
}
 8005a92:	0018      	movs	r0, r3
 8005a94:	46bd      	mov	sp, r7
 8005a96:	b010      	add	sp, #64	@ 0x40
 8005a98:	bd80      	pop	{r7, pc}
 8005a9a:	46c0      	nop			@ (mov r8, r8)
 8005a9c:	08005c71 	.word	0x08005c71
 8005aa0:	08005dd9 	.word	0x08005dd9
 8005aa4:	08005e57 	.word	0x08005e57

08005aa8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b086      	sub	sp, #24
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ab0:	f3ef 8310 	mrs	r3, PRIMASK
 8005ab4:	60bb      	str	r3, [r7, #8]
  return(result);
 8005ab6:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005ab8:	617b      	str	r3, [r7, #20]
 8005aba:	2301      	movs	r3, #1
 8005abc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	f383 8810 	msr	PRIMASK, r3
}
 8005ac4:	46c0      	nop			@ (mov r8, r8)
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	681a      	ldr	r2, [r3, #0]
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	21c0      	movs	r1, #192	@ 0xc0
 8005ad2:	438a      	bics	r2, r1
 8005ad4:	601a      	str	r2, [r3, #0]
 8005ad6:	697b      	ldr	r3, [r7, #20]
 8005ad8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ada:	693b      	ldr	r3, [r7, #16]
 8005adc:	f383 8810 	msr	PRIMASK, r3
}
 8005ae0:	46c0      	nop			@ (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2220      	movs	r2, #32
 8005ae6:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8005ae8:	46c0      	nop			@ (mov r8, r8)
 8005aea:	46bd      	mov	sp, r7
 8005aec:	b006      	add	sp, #24
 8005aee:	bd80      	pop	{r7, pc}

08005af0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005af0:	b580      	push	{r7, lr}
 8005af2:	b08e      	sub	sp, #56	@ 0x38
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005af8:	f3ef 8310 	mrs	r3, PRIMASK
 8005afc:	617b      	str	r3, [r7, #20]
  return(result);
 8005afe:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b00:	637b      	str	r3, [r7, #52]	@ 0x34
 8005b02:	2301      	movs	r3, #1
 8005b04:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b06:	69bb      	ldr	r3, [r7, #24]
 8005b08:	f383 8810 	msr	PRIMASK, r3
}
 8005b0c:	46c0      	nop			@ (mov r8, r8)
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	681a      	ldr	r2, [r3, #0]
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	4926      	ldr	r1, [pc, #152]	@ (8005bb4 <UART_EndRxTransfer+0xc4>)
 8005b1a:	400a      	ands	r2, r1
 8005b1c:	601a      	str	r2, [r3, #0]
 8005b1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b20:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b22:	69fb      	ldr	r3, [r7, #28]
 8005b24:	f383 8810 	msr	PRIMASK, r3
}
 8005b28:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005b2a:	f3ef 8310 	mrs	r3, PRIMASK
 8005b2e:	623b      	str	r3, [r7, #32]
  return(result);
 8005b30:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b32:	633b      	str	r3, [r7, #48]	@ 0x30
 8005b34:	2301      	movs	r3, #1
 8005b36:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b3a:	f383 8810 	msr	PRIMASK, r3
}
 8005b3e:	46c0      	nop			@ (mov r8, r8)
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	689a      	ldr	r2, [r3, #8]
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	2101      	movs	r1, #1
 8005b4c:	438a      	bics	r2, r1
 8005b4e:	609a      	str	r2, [r3, #8]
 8005b50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b52:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b56:	f383 8810 	msr	PRIMASK, r3
}
 8005b5a:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b60:	2b01      	cmp	r3, #1
 8005b62:	d118      	bne.n	8005b96 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005b64:	f3ef 8310 	mrs	r3, PRIMASK
 8005b68:	60bb      	str	r3, [r7, #8]
  return(result);
 8005b6a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005b6e:	2301      	movs	r3, #1
 8005b70:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	f383 8810 	msr	PRIMASK, r3
}
 8005b78:	46c0      	nop			@ (mov r8, r8)
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	681a      	ldr	r2, [r3, #0]
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	2110      	movs	r1, #16
 8005b86:	438a      	bics	r2, r1
 8005b88:	601a      	str	r2, [r3, #0]
 8005b8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b8c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b8e:	693b      	ldr	r3, [r7, #16]
 8005b90:	f383 8810 	msr	PRIMASK, r3
}
 8005b94:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	2280      	movs	r2, #128	@ 0x80
 8005b9a:	2120      	movs	r1, #32
 8005b9c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005baa:	46c0      	nop			@ (mov r8, r8)
 8005bac:	46bd      	mov	sp, r7
 8005bae:	b00e      	add	sp, #56	@ 0x38
 8005bb0:	bd80      	pop	{r7, pc}
 8005bb2:	46c0      	nop			@ (mov r8, r8)
 8005bb4:	fffffedf 	.word	0xfffffedf

08005bb8 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b08c      	sub	sp, #48	@ 0x30
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bc4:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	2220      	movs	r2, #32
 8005bce:	4013      	ands	r3, r2
 8005bd0:	d135      	bne.n	8005c3e <UART_DMATransmitCplt+0x86>
  {
    huart->TxXferCount = 0U;
 8005bd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bd4:	2252      	movs	r2, #82	@ 0x52
 8005bd6:	2100      	movs	r1, #0
 8005bd8:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005bda:	f3ef 8310 	mrs	r3, PRIMASK
 8005bde:	60fb      	str	r3, [r7, #12]
  return(result);
 8005be0:	68fb      	ldr	r3, [r7, #12]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005be2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005be4:	2301      	movs	r3, #1
 8005be6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005be8:	693b      	ldr	r3, [r7, #16]
 8005bea:	f383 8810 	msr	PRIMASK, r3
}
 8005bee:	46c0      	nop			@ (mov r8, r8)
 8005bf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	689a      	ldr	r2, [r3, #8]
 8005bf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	2180      	movs	r1, #128	@ 0x80
 8005bfc:	438a      	bics	r2, r1
 8005bfe:	609a      	str	r2, [r3, #8]
 8005c00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c02:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c04:	697b      	ldr	r3, [r7, #20]
 8005c06:	f383 8810 	msr	PRIMASK, r3
}
 8005c0a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c0c:	f3ef 8310 	mrs	r3, PRIMASK
 8005c10:	61bb      	str	r3, [r7, #24]
  return(result);
 8005c12:	69bb      	ldr	r3, [r7, #24]

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005c14:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c16:	2301      	movs	r3, #1
 8005c18:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c1a:	69fb      	ldr	r3, [r7, #28]
 8005c1c:	f383 8810 	msr	PRIMASK, r3
}
 8005c20:	46c0      	nop			@ (mov r8, r8)
 8005c22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	681a      	ldr	r2, [r3, #0]
 8005c28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	2140      	movs	r1, #64	@ 0x40
 8005c2e:	430a      	orrs	r2, r1
 8005c30:	601a      	str	r2, [r3, #0]
 8005c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c34:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c36:	6a3b      	ldr	r3, [r7, #32]
 8005c38:	f383 8810 	msr	PRIMASK, r3
}
 8005c3c:	e004      	b.n	8005c48 <UART_DMATransmitCplt+0x90>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Tx complete callback*/
    huart->TxCpltCallback(huart);
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
 8005c3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c40:	0018      	movs	r0, r3
 8005c42:	f7ff f9e1 	bl	8005008 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005c46:	46c0      	nop			@ (mov r8, r8)
 8005c48:	46c0      	nop			@ (mov r8, r8)
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	b00c      	add	sp, #48	@ 0x30
 8005c4e:	bd80      	pop	{r7, pc}

08005c50 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	b084      	sub	sp, #16
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c5c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	0018      	movs	r0, r3
 8005c62:	f7ff f9d9 	bl	8005018 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005c66:	46c0      	nop			@ (mov r8, r8)
 8005c68:	46bd      	mov	sp, r7
 8005c6a:	b004      	add	sp, #16
 8005c6c:	bd80      	pop	{r7, pc}
	...

08005c70 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005c70:	b580      	push	{r7, lr}
 8005c72:	b094      	sub	sp, #80	@ 0x50
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c7c:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	2220      	movs	r2, #32
 8005c86:	4013      	ands	r3, r2
 8005c88:	d16f      	bne.n	8005d6a <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 8005c8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c8c:	225a      	movs	r2, #90	@ 0x5a
 8005c8e:	2100      	movs	r1, #0
 8005c90:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c92:	f3ef 8310 	mrs	r3, PRIMASK
 8005c96:	617b      	str	r3, [r7, #20]
  return(result);
 8005c98:	697b      	ldr	r3, [r7, #20]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005c9a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005c9c:	2301      	movs	r3, #1
 8005c9e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ca0:	69bb      	ldr	r3, [r7, #24]
 8005ca2:	f383 8810 	msr	PRIMASK, r3
}
 8005ca6:	46c0      	nop			@ (mov r8, r8)
 8005ca8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	681a      	ldr	r2, [r3, #0]
 8005cae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	4948      	ldr	r1, [pc, #288]	@ (8005dd4 <UART_DMAReceiveCplt+0x164>)
 8005cb4:	400a      	ands	r2, r1
 8005cb6:	601a      	str	r2, [r3, #0]
 8005cb8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005cba:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cbc:	69fb      	ldr	r3, [r7, #28]
 8005cbe:	f383 8810 	msr	PRIMASK, r3
}
 8005cc2:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005cc4:	f3ef 8310 	mrs	r3, PRIMASK
 8005cc8:	623b      	str	r3, [r7, #32]
  return(result);
 8005cca:	6a3b      	ldr	r3, [r7, #32]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ccc:	647b      	str	r3, [r7, #68]	@ 0x44
 8005cce:	2301      	movs	r3, #1
 8005cd0:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cd4:	f383 8810 	msr	PRIMASK, r3
}
 8005cd8:	46c0      	nop			@ (mov r8, r8)
 8005cda:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	689a      	ldr	r2, [r3, #8]
 8005ce0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	2101      	movs	r1, #1
 8005ce6:	438a      	bics	r2, r1
 8005ce8:	609a      	str	r2, [r3, #8]
 8005cea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005cec:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cf0:	f383 8810 	msr	PRIMASK, r3
}
 8005cf4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005cf6:	f3ef 8310 	mrs	r3, PRIMASK
 8005cfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 8005cfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005cfe:	643b      	str	r3, [r7, #64]	@ 0x40
 8005d00:	2301      	movs	r3, #1
 8005d02:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d06:	f383 8810 	msr	PRIMASK, r3
}
 8005d0a:	46c0      	nop			@ (mov r8, r8)
 8005d0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	689a      	ldr	r2, [r3, #8]
 8005d12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	2140      	movs	r1, #64	@ 0x40
 8005d18:	438a      	bics	r2, r1
 8005d1a:	609a      	str	r2, [r3, #8]
 8005d1c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005d1e:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d22:	f383 8810 	msr	PRIMASK, r3
}
 8005d26:	46c0      	nop			@ (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005d28:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d2a:	2280      	movs	r2, #128	@ 0x80
 8005d2c:	2120      	movs	r1, #32
 8005d2e:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d30:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d34:	2b01      	cmp	r3, #1
 8005d36:	d118      	bne.n	8005d6a <UART_DMAReceiveCplt+0xfa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d38:	f3ef 8310 	mrs	r3, PRIMASK
 8005d3c:	60bb      	str	r3, [r7, #8]
  return(result);
 8005d3e:	68bb      	ldr	r3, [r7, #8]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d40:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d42:	2301      	movs	r3, #1
 8005d44:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	f383 8810 	msr	PRIMASK, r3
}
 8005d4c:	46c0      	nop			@ (mov r8, r8)
 8005d4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	681a      	ldr	r2, [r3, #0]
 8005d54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	2110      	movs	r1, #16
 8005d5a:	438a      	bics	r2, r1
 8005d5c:	601a      	str	r2, [r3, #0]
 8005d5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d60:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d62:	693b      	ldr	r3, [r7, #16]
 8005d64:	f383 8810 	msr	PRIMASK, r3
}
 8005d68:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005d6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d74:	2b01      	cmp	r3, #1
 8005d76:	d124      	bne.n	8005dc2 <UART_DMAReceiveCplt+0x152>
  {
    huart->RxXferCount = 0;
 8005d78:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d7a:	225a      	movs	r2, #90	@ 0x5a
 8005d7c:	2100      	movs	r1, #0
 8005d7e:	5299      	strh	r1, [r3, r2]

    /* Check current nb of data still to be received on DMA side.
       DMA Normal mode, remaining nb of data will be 0
       DMA Circular mode, remaining nb of data is reset to RxXferSize */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	685a      	ldr	r2, [r3, #4]
 8005d86:	213a      	movs	r1, #58	@ 0x3a
 8005d88:	187b      	adds	r3, r7, r1
 8005d8a:	801a      	strh	r2, [r3, #0]
    if (nb_remaining_rx_data < huart->RxXferSize)
 8005d8c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d8e:	2258      	movs	r2, #88	@ 0x58
 8005d90:	5a9b      	ldrh	r3, [r3, r2]
 8005d92:	187a      	adds	r2, r7, r1
 8005d94:	8812      	ldrh	r2, [r2, #0]
 8005d96:	429a      	cmp	r2, r3
 8005d98:	d204      	bcs.n	8005da4 <UART_DMAReceiveCplt+0x134>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 8005d9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d9c:	187a      	adds	r2, r7, r1
 8005d9e:	215a      	movs	r1, #90	@ 0x5a
 8005da0:	8812      	ldrh	r2, [r2, #0]
 8005da2:	525a      	strh	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005da4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005da6:	2258      	movs	r2, #88	@ 0x58
 8005da8:	5a9a      	ldrh	r2, [r3, r2]
 8005daa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005dac:	215a      	movs	r1, #90	@ 0x5a
 8005dae:	5a5b      	ldrh	r3, [r3, r1]
 8005db0:	b29b      	uxth	r3, r3
 8005db2:	1ad3      	subs	r3, r2, r3
 8005db4:	b29a      	uxth	r2, r3
 8005db6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005db8:	0011      	movs	r1, r2
 8005dba:	0018      	movs	r0, r3
 8005dbc:	f7fa fc92 	bl	80006e4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005dc0:	e003      	b.n	8005dca <UART_DMAReceiveCplt+0x15a>
    HAL_UART_RxCpltCallback(huart);
 8005dc2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005dc4:	0018      	movs	r0, r3
 8005dc6:	f7ff f92f 	bl	8005028 <HAL_UART_RxCpltCallback>
}
 8005dca:	46c0      	nop			@ (mov r8, r8)
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	b014      	add	sp, #80	@ 0x50
 8005dd0:	bd80      	pop	{r7, pc}
 8005dd2:	46c0      	nop			@ (mov r8, r8)
 8005dd4:	fffffeff 	.word	0xfffffeff

08005dd8 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	b084      	sub	sp, #16
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005de4:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	2201      	movs	r2, #1
 8005dea:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005df0:	2b01      	cmp	r3, #1
 8005df2:	d128      	bne.n	8005e46 <UART_DMARxHalfCplt+0x6e>
  {
    huart->RxXferCount = huart->RxXferSize / 2U;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	2258      	movs	r2, #88	@ 0x58
 8005df8:	5a9b      	ldrh	r3, [r3, r2]
 8005dfa:	085b      	lsrs	r3, r3, #1
 8005dfc:	b299      	uxth	r1, r3
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	225a      	movs	r2, #90	@ 0x5a
 8005e02:	5299      	strh	r1, [r3, r2]

    /* Check current nb of data still to be received on DMA side. */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	685a      	ldr	r2, [r3, #4]
 8005e0a:	210a      	movs	r1, #10
 8005e0c:	187b      	adds	r3, r7, r1
 8005e0e:	801a      	strh	r2, [r3, #0]
    if (nb_remaining_rx_data <= huart->RxXferSize)
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	2258      	movs	r2, #88	@ 0x58
 8005e14:	5a9b      	ldrh	r3, [r3, r2]
 8005e16:	187a      	adds	r2, r7, r1
 8005e18:	8812      	ldrh	r2, [r2, #0]
 8005e1a:	429a      	cmp	r2, r3
 8005e1c:	d804      	bhi.n	8005e28 <UART_DMARxHalfCplt+0x50>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	187a      	adds	r2, r7, r1
 8005e22:	215a      	movs	r1, #90	@ 0x5a
 8005e24:	8812      	ldrh	r2, [r2, #0]
 8005e26:	525a      	strh	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	2258      	movs	r2, #88	@ 0x58
 8005e2c:	5a9a      	ldrh	r2, [r3, r2]
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	215a      	movs	r1, #90	@ 0x5a
 8005e32:	5a5b      	ldrh	r3, [r3, r1]
 8005e34:	b29b      	uxth	r3, r3
 8005e36:	1ad3      	subs	r3, r2, r3
 8005e38:	b29a      	uxth	r2, r3
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	0011      	movs	r1, r2
 8005e3e:	0018      	movs	r0, r3
 8005e40:	f7fa fc50 	bl	80006e4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005e44:	e003      	b.n	8005e4e <UART_DMARxHalfCplt+0x76>
    HAL_UART_RxHalfCpltCallback(huart);
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	0018      	movs	r0, r3
 8005e4a:	f7ff f8f5 	bl	8005038 <HAL_UART_RxHalfCpltCallback>
}
 8005e4e:	46c0      	nop			@ (mov r8, r8)
 8005e50:	46bd      	mov	sp, r7
 8005e52:	b004      	add	sp, #16
 8005e54:	bd80      	pop	{r7, pc}

08005e56 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005e56:	b580      	push	{r7, lr}
 8005e58:	b086      	sub	sp, #24
 8005e5a:	af00      	add	r7, sp, #0
 8005e5c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e62:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8005e64:	697b      	ldr	r3, [r7, #20]
 8005e66:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005e68:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8005e6a:	697b      	ldr	r3, [r7, #20]
 8005e6c:	2280      	movs	r2, #128	@ 0x80
 8005e6e:	589b      	ldr	r3, [r3, r2]
 8005e70:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8005e72:	697b      	ldr	r3, [r7, #20]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	689b      	ldr	r3, [r3, #8]
 8005e78:	2280      	movs	r2, #128	@ 0x80
 8005e7a:	4013      	ands	r3, r2
 8005e7c:	2b80      	cmp	r3, #128	@ 0x80
 8005e7e:	d10a      	bne.n	8005e96 <UART_DMAError+0x40>
 8005e80:	693b      	ldr	r3, [r7, #16]
 8005e82:	2b21      	cmp	r3, #33	@ 0x21
 8005e84:	d107      	bne.n	8005e96 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8005e86:	697b      	ldr	r3, [r7, #20]
 8005e88:	2252      	movs	r2, #82	@ 0x52
 8005e8a:	2100      	movs	r1, #0
 8005e8c:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8005e8e:	697b      	ldr	r3, [r7, #20]
 8005e90:	0018      	movs	r0, r3
 8005e92:	f7ff fe09 	bl	8005aa8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8005e96:	697b      	ldr	r3, [r7, #20]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	689b      	ldr	r3, [r3, #8]
 8005e9c:	2240      	movs	r2, #64	@ 0x40
 8005e9e:	4013      	ands	r3, r2
 8005ea0:	2b40      	cmp	r3, #64	@ 0x40
 8005ea2:	d10a      	bne.n	8005eba <UART_DMAError+0x64>
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	2b22      	cmp	r3, #34	@ 0x22
 8005ea8:	d107      	bne.n	8005eba <UART_DMAError+0x64>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8005eaa:	697b      	ldr	r3, [r7, #20]
 8005eac:	225a      	movs	r2, #90	@ 0x5a
 8005eae:	2100      	movs	r1, #0
 8005eb0:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8005eb2:	697b      	ldr	r3, [r7, #20]
 8005eb4:	0018      	movs	r0, r3
 8005eb6:	f7ff fe1b 	bl	8005af0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005eba:	697b      	ldr	r3, [r7, #20]
 8005ebc:	2284      	movs	r2, #132	@ 0x84
 8005ebe:	589b      	ldr	r3, [r3, r2]
 8005ec0:	2210      	movs	r2, #16
 8005ec2:	431a      	orrs	r2, r3
 8005ec4:	697b      	ldr	r3, [r7, #20]
 8005ec6:	2184      	movs	r1, #132	@ 0x84
 8005ec8:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005eca:	697b      	ldr	r3, [r7, #20]
 8005ecc:	0018      	movs	r0, r3
 8005ece:	f7ff f8bb 	bl	8005048 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005ed2:	46c0      	nop			@ (mov r8, r8)
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	b006      	add	sp, #24
 8005ed8:	bd80      	pop	{r7, pc}

08005eda <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005eda:	b580      	push	{r7, lr}
 8005edc:	b084      	sub	sp, #16
 8005ede:	af00      	add	r7, sp, #0
 8005ee0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ee6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	225a      	movs	r2, #90	@ 0x5a
 8005eec:	2100      	movs	r1, #0
 8005eee:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	0018      	movs	r0, r3
 8005ef4:	f7ff f8a8 	bl	8005048 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005ef8:	46c0      	nop			@ (mov r8, r8)
 8005efa:	46bd      	mov	sp, r7
 8005efc:	b004      	add	sp, #16
 8005efe:	bd80      	pop	{r7, pc}

08005f00 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005f00:	b580      	push	{r7, lr}
 8005f02:	b086      	sub	sp, #24
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f08:	f3ef 8310 	mrs	r3, PRIMASK
 8005f0c:	60bb      	str	r3, [r7, #8]
  return(result);
 8005f0e:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005f10:	617b      	str	r3, [r7, #20]
 8005f12:	2301      	movs	r3, #1
 8005f14:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	f383 8810 	msr	PRIMASK, r3
}
 8005f1c:	46c0      	nop			@ (mov r8, r8)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	681a      	ldr	r2, [r3, #0]
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	2140      	movs	r1, #64	@ 0x40
 8005f2a:	438a      	bics	r2, r1
 8005f2c:	601a      	str	r2, [r3, #0]
 8005f2e:	697b      	ldr	r3, [r7, #20]
 8005f30:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f32:	693b      	ldr	r3, [r7, #16]
 8005f34:	f383 8810 	msr	PRIMASK, r3
}
 8005f38:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	2220      	movs	r2, #32
 8005f3e:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2200      	movs	r2, #0
 8005f44:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	0018      	movs	r0, r3
 8005f4a:	f7ff f85d 	bl	8005008 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005f4e:	46c0      	nop			@ (mov r8, r8)
 8005f50:	46bd      	mov	sp, r7
 8005f52:	b006      	add	sp, #24
 8005f54:	bd80      	pop	{r7, pc}

08005f56 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005f56:	b580      	push	{r7, lr}
 8005f58:	b082      	sub	sp, #8
 8005f5a:	af00      	add	r7, sp, #0
 8005f5c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005f5e:	46c0      	nop			@ (mov r8, r8)
 8005f60:	46bd      	mov	sp, r7
 8005f62:	b002      	add	sp, #8
 8005f64:	bd80      	pop	{r7, pc}

08005f66 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005f66:	b5b0      	push	{r4, r5, r7, lr}
 8005f68:	b08a      	sub	sp, #40	@ 0x28
 8005f6a:	af00      	add	r7, sp, #0
 8005f6c:	60f8      	str	r0, [r7, #12]
 8005f6e:	60b9      	str	r1, [r7, #8]
 8005f70:	1dbb      	adds	r3, r7, #6
 8005f72:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	2280      	movs	r2, #128	@ 0x80
 8005f78:	589b      	ldr	r3, [r3, r2]
 8005f7a:	2b20      	cmp	r3, #32
 8005f7c:	d156      	bne.n	800602c <HAL_UARTEx_ReceiveToIdle_DMA+0xc6>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f7e:	68bb      	ldr	r3, [r7, #8]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d003      	beq.n	8005f8c <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8005f84:	1dbb      	adds	r3, r7, #6
 8005f86:	881b      	ldrh	r3, [r3, #0]
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d101      	bne.n	8005f90 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8005f8c:	2301      	movs	r3, #1
 8005f8e:	e04e      	b.n	800602e <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a uint16_t frontier, as data copy from RDR will be
       handled by DMA from a uint16_t frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	689a      	ldr	r2, [r3, #8]
 8005f94:	2380      	movs	r3, #128	@ 0x80
 8005f96:	015b      	lsls	r3, r3, #5
 8005f98:	429a      	cmp	r2, r3
 8005f9a:	d109      	bne.n	8005fb0 <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	691b      	ldr	r3, [r3, #16]
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d105      	bne.n	8005fb0 <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005fa4:	68bb      	ldr	r3, [r7, #8]
 8005fa6:	2201      	movs	r2, #1
 8005fa8:	4013      	ands	r3, r2
 8005faa:	d001      	beq.n	8005fb0 <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
      {
        return  HAL_ERROR;
 8005fac:	2301      	movs	r3, #1
 8005fae:	e03e      	b.n	800602e <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
      }
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	2201      	movs	r2, #1
 8005fb4:	661a      	str	r2, [r3, #96]	@ 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	2200      	movs	r2, #0
 8005fba:	665a      	str	r2, [r3, #100]	@ 0x64

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8005fbc:	2527      	movs	r5, #39	@ 0x27
 8005fbe:	197c      	adds	r4, r7, r5
 8005fc0:	1dbb      	adds	r3, r7, #6
 8005fc2:	881a      	ldrh	r2, [r3, #0]
 8005fc4:	68b9      	ldr	r1, [r7, #8]
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	0018      	movs	r0, r3
 8005fca:	f7ff fccd 	bl	8005968 <UART_Start_Receive_DMA>
 8005fce:	0003      	movs	r3, r0
 8005fd0:	7023      	strb	r3, [r4, #0]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8005fd2:	197b      	adds	r3, r7, r5
 8005fd4:	781b      	ldrb	r3, [r3, #0]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d124      	bne.n	8006024 <HAL_UARTEx_ReceiveToIdle_DMA+0xbe>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005fde:	2b01      	cmp	r3, #1
 8005fe0:	d11c      	bne.n	800601c <HAL_UARTEx_ReceiveToIdle_DMA+0xb6>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	2210      	movs	r2, #16
 8005fe8:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005fea:	f3ef 8310 	mrs	r3, PRIMASK
 8005fee:	617b      	str	r3, [r7, #20]
  return(result);
 8005ff0:	697b      	ldr	r3, [r7, #20]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ff2:	623b      	str	r3, [r7, #32]
 8005ff4:	2301      	movs	r3, #1
 8005ff6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ff8:	69bb      	ldr	r3, [r7, #24]
 8005ffa:	f383 8810 	msr	PRIMASK, r3
}
 8005ffe:	46c0      	nop			@ (mov r8, r8)
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	681a      	ldr	r2, [r3, #0]
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	2110      	movs	r1, #16
 800600c:	430a      	orrs	r2, r1
 800600e:	601a      	str	r2, [r3, #0]
 8006010:	6a3b      	ldr	r3, [r7, #32]
 8006012:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006014:	69fb      	ldr	r3, [r7, #28]
 8006016:	f383 8810 	msr	PRIMASK, r3
}
 800601a:	e003      	b.n	8006024 <HAL_UARTEx_ReceiveToIdle_DMA+0xbe>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800601c:	2327      	movs	r3, #39	@ 0x27
 800601e:	18fb      	adds	r3, r7, r3
 8006020:	2201      	movs	r2, #1
 8006022:	701a      	strb	r2, [r3, #0]
      }
    }

    return status;
 8006024:	2327      	movs	r3, #39	@ 0x27
 8006026:	18fb      	adds	r3, r7, r3
 8006028:	781b      	ldrb	r3, [r3, #0]
 800602a:	e000      	b.n	800602e <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
  }
  else
  {
    return HAL_BUSY;
 800602c:	2302      	movs	r3, #2
  }
}
 800602e:	0018      	movs	r0, r3
 8006030:	46bd      	mov	sp, r7
 8006032:	b00a      	add	sp, #40	@ 0x28
 8006034:	bdb0      	pop	{r4, r5, r7, pc}

08006036 <ATC_Malloc>:
void              ATC_TempCallback(const char *str);

/***********************************************************************************************************/

void* ATC_Malloc(size_t size)
{
 8006036:	b580      	push	{r7, lr}
 8006038:	b084      	sub	sp, #16
 800603a:	af00      	add	r7, sp, #0
 800603c:	6078      	str	r0, [r7, #4]
  void *ptr = NULL;
 800603e:	2300      	movs	r3, #0
 8006040:	60fb      	str	r3, [r7, #12]
#if ATC_RTOS == ATC_RTOS_DISABLE
  ptr = malloc(size);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	0018      	movs	r0, r3
 8006046:	f000 fb11 	bl	800666c <malloc>
 800604a:	0003      	movs	r3, r0
 800604c:	60fb      	str	r3, [r7, #12]
#elif (ATC_RTOS == ATC_RTOS_CMSIS_V1) || (ATC_RTOS == ATC_RTOS_CMSIS_V2)
  ptr = pvPortMalloc(size);
#elif ATC_RTOS == ATC_RTOS_THREADX
  ??
#endif
  return ptr;
 800604e:	68fb      	ldr	r3, [r7, #12]
}
 8006050:	0018      	movs	r0, r3
 8006052:	46bd      	mov	sp, r7
 8006054:	b004      	add	sp, #16
 8006056:	bd80      	pop	{r7, pc}

08006058 <ATC_Free>:

/***********************************************************************************************************/

void ATC_Free(void** ptr)
{
 8006058:	b580      	push	{r7, lr}
 800605a:	b082      	sub	sp, #8
 800605c:	af00      	add	r7, sp, #0
 800605e:	6078      	str	r0, [r7, #4]
  if (ptr != NULL && *ptr != NULL)
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2b00      	cmp	r3, #0
 8006064:	d00b      	beq.n	800607e <ATC_Free+0x26>
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d007      	beq.n	800607e <ATC_Free+0x26>
  {
#if ATC_RTOS == ATC_RTOS_DISABLE
    free(*ptr);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	0018      	movs	r0, r3
 8006074:	f000 fb04 	bl	8006680 <free>
#elif (ATC_RTOS == ATC_RTOS_CMSIS_V1) || (ATC_RTOS == ATC_RTOS_CMSIS_V2)
    vPortFree(*ptr);
#elif ATC_RTOS == ATC_RTOS_THREADX
    ??
#endif
     *ptr = NULL;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2200      	movs	r2, #0
 800607c:	601a      	str	r2, [r3, #0]
  }
}
 800607e:	46c0      	nop			@ (mov r8, r8)
 8006080:	46bd      	mov	sp, r7
 8006082:	b002      	add	sp, #8
 8006084:	bd80      	pop	{r7, pc}

08006086 <ATC_RxFlush>:

/***********************************************************************************************************/

void ATC_RxFlush(ATC_HandleTypeDef* hAtc)
{
 8006086:	b580      	push	{r7, lr}
 8006088:	b082      	sub	sp, #8
 800608a:	af00      	add	r7, sp, #0
 800608c:	6078      	str	r0, [r7, #4]
  hAtc->RxIndex = 0;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	2200      	movs	r2, #0
 8006092:	831a      	strh	r2, [r3, #24]
  memset(hAtc->pReadBuff, 0, hAtc->Size);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	8a9b      	ldrh	r3, [r3, #20]
 800609c:	001a      	movs	r2, r3
 800609e:	2100      	movs	r1, #0
 80060a0:	f000 fbaa 	bl	80067f8 <memset>
}
 80060a4:	46c0      	nop			@ (mov r8, r8)
 80060a6:	46bd      	mov	sp, r7
 80060a8:	b002      	add	sp, #8
 80060aa:	bd80      	pop	{r7, pc}

080060ac <ATC_TxRaw>:

/***********************************************************************************************************/

bool ATC_TxRaw(ATC_HandleTypeDef* hAtc, const uint8_t* Data, uint16_t Len)
{
 80060ac:	b590      	push	{r4, r7, lr}
 80060ae:	b087      	sub	sp, #28
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	60f8      	str	r0, [r7, #12]
 80060b4:	60b9      	str	r1, [r7, #8]
 80060b6:	1dbb      	adds	r3, r7, #6
 80060b8:	801a      	strh	r2, [r3, #0]
  bool answer = false;
 80060ba:	2417      	movs	r4, #23
 80060bc:	193b      	adds	r3, r7, r4
 80060be:	2200      	movs	r2, #0
 80060c0:	701a      	strb	r2, [r3, #0]
    {
      dprintf("%c", Data[i]);
    }
    dprintf("\r\n");
#endif
    hAtc->TxLen = Len;
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	1dba      	adds	r2, r7, #6
 80060c6:	8812      	ldrh	r2, [r2, #0]
 80060c8:	835a      	strh	r2, [r3, #26]
    if (HAL_UART_Transmit_DMA(hAtc->hUart, Data, Len) != HAL_OK)
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	6818      	ldr	r0, [r3, #0]
 80060ce:	1dbb      	adds	r3, r7, #6
 80060d0:	881a      	ldrh	r2, [r3, #0]
 80060d2:	68bb      	ldr	r3, [r7, #8]
 80060d4:	0019      	movs	r1, r3
 80060d6:	f7fe faf3 	bl	80046c0 <HAL_UART_Transmit_DMA>
 80060da:	1e03      	subs	r3, r0, #0
 80060dc:	d103      	bne.n	80060e6 <ATC_TxRaw+0x3a>
    {
      break;
    }
    answer = true;
 80060de:	193b      	adds	r3, r7, r4
 80060e0:	2201      	movs	r2, #1
 80060e2:	701a      	strb	r2, [r3, #0]
 80060e4:	e000      	b.n	80060e8 <ATC_TxRaw+0x3c>
      break;
 80060e6:	46c0      	nop			@ (mov r8, r8)

  } while (0);

  return answer;
 80060e8:	2317      	movs	r3, #23
 80060ea:	18fb      	adds	r3, r7, r3
 80060ec:	781b      	ldrb	r3, [r3, #0]
}
 80060ee:	0018      	movs	r0, r3
 80060f0:	46bd      	mov	sp, r7
 80060f2:	b007      	add	sp, #28
 80060f4:	bd90      	pop	{r4, r7, pc}

080060f6 <ATC_TxBusy>:

/***********************************************************************************************************/

bool ATC_TxBusy(ATC_HandleTypeDef* hAtc)
{
 80060f6:	b580      	push	{r7, lr}
 80060f8:	b082      	sub	sp, #8
 80060fa:	af00      	add	r7, sp, #0
 80060fc:	6078      	str	r0, [r7, #4]
  if ((HAL_UART_GetState(hAtc->hUart) == HAL_UART_STATE_BUSY_TX) || (HAL_UART_GetState(hAtc->hUart) == HAL_UART_STATE_BUSY_TX_RX))
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	0018      	movs	r0, r3
 8006104:	f7fe ffa8 	bl	8005058 <HAL_UART_GetState>
 8006108:	0003      	movs	r3, r0
 800610a:	2b21      	cmp	r3, #33	@ 0x21
 800610c:	d007      	beq.n	800611e <ATC_TxBusy+0x28>
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	0018      	movs	r0, r3
 8006114:	f7fe ffa0 	bl	8005058 <HAL_UART_GetState>
 8006118:	0003      	movs	r3, r0
 800611a:	2b23      	cmp	r3, #35	@ 0x23
 800611c:	d101      	bne.n	8006122 <ATC_TxBusy+0x2c>
  {
    return true;
 800611e:	2301      	movs	r3, #1
 8006120:	e000      	b.n	8006124 <ATC_TxBusy+0x2e>
  }
  else
  {
    return false;
 8006122:	2300      	movs	r3, #0
  }
}
 8006124:	0018      	movs	r0, r3
 8006126:	46bd      	mov	sp, r7
 8006128:	b002      	add	sp, #8
 800612a:	bd80      	pop	{r7, pc}

0800612c <ATC_TxWait>:

/***********************************************************************************************************/

bool ATC_TxWait(ATC_HandleTypeDef* hAtc, uint32_t Timeout)
{
 800612c:	b580      	push	{r7, lr}
 800612e:	b084      	sub	sp, #16
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
 8006134:	6039      	str	r1, [r7, #0]
  bool answer = false;
 8006136:	230f      	movs	r3, #15
 8006138:	18fb      	adds	r3, r7, r3
 800613a:	2200      	movs	r2, #0
 800613c:	701a      	strb	r2, [r3, #0]
  uint32_t start_time = HAL_GetTick();
 800613e:	f7fb fadb 	bl	80016f8 <HAL_GetTick>
 8006142:	0003      	movs	r3, r0
 8006144:	60bb      	str	r3, [r7, #8]
  while (1)
  {
    ATC_Delay(1);
 8006146:	2001      	movs	r0, #1
 8006148:	f000 fa84 	bl	8006654 <ATC_Delay>
    if ((HAL_UART_GetState(hAtc->hUart) == HAL_UART_STATE_BUSY_RX) || (HAL_UART_GetState(hAtc->hUart) == HAL_UART_STATE_READY))
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	0018      	movs	r0, r3
 8006152:	f7fe ff81 	bl	8005058 <HAL_UART_GetState>
 8006156:	0003      	movs	r3, r0
 8006158:	2b22      	cmp	r3, #34	@ 0x22
 800615a:	d007      	beq.n	800616c <ATC_TxWait+0x40>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	0018      	movs	r0, r3
 8006162:	f7fe ff79 	bl	8005058 <HAL_UART_GetState>
 8006166:	0003      	movs	r3, r0
 8006168:	2b20      	cmp	r3, #32
 800616a:	d104      	bne.n	8006176 <ATC_TxWait+0x4a>
    {
      answer = true;
 800616c:	230f      	movs	r3, #15
 800616e:	18fb      	adds	r3, r7, r3
 8006170:	2201      	movs	r2, #1
 8006172:	701a      	strb	r2, [r3, #0]
      break;
 8006174:	e01c      	b.n	80061b0 <ATC_TxWait+0x84>
    }
    if ((HAL_UART_GetState(hAtc->hUart) == HAL_UART_STATE_ERROR) || (HAL_UART_GetState(hAtc->hUart) == HAL_UART_STATE_TIMEOUT))
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	0018      	movs	r0, r3
 800617c:	f7fe ff6c 	bl	8005058 <HAL_UART_GetState>
 8006180:	0003      	movs	r3, r0
 8006182:	2be0      	cmp	r3, #224	@ 0xe0
 8006184:	d014      	beq.n	80061b0 <ATC_TxWait+0x84>
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	0018      	movs	r0, r3
 800618c:	f7fe ff64 	bl	8005058 <HAL_UART_GetState>
 8006190:	0003      	movs	r3, r0
 8006192:	2ba0      	cmp	r3, #160	@ 0xa0
 8006194:	d00c      	beq.n	80061b0 <ATC_TxWait+0x84>
    {
      break;
    }
    if (HAL_GetTick() - start_time >= Timeout)
 8006196:	f7fb faaf 	bl	80016f8 <HAL_GetTick>
 800619a:	0002      	movs	r2, r0
 800619c:	68bb      	ldr	r3, [r7, #8]
 800619e:	1ad3      	subs	r3, r2, r3
 80061a0:	683a      	ldr	r2, [r7, #0]
 80061a2:	429a      	cmp	r2, r3
 80061a4:	d8cf      	bhi.n	8006146 <ATC_TxWait+0x1a>
    {
      HAL_UART_AbortTransmit(hAtc->hUart);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	0018      	movs	r0, r3
 80061ac:	f7fe fb18 	bl	80047e0 <HAL_UART_AbortTransmit>
      break;
    }
  }

  return answer;
 80061b0:	230f      	movs	r3, #15
 80061b2:	18fb      	adds	r3, r7, r3
 80061b4:	781b      	ldrb	r3, [r3, #0]
}
 80061b6:	0018      	movs	r0, r3
 80061b8:	46bd      	mov	sp, r7
 80061ba:	b004      	add	sp, #16
 80061bc:	bd80      	pop	{r7, pc}

080061be <ATC_CheckEvents>:

/***********************************************************************************************************/

void ATC_CheckEvents(ATC_HandleTypeDef* hAtc)
{
 80061be:	b580      	push	{r7, lr}
 80061c0:	b084      	sub	sp, #16
 80061c2:	af00      	add	r7, sp, #0
 80061c4:	6078      	str	r0, [r7, #4]
  if (hAtc->RxIndex > 0)
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	8b1b      	ldrh	r3, [r3, #24]
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d027      	beq.n	800621e <ATC_CheckEvents+0x60>
  {
    for (uint32_t ev = 0; ev < hAtc->Events; ev++)
 80061ce:	2300      	movs	r3, #0
 80061d0:	60fb      	str	r3, [r7, #12]
 80061d2:	e01b      	b.n	800620c <ATC_CheckEvents+0x4e>
    {
      char *found = strstr((char*)hAtc->pReadBuff, hAtc->psEvents[ev].Event);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	68da      	ldr	r2, [r3, #12]
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	00db      	lsls	r3, r3, #3
 80061e0:	18d3      	adds	r3, r2, r3
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	0019      	movs	r1, r3
 80061e6:	f000 fb1c 	bl	8006822 <strstr>
 80061ea:	0003      	movs	r3, r0
 80061ec:	60bb      	str	r3, [r7, #8]
      if (found != NULL)
 80061ee:	68bb      	ldr	r3, [r7, #8]
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d008      	beq.n	8006206 <ATC_CheckEvents+0x48>
      {
        hAtc->psEvents[ev].EventCallback(found);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	68da      	ldr	r2, [r3, #12]
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	00db      	lsls	r3, r3, #3
 80061fc:	18d3      	adds	r3, r2, r3
 80061fe:	685b      	ldr	r3, [r3, #4]
 8006200:	68ba      	ldr	r2, [r7, #8]
 8006202:	0010      	movs	r0, r2
 8006204:	4798      	blx	r3
    for (uint32_t ev = 0; ev < hAtc->Events; ev++)
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	3301      	adds	r3, #1
 800620a:	60fb      	str	r3, [r7, #12]
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	691b      	ldr	r3, [r3, #16]
 8006210:	68fa      	ldr	r2, [r7, #12]
 8006212:	429a      	cmp	r2, r3
 8006214:	d3de      	bcc.n	80061d4 <ATC_CheckEvents+0x16>
      }
    }
    ATC_RxFlush(hAtc);
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	0018      	movs	r0, r3
 800621a:	f7ff ff34 	bl	8006086 <ATC_RxFlush>
  }
}
 800621e:	46c0      	nop			@ (mov r8, r8)
 8006220:	46bd      	mov	sp, r7
 8006222:	b004      	add	sp, #16
 8006224:	bd80      	pop	{r7, pc}

08006226 <ATC_CheckResponse>:

/***********************************************************************************************************/

uint8_t ATC_CheckResponse(ATC_HandleTypeDef* hAtc, char** ppFound)
{
 8006226:	b580      	push	{r7, lr}
 8006228:	b084      	sub	sp, #16
 800622a:	af00      	add	r7, sp, #0
 800622c:	6078      	str	r0, [r7, #4]
 800622e:	6039      	str	r1, [r7, #0]
  uint8_t index = 0;
 8006230:	230f      	movs	r3, #15
 8006232:	18fb      	adds	r3, r7, r3
 8006234:	2200      	movs	r2, #0
 8006236:	701a      	strb	r2, [r3, #0]
  if (hAtc->RxIndex > 0)
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	8b1b      	ldrh	r3, [r3, #24]
 800623c:	2b00      	cmp	r3, #0
 800623e:	d031      	beq.n	80062a4 <ATC_CheckResponse+0x7e>
  {
    for (uint16_t i = 0; i < hAtc->RespCount; i++)
 8006240:	230c      	movs	r3, #12
 8006242:	18fb      	adds	r3, r7, r3
 8006244:	2200      	movs	r2, #0
 8006246:	801a      	strh	r2, [r3, #0]
 8006248:	e025      	b.n	8006296 <ATC_CheckResponse+0x70>
    {
      char *found = strstr((char*)hAtc->pReadBuff, (char*)hAtc->ppResp[i]);
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800624e:	230c      	movs	r3, #12
 8006250:	18fb      	adds	r3, r7, r3
 8006252:	881a      	ldrh	r2, [r3, #0]
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	320a      	adds	r2, #10
 8006258:	0092      	lsls	r2, r2, #2
 800625a:	58d3      	ldr	r3, [r2, r3]
 800625c:	0019      	movs	r1, r3
 800625e:	f000 fae0 	bl	8006822 <strstr>
 8006262:	0003      	movs	r3, r0
 8006264:	60bb      	str	r3, [r7, #8]
      if (found != NULL)
 8006266:	68bb      	ldr	r3, [r7, #8]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d00e      	beq.n	800628a <ATC_CheckResponse+0x64>
      {
        if (ppFound != NULL)
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	2b00      	cmp	r3, #0
 8006270:	d002      	beq.n	8006278 <ATC_CheckResponse+0x52>
        {
          *ppFound = found;
 8006272:	683b      	ldr	r3, [r7, #0]
 8006274:	68ba      	ldr	r2, [r7, #8]
 8006276:	601a      	str	r2, [r3, #0]
        }
        index = i + 1;
 8006278:	230c      	movs	r3, #12
 800627a:	18fb      	adds	r3, r7, r3
 800627c:	881b      	ldrh	r3, [r3, #0]
 800627e:	b2da      	uxtb	r2, r3
 8006280:	230f      	movs	r3, #15
 8006282:	18fb      	adds	r3, r7, r3
 8006284:	3201      	adds	r2, #1
 8006286:	701a      	strb	r2, [r3, #0]
        break;
 8006288:	e00c      	b.n	80062a4 <ATC_CheckResponse+0x7e>
    for (uint16_t i = 0; i < hAtc->RespCount; i++)
 800628a:	210c      	movs	r1, #12
 800628c:	187b      	adds	r3, r7, r1
 800628e:	881a      	ldrh	r2, [r3, #0]
 8006290:	187b      	adds	r3, r7, r1
 8006292:	3201      	adds	r2, #1
 8006294:	801a      	strh	r2, [r3, #0]
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	8adb      	ldrh	r3, [r3, #22]
 800629a:	220c      	movs	r2, #12
 800629c:	18ba      	adds	r2, r7, r2
 800629e:	8812      	ldrh	r2, [r2, #0]
 80062a0:	429a      	cmp	r2, r3
 80062a2:	d3d2      	bcc.n	800624a <ATC_CheckResponse+0x24>
      }
    }
  }
  return index;
 80062a4:	230f      	movs	r3, #15
 80062a6:	18fb      	adds	r3, r7, r3
 80062a8:	781b      	ldrb	r3, [r3, #0]
}
 80062aa:	0018      	movs	r0, r3
 80062ac:	46bd      	mov	sp, r7
 80062ae:	b004      	add	sp, #16
 80062b0:	bd80      	pop	{r7, pc}

080062b2 <ATC_CheckErrors>:

/***********************************************************************************************************/

void ATC_CheckErrors(ATC_HandleTypeDef* hAtc)
{
 80062b2:	b580      	push	{r7, lr}
 80062b4:	b082      	sub	sp, #8
 80062b6:	af00      	add	r7, sp, #0
 80062b8:	6078      	str	r0, [r7, #4]
  if (HAL_UART_GetError(hAtc->hUart) != HAL_UART_ERROR_NONE)
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	0018      	movs	r0, r3
 80062c0:	f7fe fedc 	bl	800507c <HAL_UART_GetError>
 80062c4:	1e03      	subs	r3, r0, #0
 80062c6:	d01f      	beq.n	8006308 <ATC_CheckErrors+0x56>
  {
    __HAL_UART_CLEAR_FLAG(hAtc->hUart, 0xFFFFFFFF);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	2201      	movs	r2, #1
 80062d0:	4252      	negs	r2, r2
 80062d2:	621a      	str	r2, [r3, #32]
    HAL_UART_AbortReceive(hAtc->hUart);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	0018      	movs	r0, r3
 80062da:	f7fe fae7 	bl	80048ac <HAL_UART_AbortReceive>
    HAL_UARTEx_ReceiveToIdle_DMA(hAtc->hUart, hAtc->pRxBuff, hAtc->Size);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	6818      	ldr	r0, [r3, #0]
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	69d9      	ldr	r1, [r3, #28]
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	8a9b      	ldrh	r3, [r3, #20]
 80062ea:	001a      	movs	r2, r3
 80062ec:	f7ff fe3b 	bl	8005f66 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(hAtc->hUart->hdmarx, DMA_IT_HT);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	681a      	ldr	r2, [r3, #0]
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	2104      	movs	r1, #4
 8006304:	438a      	bics	r2, r1
 8006306:	601a      	str	r2, [r3, #0]
  }
  if (!((HAL_UART_GetState(hAtc->hUart) == HAL_UART_STATE_BUSY_RX) ||
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	0018      	movs	r0, r3
 800630e:	f7fe fea3 	bl	8005058 <HAL_UART_GetState>
 8006312:	0003      	movs	r3, r0
 8006314:	2b22      	cmp	r3, #34	@ 0x22
 8006316:	d027      	beq.n	8006368 <ATC_CheckErrors+0xb6>
      (HAL_UART_GetState(hAtc->hUart) == HAL_UART_STATE_BUSY_TX_RX)))
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	0018      	movs	r0, r3
 800631e:	f7fe fe9b 	bl	8005058 <HAL_UART_GetState>
 8006322:	0003      	movs	r3, r0
  if (!((HAL_UART_GetState(hAtc->hUart) == HAL_UART_STATE_BUSY_RX) ||
 8006324:	2b23      	cmp	r3, #35	@ 0x23
 8006326:	d01f      	beq.n	8006368 <ATC_CheckErrors+0xb6>
  {
    __HAL_UART_CLEAR_FLAG(hAtc->hUart, 0xFFFFFFFF);
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	2201      	movs	r2, #1
 8006330:	4252      	negs	r2, r2
 8006332:	621a      	str	r2, [r3, #32]
    HAL_UART_AbortReceive(hAtc->hUart);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	0018      	movs	r0, r3
 800633a:	f7fe fab7 	bl	80048ac <HAL_UART_AbortReceive>
    HAL_UARTEx_ReceiveToIdle_DMA(hAtc->hUart, hAtc->pRxBuff, hAtc->Size);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	6818      	ldr	r0, [r3, #0]
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	69d9      	ldr	r1, [r3, #28]
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	8a9b      	ldrh	r3, [r3, #20]
 800634a:	001a      	movs	r2, r3
 800634c:	f7ff fe0b 	bl	8005f66 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(hAtc->hUart->hdmarx, DMA_IT_HT);
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	681a      	ldr	r2, [r3, #0]
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	2104      	movs	r1, #4
 8006364:	438a      	bics	r2, r1
 8006366:	601a      	str	r2, [r3, #0]
  }
}
 8006368:	46c0      	nop			@ (mov r8, r8)
 800636a:	46bd      	mov	sp, r7
 800636c:	b002      	add	sp, #8
 800636e:	bd80      	pop	{r7, pc}

08006370 <ATC_Loop>:
  * @brief  Main loop for processing ATC events and errors.
  * @param  hAtc: Pointer to the ATC handle.
  * @retval None.
  */
void ATC_Loop(ATC_HandleTypeDef* hAtc)
{
 8006370:	b580      	push	{r7, lr}
 8006372:	b082      	sub	sp, #8
 8006374:	af00      	add	r7, sp, #0
 8006376:	6078      	str	r0, [r7, #4]
  ATC_CheckErrors(hAtc);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	0018      	movs	r0, r3
 800637c:	f7ff ff99 	bl	80062b2 <ATC_CheckErrors>
  ATC_CheckEvents(hAtc);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	0018      	movs	r0, r3
 8006384:	f7ff ff1b 	bl	80061be <ATC_CheckEvents>
}
 8006388:	46c0      	nop			@ (mov r8, r8)
 800638a:	46bd      	mov	sp, r7
 800638c:	b002      	add	sp, #8
 800638e:	bd80      	pop	{r7, pc}

08006390 <ATC_SendReceive>:
  * @param  Items: Number of String for Searching
  * @param  ...: Variable arguments for expected responses.
  * @retval Response index if found, error code otherwise.
  */
int ATC_SendReceive(ATC_HandleTypeDef* hAtc, const char* pCommand, uint32_t TxTimeout, char** ppResp, uint32_t RxTimeout, uint8_t Items, ...)
{
 8006390:	b5b0      	push	{r4, r5, r7, lr}
 8006392:	b08c      	sub	sp, #48	@ 0x30
 8006394:	af00      	add	r7, sp, #0
 8006396:	60f8      	str	r0, [r7, #12]
 8006398:	60b9      	str	r1, [r7, #8]
 800639a:	607a      	str	r2, [r7, #4]
 800639c:	603b      	str	r3, [r7, #0]
  int answer = ATC_RESP_NOT_FOUND;
 800639e:	2300      	movs	r3, #0
 80063a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (ATC_TxBusy(hAtc) == true)
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	0018      	movs	r0, r3
 80063a6:	f7ff fea6 	bl	80060f6 <ATC_TxBusy>
 80063aa:	1e03      	subs	r3, r0, #0
 80063ac:	d002      	beq.n	80063b4 <ATC_SendReceive+0x24>
  {
    return ATC_RESP_TX_BUSY;
 80063ae:	2304      	movs	r3, #4
 80063b0:	425b      	negs	r3, r3
 80063b2:	e0e3      	b.n	800657c <ATC_SendReceive+0x1ec>
  }
  if (Items > ATC_RESP_MAX)
 80063b4:	2344      	movs	r3, #68	@ 0x44
 80063b6:	18fb      	adds	r3, r7, r3
 80063b8:	781b      	ldrb	r3, [r3, #0]
 80063ba:	2b05      	cmp	r3, #5
 80063bc:	d902      	bls.n	80063c4 <ATC_SendReceive+0x34>
  {
    return ATC_RESP_ITEMS;
 80063be:	2305      	movs	r3, #5
 80063c0:	425b      	negs	r3, r3
 80063c2:	e0db      	b.n	800657c <ATC_SendReceive+0x1ec>
  }
  ATC_CheckErrors(hAtc);
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	0018      	movs	r0, r3
 80063c8:	f7ff ff73 	bl	80062b2 <ATC_CheckErrors>
  va_list args;
  va_start(args, Items);
 80063cc:	2348      	movs	r3, #72	@ 0x48
 80063ce:	18fb      	adds	r3, r7, r3
 80063d0:	617b      	str	r3, [r7, #20]
  for (int i = 0; i < Items; i++)
 80063d2:	2300      	movs	r3, #0
 80063d4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80063d6:	e051      	b.n	800647c <ATC_SendReceive+0xec>
  {
    char *arg = va_arg(args, char*);
 80063d8:	697b      	ldr	r3, [r7, #20]
 80063da:	1d1a      	adds	r2, r3, #4
 80063dc:	617a      	str	r2, [r7, #20]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	61bb      	str	r3, [r7, #24]
    hAtc->ppResp[i] = (uint8_t*) ATC_Malloc(strlen(arg) + 1);
 80063e2:	69bb      	ldr	r3, [r7, #24]
 80063e4:	0018      	movs	r0, r3
 80063e6:	f7f9 fe8f 	bl	8000108 <strlen>
 80063ea:	0003      	movs	r3, r0
 80063ec:	3301      	adds	r3, #1
 80063ee:	0018      	movs	r0, r3
 80063f0:	f7ff fe21 	bl	8006036 <ATC_Malloc>
 80063f4:	0001      	movs	r1, r0
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80063fa:	320a      	adds	r2, #10
 80063fc:	0092      	lsls	r2, r2, #2
 80063fe:	50d1      	str	r1, [r2, r3]
    if (hAtc->ppResp[i] == NULL)
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006404:	320a      	adds	r2, #10
 8006406:	0092      	lsls	r2, r2, #2
 8006408:	58d3      	ldr	r3, [r2, r3]
 800640a:	2b00      	cmp	r3, #0
 800640c:	d11c      	bne.n	8006448 <ATC_SendReceive+0xb8>
    {
      for (uint8_t j = 0; j < i; j++)
 800640e:	2327      	movs	r3, #39	@ 0x27
 8006410:	18fb      	adds	r3, r7, r3
 8006412:	2200      	movs	r2, #0
 8006414:	701a      	strb	r2, [r3, #0]
 8006416:	e00e      	b.n	8006436 <ATC_SendReceive+0xa6>
      {
        ATC_Free((void**)&hAtc->ppResp[j]);
 8006418:	2427      	movs	r4, #39	@ 0x27
 800641a:	193b      	adds	r3, r7, r4
 800641c:	781b      	ldrb	r3, [r3, #0]
 800641e:	330a      	adds	r3, #10
 8006420:	009b      	lsls	r3, r3, #2
 8006422:	68fa      	ldr	r2, [r7, #12]
 8006424:	18d3      	adds	r3, r2, r3
 8006426:	0018      	movs	r0, r3
 8006428:	f7ff fe16 	bl	8006058 <ATC_Free>
      for (uint8_t j = 0; j < i; j++)
 800642c:	193b      	adds	r3, r7, r4
 800642e:	781a      	ldrb	r2, [r3, #0]
 8006430:	193b      	adds	r3, r7, r4
 8006432:	3201      	adds	r2, #1
 8006434:	701a      	strb	r2, [r3, #0]
 8006436:	2327      	movs	r3, #39	@ 0x27
 8006438:	18fb      	adds	r3, r7, r3
 800643a:	781b      	ldrb	r3, [r3, #0]
 800643c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800643e:	429a      	cmp	r2, r3
 8006440:	dcea      	bgt.n	8006418 <ATC_SendReceive+0x88>
      }
      return ATC_RESP_MEM_ERROR;
 8006442:	2303      	movs	r3, #3
 8006444:	425b      	negs	r3, r3
 8006446:	e099      	b.n	800657c <ATC_SendReceive+0x1ec>
    }
    strcpy((char*) hAtc->ppResp[i], arg);
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800644c:	320a      	adds	r2, #10
 800644e:	0092      	lsls	r2, r2, #2
 8006450:	58d3      	ldr	r3, [r2, r3]
 8006452:	69ba      	ldr	r2, [r7, #24]
 8006454:	0011      	movs	r1, r2
 8006456:	0018      	movs	r0, r3
 8006458:	f000 fa38 	bl	80068cc <strcpy>
    hAtc->ppResp[i][strlen(arg)] = 0;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006460:	320a      	adds	r2, #10
 8006462:	0092      	lsls	r2, r2, #2
 8006464:	58d4      	ldr	r4, [r2, r3]
 8006466:	69bb      	ldr	r3, [r7, #24]
 8006468:	0018      	movs	r0, r3
 800646a:	f7f9 fe4d 	bl	8000108 <strlen>
 800646e:	0003      	movs	r3, r0
 8006470:	18e3      	adds	r3, r4, r3
 8006472:	2200      	movs	r2, #0
 8006474:	701a      	strb	r2, [r3, #0]
  for (int i = 0; i < Items; i++)
 8006476:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006478:	3301      	adds	r3, #1
 800647a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800647c:	2344      	movs	r3, #68	@ 0x44
 800647e:	18fb      	adds	r3, r7, r3
 8006480:	781b      	ldrb	r3, [r3, #0]
 8006482:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006484:	429a      	cmp	r2, r3
 8006486:	dba7      	blt.n	80063d8 <ATC_SendReceive+0x48>
  }
  va_end(args);

  do
  {
    ATC_RxFlush(hAtc);
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	0018      	movs	r0, r3
 800648c:	f7ff fdfb 	bl	8006086 <ATC_RxFlush>
    if (ATC_TxRaw(hAtc, (const uint8_t*)pCommand, strlen((char*)pCommand)) == false)
 8006490:	68bb      	ldr	r3, [r7, #8]
 8006492:	0018      	movs	r0, r3
 8006494:	f7f9 fe38 	bl	8000108 <strlen>
 8006498:	0003      	movs	r3, r0
 800649a:	b29a      	uxth	r2, r3
 800649c:	68b9      	ldr	r1, [r7, #8]
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	0018      	movs	r0, r3
 80064a2:	f7ff fe03 	bl	80060ac <ATC_TxRaw>
 80064a6:	0003      	movs	r3, r0
 80064a8:	001a      	movs	r2, r3
 80064aa:	2301      	movs	r3, #1
 80064ac:	4053      	eors	r3, r2
 80064ae:	b2db      	uxtb	r3, r3
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d003      	beq.n	80064bc <ATC_SendReceive+0x12c>
    {
      answer = ATC_RESP_SENDING_ERROR;
 80064b4:	2301      	movs	r3, #1
 80064b6:	425b      	negs	r3, r3
 80064b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
 80064ba:	e010      	b.n	80064de <ATC_SendReceive+0x14e>
    }
    if (ATC_TxWait(hAtc, TxTimeout) == false)
 80064bc:	687a      	ldr	r2, [r7, #4]
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	0011      	movs	r1, r2
 80064c2:	0018      	movs	r0, r3
 80064c4:	f7ff fe32 	bl	800612c <ATC_TxWait>
 80064c8:	0003      	movs	r3, r0
 80064ca:	001a      	movs	r2, r3
 80064cc:	2301      	movs	r3, #1
 80064ce:	4053      	eors	r3, r2
 80064d0:	b2db      	uxtb	r3, r3
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d003      	beq.n	80064de <ATC_SendReceive+0x14e>
    {
      answer = ATC_RESP_SENDING_TIMEOUT;
 80064d6:	2302      	movs	r3, #2
 80064d8:	425b      	negs	r3, r3
 80064da:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
 80064dc:	46c0      	nop			@ (mov r8, r8)
    }

  } while (0);

  if ((Items > 0) && (answer == ATC_RESP_NOT_FOUND))
 80064de:	2444      	movs	r4, #68	@ 0x44
 80064e0:	193b      	adds	r3, r7, r4
 80064e2:	781b      	ldrb	r3, [r3, #0]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d029      	beq.n	800653c <ATC_SendReceive+0x1ac>
 80064e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d126      	bne.n	800653c <ATC_SendReceive+0x1ac>
  {
    uint32_t start_time = HAL_GetTick();
 80064ee:	f7fb f903 	bl	80016f8 <HAL_GetTick>
 80064f2:	0003      	movs	r3, r0
 80064f4:	623b      	str	r3, [r7, #32]
    hAtc->RespCount = Items;
 80064f6:	193b      	adds	r3, r7, r4
 80064f8:	781b      	ldrb	r3, [r3, #0]
 80064fa:	b29a      	uxth	r2, r3
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	82da      	strh	r2, [r3, #22]
    while (HAL_GetTick() - start_time < RxTimeout)
 8006500:	e014      	b.n	800652c <ATC_SendReceive+0x19c>
    {
      ATC_Delay(1);
 8006502:	2001      	movs	r0, #1
 8006504:	f000 f8a6 	bl	8006654 <ATC_Delay>
      uint8_t found_index = ATC_CheckResponse(hAtc, ppResp);
 8006508:	251f      	movs	r5, #31
 800650a:	197c      	adds	r4, r7, r5
 800650c:	683a      	ldr	r2, [r7, #0]
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	0011      	movs	r1, r2
 8006512:	0018      	movs	r0, r3
 8006514:	f7ff fe87 	bl	8006226 <ATC_CheckResponse>
 8006518:	0003      	movs	r3, r0
 800651a:	7023      	strb	r3, [r4, #0]
      if (found_index > 0)
 800651c:	197b      	adds	r3, r7, r5
 800651e:	781b      	ldrb	r3, [r3, #0]
 8006520:	2b00      	cmp	r3, #0
 8006522:	d003      	beq.n	800652c <ATC_SendReceive+0x19c>
      {
        answer = found_index;
 8006524:	197b      	adds	r3, r7, r5
 8006526:	781b      	ldrb	r3, [r3, #0]
 8006528:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800652a:	e007      	b.n	800653c <ATC_SendReceive+0x1ac>
    while (HAL_GetTick() - start_time < RxTimeout)
 800652c:	f7fb f8e4 	bl	80016f8 <HAL_GetTick>
 8006530:	0002      	movs	r2, r0
 8006532:	6a3b      	ldr	r3, [r7, #32]
 8006534:	1ad3      	subs	r3, r2, r3
 8006536:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006538:	429a      	cmp	r2, r3
 800653a:	d8e2      	bhi.n	8006502 <ATC_SendReceive+0x172>
      }
    }
  }
  hAtc->RespCount = 0;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	2200      	movs	r2, #0
 8006540:	82da      	strh	r2, [r3, #22]
  for (uint8_t i = 0; i < Items; i++)
 8006542:	2326      	movs	r3, #38	@ 0x26
 8006544:	18fb      	adds	r3, r7, r3
 8006546:	2200      	movs	r2, #0
 8006548:	701a      	strb	r2, [r3, #0]
 800654a:	e00e      	b.n	800656a <ATC_SendReceive+0x1da>
  {
    ATC_Free((void**)&hAtc->ppResp[i]);
 800654c:	2426      	movs	r4, #38	@ 0x26
 800654e:	193b      	adds	r3, r7, r4
 8006550:	781b      	ldrb	r3, [r3, #0]
 8006552:	330a      	adds	r3, #10
 8006554:	009b      	lsls	r3, r3, #2
 8006556:	68fa      	ldr	r2, [r7, #12]
 8006558:	18d3      	adds	r3, r2, r3
 800655a:	0018      	movs	r0, r3
 800655c:	f7ff fd7c 	bl	8006058 <ATC_Free>
  for (uint8_t i = 0; i < Items; i++)
 8006560:	193b      	adds	r3, r7, r4
 8006562:	781a      	ldrb	r2, [r3, #0]
 8006564:	193b      	adds	r3, r7, r4
 8006566:	3201      	adds	r2, #1
 8006568:	701a      	strb	r2, [r3, #0]
 800656a:	2326      	movs	r3, #38	@ 0x26
 800656c:	18fa      	adds	r2, r7, r3
 800656e:	2344      	movs	r3, #68	@ 0x44
 8006570:	18fb      	adds	r3, r7, r3
 8006572:	7812      	ldrb	r2, [r2, #0]
 8006574:	781b      	ldrb	r3, [r3, #0]
 8006576:	429a      	cmp	r2, r3
 8006578:	d3e8      	bcc.n	800654c <ATC_SendReceive+0x1bc>
  }
  return answer;
 800657a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800657c:	0018      	movs	r0, r3
 800657e:	46bd      	mov	sp, r7
 8006580:	b00c      	add	sp, #48	@ 0x30
 8006582:	bdb0      	pop	{r4, r5, r7, pc}

08006584 <ATC_IdleLineCallback>:
  * @param  hAtc: Pointer to the ATC handle.
  * @param  Len: Length of received data.
  * @retval None.
  */
inline void ATC_IdleLineCallback(ATC_HandleTypeDef* hAtc, uint16_t Len)
{
 8006584:	b580      	push	{r7, lr}
 8006586:	b082      	sub	sp, #8
 8006588:	af00      	add	r7, sp, #0
 800658a:	6078      	str	r0, [r7, #4]
 800658c:	000a      	movs	r2, r1
 800658e:	1cbb      	adds	r3, r7, #2
 8006590:	801a      	strh	r2, [r3, #0]
  if (Len > hAtc->Size - hAtc->RxIndex)
 8006592:	1cbb      	adds	r3, r7, #2
 8006594:	881a      	ldrh	r2, [r3, #0]
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	8a9b      	ldrh	r3, [r3, #20]
 800659a:	0019      	movs	r1, r3
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	8b1b      	ldrh	r3, [r3, #24]
 80065a0:	1acb      	subs	r3, r1, r3
 80065a2:	429a      	cmp	r2, r3
 80065a4:	dd06      	ble.n	80065b4 <ATC_IdleLineCallback+0x30>
  {
    Len = hAtc->Size - hAtc->RxIndex;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	8a99      	ldrh	r1, [r3, #20]
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	8b1a      	ldrh	r2, [r3, #24]
 80065ae:	1cbb      	adds	r3, r7, #2
 80065b0:	1a8a      	subs	r2, r1, r2
 80065b2:	801a      	strh	r2, [r3, #0]
  }
  memcpy(&hAtc->pReadBuff[hAtc->RxIndex], hAtc->pRxBuff, Len);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065b8:	687a      	ldr	r2, [r7, #4]
 80065ba:	8b12      	ldrh	r2, [r2, #24]
 80065bc:	1898      	adds	r0, r3, r2
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	69d9      	ldr	r1, [r3, #28]
 80065c2:	1cbb      	adds	r3, r7, #2
 80065c4:	881b      	ldrh	r3, [r3, #0]
 80065c6:	001a      	movs	r2, r3
 80065c8:	f000 f988 	bl	80068dc <memcpy>
  {
    dprintf("%c", hAtc->pRxBuff[i]);
  }
  dprintf("\r\n");
#endif
  hAtc->RxIndex += Len;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	8b1a      	ldrh	r2, [r3, #24]
 80065d0:	1cbb      	adds	r3, r7, #2
 80065d2:	881b      	ldrh	r3, [r3, #0]
 80065d4:	18d3      	adds	r3, r2, r3
 80065d6:	b29a      	uxth	r2, r3
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	831a      	strh	r2, [r3, #24]
  if (HAL_UARTEx_ReceiveToIdle_DMA(hAtc->hUart, hAtc->pRxBuff, hAtc->Size) == HAL_OK)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6818      	ldr	r0, [r3, #0]
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	69d9      	ldr	r1, [r3, #28]
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	8a9b      	ldrh	r3, [r3, #20]
 80065e8:	001a      	movs	r2, r3
 80065ea:	f7ff fcbc 	bl	8005f66 <HAL_UARTEx_ReceiveToIdle_DMA>
 80065ee:	1e03      	subs	r3, r0, #0
 80065f0:	d10c      	bne.n	800660c <ATC_IdleLineCallback+0x88>
  {
    __HAL_DMA_DISABLE_IT(hAtc->hUart->hdmarx, DMA_IT_HT);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	681a      	ldr	r2, [r3, #0]
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	2104      	movs	r1, #4
 8006606:	438a      	bics	r2, r1
 8006608:	601a      	str	r2, [r3, #0]
    __HAL_UART_CLEAR_FLAG(hAtc->hUart, 0xFFFFFFFF);
    HAL_UART_AbortReceive(hAtc->hUart);
    HAL_UARTEx_ReceiveToIdle_DMA(hAtc->hUart, hAtc->pRxBuff, hAtc->Size);
    __HAL_DMA_DISABLE_IT(hAtc->hUart->hdmarx, DMA_IT_HT);
  }
}
 800660a:	e01f      	b.n	800664c <ATC_IdleLineCallback+0xc8>
    __HAL_UART_CLEAR_FLAG(hAtc->hUart, 0xFFFFFFFF);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	2201      	movs	r2, #1
 8006614:	4252      	negs	r2, r2
 8006616:	621a      	str	r2, [r3, #32]
    HAL_UART_AbortReceive(hAtc->hUart);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	0018      	movs	r0, r3
 800661e:	f7fe f945 	bl	80048ac <HAL_UART_AbortReceive>
    HAL_UARTEx_ReceiveToIdle_DMA(hAtc->hUart, hAtc->pRxBuff, hAtc->Size);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	6818      	ldr	r0, [r3, #0]
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	69d9      	ldr	r1, [r3, #28]
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	8a9b      	ldrh	r3, [r3, #20]
 800662e:	001a      	movs	r2, r3
 8006630:	f7ff fc99 	bl	8005f66 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(hAtc->hUart->hdmarx, DMA_IT_HT);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	681a      	ldr	r2, [r3, #0]
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	2104      	movs	r1, #4
 8006648:	438a      	bics	r2, r1
 800664a:	601a      	str	r2, [r3, #0]
}
 800664c:	46c0      	nop			@ (mov r8, r8)
 800664e:	46bd      	mov	sp, r7
 8006650:	b002      	add	sp, #8
 8006652:	bd80      	pop	{r7, pc}

08006654 <ATC_Delay>:
  * @brief  Delay function.
  * @param  Delay: delay in milisecond..
  * @retval None.
  */
void ATC_Delay(uint32_t Delay)
{
 8006654:	b580      	push	{r7, lr}
 8006656:	b082      	sub	sp, #8
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
#if ATC_RTOS == ATC_RTOS_DISABLE
  HAL_Delay(Delay);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	0018      	movs	r0, r3
 8006660:	f7fb f854 	bl	800170c <HAL_Delay>
  uint32_t d = (TX_TIMER_TICKS_PER_SECOND * Delay) / 1000;
  if (d == 0)
    d = 1;
  tx_thread_sleep(d);
#endif
}
 8006664:	46c0      	nop			@ (mov r8, r8)
 8006666:	46bd      	mov	sp, r7
 8006668:	b002      	add	sp, #8
 800666a:	bd80      	pop	{r7, pc}

0800666c <malloc>:
 800666c:	b510      	push	{r4, lr}
 800666e:	4b03      	ldr	r3, [pc, #12]	@ (800667c <malloc+0x10>)
 8006670:	0001      	movs	r1, r0
 8006672:	6818      	ldr	r0, [r3, #0]
 8006674:	f000 f830 	bl	80066d8 <_malloc_r>
 8006678:	bd10      	pop	{r4, pc}
 800667a:	46c0      	nop			@ (mov r8, r8)
 800667c:	20000010 	.word	0x20000010

08006680 <free>:
 8006680:	b510      	push	{r4, lr}
 8006682:	4b03      	ldr	r3, [pc, #12]	@ (8006690 <free+0x10>)
 8006684:	0001      	movs	r1, r0
 8006686:	6818      	ldr	r0, [r3, #0]
 8006688:	f000 f932 	bl	80068f0 <_free_r>
 800668c:	bd10      	pop	{r4, pc}
 800668e:	46c0      	nop			@ (mov r8, r8)
 8006690:	20000010 	.word	0x20000010

08006694 <sbrk_aligned>:
 8006694:	b570      	push	{r4, r5, r6, lr}
 8006696:	4e0f      	ldr	r6, [pc, #60]	@ (80066d4 <sbrk_aligned+0x40>)
 8006698:	000d      	movs	r5, r1
 800669a:	6831      	ldr	r1, [r6, #0]
 800669c:	0004      	movs	r4, r0
 800669e:	2900      	cmp	r1, #0
 80066a0:	d102      	bne.n	80066a8 <sbrk_aligned+0x14>
 80066a2:	f000 f8d5 	bl	8006850 <_sbrk_r>
 80066a6:	6030      	str	r0, [r6, #0]
 80066a8:	0029      	movs	r1, r5
 80066aa:	0020      	movs	r0, r4
 80066ac:	f000 f8d0 	bl	8006850 <_sbrk_r>
 80066b0:	1c43      	adds	r3, r0, #1
 80066b2:	d103      	bne.n	80066bc <sbrk_aligned+0x28>
 80066b4:	2501      	movs	r5, #1
 80066b6:	426d      	negs	r5, r5
 80066b8:	0028      	movs	r0, r5
 80066ba:	bd70      	pop	{r4, r5, r6, pc}
 80066bc:	2303      	movs	r3, #3
 80066be:	1cc5      	adds	r5, r0, #3
 80066c0:	439d      	bics	r5, r3
 80066c2:	42a8      	cmp	r0, r5
 80066c4:	d0f8      	beq.n	80066b8 <sbrk_aligned+0x24>
 80066c6:	1a29      	subs	r1, r5, r0
 80066c8:	0020      	movs	r0, r4
 80066ca:	f000 f8c1 	bl	8006850 <_sbrk_r>
 80066ce:	3001      	adds	r0, #1
 80066d0:	d1f2      	bne.n	80066b8 <sbrk_aligned+0x24>
 80066d2:	e7ef      	b.n	80066b4 <sbrk_aligned+0x20>
 80066d4:	20000274 	.word	0x20000274

080066d8 <_malloc_r>:
 80066d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80066da:	2203      	movs	r2, #3
 80066dc:	1ccb      	adds	r3, r1, #3
 80066de:	4393      	bics	r3, r2
 80066e0:	3308      	adds	r3, #8
 80066e2:	0005      	movs	r5, r0
 80066e4:	001f      	movs	r7, r3
 80066e6:	2b0c      	cmp	r3, #12
 80066e8:	d234      	bcs.n	8006754 <_malloc_r+0x7c>
 80066ea:	270c      	movs	r7, #12
 80066ec:	42b9      	cmp	r1, r7
 80066ee:	d833      	bhi.n	8006758 <_malloc_r+0x80>
 80066f0:	0028      	movs	r0, r5
 80066f2:	f000 f871 	bl	80067d8 <__malloc_lock>
 80066f6:	4e37      	ldr	r6, [pc, #220]	@ (80067d4 <_malloc_r+0xfc>)
 80066f8:	6833      	ldr	r3, [r6, #0]
 80066fa:	001c      	movs	r4, r3
 80066fc:	2c00      	cmp	r4, #0
 80066fe:	d12f      	bne.n	8006760 <_malloc_r+0x88>
 8006700:	0039      	movs	r1, r7
 8006702:	0028      	movs	r0, r5
 8006704:	f7ff ffc6 	bl	8006694 <sbrk_aligned>
 8006708:	0004      	movs	r4, r0
 800670a:	1c43      	adds	r3, r0, #1
 800670c:	d15f      	bne.n	80067ce <_malloc_r+0xf6>
 800670e:	6834      	ldr	r4, [r6, #0]
 8006710:	9400      	str	r4, [sp, #0]
 8006712:	9b00      	ldr	r3, [sp, #0]
 8006714:	2b00      	cmp	r3, #0
 8006716:	d14a      	bne.n	80067ae <_malloc_r+0xd6>
 8006718:	2c00      	cmp	r4, #0
 800671a:	d052      	beq.n	80067c2 <_malloc_r+0xea>
 800671c:	6823      	ldr	r3, [r4, #0]
 800671e:	0028      	movs	r0, r5
 8006720:	18e3      	adds	r3, r4, r3
 8006722:	9900      	ldr	r1, [sp, #0]
 8006724:	9301      	str	r3, [sp, #4]
 8006726:	f000 f893 	bl	8006850 <_sbrk_r>
 800672a:	9b01      	ldr	r3, [sp, #4]
 800672c:	4283      	cmp	r3, r0
 800672e:	d148      	bne.n	80067c2 <_malloc_r+0xea>
 8006730:	6823      	ldr	r3, [r4, #0]
 8006732:	0028      	movs	r0, r5
 8006734:	1aff      	subs	r7, r7, r3
 8006736:	0039      	movs	r1, r7
 8006738:	f7ff ffac 	bl	8006694 <sbrk_aligned>
 800673c:	3001      	adds	r0, #1
 800673e:	d040      	beq.n	80067c2 <_malloc_r+0xea>
 8006740:	6823      	ldr	r3, [r4, #0]
 8006742:	19db      	adds	r3, r3, r7
 8006744:	6023      	str	r3, [r4, #0]
 8006746:	6833      	ldr	r3, [r6, #0]
 8006748:	685a      	ldr	r2, [r3, #4]
 800674a:	2a00      	cmp	r2, #0
 800674c:	d133      	bne.n	80067b6 <_malloc_r+0xde>
 800674e:	9b00      	ldr	r3, [sp, #0]
 8006750:	6033      	str	r3, [r6, #0]
 8006752:	e019      	b.n	8006788 <_malloc_r+0xb0>
 8006754:	2b00      	cmp	r3, #0
 8006756:	dac9      	bge.n	80066ec <_malloc_r+0x14>
 8006758:	230c      	movs	r3, #12
 800675a:	602b      	str	r3, [r5, #0]
 800675c:	2000      	movs	r0, #0
 800675e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006760:	6821      	ldr	r1, [r4, #0]
 8006762:	1bc9      	subs	r1, r1, r7
 8006764:	d420      	bmi.n	80067a8 <_malloc_r+0xd0>
 8006766:	290b      	cmp	r1, #11
 8006768:	d90a      	bls.n	8006780 <_malloc_r+0xa8>
 800676a:	19e2      	adds	r2, r4, r7
 800676c:	6027      	str	r7, [r4, #0]
 800676e:	42a3      	cmp	r3, r4
 8006770:	d104      	bne.n	800677c <_malloc_r+0xa4>
 8006772:	6032      	str	r2, [r6, #0]
 8006774:	6863      	ldr	r3, [r4, #4]
 8006776:	6011      	str	r1, [r2, #0]
 8006778:	6053      	str	r3, [r2, #4]
 800677a:	e005      	b.n	8006788 <_malloc_r+0xb0>
 800677c:	605a      	str	r2, [r3, #4]
 800677e:	e7f9      	b.n	8006774 <_malloc_r+0x9c>
 8006780:	6862      	ldr	r2, [r4, #4]
 8006782:	42a3      	cmp	r3, r4
 8006784:	d10e      	bne.n	80067a4 <_malloc_r+0xcc>
 8006786:	6032      	str	r2, [r6, #0]
 8006788:	0028      	movs	r0, r5
 800678a:	f000 f82d 	bl	80067e8 <__malloc_unlock>
 800678e:	0020      	movs	r0, r4
 8006790:	2207      	movs	r2, #7
 8006792:	300b      	adds	r0, #11
 8006794:	1d23      	adds	r3, r4, #4
 8006796:	4390      	bics	r0, r2
 8006798:	1ac2      	subs	r2, r0, r3
 800679a:	4298      	cmp	r0, r3
 800679c:	d0df      	beq.n	800675e <_malloc_r+0x86>
 800679e:	1a1b      	subs	r3, r3, r0
 80067a0:	50a3      	str	r3, [r4, r2]
 80067a2:	e7dc      	b.n	800675e <_malloc_r+0x86>
 80067a4:	605a      	str	r2, [r3, #4]
 80067a6:	e7ef      	b.n	8006788 <_malloc_r+0xb0>
 80067a8:	0023      	movs	r3, r4
 80067aa:	6864      	ldr	r4, [r4, #4]
 80067ac:	e7a6      	b.n	80066fc <_malloc_r+0x24>
 80067ae:	9c00      	ldr	r4, [sp, #0]
 80067b0:	6863      	ldr	r3, [r4, #4]
 80067b2:	9300      	str	r3, [sp, #0]
 80067b4:	e7ad      	b.n	8006712 <_malloc_r+0x3a>
 80067b6:	001a      	movs	r2, r3
 80067b8:	685b      	ldr	r3, [r3, #4]
 80067ba:	42a3      	cmp	r3, r4
 80067bc:	d1fb      	bne.n	80067b6 <_malloc_r+0xde>
 80067be:	2300      	movs	r3, #0
 80067c0:	e7da      	b.n	8006778 <_malloc_r+0xa0>
 80067c2:	230c      	movs	r3, #12
 80067c4:	0028      	movs	r0, r5
 80067c6:	602b      	str	r3, [r5, #0]
 80067c8:	f000 f80e 	bl	80067e8 <__malloc_unlock>
 80067cc:	e7c6      	b.n	800675c <_malloc_r+0x84>
 80067ce:	6007      	str	r7, [r0, #0]
 80067d0:	e7da      	b.n	8006788 <_malloc_r+0xb0>
 80067d2:	46c0      	nop			@ (mov r8, r8)
 80067d4:	20000278 	.word	0x20000278

080067d8 <__malloc_lock>:
 80067d8:	b510      	push	{r4, lr}
 80067da:	4802      	ldr	r0, [pc, #8]	@ (80067e4 <__malloc_lock+0xc>)
 80067dc:	f000 f874 	bl	80068c8 <__retarget_lock_acquire_recursive>
 80067e0:	bd10      	pop	{r4, pc}
 80067e2:	46c0      	nop			@ (mov r8, r8)
 80067e4:	200003b8 	.word	0x200003b8

080067e8 <__malloc_unlock>:
 80067e8:	b510      	push	{r4, lr}
 80067ea:	4802      	ldr	r0, [pc, #8]	@ (80067f4 <__malloc_unlock+0xc>)
 80067ec:	f000 f86d 	bl	80068ca <__retarget_lock_release_recursive>
 80067f0:	bd10      	pop	{r4, pc}
 80067f2:	46c0      	nop			@ (mov r8, r8)
 80067f4:	200003b8 	.word	0x200003b8

080067f8 <memset>:
 80067f8:	0003      	movs	r3, r0
 80067fa:	1882      	adds	r2, r0, r2
 80067fc:	4293      	cmp	r3, r2
 80067fe:	d100      	bne.n	8006802 <memset+0xa>
 8006800:	4770      	bx	lr
 8006802:	7019      	strb	r1, [r3, #0]
 8006804:	3301      	adds	r3, #1
 8006806:	e7f9      	b.n	80067fc <memset+0x4>

08006808 <strcat>:
 8006808:	0002      	movs	r2, r0
 800680a:	b510      	push	{r4, lr}
 800680c:	7813      	ldrb	r3, [r2, #0]
 800680e:	0014      	movs	r4, r2
 8006810:	3201      	adds	r2, #1
 8006812:	2b00      	cmp	r3, #0
 8006814:	d1fa      	bne.n	800680c <strcat+0x4>
 8006816:	5cca      	ldrb	r2, [r1, r3]
 8006818:	54e2      	strb	r2, [r4, r3]
 800681a:	3301      	adds	r3, #1
 800681c:	2a00      	cmp	r2, #0
 800681e:	d1fa      	bne.n	8006816 <strcat+0xe>
 8006820:	bd10      	pop	{r4, pc}

08006822 <strstr>:
 8006822:	780a      	ldrb	r2, [r1, #0]
 8006824:	b530      	push	{r4, r5, lr}
 8006826:	2a00      	cmp	r2, #0
 8006828:	d10c      	bne.n	8006844 <strstr+0x22>
 800682a:	bd30      	pop	{r4, r5, pc}
 800682c:	429a      	cmp	r2, r3
 800682e:	d108      	bne.n	8006842 <strstr+0x20>
 8006830:	2301      	movs	r3, #1
 8006832:	5ccc      	ldrb	r4, [r1, r3]
 8006834:	2c00      	cmp	r4, #0
 8006836:	d0f8      	beq.n	800682a <strstr+0x8>
 8006838:	5cc5      	ldrb	r5, [r0, r3]
 800683a:	42a5      	cmp	r5, r4
 800683c:	d101      	bne.n	8006842 <strstr+0x20>
 800683e:	3301      	adds	r3, #1
 8006840:	e7f7      	b.n	8006832 <strstr+0x10>
 8006842:	3001      	adds	r0, #1
 8006844:	7803      	ldrb	r3, [r0, #0]
 8006846:	2b00      	cmp	r3, #0
 8006848:	d1f0      	bne.n	800682c <strstr+0xa>
 800684a:	0018      	movs	r0, r3
 800684c:	e7ed      	b.n	800682a <strstr+0x8>
	...

08006850 <_sbrk_r>:
 8006850:	2300      	movs	r3, #0
 8006852:	b570      	push	{r4, r5, r6, lr}
 8006854:	4d06      	ldr	r5, [pc, #24]	@ (8006870 <_sbrk_r+0x20>)
 8006856:	0004      	movs	r4, r0
 8006858:	0008      	movs	r0, r1
 800685a:	602b      	str	r3, [r5, #0]
 800685c:	f7fa f9dc 	bl	8000c18 <_sbrk>
 8006860:	1c43      	adds	r3, r0, #1
 8006862:	d103      	bne.n	800686c <_sbrk_r+0x1c>
 8006864:	682b      	ldr	r3, [r5, #0]
 8006866:	2b00      	cmp	r3, #0
 8006868:	d000      	beq.n	800686c <_sbrk_r+0x1c>
 800686a:	6023      	str	r3, [r4, #0]
 800686c:	bd70      	pop	{r4, r5, r6, pc}
 800686e:	46c0      	nop			@ (mov r8, r8)
 8006870:	200003b4 	.word	0x200003b4

08006874 <__errno>:
 8006874:	4b01      	ldr	r3, [pc, #4]	@ (800687c <__errno+0x8>)
 8006876:	6818      	ldr	r0, [r3, #0]
 8006878:	4770      	bx	lr
 800687a:	46c0      	nop			@ (mov r8, r8)
 800687c:	20000010 	.word	0x20000010

08006880 <__libc_init_array>:
 8006880:	b570      	push	{r4, r5, r6, lr}
 8006882:	2600      	movs	r6, #0
 8006884:	4c0c      	ldr	r4, [pc, #48]	@ (80068b8 <__libc_init_array+0x38>)
 8006886:	4d0d      	ldr	r5, [pc, #52]	@ (80068bc <__libc_init_array+0x3c>)
 8006888:	1b64      	subs	r4, r4, r5
 800688a:	10a4      	asrs	r4, r4, #2
 800688c:	42a6      	cmp	r6, r4
 800688e:	d109      	bne.n	80068a4 <__libc_init_array+0x24>
 8006890:	2600      	movs	r6, #0
 8006892:	f000 f877 	bl	8006984 <_init>
 8006896:	4c0a      	ldr	r4, [pc, #40]	@ (80068c0 <__libc_init_array+0x40>)
 8006898:	4d0a      	ldr	r5, [pc, #40]	@ (80068c4 <__libc_init_array+0x44>)
 800689a:	1b64      	subs	r4, r4, r5
 800689c:	10a4      	asrs	r4, r4, #2
 800689e:	42a6      	cmp	r6, r4
 80068a0:	d105      	bne.n	80068ae <__libc_init_array+0x2e>
 80068a2:	bd70      	pop	{r4, r5, r6, pc}
 80068a4:	00b3      	lsls	r3, r6, #2
 80068a6:	58eb      	ldr	r3, [r5, r3]
 80068a8:	4798      	blx	r3
 80068aa:	3601      	adds	r6, #1
 80068ac:	e7ee      	b.n	800688c <__libc_init_array+0xc>
 80068ae:	00b3      	lsls	r3, r6, #2
 80068b0:	58eb      	ldr	r3, [r5, r3]
 80068b2:	4798      	blx	r3
 80068b4:	3601      	adds	r6, #1
 80068b6:	e7f2      	b.n	800689e <__libc_init_array+0x1e>
 80068b8:	08006c94 	.word	0x08006c94
 80068bc:	08006c94 	.word	0x08006c94
 80068c0:	08006c98 	.word	0x08006c98
 80068c4:	08006c94 	.word	0x08006c94

080068c8 <__retarget_lock_acquire_recursive>:
 80068c8:	4770      	bx	lr

080068ca <__retarget_lock_release_recursive>:
 80068ca:	4770      	bx	lr

080068cc <strcpy>:
 80068cc:	0003      	movs	r3, r0
 80068ce:	780a      	ldrb	r2, [r1, #0]
 80068d0:	3101      	adds	r1, #1
 80068d2:	701a      	strb	r2, [r3, #0]
 80068d4:	3301      	adds	r3, #1
 80068d6:	2a00      	cmp	r2, #0
 80068d8:	d1f9      	bne.n	80068ce <strcpy+0x2>
 80068da:	4770      	bx	lr

080068dc <memcpy>:
 80068dc:	2300      	movs	r3, #0
 80068de:	b510      	push	{r4, lr}
 80068e0:	429a      	cmp	r2, r3
 80068e2:	d100      	bne.n	80068e6 <memcpy+0xa>
 80068e4:	bd10      	pop	{r4, pc}
 80068e6:	5ccc      	ldrb	r4, [r1, r3]
 80068e8:	54c4      	strb	r4, [r0, r3]
 80068ea:	3301      	adds	r3, #1
 80068ec:	e7f8      	b.n	80068e0 <memcpy+0x4>
	...

080068f0 <_free_r>:
 80068f0:	b570      	push	{r4, r5, r6, lr}
 80068f2:	0005      	movs	r5, r0
 80068f4:	1e0c      	subs	r4, r1, #0
 80068f6:	d010      	beq.n	800691a <_free_r+0x2a>
 80068f8:	3c04      	subs	r4, #4
 80068fa:	6823      	ldr	r3, [r4, #0]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	da00      	bge.n	8006902 <_free_r+0x12>
 8006900:	18e4      	adds	r4, r4, r3
 8006902:	0028      	movs	r0, r5
 8006904:	f7ff ff68 	bl	80067d8 <__malloc_lock>
 8006908:	4a1d      	ldr	r2, [pc, #116]	@ (8006980 <_free_r+0x90>)
 800690a:	6813      	ldr	r3, [r2, #0]
 800690c:	2b00      	cmp	r3, #0
 800690e:	d105      	bne.n	800691c <_free_r+0x2c>
 8006910:	6063      	str	r3, [r4, #4]
 8006912:	6014      	str	r4, [r2, #0]
 8006914:	0028      	movs	r0, r5
 8006916:	f7ff ff67 	bl	80067e8 <__malloc_unlock>
 800691a:	bd70      	pop	{r4, r5, r6, pc}
 800691c:	42a3      	cmp	r3, r4
 800691e:	d908      	bls.n	8006932 <_free_r+0x42>
 8006920:	6820      	ldr	r0, [r4, #0]
 8006922:	1821      	adds	r1, r4, r0
 8006924:	428b      	cmp	r3, r1
 8006926:	d1f3      	bne.n	8006910 <_free_r+0x20>
 8006928:	6819      	ldr	r1, [r3, #0]
 800692a:	685b      	ldr	r3, [r3, #4]
 800692c:	1809      	adds	r1, r1, r0
 800692e:	6021      	str	r1, [r4, #0]
 8006930:	e7ee      	b.n	8006910 <_free_r+0x20>
 8006932:	001a      	movs	r2, r3
 8006934:	685b      	ldr	r3, [r3, #4]
 8006936:	2b00      	cmp	r3, #0
 8006938:	d001      	beq.n	800693e <_free_r+0x4e>
 800693a:	42a3      	cmp	r3, r4
 800693c:	d9f9      	bls.n	8006932 <_free_r+0x42>
 800693e:	6811      	ldr	r1, [r2, #0]
 8006940:	1850      	adds	r0, r2, r1
 8006942:	42a0      	cmp	r0, r4
 8006944:	d10b      	bne.n	800695e <_free_r+0x6e>
 8006946:	6820      	ldr	r0, [r4, #0]
 8006948:	1809      	adds	r1, r1, r0
 800694a:	1850      	adds	r0, r2, r1
 800694c:	6011      	str	r1, [r2, #0]
 800694e:	4283      	cmp	r3, r0
 8006950:	d1e0      	bne.n	8006914 <_free_r+0x24>
 8006952:	6818      	ldr	r0, [r3, #0]
 8006954:	685b      	ldr	r3, [r3, #4]
 8006956:	1841      	adds	r1, r0, r1
 8006958:	6011      	str	r1, [r2, #0]
 800695a:	6053      	str	r3, [r2, #4]
 800695c:	e7da      	b.n	8006914 <_free_r+0x24>
 800695e:	42a0      	cmp	r0, r4
 8006960:	d902      	bls.n	8006968 <_free_r+0x78>
 8006962:	230c      	movs	r3, #12
 8006964:	602b      	str	r3, [r5, #0]
 8006966:	e7d5      	b.n	8006914 <_free_r+0x24>
 8006968:	6820      	ldr	r0, [r4, #0]
 800696a:	1821      	adds	r1, r4, r0
 800696c:	428b      	cmp	r3, r1
 800696e:	d103      	bne.n	8006978 <_free_r+0x88>
 8006970:	6819      	ldr	r1, [r3, #0]
 8006972:	685b      	ldr	r3, [r3, #4]
 8006974:	1809      	adds	r1, r1, r0
 8006976:	6021      	str	r1, [r4, #0]
 8006978:	6063      	str	r3, [r4, #4]
 800697a:	6054      	str	r4, [r2, #4]
 800697c:	e7ca      	b.n	8006914 <_free_r+0x24>
 800697e:	46c0      	nop			@ (mov r8, r8)
 8006980:	20000278 	.word	0x20000278

08006984 <_init>:
 8006984:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006986:	46c0      	nop			@ (mov r8, r8)
 8006988:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800698a:	bc08      	pop	{r3}
 800698c:	469e      	mov	lr, r3
 800698e:	4770      	bx	lr

08006990 <_fini>:
 8006990:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006992:	46c0      	nop			@ (mov r8, r8)
 8006994:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006996:	bc08      	pop	{r3}
 8006998:	469e      	mov	lr, r3
 800699a:	4770      	bx	lr
