{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1724718092874 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1724718092874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 26 21:21:32 2024 " "Processing started: Mon Aug 26 21:21:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1724718092874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1724718092874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIC1 -c MIC1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIC1 -c MIC1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1724718092874 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1724718093277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder2_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER2_4 " "Found entity 1: DECODER2_4" {  } { { "DECODER2_4.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/DECODER2_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724718093333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724718093333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder3_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER3_8 " "Found entity 1: DECODER3_8" {  } { { "DECODER3_8.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/DECODER3_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724718093335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724718093335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER_1BIT " "Found entity 1: FULL_ADDER_1BIT" {  } { { "FULL_ADDER_1BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/FULL_ADDER_1BIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724718093337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724718093337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER_8BIT " "Found entity 1: FULL_ADDER_8BIT" {  } { { "FULL_ADDER_8BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/FULL_ADDER_8BIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724718093340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724718093340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_1BIT " "Found entity 1: ULA_1BIT" {  } { { "ULA_1BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/ULA_1BIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724718093342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724718093342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_8BIT " "Found entity 1: ULA_8BIT" {  } { { "ULA_8BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/ULA_8BIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724718093344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724718093344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_32BIT " "Found entity 1: ULA_32BIT" {  } { { "ULA_32BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/ULA_32BIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724718093346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724718093346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shifter_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTER_32BIT " "Found entity 1: SHIFTER_32BIT" {  } { { "SHIFTER_32BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/SHIFTER_32BIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724718093348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724718093348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_4BIT " "Found entity 1: REGISTER_4BIT" {  } { { "REGISTER_4BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_4BIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724718093350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724718093350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_32BIT " "Found entity 1: REGISTER_32BIT" {  } { { "REGISTER_32BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_32BIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724718093352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724718093352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-SYN " "Found design unit 1: memoria-SYN" {  } { { "memoria.vhd" "" { Text "C:/Users/Aluno/Downloads/MIC1/memoria.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724718093817 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.vhd" "" { Text "C:/Users/Aluno/Downloads/MIC1/memoria.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724718093817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724718093817 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "REGISTER_32BIT " "Elaborating entity \"REGISTER_32BIT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1724718093852 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "OUT\[31..0\] " "Pin \"OUT\[31..0\]\" is missing source" {  } { { "REGISTER_32BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_32BIT.bdf" { { 592 1272 1448 608 "OUT\[31..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1724718093911 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "OUTPUT_EN " "Pin \"OUTPUT_EN\" not connected" {  } { { "REGISTER_32BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_32BIT.bdf" { { 536 -312 -144 552 "OUTPUT_EN" "" } { 600 1112 1216 616 "OUTPUT_EN" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1724718093923 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TRI inst8 " "Primitive \"TRI\" of instance \"inst8\" not used" {  } { { "REGISTER_32BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_32BIT.bdf" { { 664 1192 1240 696 "inst8" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1724718093924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER_4BIT REGISTER_4BIT:inst " "Elaborating entity \"REGISTER_4BIT\" for hierarchy \"REGISTER_4BIT:inst\"" {  } { { "REGISTER_32BIT.bdf" "inst" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_32BIT.bdf" { { 160 424 640 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1724718094064 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER_4BIT:inst7\|inst1 REGISTER_4BIT:inst7\|inst1~_emulated REGISTER_4BIT:inst7\|inst1~1 " "Register \"REGISTER_4BIT:inst7\|inst1\" is converted into an equivalent circuit using register \"REGISTER_4BIT:inst7\|inst1~_emulated\" and latch \"REGISTER_4BIT:inst7\|inst1~1\"" {  } { { "REGISTER_4BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_4BIT.bdf" { { 352 392 456 432 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1724718095752 "|REGISTER_32BIT|REGISTER_4BIT:inst7|inst1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER_4BIT:inst7\|inst2 REGISTER_4BIT:inst7\|inst2~_emulated REGISTER_4BIT:inst7\|inst2~1 " "Register \"REGISTER_4BIT:inst7\|inst2\" is converted into an equivalent circuit using register \"REGISTER_4BIT:inst7\|inst2~_emulated\" and latch \"REGISTER_4BIT:inst7\|inst2~1\"" {  } { { "REGISTER_4BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_4BIT.bdf" { { 352 496 560 432 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1724718095752 "|REGISTER_32BIT|REGISTER_4BIT:inst7|inst2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER_4BIT:inst7\|inst3 REGISTER_4BIT:inst7\|inst3~_emulated REGISTER_4BIT:inst7\|inst3~1 " "Register \"REGISTER_4BIT:inst7\|inst3\" is converted into an equivalent circuit using register \"REGISTER_4BIT:inst7\|inst3~_emulated\" and latch \"REGISTER_4BIT:inst7\|inst3~1\"" {  } { { "REGISTER_4BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_4BIT.bdf" { { 352 600 664 432 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1724718095752 "|REGISTER_32BIT|REGISTER_4BIT:inst7|inst3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER_4BIT:inst7\|inst4 REGISTER_4BIT:inst7\|inst4~_emulated REGISTER_4BIT:inst7\|inst4~1 " "Register \"REGISTER_4BIT:inst7\|inst4\" is converted into an equivalent circuit using register \"REGISTER_4BIT:inst7\|inst4~_emulated\" and latch \"REGISTER_4BIT:inst7\|inst4~1\"" {  } { { "REGISTER_4BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_4BIT.bdf" { { 352 712 776 432 "inst4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1724718095752 "|REGISTER_32BIT|REGISTER_4BIT:inst7|inst4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER_4BIT:inst5\|inst1 REGISTER_4BIT:inst5\|inst1~_emulated REGISTER_4BIT:inst5\|inst1~1 " "Register \"REGISTER_4BIT:inst5\|inst1\" is converted into an equivalent circuit using register \"REGISTER_4BIT:inst5\|inst1~_emulated\" and latch \"REGISTER_4BIT:inst5\|inst1~1\"" {  } { { "REGISTER_4BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_4BIT.bdf" { { 352 392 456 432 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1724718095752 "|REGISTER_32BIT|REGISTER_4BIT:inst5|inst1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER_4BIT:inst5\|inst2 REGISTER_4BIT:inst5\|inst2~_emulated REGISTER_4BIT:inst5\|inst2~1 " "Register \"REGISTER_4BIT:inst5\|inst2\" is converted into an equivalent circuit using register \"REGISTER_4BIT:inst5\|inst2~_emulated\" and latch \"REGISTER_4BIT:inst5\|inst2~1\"" {  } { { "REGISTER_4BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_4BIT.bdf" { { 352 496 560 432 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1724718095752 "|REGISTER_32BIT|REGISTER_4BIT:inst5|inst2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER_4BIT:inst5\|inst3 REGISTER_4BIT:inst5\|inst3~_emulated REGISTER_4BIT:inst5\|inst3~1 " "Register \"REGISTER_4BIT:inst5\|inst3\" is converted into an equivalent circuit using register \"REGISTER_4BIT:inst5\|inst3~_emulated\" and latch \"REGISTER_4BIT:inst5\|inst3~1\"" {  } { { "REGISTER_4BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_4BIT.bdf" { { 352 600 664 432 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1724718095752 "|REGISTER_32BIT|REGISTER_4BIT:inst5|inst3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER_4BIT:inst5\|inst4 REGISTER_4BIT:inst5\|inst4~_emulated REGISTER_4BIT:inst5\|inst4~1 " "Register \"REGISTER_4BIT:inst5\|inst4\" is converted into an equivalent circuit using register \"REGISTER_4BIT:inst5\|inst4~_emulated\" and latch \"REGISTER_4BIT:inst5\|inst4~1\"" {  } { { "REGISTER_4BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_4BIT.bdf" { { 352 712 776 432 "inst4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1724718095752 "|REGISTER_32BIT|REGISTER_4BIT:inst5|inst4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER_4BIT:inst3\|inst1 REGISTER_4BIT:inst3\|inst1~_emulated REGISTER_4BIT:inst3\|inst1~1 " "Register \"REGISTER_4BIT:inst3\|inst1\" is converted into an equivalent circuit using register \"REGISTER_4BIT:inst3\|inst1~_emulated\" and latch \"REGISTER_4BIT:inst3\|inst1~1\"" {  } { { "REGISTER_4BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_4BIT.bdf" { { 352 392 456 432 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1724718095752 "|REGISTER_32BIT|REGISTER_4BIT:inst3|inst1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER_4BIT:inst3\|inst2 REGISTER_4BIT:inst3\|inst2~_emulated REGISTER_4BIT:inst3\|inst2~1 " "Register \"REGISTER_4BIT:inst3\|inst2\" is converted into an equivalent circuit using register \"REGISTER_4BIT:inst3\|inst2~_emulated\" and latch \"REGISTER_4BIT:inst3\|inst2~1\"" {  } { { "REGISTER_4BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_4BIT.bdf" { { 352 496 560 432 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1724718095752 "|REGISTER_32BIT|REGISTER_4BIT:inst3|inst2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER_4BIT:inst3\|inst3 REGISTER_4BIT:inst3\|inst3~_emulated REGISTER_4BIT:inst3\|inst3~1 " "Register \"REGISTER_4BIT:inst3\|inst3\" is converted into an equivalent circuit using register \"REGISTER_4BIT:inst3\|inst3~_emulated\" and latch \"REGISTER_4BIT:inst3\|inst3~1\"" {  } { { "REGISTER_4BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_4BIT.bdf" { { 352 600 664 432 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1724718095752 "|REGISTER_32BIT|REGISTER_4BIT:inst3|inst3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER_4BIT:inst3\|inst4 REGISTER_4BIT:inst3\|inst4~_emulated REGISTER_4BIT:inst3\|inst4~1 " "Register \"REGISTER_4BIT:inst3\|inst4\" is converted into an equivalent circuit using register \"REGISTER_4BIT:inst3\|inst4~_emulated\" and latch \"REGISTER_4BIT:inst3\|inst4~1\"" {  } { { "REGISTER_4BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_4BIT.bdf" { { 352 712 776 432 "inst4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1724718095752 "|REGISTER_32BIT|REGISTER_4BIT:inst3|inst4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER_4BIT:inst1\|inst1 REGISTER_4BIT:inst1\|inst1~_emulated REGISTER_4BIT:inst1\|inst1~1 " "Register \"REGISTER_4BIT:inst1\|inst1\" is converted into an equivalent circuit using register \"REGISTER_4BIT:inst1\|inst1~_emulated\" and latch \"REGISTER_4BIT:inst1\|inst1~1\"" {  } { { "REGISTER_4BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_4BIT.bdf" { { 352 392 456 432 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1724718095752 "|REGISTER_32BIT|REGISTER_4BIT:inst1|inst1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER_4BIT:inst1\|inst2 REGISTER_4BIT:inst1\|inst2~_emulated REGISTER_4BIT:inst1\|inst2~1 " "Register \"REGISTER_4BIT:inst1\|inst2\" is converted into an equivalent circuit using register \"REGISTER_4BIT:inst1\|inst2~_emulated\" and latch \"REGISTER_4BIT:inst1\|inst2~1\"" {  } { { "REGISTER_4BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_4BIT.bdf" { { 352 496 560 432 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1724718095752 "|REGISTER_32BIT|REGISTER_4BIT:inst1|inst2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER_4BIT:inst1\|inst3 REGISTER_4BIT:inst1\|inst3~_emulated REGISTER_4BIT:inst1\|inst3~1 " "Register \"REGISTER_4BIT:inst1\|inst3\" is converted into an equivalent circuit using register \"REGISTER_4BIT:inst1\|inst3~_emulated\" and latch \"REGISTER_4BIT:inst1\|inst3~1\"" {  } { { "REGISTER_4BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_4BIT.bdf" { { 352 600 664 432 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1724718095752 "|REGISTER_32BIT|REGISTER_4BIT:inst1|inst3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER_4BIT:inst1\|inst4 REGISTER_4BIT:inst1\|inst4~_emulated REGISTER_4BIT:inst1\|inst4~1 " "Register \"REGISTER_4BIT:inst1\|inst4\" is converted into an equivalent circuit using register \"REGISTER_4BIT:inst1\|inst4~_emulated\" and latch \"REGISTER_4BIT:inst1\|inst4~1\"" {  } { { "REGISTER_4BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_4BIT.bdf" { { 352 712 776 432 "inst4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1724718095752 "|REGISTER_32BIT|REGISTER_4BIT:inst1|inst4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER_4BIT:inst6\|inst1 REGISTER_4BIT:inst6\|inst1~_emulated REGISTER_4BIT:inst6\|inst1~1 " "Register \"REGISTER_4BIT:inst6\|inst1\" is converted into an equivalent circuit using register \"REGISTER_4BIT:inst6\|inst1~_emulated\" and latch \"REGISTER_4BIT:inst6\|inst1~1\"" {  } { { "REGISTER_4BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_4BIT.bdf" { { 352 392 456 432 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1724718095752 "|REGISTER_32BIT|REGISTER_4BIT:inst6|inst1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER_4BIT:inst6\|inst2 REGISTER_4BIT:inst6\|inst2~_emulated REGISTER_4BIT:inst6\|inst2~1 " "Register \"REGISTER_4BIT:inst6\|inst2\" is converted into an equivalent circuit using register \"REGISTER_4BIT:inst6\|inst2~_emulated\" and latch \"REGISTER_4BIT:inst6\|inst2~1\"" {  } { { "REGISTER_4BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_4BIT.bdf" { { 352 496 560 432 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1724718095752 "|REGISTER_32BIT|REGISTER_4BIT:inst6|inst2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER_4BIT:inst6\|inst3 REGISTER_4BIT:inst6\|inst3~_emulated REGISTER_4BIT:inst6\|inst3~1 " "Register \"REGISTER_4BIT:inst6\|inst3\" is converted into an equivalent circuit using register \"REGISTER_4BIT:inst6\|inst3~_emulated\" and latch \"REGISTER_4BIT:inst6\|inst3~1\"" {  } { { "REGISTER_4BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_4BIT.bdf" { { 352 600 664 432 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1724718095752 "|REGISTER_32BIT|REGISTER_4BIT:inst6|inst3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER_4BIT:inst6\|inst4 REGISTER_4BIT:inst6\|inst4~_emulated REGISTER_4BIT:inst6\|inst4~1 " "Register \"REGISTER_4BIT:inst6\|inst4\" is converted into an equivalent circuit using register \"REGISTER_4BIT:inst6\|inst4~_emulated\" and latch \"REGISTER_4BIT:inst6\|inst4~1\"" {  } { { "REGISTER_4BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_4BIT.bdf" { { 352 712 776 432 "inst4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1724718095752 "|REGISTER_32BIT|REGISTER_4BIT:inst6|inst4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER_4BIT:inst4\|inst1 REGISTER_4BIT:inst4\|inst1~_emulated REGISTER_4BIT:inst4\|inst1~1 " "Register \"REGISTER_4BIT:inst4\|inst1\" is converted into an equivalent circuit using register \"REGISTER_4BIT:inst4\|inst1~_emulated\" and latch \"REGISTER_4BIT:inst4\|inst1~1\"" {  } { { "REGISTER_4BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_4BIT.bdf" { { 352 392 456 432 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1724718095752 "|REGISTER_32BIT|REGISTER_4BIT:inst4|inst1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER_4BIT:inst4\|inst2 REGISTER_4BIT:inst4\|inst2~_emulated REGISTER_4BIT:inst4\|inst2~1 " "Register \"REGISTER_4BIT:inst4\|inst2\" is converted into an equivalent circuit using register \"REGISTER_4BIT:inst4\|inst2~_emulated\" and latch \"REGISTER_4BIT:inst4\|inst2~1\"" {  } { { "REGISTER_4BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_4BIT.bdf" { { 352 496 560 432 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1724718095752 "|REGISTER_32BIT|REGISTER_4BIT:inst4|inst2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER_4BIT:inst4\|inst3 REGISTER_4BIT:inst4\|inst3~_emulated REGISTER_4BIT:inst4\|inst3~1 " "Register \"REGISTER_4BIT:inst4\|inst3\" is converted into an equivalent circuit using register \"REGISTER_4BIT:inst4\|inst3~_emulated\" and latch \"REGISTER_4BIT:inst4\|inst3~1\"" {  } { { "REGISTER_4BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_4BIT.bdf" { { 352 600 664 432 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1724718095752 "|REGISTER_32BIT|REGISTER_4BIT:inst4|inst3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER_4BIT:inst4\|inst4 REGISTER_4BIT:inst4\|inst4~_emulated REGISTER_4BIT:inst4\|inst4~1 " "Register \"REGISTER_4BIT:inst4\|inst4\" is converted into an equivalent circuit using register \"REGISTER_4BIT:inst4\|inst4~_emulated\" and latch \"REGISTER_4BIT:inst4\|inst4~1\"" {  } { { "REGISTER_4BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_4BIT.bdf" { { 352 712 776 432 "inst4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1724718095752 "|REGISTER_32BIT|REGISTER_4BIT:inst4|inst4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER_4BIT:inst2\|inst1 REGISTER_4BIT:inst2\|inst1~_emulated REGISTER_4BIT:inst2\|inst1~1 " "Register \"REGISTER_4BIT:inst2\|inst1\" is converted into an equivalent circuit using register \"REGISTER_4BIT:inst2\|inst1~_emulated\" and latch \"REGISTER_4BIT:inst2\|inst1~1\"" {  } { { "REGISTER_4BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_4BIT.bdf" { { 352 392 456 432 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1724718095752 "|REGISTER_32BIT|REGISTER_4BIT:inst2|inst1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER_4BIT:inst2\|inst2 REGISTER_4BIT:inst2\|inst2~_emulated REGISTER_4BIT:inst2\|inst2~1 " "Register \"REGISTER_4BIT:inst2\|inst2\" is converted into an equivalent circuit using register \"REGISTER_4BIT:inst2\|inst2~_emulated\" and latch \"REGISTER_4BIT:inst2\|inst2~1\"" {  } { { "REGISTER_4BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_4BIT.bdf" { { 352 496 560 432 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1724718095752 "|REGISTER_32BIT|REGISTER_4BIT:inst2|inst2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER_4BIT:inst2\|inst3 REGISTER_4BIT:inst2\|inst3~_emulated REGISTER_4BIT:inst2\|inst3~1 " "Register \"REGISTER_4BIT:inst2\|inst3\" is converted into an equivalent circuit using register \"REGISTER_4BIT:inst2\|inst3~_emulated\" and latch \"REGISTER_4BIT:inst2\|inst3~1\"" {  } { { "REGISTER_4BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_4BIT.bdf" { { 352 600 664 432 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1724718095752 "|REGISTER_32BIT|REGISTER_4BIT:inst2|inst3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER_4BIT:inst2\|inst4 REGISTER_4BIT:inst2\|inst4~_emulated REGISTER_4BIT:inst2\|inst4~1 " "Register \"REGISTER_4BIT:inst2\|inst4\" is converted into an equivalent circuit using register \"REGISTER_4BIT:inst2\|inst4~_emulated\" and latch \"REGISTER_4BIT:inst2\|inst4~1\"" {  } { { "REGISTER_4BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_4BIT.bdf" { { 352 712 776 432 "inst4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1724718095752 "|REGISTER_32BIT|REGISTER_4BIT:inst2|inst4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER_4BIT:inst\|inst1 REGISTER_4BIT:inst\|inst1~_emulated REGISTER_4BIT:inst\|inst1~1 " "Register \"REGISTER_4BIT:inst\|inst1\" is converted into an equivalent circuit using register \"REGISTER_4BIT:inst\|inst1~_emulated\" and latch \"REGISTER_4BIT:inst\|inst1~1\"" {  } { { "REGISTER_4BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_4BIT.bdf" { { 352 392 456 432 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1724718095752 "|REGISTER_32BIT|REGISTER_4BIT:inst|inst1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER_4BIT:inst\|inst2 REGISTER_4BIT:inst\|inst2~_emulated REGISTER_4BIT:inst\|inst2~1 " "Register \"REGISTER_4BIT:inst\|inst2\" is converted into an equivalent circuit using register \"REGISTER_4BIT:inst\|inst2~_emulated\" and latch \"REGISTER_4BIT:inst\|inst2~1\"" {  } { { "REGISTER_4BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_4BIT.bdf" { { 352 496 560 432 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1724718095752 "|REGISTER_32BIT|REGISTER_4BIT:inst|inst2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER_4BIT:inst\|inst3 REGISTER_4BIT:inst\|inst3~_emulated REGISTER_4BIT:inst\|inst3~1 " "Register \"REGISTER_4BIT:inst\|inst3\" is converted into an equivalent circuit using register \"REGISTER_4BIT:inst\|inst3~_emulated\" and latch \"REGISTER_4BIT:inst\|inst3~1\"" {  } { { "REGISTER_4BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_4BIT.bdf" { { 352 600 664 432 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1724718095752 "|REGISTER_32BIT|REGISTER_4BIT:inst|inst3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER_4BIT:inst\|inst4 REGISTER_4BIT:inst\|inst4~_emulated REGISTER_4BIT:inst\|inst4~1 " "Register \"REGISTER_4BIT:inst\|inst4\" is converted into an equivalent circuit using register \"REGISTER_4BIT:inst\|inst4~_emulated\" and latch \"REGISTER_4BIT:inst\|inst4~1\"" {  } { { "REGISTER_4BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_4BIT.bdf" { { 352 712 776 432 "inst4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1724718095752 "|REGISTER_32BIT|REGISTER_4BIT:inst|inst4"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1724718095752 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[31\] GND " "Pin \"OUT\[31\]\" is stuck at GND" {  } { { "REGISTER_32BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_32BIT.bdf" { { 592 1272 1448 608 "OUT\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1724718095854 "|REGISTER_32BIT|OUT[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[30\] GND " "Pin \"OUT\[30\]\" is stuck at GND" {  } { { "REGISTER_32BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_32BIT.bdf" { { 592 1272 1448 608 "OUT\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1724718095854 "|REGISTER_32BIT|OUT[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[29\] GND " "Pin \"OUT\[29\]\" is stuck at GND" {  } { { "REGISTER_32BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_32BIT.bdf" { { 592 1272 1448 608 "OUT\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1724718095854 "|REGISTER_32BIT|OUT[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[28\] GND " "Pin \"OUT\[28\]\" is stuck at GND" {  } { { "REGISTER_32BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_32BIT.bdf" { { 592 1272 1448 608 "OUT\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1724718095854 "|REGISTER_32BIT|OUT[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[27\] GND " "Pin \"OUT\[27\]\" is stuck at GND" {  } { { "REGISTER_32BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_32BIT.bdf" { { 592 1272 1448 608 "OUT\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1724718095854 "|REGISTER_32BIT|OUT[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[26\] GND " "Pin \"OUT\[26\]\" is stuck at GND" {  } { { "REGISTER_32BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_32BIT.bdf" { { 592 1272 1448 608 "OUT\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1724718095854 "|REGISTER_32BIT|OUT[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[25\] GND " "Pin \"OUT\[25\]\" is stuck at GND" {  } { { "REGISTER_32BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_32BIT.bdf" { { 592 1272 1448 608 "OUT\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1724718095854 "|REGISTER_32BIT|OUT[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[24\] GND " "Pin \"OUT\[24\]\" is stuck at GND" {  } { { "REGISTER_32BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_32BIT.bdf" { { 592 1272 1448 608 "OUT\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1724718095854 "|REGISTER_32BIT|OUT[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[23\] GND " "Pin \"OUT\[23\]\" is stuck at GND" {  } { { "REGISTER_32BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_32BIT.bdf" { { 592 1272 1448 608 "OUT\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1724718095854 "|REGISTER_32BIT|OUT[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[22\] GND " "Pin \"OUT\[22\]\" is stuck at GND" {  } { { "REGISTER_32BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_32BIT.bdf" { { 592 1272 1448 608 "OUT\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1724718095854 "|REGISTER_32BIT|OUT[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[21\] GND " "Pin \"OUT\[21\]\" is stuck at GND" {  } { { "REGISTER_32BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_32BIT.bdf" { { 592 1272 1448 608 "OUT\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1724718095854 "|REGISTER_32BIT|OUT[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[20\] GND " "Pin \"OUT\[20\]\" is stuck at GND" {  } { { "REGISTER_32BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_32BIT.bdf" { { 592 1272 1448 608 "OUT\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1724718095854 "|REGISTER_32BIT|OUT[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[19\] GND " "Pin \"OUT\[19\]\" is stuck at GND" {  } { { "REGISTER_32BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_32BIT.bdf" { { 592 1272 1448 608 "OUT\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1724718095854 "|REGISTER_32BIT|OUT[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[18\] GND " "Pin \"OUT\[18\]\" is stuck at GND" {  } { { "REGISTER_32BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_32BIT.bdf" { { 592 1272 1448 608 "OUT\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1724718095854 "|REGISTER_32BIT|OUT[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[17\] GND " "Pin \"OUT\[17\]\" is stuck at GND" {  } { { "REGISTER_32BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_32BIT.bdf" { { 592 1272 1448 608 "OUT\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1724718095854 "|REGISTER_32BIT|OUT[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[16\] GND " "Pin \"OUT\[16\]\" is stuck at GND" {  } { { "REGISTER_32BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_32BIT.bdf" { { 592 1272 1448 608 "OUT\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1724718095854 "|REGISTER_32BIT|OUT[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[15\] GND " "Pin \"OUT\[15\]\" is stuck at GND" {  } { { "REGISTER_32BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_32BIT.bdf" { { 592 1272 1448 608 "OUT\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1724718095854 "|REGISTER_32BIT|OUT[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[14\] GND " "Pin \"OUT\[14\]\" is stuck at GND" {  } { { "REGISTER_32BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_32BIT.bdf" { { 592 1272 1448 608 "OUT\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1724718095854 "|REGISTER_32BIT|OUT[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[13\] GND " "Pin \"OUT\[13\]\" is stuck at GND" {  } { { "REGISTER_32BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_32BIT.bdf" { { 592 1272 1448 608 "OUT\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1724718095854 "|REGISTER_32BIT|OUT[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[12\] GND " "Pin \"OUT\[12\]\" is stuck at GND" {  } { { "REGISTER_32BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_32BIT.bdf" { { 592 1272 1448 608 "OUT\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1724718095854 "|REGISTER_32BIT|OUT[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[11\] GND " "Pin \"OUT\[11\]\" is stuck at GND" {  } { { "REGISTER_32BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_32BIT.bdf" { { 592 1272 1448 608 "OUT\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1724718095854 "|REGISTER_32BIT|OUT[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[10\] GND " "Pin \"OUT\[10\]\" is stuck at GND" {  } { { "REGISTER_32BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_32BIT.bdf" { { 592 1272 1448 608 "OUT\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1724718095854 "|REGISTER_32BIT|OUT[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[9\] GND " "Pin \"OUT\[9\]\" is stuck at GND" {  } { { "REGISTER_32BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_32BIT.bdf" { { 592 1272 1448 608 "OUT\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1724718095854 "|REGISTER_32BIT|OUT[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[8\] GND " "Pin \"OUT\[8\]\" is stuck at GND" {  } { { "REGISTER_32BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_32BIT.bdf" { { 592 1272 1448 608 "OUT\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1724718095854 "|REGISTER_32BIT|OUT[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[7\] GND " "Pin \"OUT\[7\]\" is stuck at GND" {  } { { "REGISTER_32BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_32BIT.bdf" { { 592 1272 1448 608 "OUT\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1724718095854 "|REGISTER_32BIT|OUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[6\] GND " "Pin \"OUT\[6\]\" is stuck at GND" {  } { { "REGISTER_32BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_32BIT.bdf" { { 592 1272 1448 608 "OUT\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1724718095854 "|REGISTER_32BIT|OUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[5\] GND " "Pin \"OUT\[5\]\" is stuck at GND" {  } { { "REGISTER_32BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_32BIT.bdf" { { 592 1272 1448 608 "OUT\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1724718095854 "|REGISTER_32BIT|OUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[4\] GND " "Pin \"OUT\[4\]\" is stuck at GND" {  } { { "REGISTER_32BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_32BIT.bdf" { { 592 1272 1448 608 "OUT\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1724718095854 "|REGISTER_32BIT|OUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[3\] GND " "Pin \"OUT\[3\]\" is stuck at GND" {  } { { "REGISTER_32BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_32BIT.bdf" { { 592 1272 1448 608 "OUT\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1724718095854 "|REGISTER_32BIT|OUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[2\] GND " "Pin \"OUT\[2\]\" is stuck at GND" {  } { { "REGISTER_32BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_32BIT.bdf" { { 592 1272 1448 608 "OUT\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1724718095854 "|REGISTER_32BIT|OUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[1\] GND " "Pin \"OUT\[1\]\" is stuck at GND" {  } { { "REGISTER_32BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_32BIT.bdf" { { 592 1272 1448 608 "OUT\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1724718095854 "|REGISTER_32BIT|OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[0\] GND " "Pin \"OUT\[0\]\" is stuck at GND" {  } { { "REGISTER_32BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_32BIT.bdf" { { 592 1272 1448 608 "OUT\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1724718095854 "|REGISTER_32BIT|OUT[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1724718095854 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1724718097352 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1724718097352 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OUTPUT_EN " "No output dependent on input pin \"OUTPUT_EN\"" {  } { { "REGISTER_32BIT.bdf" "" { Schematic "C:/Users/Aluno/Downloads/MIC1/REGISTER_32BIT.bdf" { { 536 -312 -144 552 "OUTPUT_EN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1724718098466 "|REGISTER_32BIT|OUTPUT_EN"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1724718098466 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "295 " "Implemented 295 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "102 " "Implemented 102 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1724718098468 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1724718098468 ""} { "Info" "ICUT_CUT_TM_LCELLS" "97 " "Implemented 97 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1724718098468 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1724718098468 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4657 " "Peak virtual memory: 4657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1724718098509 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 26 21:21:38 2024 " "Processing ended: Mon Aug 26 21:21:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1724718098509 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1724718098509 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1724718098509 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1724718098509 ""}
