/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* P3_3 */
.set P3_3__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set P3_3__0__MASK, 0x04
.set P3_3__0__PC, CYREG_PRT12_PC2
.set P3_3__0__PORT, 12
.set P3_3__0__SHIFT, 2
.set P3_3__AG, CYREG_PRT12_AG
.set P3_3__BIE, CYREG_PRT12_BIE
.set P3_3__BIT_MASK, CYREG_PRT12_BIT_MASK
.set P3_3__BYP, CYREG_PRT12_BYP
.set P3_3__DM0, CYREG_PRT12_DM0
.set P3_3__DM1, CYREG_PRT12_DM1
.set P3_3__DM2, CYREG_PRT12_DM2
.set P3_3__DR, CYREG_PRT12_DR
.set P3_3__INP_DIS, CYREG_PRT12_INP_DIS
.set P3_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set P3_3__MASK, 0x04
.set P3_3__PORT, 12
.set P3_3__PRT, CYREG_PRT12_PRT
.set P3_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set P3_3__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set P3_3__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set P3_3__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set P3_3__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set P3_3__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set P3_3__PS, CYREG_PRT12_PS
.set P3_3__SHIFT, 2
.set P3_3__SIO_CFG, CYREG_PRT12_SIO_CFG
.set P3_3__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set P3_3__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set P3_3__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set P3_3__SLW, CYREG_PRT12_SLW

/* P3_4 */
.set P3_4__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set P3_4__0__MASK, 0x08
.set P3_4__0__PC, CYREG_PRT12_PC3
.set P3_4__0__PORT, 12
.set P3_4__0__SHIFT, 3
.set P3_4__AG, CYREG_PRT12_AG
.set P3_4__BIE, CYREG_PRT12_BIE
.set P3_4__BIT_MASK, CYREG_PRT12_BIT_MASK
.set P3_4__BYP, CYREG_PRT12_BYP
.set P3_4__DM0, CYREG_PRT12_DM0
.set P3_4__DM1, CYREG_PRT12_DM1
.set P3_4__DM2, CYREG_PRT12_DM2
.set P3_4__DR, CYREG_PRT12_DR
.set P3_4__INP_DIS, CYREG_PRT12_INP_DIS
.set P3_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set P3_4__MASK, 0x08
.set P3_4__PORT, 12
.set P3_4__PRT, CYREG_PRT12_PRT
.set P3_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set P3_4__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set P3_4__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set P3_4__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set P3_4__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set P3_4__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set P3_4__PS, CYREG_PRT12_PS
.set P3_4__SHIFT, 3
.set P3_4__SIO_CFG, CYREG_PRT12_SIO_CFG
.set P3_4__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set P3_4__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set P3_4__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set P3_4__SLW, CYREG_PRT12_SLW

/* P3_5 */
.set P3_5__0__INTTYPE, CYREG_PICU4_INTTYPE0
.set P3_5__0__MASK, 0x01
.set P3_5__0__PC, CYREG_PRT4_PC0
.set P3_5__0__PORT, 4
.set P3_5__0__SHIFT, 0
.set P3_5__AG, CYREG_PRT4_AG
.set P3_5__AMUX, CYREG_PRT4_AMUX
.set P3_5__BIE, CYREG_PRT4_BIE
.set P3_5__BIT_MASK, CYREG_PRT4_BIT_MASK
.set P3_5__BYP, CYREG_PRT4_BYP
.set P3_5__CTL, CYREG_PRT4_CTL
.set P3_5__DM0, CYREG_PRT4_DM0
.set P3_5__DM1, CYREG_PRT4_DM1
.set P3_5__DM2, CYREG_PRT4_DM2
.set P3_5__DR, CYREG_PRT4_DR
.set P3_5__INP_DIS, CYREG_PRT4_INP_DIS
.set P3_5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set P3_5__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set P3_5__LCD_EN, CYREG_PRT4_LCD_EN
.set P3_5__MASK, 0x01
.set P3_5__PORT, 4
.set P3_5__PRT, CYREG_PRT4_PRT
.set P3_5__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set P3_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set P3_5__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set P3_5__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set P3_5__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set P3_5__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set P3_5__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set P3_5__PS, CYREG_PRT4_PS
.set P3_5__SHIFT, 0
.set P3_5__SLW, CYREG_PRT4_SLW

/* P3_6 */
.set P3_6__0__INTTYPE, CYREG_PICU4_INTTYPE1
.set P3_6__0__MASK, 0x02
.set P3_6__0__PC, CYREG_PRT4_PC1
.set P3_6__0__PORT, 4
.set P3_6__0__SHIFT, 1
.set P3_6__AG, CYREG_PRT4_AG
.set P3_6__AMUX, CYREG_PRT4_AMUX
.set P3_6__BIE, CYREG_PRT4_BIE
.set P3_6__BIT_MASK, CYREG_PRT4_BIT_MASK
.set P3_6__BYP, CYREG_PRT4_BYP
.set P3_6__CTL, CYREG_PRT4_CTL
.set P3_6__DM0, CYREG_PRT4_DM0
.set P3_6__DM1, CYREG_PRT4_DM1
.set P3_6__DM2, CYREG_PRT4_DM2
.set P3_6__DR, CYREG_PRT4_DR
.set P3_6__INP_DIS, CYREG_PRT4_INP_DIS
.set P3_6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set P3_6__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set P3_6__LCD_EN, CYREG_PRT4_LCD_EN
.set P3_6__MASK, 0x02
.set P3_6__PORT, 4
.set P3_6__PRT, CYREG_PRT4_PRT
.set P3_6__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set P3_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set P3_6__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set P3_6__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set P3_6__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set P3_6__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set P3_6__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set P3_6__PS, CYREG_PRT4_PS
.set P3_6__SHIFT, 1
.set P3_6__SLW, CYREG_PRT4_SLW

/* P3_7 */
.set P3_7__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set P3_7__0__MASK, 0x01
.set P3_7__0__PC, CYREG_PRT0_PC0
.set P3_7__0__PORT, 0
.set P3_7__0__SHIFT, 0
.set P3_7__AG, CYREG_PRT0_AG
.set P3_7__AMUX, CYREG_PRT0_AMUX
.set P3_7__BIE, CYREG_PRT0_BIE
.set P3_7__BIT_MASK, CYREG_PRT0_BIT_MASK
.set P3_7__BYP, CYREG_PRT0_BYP
.set P3_7__CTL, CYREG_PRT0_CTL
.set P3_7__DM0, CYREG_PRT0_DM0
.set P3_7__DM1, CYREG_PRT0_DM1
.set P3_7__DM2, CYREG_PRT0_DM2
.set P3_7__DR, CYREG_PRT0_DR
.set P3_7__INP_DIS, CYREG_PRT0_INP_DIS
.set P3_7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set P3_7__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set P3_7__LCD_EN, CYREG_PRT0_LCD_EN
.set P3_7__MASK, 0x01
.set P3_7__PORT, 0
.set P3_7__PRT, CYREG_PRT0_PRT
.set P3_7__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set P3_7__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set P3_7__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set P3_7__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set P3_7__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set P3_7__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set P3_7__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set P3_7__PS, CYREG_PRT0_PS
.set P3_7__SHIFT, 0
.set P3_7__SLW, CYREG_PRT0_SLW

/* P3_8 */
.set P3_8__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set P3_8__0__MASK, 0x02
.set P3_8__0__PC, CYREG_PRT0_PC1
.set P3_8__0__PORT, 0
.set P3_8__0__SHIFT, 1
.set P3_8__AG, CYREG_PRT0_AG
.set P3_8__AMUX, CYREG_PRT0_AMUX
.set P3_8__BIE, CYREG_PRT0_BIE
.set P3_8__BIT_MASK, CYREG_PRT0_BIT_MASK
.set P3_8__BYP, CYREG_PRT0_BYP
.set P3_8__CTL, CYREG_PRT0_CTL
.set P3_8__DM0, CYREG_PRT0_DM0
.set P3_8__DM1, CYREG_PRT0_DM1
.set P3_8__DM2, CYREG_PRT0_DM2
.set P3_8__DR, CYREG_PRT0_DR
.set P3_8__INP_DIS, CYREG_PRT0_INP_DIS
.set P3_8__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set P3_8__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set P3_8__LCD_EN, CYREG_PRT0_LCD_EN
.set P3_8__MASK, 0x02
.set P3_8__PORT, 0
.set P3_8__PRT, CYREG_PRT0_PRT
.set P3_8__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set P3_8__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set P3_8__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set P3_8__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set P3_8__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set P3_8__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set P3_8__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set P3_8__PS, CYREG_PRT0_PS
.set P3_8__SHIFT, 1
.set P3_8__SLW, CYREG_PRT0_SLW

/* P3_9 */
.set P3_9__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set P3_9__0__MASK, 0x04
.set P3_9__0__PC, CYREG_PRT0_PC2
.set P3_9__0__PORT, 0
.set P3_9__0__SHIFT, 2
.set P3_9__AG, CYREG_PRT0_AG
.set P3_9__AMUX, CYREG_PRT0_AMUX
.set P3_9__BIE, CYREG_PRT0_BIE
.set P3_9__BIT_MASK, CYREG_PRT0_BIT_MASK
.set P3_9__BYP, CYREG_PRT0_BYP
.set P3_9__CTL, CYREG_PRT0_CTL
.set P3_9__DM0, CYREG_PRT0_DM0
.set P3_9__DM1, CYREG_PRT0_DM1
.set P3_9__DM2, CYREG_PRT0_DM2
.set P3_9__DR, CYREG_PRT0_DR
.set P3_9__INP_DIS, CYREG_PRT0_INP_DIS
.set P3_9__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set P3_9__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set P3_9__LCD_EN, CYREG_PRT0_LCD_EN
.set P3_9__MASK, 0x04
.set P3_9__PORT, 0
.set P3_9__PRT, CYREG_PRT0_PRT
.set P3_9__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set P3_9__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set P3_9__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set P3_9__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set P3_9__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set P3_9__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set P3_9__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set P3_9__PS, CYREG_PRT0_PS
.set P3_9__SHIFT, 2
.set P3_9__SLW, CYREG_PRT0_SLW

/* P4_3 */
.set P4_3__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set P4_3__0__MASK, 0x01
.set P4_3__0__PC, CYREG_IO_PC_PRT15_PC0
.set P4_3__0__PORT, 15
.set P4_3__0__SHIFT, 0
.set P4_3__AG, CYREG_PRT15_AG
.set P4_3__AMUX, CYREG_PRT15_AMUX
.set P4_3__BIE, CYREG_PRT15_BIE
.set P4_3__BIT_MASK, CYREG_PRT15_BIT_MASK
.set P4_3__BYP, CYREG_PRT15_BYP
.set P4_3__CTL, CYREG_PRT15_CTL
.set P4_3__DM0, CYREG_PRT15_DM0
.set P4_3__DM1, CYREG_PRT15_DM1
.set P4_3__DM2, CYREG_PRT15_DM2
.set P4_3__DR, CYREG_PRT15_DR
.set P4_3__INP_DIS, CYREG_PRT15_INP_DIS
.set P4_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set P4_3__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set P4_3__LCD_EN, CYREG_PRT15_LCD_EN
.set P4_3__MASK, 0x01
.set P4_3__PORT, 15
.set P4_3__PRT, CYREG_PRT15_PRT
.set P4_3__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set P4_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set P4_3__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set P4_3__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set P4_3__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set P4_3__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set P4_3__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set P4_3__PS, CYREG_PRT15_PS
.set P4_3__SHIFT, 0
.set P4_3__SLW, CYREG_PRT15_SLW

/* P4_4 */
.set P4_4__0__INTTYPE, CYREG_PICU15_INTTYPE1
.set P4_4__0__MASK, 0x02
.set P4_4__0__PC, CYREG_IO_PC_PRT15_PC1
.set P4_4__0__PORT, 15
.set P4_4__0__SHIFT, 1
.set P4_4__AG, CYREG_PRT15_AG
.set P4_4__AMUX, CYREG_PRT15_AMUX
.set P4_4__BIE, CYREG_PRT15_BIE
.set P4_4__BIT_MASK, CYREG_PRT15_BIT_MASK
.set P4_4__BYP, CYREG_PRT15_BYP
.set P4_4__CTL, CYREG_PRT15_CTL
.set P4_4__DM0, CYREG_PRT15_DM0
.set P4_4__DM1, CYREG_PRT15_DM1
.set P4_4__DM2, CYREG_PRT15_DM2
.set P4_4__DR, CYREG_PRT15_DR
.set P4_4__INP_DIS, CYREG_PRT15_INP_DIS
.set P4_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set P4_4__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set P4_4__LCD_EN, CYREG_PRT15_LCD_EN
.set P4_4__MASK, 0x02
.set P4_4__PORT, 15
.set P4_4__PRT, CYREG_PRT15_PRT
.set P4_4__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set P4_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set P4_4__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set P4_4__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set P4_4__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set P4_4__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set P4_4__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set P4_4__PS, CYREG_PRT15_PS
.set P4_4__SHIFT, 1
.set P4_4__SLW, CYREG_PRT15_SLW

/* P4_5 */
.set P4_5__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set P4_5__0__MASK, 0x01
.set P4_5__0__PC, CYREG_PRT3_PC0
.set P4_5__0__PORT, 3
.set P4_5__0__SHIFT, 0
.set P4_5__AG, CYREG_PRT3_AG
.set P4_5__AMUX, CYREG_PRT3_AMUX
.set P4_5__BIE, CYREG_PRT3_BIE
.set P4_5__BIT_MASK, CYREG_PRT3_BIT_MASK
.set P4_5__BYP, CYREG_PRT3_BYP
.set P4_5__CTL, CYREG_PRT3_CTL
.set P4_5__DM0, CYREG_PRT3_DM0
.set P4_5__DM1, CYREG_PRT3_DM1
.set P4_5__DM2, CYREG_PRT3_DM2
.set P4_5__DR, CYREG_PRT3_DR
.set P4_5__INP_DIS, CYREG_PRT3_INP_DIS
.set P4_5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set P4_5__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set P4_5__LCD_EN, CYREG_PRT3_LCD_EN
.set P4_5__MASK, 0x01
.set P4_5__PORT, 3
.set P4_5__PRT, CYREG_PRT3_PRT
.set P4_5__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set P4_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set P4_5__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set P4_5__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set P4_5__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set P4_5__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set P4_5__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set P4_5__PS, CYREG_PRT3_PS
.set P4_5__SHIFT, 0
.set P4_5__SLW, CYREG_PRT3_SLW

/* P4_6 */
.set P4_6__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set P4_6__0__MASK, 0x02
.set P4_6__0__PC, CYREG_PRT3_PC1
.set P4_6__0__PORT, 3
.set P4_6__0__SHIFT, 1
.set P4_6__AG, CYREG_PRT3_AG
.set P4_6__AMUX, CYREG_PRT3_AMUX
.set P4_6__BIE, CYREG_PRT3_BIE
.set P4_6__BIT_MASK, CYREG_PRT3_BIT_MASK
.set P4_6__BYP, CYREG_PRT3_BYP
.set P4_6__CTL, CYREG_PRT3_CTL
.set P4_6__DM0, CYREG_PRT3_DM0
.set P4_6__DM1, CYREG_PRT3_DM1
.set P4_6__DM2, CYREG_PRT3_DM2
.set P4_6__DR, CYREG_PRT3_DR
.set P4_6__INP_DIS, CYREG_PRT3_INP_DIS
.set P4_6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set P4_6__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set P4_6__LCD_EN, CYREG_PRT3_LCD_EN
.set P4_6__MASK, 0x02
.set P4_6__PORT, 3
.set P4_6__PRT, CYREG_PRT3_PRT
.set P4_6__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set P4_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set P4_6__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set P4_6__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set P4_6__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set P4_6__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set P4_6__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set P4_6__PS, CYREG_PRT3_PS
.set P4_6__SHIFT, 1
.set P4_6__SLW, CYREG_PRT3_SLW

/* P4_7 */
.set P4_7__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set P4_7__0__MASK, 0x04
.set P4_7__0__PC, CYREG_PRT3_PC2
.set P4_7__0__PORT, 3
.set P4_7__0__SHIFT, 2
.set P4_7__AG, CYREG_PRT3_AG
.set P4_7__AMUX, CYREG_PRT3_AMUX
.set P4_7__BIE, CYREG_PRT3_BIE
.set P4_7__BIT_MASK, CYREG_PRT3_BIT_MASK
.set P4_7__BYP, CYREG_PRT3_BYP
.set P4_7__CTL, CYREG_PRT3_CTL
.set P4_7__DM0, CYREG_PRT3_DM0
.set P4_7__DM1, CYREG_PRT3_DM1
.set P4_7__DM2, CYREG_PRT3_DM2
.set P4_7__DR, CYREG_PRT3_DR
.set P4_7__INP_DIS, CYREG_PRT3_INP_DIS
.set P4_7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set P4_7__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set P4_7__LCD_EN, CYREG_PRT3_LCD_EN
.set P4_7__MASK, 0x04
.set P4_7__PORT, 3
.set P4_7__PRT, CYREG_PRT3_PRT
.set P4_7__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set P4_7__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set P4_7__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set P4_7__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set P4_7__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set P4_7__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set P4_7__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set P4_7__PS, CYREG_PRT3_PS
.set P4_7__SHIFT, 2
.set P4_7__SLW, CYREG_PRT3_SLW

/* P4_8 */
.set P4_8__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set P4_8__0__MASK, 0x08
.set P4_8__0__PC, CYREG_PRT3_PC3
.set P4_8__0__PORT, 3
.set P4_8__0__SHIFT, 3
.set P4_8__AG, CYREG_PRT3_AG
.set P4_8__AMUX, CYREG_PRT3_AMUX
.set P4_8__BIE, CYREG_PRT3_BIE
.set P4_8__BIT_MASK, CYREG_PRT3_BIT_MASK
.set P4_8__BYP, CYREG_PRT3_BYP
.set P4_8__CTL, CYREG_PRT3_CTL
.set P4_8__DM0, CYREG_PRT3_DM0
.set P4_8__DM1, CYREG_PRT3_DM1
.set P4_8__DM2, CYREG_PRT3_DM2
.set P4_8__DR, CYREG_PRT3_DR
.set P4_8__INP_DIS, CYREG_PRT3_INP_DIS
.set P4_8__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set P4_8__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set P4_8__LCD_EN, CYREG_PRT3_LCD_EN
.set P4_8__MASK, 0x08
.set P4_8__PORT, 3
.set P4_8__PRT, CYREG_PRT3_PRT
.set P4_8__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set P4_8__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set P4_8__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set P4_8__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set P4_8__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set P4_8__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set P4_8__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set P4_8__PS, CYREG_PRT3_PS
.set P4_8__SHIFT, 3
.set P4_8__SLW, CYREG_PRT3_SLW

/* P4_9 */
.set P4_9__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set P4_9__0__MASK, 0x10
.set P4_9__0__PC, CYREG_PRT3_PC4
.set P4_9__0__PORT, 3
.set P4_9__0__SHIFT, 4
.set P4_9__AG, CYREG_PRT3_AG
.set P4_9__AMUX, CYREG_PRT3_AMUX
.set P4_9__BIE, CYREG_PRT3_BIE
.set P4_9__BIT_MASK, CYREG_PRT3_BIT_MASK
.set P4_9__BYP, CYREG_PRT3_BYP
.set P4_9__CTL, CYREG_PRT3_CTL
.set P4_9__DM0, CYREG_PRT3_DM0
.set P4_9__DM1, CYREG_PRT3_DM1
.set P4_9__DM2, CYREG_PRT3_DM2
.set P4_9__DR, CYREG_PRT3_DR
.set P4_9__INP_DIS, CYREG_PRT3_INP_DIS
.set P4_9__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set P4_9__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set P4_9__LCD_EN, CYREG_PRT3_LCD_EN
.set P4_9__MASK, 0x10
.set P4_9__PORT, 3
.set P4_9__PRT, CYREG_PRT3_PRT
.set P4_9__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set P4_9__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set P4_9__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set P4_9__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set P4_9__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set P4_9__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set P4_9__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set P4_9__PS, CYREG_PRT3_PS
.set P4_9__SHIFT, 4
.set P4_9__SLW, CYREG_PRT3_SLW

/* I2C_1 */
.set I2C_1_I2C_FF__ADR, CYREG_I2C_ADR
.set I2C_1_I2C_FF__CFG, CYREG_I2C_CFG
.set I2C_1_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2C_1_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2C_1_I2C_FF__CSR, CYREG_I2C_CSR
.set I2C_1_I2C_FF__D, CYREG_I2C_D
.set I2C_1_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2C_1_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2C_1_I2C_FF__PM_ACT_MSK, 0x04
.set I2C_1_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2C_1_I2C_FF__PM_STBY_MSK, 0x04
.set I2C_1_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2C_1_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2C_1_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2C_1_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2C_1_I2C_FF__XCFG, CYREG_I2C_XCFG
.set I2C_1_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_1_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_1_I2C_IRQ__INTC_MASK, 0x8000
.set I2C_1_I2C_IRQ__INTC_NUMBER, 15
.set I2C_1_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_1_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2C_1_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_1_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* P3_10 */
.set P3_10__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set P3_10__0__MASK, 0x08
.set P3_10__0__PC, CYREG_PRT0_PC3
.set P3_10__0__PORT, 0
.set P3_10__0__SHIFT, 3
.set P3_10__AG, CYREG_PRT0_AG
.set P3_10__AMUX, CYREG_PRT0_AMUX
.set P3_10__BIE, CYREG_PRT0_BIE
.set P3_10__BIT_MASK, CYREG_PRT0_BIT_MASK
.set P3_10__BYP, CYREG_PRT0_BYP
.set P3_10__CTL, CYREG_PRT0_CTL
.set P3_10__DM0, CYREG_PRT0_DM0
.set P3_10__DM1, CYREG_PRT0_DM1
.set P3_10__DM2, CYREG_PRT0_DM2
.set P3_10__DR, CYREG_PRT0_DR
.set P3_10__INP_DIS, CYREG_PRT0_INP_DIS
.set P3_10__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set P3_10__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set P3_10__LCD_EN, CYREG_PRT0_LCD_EN
.set P3_10__MASK, 0x08
.set P3_10__PORT, 0
.set P3_10__PRT, CYREG_PRT0_PRT
.set P3_10__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set P3_10__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set P3_10__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set P3_10__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set P3_10__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set P3_10__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set P3_10__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set P3_10__PS, CYREG_PRT0_PS
.set P3_10__SHIFT, 3
.set P3_10__SLW, CYREG_PRT0_SLW

/* P3_11 */
.set P3_11__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set P3_11__0__MASK, 0x10
.set P3_11__0__PC, CYREG_PRT0_PC4
.set P3_11__0__PORT, 0
.set P3_11__0__SHIFT, 4
.set P3_11__AG, CYREG_PRT0_AG
.set P3_11__AMUX, CYREG_PRT0_AMUX
.set P3_11__BIE, CYREG_PRT0_BIE
.set P3_11__BIT_MASK, CYREG_PRT0_BIT_MASK
.set P3_11__BYP, CYREG_PRT0_BYP
.set P3_11__CTL, CYREG_PRT0_CTL
.set P3_11__DM0, CYREG_PRT0_DM0
.set P3_11__DM1, CYREG_PRT0_DM1
.set P3_11__DM2, CYREG_PRT0_DM2
.set P3_11__DR, CYREG_PRT0_DR
.set P3_11__INP_DIS, CYREG_PRT0_INP_DIS
.set P3_11__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set P3_11__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set P3_11__LCD_EN, CYREG_PRT0_LCD_EN
.set P3_11__MASK, 0x10
.set P3_11__PORT, 0
.set P3_11__PRT, CYREG_PRT0_PRT
.set P3_11__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set P3_11__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set P3_11__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set P3_11__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set P3_11__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set P3_11__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set P3_11__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set P3_11__PS, CYREG_PRT0_PS
.set P3_11__SHIFT, 4
.set P3_11__SLW, CYREG_PRT0_SLW

/* P3_12 */
.set P3_12__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set P3_12__0__MASK, 0x20
.set P3_12__0__PC, CYREG_PRT0_PC5
.set P3_12__0__PORT, 0
.set P3_12__0__SHIFT, 5
.set P3_12__AG, CYREG_PRT0_AG
.set P3_12__AMUX, CYREG_PRT0_AMUX
.set P3_12__BIE, CYREG_PRT0_BIE
.set P3_12__BIT_MASK, CYREG_PRT0_BIT_MASK
.set P3_12__BYP, CYREG_PRT0_BYP
.set P3_12__CTL, CYREG_PRT0_CTL
.set P3_12__DM0, CYREG_PRT0_DM0
.set P3_12__DM1, CYREG_PRT0_DM1
.set P3_12__DM2, CYREG_PRT0_DM2
.set P3_12__DR, CYREG_PRT0_DR
.set P3_12__INP_DIS, CYREG_PRT0_INP_DIS
.set P3_12__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set P3_12__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set P3_12__LCD_EN, CYREG_PRT0_LCD_EN
.set P3_12__MASK, 0x20
.set P3_12__PORT, 0
.set P3_12__PRT, CYREG_PRT0_PRT
.set P3_12__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set P3_12__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set P3_12__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set P3_12__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set P3_12__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set P3_12__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set P3_12__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set P3_12__PS, CYREG_PRT0_PS
.set P3_12__SHIFT, 5
.set P3_12__SLW, CYREG_PRT0_SLW

/* P3_13 */
.set P3_13__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set P3_13__0__MASK, 0x40
.set P3_13__0__PC, CYREG_PRT0_PC6
.set P3_13__0__PORT, 0
.set P3_13__0__SHIFT, 6
.set P3_13__AG, CYREG_PRT0_AG
.set P3_13__AMUX, CYREG_PRT0_AMUX
.set P3_13__BIE, CYREG_PRT0_BIE
.set P3_13__BIT_MASK, CYREG_PRT0_BIT_MASK
.set P3_13__BYP, CYREG_PRT0_BYP
.set P3_13__CTL, CYREG_PRT0_CTL
.set P3_13__DM0, CYREG_PRT0_DM0
.set P3_13__DM1, CYREG_PRT0_DM1
.set P3_13__DM2, CYREG_PRT0_DM2
.set P3_13__DR, CYREG_PRT0_DR
.set P3_13__INP_DIS, CYREG_PRT0_INP_DIS
.set P3_13__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set P3_13__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set P3_13__LCD_EN, CYREG_PRT0_LCD_EN
.set P3_13__MASK, 0x40
.set P3_13__PORT, 0
.set P3_13__PRT, CYREG_PRT0_PRT
.set P3_13__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set P3_13__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set P3_13__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set P3_13__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set P3_13__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set P3_13__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set P3_13__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set P3_13__PS, CYREG_PRT0_PS
.set P3_13__SHIFT, 6
.set P3_13__SLW, CYREG_PRT0_SLW

/* P3_14 */
.set P3_14__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set P3_14__0__MASK, 0x80
.set P3_14__0__PC, CYREG_PRT0_PC7
.set P3_14__0__PORT, 0
.set P3_14__0__SHIFT, 7
.set P3_14__AG, CYREG_PRT0_AG
.set P3_14__AMUX, CYREG_PRT0_AMUX
.set P3_14__BIE, CYREG_PRT0_BIE
.set P3_14__BIT_MASK, CYREG_PRT0_BIT_MASK
.set P3_14__BYP, CYREG_PRT0_BYP
.set P3_14__CTL, CYREG_PRT0_CTL
.set P3_14__DM0, CYREG_PRT0_DM0
.set P3_14__DM1, CYREG_PRT0_DM1
.set P3_14__DM2, CYREG_PRT0_DM2
.set P3_14__DR, CYREG_PRT0_DR
.set P3_14__INP_DIS, CYREG_PRT0_INP_DIS
.set P3_14__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set P3_14__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set P3_14__LCD_EN, CYREG_PRT0_LCD_EN
.set P3_14__MASK, 0x80
.set P3_14__PORT, 0
.set P3_14__PRT, CYREG_PRT0_PRT
.set P3_14__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set P3_14__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set P3_14__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set P3_14__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set P3_14__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set P3_14__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set P3_14__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set P3_14__PS, CYREG_PRT0_PS
.set P3_14__SHIFT, 7
.set P3_14__SLW, CYREG_PRT0_SLW

/* P3_15 */
.set P3_15__0__INTTYPE, CYREG_PICU4_INTTYPE2
.set P3_15__0__MASK, 0x04
.set P3_15__0__PC, CYREG_PRT4_PC2
.set P3_15__0__PORT, 4
.set P3_15__0__SHIFT, 2
.set P3_15__AG, CYREG_PRT4_AG
.set P3_15__AMUX, CYREG_PRT4_AMUX
.set P3_15__BIE, CYREG_PRT4_BIE
.set P3_15__BIT_MASK, CYREG_PRT4_BIT_MASK
.set P3_15__BYP, CYREG_PRT4_BYP
.set P3_15__CTL, CYREG_PRT4_CTL
.set P3_15__DM0, CYREG_PRT4_DM0
.set P3_15__DM1, CYREG_PRT4_DM1
.set P3_15__DM2, CYREG_PRT4_DM2
.set P3_15__DR, CYREG_PRT4_DR
.set P3_15__INP_DIS, CYREG_PRT4_INP_DIS
.set P3_15__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set P3_15__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set P3_15__LCD_EN, CYREG_PRT4_LCD_EN
.set P3_15__MASK, 0x04
.set P3_15__PORT, 4
.set P3_15__PRT, CYREG_PRT4_PRT
.set P3_15__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set P3_15__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set P3_15__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set P3_15__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set P3_15__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set P3_15__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set P3_15__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set P3_15__PS, CYREG_PRT4_PS
.set P3_15__SHIFT, 2
.set P3_15__SLW, CYREG_PRT4_SLW

/* P3_16 */
.set P3_16__0__INTTYPE, CYREG_PICU4_INTTYPE3
.set P3_16__0__MASK, 0x08
.set P3_16__0__PC, CYREG_PRT4_PC3
.set P3_16__0__PORT, 4
.set P3_16__0__SHIFT, 3
.set P3_16__AG, CYREG_PRT4_AG
.set P3_16__AMUX, CYREG_PRT4_AMUX
.set P3_16__BIE, CYREG_PRT4_BIE
.set P3_16__BIT_MASK, CYREG_PRT4_BIT_MASK
.set P3_16__BYP, CYREG_PRT4_BYP
.set P3_16__CTL, CYREG_PRT4_CTL
.set P3_16__DM0, CYREG_PRT4_DM0
.set P3_16__DM1, CYREG_PRT4_DM1
.set P3_16__DM2, CYREG_PRT4_DM2
.set P3_16__DR, CYREG_PRT4_DR
.set P3_16__INP_DIS, CYREG_PRT4_INP_DIS
.set P3_16__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set P3_16__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set P3_16__LCD_EN, CYREG_PRT4_LCD_EN
.set P3_16__MASK, 0x08
.set P3_16__PORT, 4
.set P3_16__PRT, CYREG_PRT4_PRT
.set P3_16__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set P3_16__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set P3_16__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set P3_16__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set P3_16__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set P3_16__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set P3_16__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set P3_16__PS, CYREG_PRT4_PS
.set P3_16__SHIFT, 3
.set P3_16__SLW, CYREG_PRT4_SLW

/* P3_17 */
.set P3_17__0__INTTYPE, CYREG_PICU4_INTTYPE4
.set P3_17__0__MASK, 0x10
.set P3_17__0__PC, CYREG_PRT4_PC4
.set P3_17__0__PORT, 4
.set P3_17__0__SHIFT, 4
.set P3_17__AG, CYREG_PRT4_AG
.set P3_17__AMUX, CYREG_PRT4_AMUX
.set P3_17__BIE, CYREG_PRT4_BIE
.set P3_17__BIT_MASK, CYREG_PRT4_BIT_MASK
.set P3_17__BYP, CYREG_PRT4_BYP
.set P3_17__CTL, CYREG_PRT4_CTL
.set P3_17__DM0, CYREG_PRT4_DM0
.set P3_17__DM1, CYREG_PRT4_DM1
.set P3_17__DM2, CYREG_PRT4_DM2
.set P3_17__DR, CYREG_PRT4_DR
.set P3_17__INP_DIS, CYREG_PRT4_INP_DIS
.set P3_17__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set P3_17__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set P3_17__LCD_EN, CYREG_PRT4_LCD_EN
.set P3_17__MASK, 0x10
.set P3_17__PORT, 4
.set P3_17__PRT, CYREG_PRT4_PRT
.set P3_17__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set P3_17__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set P3_17__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set P3_17__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set P3_17__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set P3_17__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set P3_17__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set P3_17__PS, CYREG_PRT4_PS
.set P3_17__SHIFT, 4
.set P3_17__SLW, CYREG_PRT4_SLW

/* P3_18 */
.set P3_18__0__INTTYPE, CYREG_PICU4_INTTYPE5
.set P3_18__0__MASK, 0x20
.set P3_18__0__PC, CYREG_PRT4_PC5
.set P3_18__0__PORT, 4
.set P3_18__0__SHIFT, 5
.set P3_18__AG, CYREG_PRT4_AG
.set P3_18__AMUX, CYREG_PRT4_AMUX
.set P3_18__BIE, CYREG_PRT4_BIE
.set P3_18__BIT_MASK, CYREG_PRT4_BIT_MASK
.set P3_18__BYP, CYREG_PRT4_BYP
.set P3_18__CTL, CYREG_PRT4_CTL
.set P3_18__DM0, CYREG_PRT4_DM0
.set P3_18__DM1, CYREG_PRT4_DM1
.set P3_18__DM2, CYREG_PRT4_DM2
.set P3_18__DR, CYREG_PRT4_DR
.set P3_18__INP_DIS, CYREG_PRT4_INP_DIS
.set P3_18__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set P3_18__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set P3_18__LCD_EN, CYREG_PRT4_LCD_EN
.set P3_18__MASK, 0x20
.set P3_18__PORT, 4
.set P3_18__PRT, CYREG_PRT4_PRT
.set P3_18__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set P3_18__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set P3_18__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set P3_18__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set P3_18__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set P3_18__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set P3_18__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set P3_18__PS, CYREG_PRT4_PS
.set P3_18__SHIFT, 5
.set P3_18__SLW, CYREG_PRT4_SLW

/* P4_10 */
.set P4_10__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set P4_10__0__MASK, 0x20
.set P4_10__0__PC, CYREG_PRT3_PC5
.set P4_10__0__PORT, 3
.set P4_10__0__SHIFT, 5
.set P4_10__AG, CYREG_PRT3_AG
.set P4_10__AMUX, CYREG_PRT3_AMUX
.set P4_10__BIE, CYREG_PRT3_BIE
.set P4_10__BIT_MASK, CYREG_PRT3_BIT_MASK
.set P4_10__BYP, CYREG_PRT3_BYP
.set P4_10__CTL, CYREG_PRT3_CTL
.set P4_10__DM0, CYREG_PRT3_DM0
.set P4_10__DM1, CYREG_PRT3_DM1
.set P4_10__DM2, CYREG_PRT3_DM2
.set P4_10__DR, CYREG_PRT3_DR
.set P4_10__INP_DIS, CYREG_PRT3_INP_DIS
.set P4_10__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set P4_10__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set P4_10__LCD_EN, CYREG_PRT3_LCD_EN
.set P4_10__MASK, 0x20
.set P4_10__PORT, 3
.set P4_10__PRT, CYREG_PRT3_PRT
.set P4_10__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set P4_10__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set P4_10__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set P4_10__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set P4_10__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set P4_10__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set P4_10__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set P4_10__PS, CYREG_PRT3_PS
.set P4_10__SHIFT, 5
.set P4_10__SLW, CYREG_PRT3_SLW

/* P4_11 */
.set P4_11__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set P4_11__0__MASK, 0x40
.set P4_11__0__PC, CYREG_PRT3_PC6
.set P4_11__0__PORT, 3
.set P4_11__0__SHIFT, 6
.set P4_11__AG, CYREG_PRT3_AG
.set P4_11__AMUX, CYREG_PRT3_AMUX
.set P4_11__BIE, CYREG_PRT3_BIE
.set P4_11__BIT_MASK, CYREG_PRT3_BIT_MASK
.set P4_11__BYP, CYREG_PRT3_BYP
.set P4_11__CTL, CYREG_PRT3_CTL
.set P4_11__DM0, CYREG_PRT3_DM0
.set P4_11__DM1, CYREG_PRT3_DM1
.set P4_11__DM2, CYREG_PRT3_DM2
.set P4_11__DR, CYREG_PRT3_DR
.set P4_11__INP_DIS, CYREG_PRT3_INP_DIS
.set P4_11__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set P4_11__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set P4_11__LCD_EN, CYREG_PRT3_LCD_EN
.set P4_11__MASK, 0x40
.set P4_11__PORT, 3
.set P4_11__PRT, CYREG_PRT3_PRT
.set P4_11__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set P4_11__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set P4_11__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set P4_11__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set P4_11__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set P4_11__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set P4_11__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set P4_11__PS, CYREG_PRT3_PS
.set P4_11__SHIFT, 6
.set P4_11__SLW, CYREG_PRT3_SLW

/* P4_12 */
.set P4_12__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set P4_12__0__MASK, 0x80
.set P4_12__0__PC, CYREG_PRT3_PC7
.set P4_12__0__PORT, 3
.set P4_12__0__SHIFT, 7
.set P4_12__AG, CYREG_PRT3_AG
.set P4_12__AMUX, CYREG_PRT3_AMUX
.set P4_12__BIE, CYREG_PRT3_BIE
.set P4_12__BIT_MASK, CYREG_PRT3_BIT_MASK
.set P4_12__BYP, CYREG_PRT3_BYP
.set P4_12__CTL, CYREG_PRT3_CTL
.set P4_12__DM0, CYREG_PRT3_DM0
.set P4_12__DM1, CYREG_PRT3_DM1
.set P4_12__DM2, CYREG_PRT3_DM2
.set P4_12__DR, CYREG_PRT3_DR
.set P4_12__INP_DIS, CYREG_PRT3_INP_DIS
.set P4_12__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set P4_12__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set P4_12__LCD_EN, CYREG_PRT3_LCD_EN
.set P4_12__MASK, 0x80
.set P4_12__PORT, 3
.set P4_12__PRT, CYREG_PRT3_PRT
.set P4_12__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set P4_12__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set P4_12__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set P4_12__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set P4_12__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set P4_12__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set P4_12__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set P4_12__PS, CYREG_PRT3_PS
.set P4_12__SHIFT, 7
.set P4_12__SLW, CYREG_PRT3_SLW

/* P4_13 */
.set P4_13__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set P4_13__0__MASK, 0x01
.set P4_13__0__PC, CYREG_PRT12_PC0
.set P4_13__0__PORT, 12
.set P4_13__0__SHIFT, 0
.set P4_13__AG, CYREG_PRT12_AG
.set P4_13__BIE, CYREG_PRT12_BIE
.set P4_13__BIT_MASK, CYREG_PRT12_BIT_MASK
.set P4_13__BYP, CYREG_PRT12_BYP
.set P4_13__DM0, CYREG_PRT12_DM0
.set P4_13__DM1, CYREG_PRT12_DM1
.set P4_13__DM2, CYREG_PRT12_DM2
.set P4_13__DR, CYREG_PRT12_DR
.set P4_13__INP_DIS, CYREG_PRT12_INP_DIS
.set P4_13__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set P4_13__MASK, 0x01
.set P4_13__PORT, 12
.set P4_13__PRT, CYREG_PRT12_PRT
.set P4_13__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set P4_13__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set P4_13__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set P4_13__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set P4_13__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set P4_13__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set P4_13__PS, CYREG_PRT12_PS
.set P4_13__SHIFT, 0
.set P4_13__SIO_CFG, CYREG_PRT12_SIO_CFG
.set P4_13__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set P4_13__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set P4_13__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set P4_13__SLW, CYREG_PRT12_SLW

/* P4_14 */
.set P4_14__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set P4_14__0__MASK, 0x02
.set P4_14__0__PC, CYREG_PRT12_PC1
.set P4_14__0__PORT, 12
.set P4_14__0__SHIFT, 1
.set P4_14__AG, CYREG_PRT12_AG
.set P4_14__BIE, CYREG_PRT12_BIE
.set P4_14__BIT_MASK, CYREG_PRT12_BIT_MASK
.set P4_14__BYP, CYREG_PRT12_BYP
.set P4_14__DM0, CYREG_PRT12_DM0
.set P4_14__DM1, CYREG_PRT12_DM1
.set P4_14__DM2, CYREG_PRT12_DM2
.set P4_14__DR, CYREG_PRT12_DR
.set P4_14__INP_DIS, CYREG_PRT12_INP_DIS
.set P4_14__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set P4_14__MASK, 0x02
.set P4_14__PORT, 12
.set P4_14__PRT, CYREG_PRT12_PRT
.set P4_14__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set P4_14__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set P4_14__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set P4_14__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set P4_14__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set P4_14__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set P4_14__PS, CYREG_PRT12_PS
.set P4_14__SHIFT, 1
.set P4_14__SIO_CFG, CYREG_PRT12_SIO_CFG
.set P4_14__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set P4_14__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set P4_14__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set P4_14__SLW, CYREG_PRT12_SLW

/* P4_15 */
.set P4_15__0__INTTYPE, CYREG_PICU15_INTTYPE2
.set P4_15__0__MASK, 0x04
.set P4_15__0__PC, CYREG_IO_PC_PRT15_PC2
.set P4_15__0__PORT, 15
.set P4_15__0__SHIFT, 2
.set P4_15__AG, CYREG_PRT15_AG
.set P4_15__AMUX, CYREG_PRT15_AMUX
.set P4_15__BIE, CYREG_PRT15_BIE
.set P4_15__BIT_MASK, CYREG_PRT15_BIT_MASK
.set P4_15__BYP, CYREG_PRT15_BYP
.set P4_15__CTL, CYREG_PRT15_CTL
.set P4_15__DM0, CYREG_PRT15_DM0
.set P4_15__DM1, CYREG_PRT15_DM1
.set P4_15__DM2, CYREG_PRT15_DM2
.set P4_15__DR, CYREG_PRT15_DR
.set P4_15__INP_DIS, CYREG_PRT15_INP_DIS
.set P4_15__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set P4_15__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set P4_15__LCD_EN, CYREG_PRT15_LCD_EN
.set P4_15__MASK, 0x04
.set P4_15__PORT, 15
.set P4_15__PRT, CYREG_PRT15_PRT
.set P4_15__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set P4_15__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set P4_15__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set P4_15__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set P4_15__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set P4_15__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set P4_15__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set P4_15__PS, CYREG_PRT15_PS
.set P4_15__SHIFT, 2
.set P4_15__SLW, CYREG_PRT15_SLW

/* P4_16 */
.set P4_16__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set P4_16__0__MASK, 0x08
.set P4_16__0__PC, CYREG_IO_PC_PRT15_PC3
.set P4_16__0__PORT, 15
.set P4_16__0__SHIFT, 3
.set P4_16__AG, CYREG_PRT15_AG
.set P4_16__AMUX, CYREG_PRT15_AMUX
.set P4_16__BIE, CYREG_PRT15_BIE
.set P4_16__BIT_MASK, CYREG_PRT15_BIT_MASK
.set P4_16__BYP, CYREG_PRT15_BYP
.set P4_16__CTL, CYREG_PRT15_CTL
.set P4_16__DM0, CYREG_PRT15_DM0
.set P4_16__DM1, CYREG_PRT15_DM1
.set P4_16__DM2, CYREG_PRT15_DM2
.set P4_16__DR, CYREG_PRT15_DR
.set P4_16__INP_DIS, CYREG_PRT15_INP_DIS
.set P4_16__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set P4_16__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set P4_16__LCD_EN, CYREG_PRT15_LCD_EN
.set P4_16__MASK, 0x08
.set P4_16__PORT, 15
.set P4_16__PRT, CYREG_PRT15_PRT
.set P4_16__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set P4_16__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set P4_16__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set P4_16__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set P4_16__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set P4_16__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set P4_16__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set P4_16__PS, CYREG_PRT15_PS
.set P4_16__SHIFT, 3
.set P4_16__SLW, CYREG_PRT15_SLW

/* SCL_1 */
.set SCL_1__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set SCL_1__0__MASK, 0x10
.set SCL_1__0__PC, CYREG_PRT12_PC4
.set SCL_1__0__PORT, 12
.set SCL_1__0__SHIFT, 4
.set SCL_1__AG, CYREG_PRT12_AG
.set SCL_1__BIE, CYREG_PRT12_BIE
.set SCL_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCL_1__BYP, CYREG_PRT12_BYP
.set SCL_1__DM0, CYREG_PRT12_DM0
.set SCL_1__DM1, CYREG_PRT12_DM1
.set SCL_1__DM2, CYREG_PRT12_DM2
.set SCL_1__DR, CYREG_PRT12_DR
.set SCL_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SCL_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SCL_1__MASK, 0x10
.set SCL_1__PORT, 12
.set SCL_1__PRT, CYREG_PRT12_PRT
.set SCL_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCL_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCL_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCL_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCL_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCL_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCL_1__PS, CYREG_PRT12_PS
.set SCL_1__SHIFT, 4
.set SCL_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCL_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCL_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCL_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCL_1__SLW, CYREG_PRT12_SLW

/* SDA_1 */
.set SDA_1__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set SDA_1__0__MASK, 0x20
.set SDA_1__0__PC, CYREG_PRT12_PC5
.set SDA_1__0__PORT, 12
.set SDA_1__0__SHIFT, 5
.set SDA_1__AG, CYREG_PRT12_AG
.set SDA_1__BIE, CYREG_PRT12_BIE
.set SDA_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDA_1__BYP, CYREG_PRT12_BYP
.set SDA_1__DM0, CYREG_PRT12_DM0
.set SDA_1__DM1, CYREG_PRT12_DM1
.set SDA_1__DM2, CYREG_PRT12_DM2
.set SDA_1__DR, CYREG_PRT12_DR
.set SDA_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SDA_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDA_1__MASK, 0x20
.set SDA_1__PORT, 12
.set SDA_1__PRT, CYREG_PRT12_PRT
.set SDA_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDA_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDA_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDA_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDA_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDA_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDA_1__PS, CYREG_PRT12_PS
.set SDA_1__SHIFT, 5
.set SDA_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDA_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDA_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDA_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDA_1__SLW, CYREG_PRT12_SLW

/* LED5_4 */
.set LED5_4__0__INTTYPE, CYREG_PICU5_INTTYPE4
.set LED5_4__0__MASK, 0x10
.set LED5_4__0__PC, CYREG_PRT5_PC4
.set LED5_4__0__PORT, 5
.set LED5_4__0__SHIFT, 4
.set LED5_4__AG, CYREG_PRT5_AG
.set LED5_4__AMUX, CYREG_PRT5_AMUX
.set LED5_4__BIE, CYREG_PRT5_BIE
.set LED5_4__BIT_MASK, CYREG_PRT5_BIT_MASK
.set LED5_4__BYP, CYREG_PRT5_BYP
.set LED5_4__CTL, CYREG_PRT5_CTL
.set LED5_4__DM0, CYREG_PRT5_DM0
.set LED5_4__DM1, CYREG_PRT5_DM1
.set LED5_4__DM2, CYREG_PRT5_DM2
.set LED5_4__DR, CYREG_PRT5_DR
.set LED5_4__INP_DIS, CYREG_PRT5_INP_DIS
.set LED5_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set LED5_4__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set LED5_4__LCD_EN, CYREG_PRT5_LCD_EN
.set LED5_4__MASK, 0x10
.set LED5_4__PORT, 5
.set LED5_4__PRT, CYREG_PRT5_PRT
.set LED5_4__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set LED5_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set LED5_4__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set LED5_4__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set LED5_4__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set LED5_4__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set LED5_4__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set LED5_4__PS, CYREG_PRT5_PS
.set LED5_4__SHIFT, 4
.set LED5_4__SLW, CYREG_PRT5_SLW

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x00
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x01
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x01

/* RP_GPIO_4 */
.set RP_GPIO_4__0__INTTYPE, CYREG_PICU5_INTTYPE5
.set RP_GPIO_4__0__MASK, 0x20
.set RP_GPIO_4__0__PC, CYREG_PRT5_PC5
.set RP_GPIO_4__0__PORT, 5
.set RP_GPIO_4__0__SHIFT, 5
.set RP_GPIO_4__AG, CYREG_PRT5_AG
.set RP_GPIO_4__AMUX, CYREG_PRT5_AMUX
.set RP_GPIO_4__BIE, CYREG_PRT5_BIE
.set RP_GPIO_4__BIT_MASK, CYREG_PRT5_BIT_MASK
.set RP_GPIO_4__BYP, CYREG_PRT5_BYP
.set RP_GPIO_4__CTL, CYREG_PRT5_CTL
.set RP_GPIO_4__DM0, CYREG_PRT5_DM0
.set RP_GPIO_4__DM1, CYREG_PRT5_DM1
.set RP_GPIO_4__DM2, CYREG_PRT5_DM2
.set RP_GPIO_4__DR, CYREG_PRT5_DR
.set RP_GPIO_4__INP_DIS, CYREG_PRT5_INP_DIS
.set RP_GPIO_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set RP_GPIO_4__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set RP_GPIO_4__LCD_EN, CYREG_PRT5_LCD_EN
.set RP_GPIO_4__MASK, 0x20
.set RP_GPIO_4__PORT, 5
.set RP_GPIO_4__PRT, CYREG_PRT5_PRT
.set RP_GPIO_4__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set RP_GPIO_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set RP_GPIO_4__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set RP_GPIO_4__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set RP_GPIO_4__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set RP_GPIO_4__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set RP_GPIO_4__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set RP_GPIO_4__PS, CYREG_PRT5_PS
.set RP_GPIO_4__SHIFT, 5
.set RP_GPIO_4__SLW, CYREG_PRT5_SLW

/* RP_GPIO_5 */
.set RP_GPIO_5__0__INTTYPE, CYREG_PICU5_INTTYPE6
.set RP_GPIO_5__0__MASK, 0x40
.set RP_GPIO_5__0__PC, CYREG_PRT5_PC6
.set RP_GPIO_5__0__PORT, 5
.set RP_GPIO_5__0__SHIFT, 6
.set RP_GPIO_5__AG, CYREG_PRT5_AG
.set RP_GPIO_5__AMUX, CYREG_PRT5_AMUX
.set RP_GPIO_5__BIE, CYREG_PRT5_BIE
.set RP_GPIO_5__BIT_MASK, CYREG_PRT5_BIT_MASK
.set RP_GPIO_5__BYP, CYREG_PRT5_BYP
.set RP_GPIO_5__CTL, CYREG_PRT5_CTL
.set RP_GPIO_5__DM0, CYREG_PRT5_DM0
.set RP_GPIO_5__DM1, CYREG_PRT5_DM1
.set RP_GPIO_5__DM2, CYREG_PRT5_DM2
.set RP_GPIO_5__DR, CYREG_PRT5_DR
.set RP_GPIO_5__INP_DIS, CYREG_PRT5_INP_DIS
.set RP_GPIO_5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set RP_GPIO_5__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set RP_GPIO_5__LCD_EN, CYREG_PRT5_LCD_EN
.set RP_GPIO_5__MASK, 0x40
.set RP_GPIO_5__PORT, 5
.set RP_GPIO_5__PRT, CYREG_PRT5_PRT
.set RP_GPIO_5__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set RP_GPIO_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set RP_GPIO_5__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set RP_GPIO_5__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set RP_GPIO_5__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set RP_GPIO_5__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set RP_GPIO_5__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set RP_GPIO_5__PS, CYREG_PRT5_PS
.set RP_GPIO_5__SHIFT, 6
.set RP_GPIO_5__SLW, CYREG_PRT5_SLW

/* RP_GPIO_6 */
.set RP_GPIO_6__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set RP_GPIO_6__0__MASK, 0x80
.set RP_GPIO_6__0__PC, CYREG_PRT2_PC7
.set RP_GPIO_6__0__PORT, 2
.set RP_GPIO_6__0__SHIFT, 7
.set RP_GPIO_6__AG, CYREG_PRT2_AG
.set RP_GPIO_6__AMUX, CYREG_PRT2_AMUX
.set RP_GPIO_6__BIE, CYREG_PRT2_BIE
.set RP_GPIO_6__BIT_MASK, CYREG_PRT2_BIT_MASK
.set RP_GPIO_6__BYP, CYREG_PRT2_BYP
.set RP_GPIO_6__CTL, CYREG_PRT2_CTL
.set RP_GPIO_6__DM0, CYREG_PRT2_DM0
.set RP_GPIO_6__DM1, CYREG_PRT2_DM1
.set RP_GPIO_6__DM2, CYREG_PRT2_DM2
.set RP_GPIO_6__DR, CYREG_PRT2_DR
.set RP_GPIO_6__INP_DIS, CYREG_PRT2_INP_DIS
.set RP_GPIO_6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set RP_GPIO_6__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set RP_GPIO_6__LCD_EN, CYREG_PRT2_LCD_EN
.set RP_GPIO_6__MASK, 0x80
.set RP_GPIO_6__PORT, 2
.set RP_GPIO_6__PRT, CYREG_PRT2_PRT
.set RP_GPIO_6__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set RP_GPIO_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set RP_GPIO_6__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set RP_GPIO_6__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set RP_GPIO_6__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set RP_GPIO_6__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set RP_GPIO_6__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set RP_GPIO_6__PS, CYREG_PRT2_PS
.set RP_GPIO_6__SHIFT, 7
.set RP_GPIO_6__SLW, CYREG_PRT2_SLW

/* RP_GPIO_12 */
.set RP_GPIO_12__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set RP_GPIO_12__0__MASK, 0x40
.set RP_GPIO_12__0__PC, CYREG_PRT2_PC6
.set RP_GPIO_12__0__PORT, 2
.set RP_GPIO_12__0__SHIFT, 6
.set RP_GPIO_12__AG, CYREG_PRT2_AG
.set RP_GPIO_12__AMUX, CYREG_PRT2_AMUX
.set RP_GPIO_12__BIE, CYREG_PRT2_BIE
.set RP_GPIO_12__BIT_MASK, CYREG_PRT2_BIT_MASK
.set RP_GPIO_12__BYP, CYREG_PRT2_BYP
.set RP_GPIO_12__CTL, CYREG_PRT2_CTL
.set RP_GPIO_12__DM0, CYREG_PRT2_DM0
.set RP_GPIO_12__DM1, CYREG_PRT2_DM1
.set RP_GPIO_12__DM2, CYREG_PRT2_DM2
.set RP_GPIO_12__DR, CYREG_PRT2_DR
.set RP_GPIO_12__INP_DIS, CYREG_PRT2_INP_DIS
.set RP_GPIO_12__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set RP_GPIO_12__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set RP_GPIO_12__LCD_EN, CYREG_PRT2_LCD_EN
.set RP_GPIO_12__MASK, 0x40
.set RP_GPIO_12__PORT, 2
.set RP_GPIO_12__PRT, CYREG_PRT2_PRT
.set RP_GPIO_12__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set RP_GPIO_12__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set RP_GPIO_12__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set RP_GPIO_12__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set RP_GPIO_12__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set RP_GPIO_12__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set RP_GPIO_12__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set RP_GPIO_12__PS, CYREG_PRT2_PS
.set RP_GPIO_12__SHIFT, 6
.set RP_GPIO_12__SLW, CYREG_PRT2_SLW

/* RP_GPIO_13 */
.set RP_GPIO_13__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set RP_GPIO_13__0__MASK, 0x20
.set RP_GPIO_13__0__PC, CYREG_PRT2_PC5
.set RP_GPIO_13__0__PORT, 2
.set RP_GPIO_13__0__SHIFT, 5
.set RP_GPIO_13__AG, CYREG_PRT2_AG
.set RP_GPIO_13__AMUX, CYREG_PRT2_AMUX
.set RP_GPIO_13__BIE, CYREG_PRT2_BIE
.set RP_GPIO_13__BIT_MASK, CYREG_PRT2_BIT_MASK
.set RP_GPIO_13__BYP, CYREG_PRT2_BYP
.set RP_GPIO_13__CTL, CYREG_PRT2_CTL
.set RP_GPIO_13__DM0, CYREG_PRT2_DM0
.set RP_GPIO_13__DM1, CYREG_PRT2_DM1
.set RP_GPIO_13__DM2, CYREG_PRT2_DM2
.set RP_GPIO_13__DR, CYREG_PRT2_DR
.set RP_GPIO_13__INP_DIS, CYREG_PRT2_INP_DIS
.set RP_GPIO_13__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set RP_GPIO_13__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set RP_GPIO_13__LCD_EN, CYREG_PRT2_LCD_EN
.set RP_GPIO_13__MASK, 0x20
.set RP_GPIO_13__PORT, 2
.set RP_GPIO_13__PRT, CYREG_PRT2_PRT
.set RP_GPIO_13__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set RP_GPIO_13__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set RP_GPIO_13__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set RP_GPIO_13__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set RP_GPIO_13__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set RP_GPIO_13__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set RP_GPIO_13__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set RP_GPIO_13__PS, CYREG_PRT2_PS
.set RP_GPIO_13__SHIFT, 5
.set RP_GPIO_13__SLW, CYREG_PRT2_SLW

/* RP_GPIO_16 */
.set RP_GPIO_16__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set RP_GPIO_16__0__MASK, 0x10
.set RP_GPIO_16__0__PC, CYREG_PRT2_PC4
.set RP_GPIO_16__0__PORT, 2
.set RP_GPIO_16__0__SHIFT, 4
.set RP_GPIO_16__AG, CYREG_PRT2_AG
.set RP_GPIO_16__AMUX, CYREG_PRT2_AMUX
.set RP_GPIO_16__BIE, CYREG_PRT2_BIE
.set RP_GPIO_16__BIT_MASK, CYREG_PRT2_BIT_MASK
.set RP_GPIO_16__BYP, CYREG_PRT2_BYP
.set RP_GPIO_16__CTL, CYREG_PRT2_CTL
.set RP_GPIO_16__DM0, CYREG_PRT2_DM0
.set RP_GPIO_16__DM1, CYREG_PRT2_DM1
.set RP_GPIO_16__DM2, CYREG_PRT2_DM2
.set RP_GPIO_16__DR, CYREG_PRT2_DR
.set RP_GPIO_16__INP_DIS, CYREG_PRT2_INP_DIS
.set RP_GPIO_16__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set RP_GPIO_16__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set RP_GPIO_16__LCD_EN, CYREG_PRT2_LCD_EN
.set RP_GPIO_16__MASK, 0x10
.set RP_GPIO_16__PORT, 2
.set RP_GPIO_16__PRT, CYREG_PRT2_PRT
.set RP_GPIO_16__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set RP_GPIO_16__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set RP_GPIO_16__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set RP_GPIO_16__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set RP_GPIO_16__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set RP_GPIO_16__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set RP_GPIO_16__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set RP_GPIO_16__PS, CYREG_PRT2_PS
.set RP_GPIO_16__SHIFT, 4
.set RP_GPIO_16__SLW, CYREG_PRT2_SLW

/* RP_GPIO_17 */
.set RP_GPIO_17__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set RP_GPIO_17__0__MASK, 0x80
.set RP_GPIO_17__0__PC, CYREG_PRT1_PC7
.set RP_GPIO_17__0__PORT, 1
.set RP_GPIO_17__0__SHIFT, 7
.set RP_GPIO_17__AG, CYREG_PRT1_AG
.set RP_GPIO_17__AMUX, CYREG_PRT1_AMUX
.set RP_GPIO_17__BIE, CYREG_PRT1_BIE
.set RP_GPIO_17__BIT_MASK, CYREG_PRT1_BIT_MASK
.set RP_GPIO_17__BYP, CYREG_PRT1_BYP
.set RP_GPIO_17__CTL, CYREG_PRT1_CTL
.set RP_GPIO_17__DM0, CYREG_PRT1_DM0
.set RP_GPIO_17__DM1, CYREG_PRT1_DM1
.set RP_GPIO_17__DM2, CYREG_PRT1_DM2
.set RP_GPIO_17__DR, CYREG_PRT1_DR
.set RP_GPIO_17__INP_DIS, CYREG_PRT1_INP_DIS
.set RP_GPIO_17__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set RP_GPIO_17__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set RP_GPIO_17__LCD_EN, CYREG_PRT1_LCD_EN
.set RP_GPIO_17__MASK, 0x80
.set RP_GPIO_17__PORT, 1
.set RP_GPIO_17__PRT, CYREG_PRT1_PRT
.set RP_GPIO_17__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set RP_GPIO_17__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set RP_GPIO_17__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set RP_GPIO_17__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set RP_GPIO_17__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set RP_GPIO_17__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set RP_GPIO_17__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set RP_GPIO_17__PS, CYREG_PRT1_PS
.set RP_GPIO_17__SHIFT, 7
.set RP_GPIO_17__SLW, CYREG_PRT1_SLW

/* RP_GPIO_18 */
.set RP_GPIO_18__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set RP_GPIO_18__0__MASK, 0x40
.set RP_GPIO_18__0__PC, CYREG_PRT1_PC6
.set RP_GPIO_18__0__PORT, 1
.set RP_GPIO_18__0__SHIFT, 6
.set RP_GPIO_18__AG, CYREG_PRT1_AG
.set RP_GPIO_18__AMUX, CYREG_PRT1_AMUX
.set RP_GPIO_18__BIE, CYREG_PRT1_BIE
.set RP_GPIO_18__BIT_MASK, CYREG_PRT1_BIT_MASK
.set RP_GPIO_18__BYP, CYREG_PRT1_BYP
.set RP_GPIO_18__CTL, CYREG_PRT1_CTL
.set RP_GPIO_18__DM0, CYREG_PRT1_DM0
.set RP_GPIO_18__DM1, CYREG_PRT1_DM1
.set RP_GPIO_18__DM2, CYREG_PRT1_DM2
.set RP_GPIO_18__DR, CYREG_PRT1_DR
.set RP_GPIO_18__INP_DIS, CYREG_PRT1_INP_DIS
.set RP_GPIO_18__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set RP_GPIO_18__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set RP_GPIO_18__LCD_EN, CYREG_PRT1_LCD_EN
.set RP_GPIO_18__MASK, 0x40
.set RP_GPIO_18__PORT, 1
.set RP_GPIO_18__PRT, CYREG_PRT1_PRT
.set RP_GPIO_18__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set RP_GPIO_18__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set RP_GPIO_18__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set RP_GPIO_18__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set RP_GPIO_18__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set RP_GPIO_18__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set RP_GPIO_18__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set RP_GPIO_18__PS, CYREG_PRT1_PS
.set RP_GPIO_18__SHIFT, 6
.set RP_GPIO_18__SLW, CYREG_PRT1_SLW

/* RP_GPIO_19 */
.set RP_GPIO_19__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set RP_GPIO_19__0__MASK, 0x08
.set RP_GPIO_19__0__PC, CYREG_PRT2_PC3
.set RP_GPIO_19__0__PORT, 2
.set RP_GPIO_19__0__SHIFT, 3
.set RP_GPIO_19__AG, CYREG_PRT2_AG
.set RP_GPIO_19__AMUX, CYREG_PRT2_AMUX
.set RP_GPIO_19__BIE, CYREG_PRT2_BIE
.set RP_GPIO_19__BIT_MASK, CYREG_PRT2_BIT_MASK
.set RP_GPIO_19__BYP, CYREG_PRT2_BYP
.set RP_GPIO_19__CTL, CYREG_PRT2_CTL
.set RP_GPIO_19__DM0, CYREG_PRT2_DM0
.set RP_GPIO_19__DM1, CYREG_PRT2_DM1
.set RP_GPIO_19__DM2, CYREG_PRT2_DM2
.set RP_GPIO_19__DR, CYREG_PRT2_DR
.set RP_GPIO_19__INP_DIS, CYREG_PRT2_INP_DIS
.set RP_GPIO_19__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set RP_GPIO_19__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set RP_GPIO_19__LCD_EN, CYREG_PRT2_LCD_EN
.set RP_GPIO_19__MASK, 0x08
.set RP_GPIO_19__PORT, 2
.set RP_GPIO_19__PRT, CYREG_PRT2_PRT
.set RP_GPIO_19__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set RP_GPIO_19__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set RP_GPIO_19__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set RP_GPIO_19__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set RP_GPIO_19__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set RP_GPIO_19__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set RP_GPIO_19__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set RP_GPIO_19__PS, CYREG_PRT2_PS
.set RP_GPIO_19__SHIFT, 3
.set RP_GPIO_19__SLW, CYREG_PRT2_SLW

/* RP_GPIO_20 */
.set RP_GPIO_20__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set RP_GPIO_20__0__MASK, 0x04
.set RP_GPIO_20__0__PC, CYREG_PRT2_PC2
.set RP_GPIO_20__0__PORT, 2
.set RP_GPIO_20__0__SHIFT, 2
.set RP_GPIO_20__AG, CYREG_PRT2_AG
.set RP_GPIO_20__AMUX, CYREG_PRT2_AMUX
.set RP_GPIO_20__BIE, CYREG_PRT2_BIE
.set RP_GPIO_20__BIT_MASK, CYREG_PRT2_BIT_MASK
.set RP_GPIO_20__BYP, CYREG_PRT2_BYP
.set RP_GPIO_20__CTL, CYREG_PRT2_CTL
.set RP_GPIO_20__DM0, CYREG_PRT2_DM0
.set RP_GPIO_20__DM1, CYREG_PRT2_DM1
.set RP_GPIO_20__DM2, CYREG_PRT2_DM2
.set RP_GPIO_20__DR, CYREG_PRT2_DR
.set RP_GPIO_20__INP_DIS, CYREG_PRT2_INP_DIS
.set RP_GPIO_20__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set RP_GPIO_20__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set RP_GPIO_20__LCD_EN, CYREG_PRT2_LCD_EN
.set RP_GPIO_20__MASK, 0x04
.set RP_GPIO_20__PORT, 2
.set RP_GPIO_20__PRT, CYREG_PRT2_PRT
.set RP_GPIO_20__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set RP_GPIO_20__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set RP_GPIO_20__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set RP_GPIO_20__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set RP_GPIO_20__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set RP_GPIO_20__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set RP_GPIO_20__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set RP_GPIO_20__PS, CYREG_PRT2_PS
.set RP_GPIO_20__SHIFT, 2
.set RP_GPIO_20__SLW, CYREG_PRT2_SLW

/* RP_GPIO_21 */
.set RP_GPIO_21__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set RP_GPIO_21__0__MASK, 0x01
.set RP_GPIO_21__0__PC, CYREG_PRT2_PC0
.set RP_GPIO_21__0__PORT, 2
.set RP_GPIO_21__0__SHIFT, 0
.set RP_GPIO_21__AG, CYREG_PRT2_AG
.set RP_GPIO_21__AMUX, CYREG_PRT2_AMUX
.set RP_GPIO_21__BIE, CYREG_PRT2_BIE
.set RP_GPIO_21__BIT_MASK, CYREG_PRT2_BIT_MASK
.set RP_GPIO_21__BYP, CYREG_PRT2_BYP
.set RP_GPIO_21__CTL, CYREG_PRT2_CTL
.set RP_GPIO_21__DM0, CYREG_PRT2_DM0
.set RP_GPIO_21__DM1, CYREG_PRT2_DM1
.set RP_GPIO_21__DM2, CYREG_PRT2_DM2
.set RP_GPIO_21__DR, CYREG_PRT2_DR
.set RP_GPIO_21__INP_DIS, CYREG_PRT2_INP_DIS
.set RP_GPIO_21__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set RP_GPIO_21__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set RP_GPIO_21__LCD_EN, CYREG_PRT2_LCD_EN
.set RP_GPIO_21__MASK, 0x01
.set RP_GPIO_21__PORT, 2
.set RP_GPIO_21__PRT, CYREG_PRT2_PRT
.set RP_GPIO_21__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set RP_GPIO_21__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set RP_GPIO_21__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set RP_GPIO_21__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set RP_GPIO_21__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set RP_GPIO_21__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set RP_GPIO_21__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set RP_GPIO_21__PS, CYREG_PRT2_PS
.set RP_GPIO_21__SHIFT, 0
.set RP_GPIO_21__SLW, CYREG_PRT2_SLW

/* RP_GPIO_25 */
.set RP_GPIO_25__0__INTTYPE, CYREG_PICU5_INTTYPE0
.set RP_GPIO_25__0__MASK, 0x01
.set RP_GPIO_25__0__PC, CYREG_PRT5_PC0
.set RP_GPIO_25__0__PORT, 5
.set RP_GPIO_25__0__SHIFT, 0
.set RP_GPIO_25__AG, CYREG_PRT5_AG
.set RP_GPIO_25__AMUX, CYREG_PRT5_AMUX
.set RP_GPIO_25__BIE, CYREG_PRT5_BIE
.set RP_GPIO_25__BIT_MASK, CYREG_PRT5_BIT_MASK
.set RP_GPIO_25__BYP, CYREG_PRT5_BYP
.set RP_GPIO_25__CTL, CYREG_PRT5_CTL
.set RP_GPIO_25__DM0, CYREG_PRT5_DM0
.set RP_GPIO_25__DM1, CYREG_PRT5_DM1
.set RP_GPIO_25__DM2, CYREG_PRT5_DM2
.set RP_GPIO_25__DR, CYREG_PRT5_DR
.set RP_GPIO_25__INP_DIS, CYREG_PRT5_INP_DIS
.set RP_GPIO_25__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set RP_GPIO_25__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set RP_GPIO_25__LCD_EN, CYREG_PRT5_LCD_EN
.set RP_GPIO_25__MASK, 0x01
.set RP_GPIO_25__PORT, 5
.set RP_GPIO_25__PRT, CYREG_PRT5_PRT
.set RP_GPIO_25__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set RP_GPIO_25__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set RP_GPIO_25__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set RP_GPIO_25__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set RP_GPIO_25__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set RP_GPIO_25__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set RP_GPIO_25__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set RP_GPIO_25__PS, CYREG_PRT5_PS
.set RP_GPIO_25__SHIFT, 0
.set RP_GPIO_25__SLW, CYREG_PRT5_SLW

/* RP_GPIO_26 */
.set RP_GPIO_26__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set RP_GPIO_26__0__MASK, 0x02
.set RP_GPIO_26__0__PC, CYREG_PRT2_PC1
.set RP_GPIO_26__0__PORT, 2
.set RP_GPIO_26__0__SHIFT, 1
.set RP_GPIO_26__AG, CYREG_PRT2_AG
.set RP_GPIO_26__AMUX, CYREG_PRT2_AMUX
.set RP_GPIO_26__BIE, CYREG_PRT2_BIE
.set RP_GPIO_26__BIT_MASK, CYREG_PRT2_BIT_MASK
.set RP_GPIO_26__BYP, CYREG_PRT2_BYP
.set RP_GPIO_26__CTL, CYREG_PRT2_CTL
.set RP_GPIO_26__DM0, CYREG_PRT2_DM0
.set RP_GPIO_26__DM1, CYREG_PRT2_DM1
.set RP_GPIO_26__DM2, CYREG_PRT2_DM2
.set RP_GPIO_26__DR, CYREG_PRT2_DR
.set RP_GPIO_26__INP_DIS, CYREG_PRT2_INP_DIS
.set RP_GPIO_26__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set RP_GPIO_26__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set RP_GPIO_26__LCD_EN, CYREG_PRT2_LCD_EN
.set RP_GPIO_26__MASK, 0x02
.set RP_GPIO_26__PORT, 2
.set RP_GPIO_26__PRT, CYREG_PRT2_PRT
.set RP_GPIO_26__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set RP_GPIO_26__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set RP_GPIO_26__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set RP_GPIO_26__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set RP_GPIO_26__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set RP_GPIO_26__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set RP_GPIO_26__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set RP_GPIO_26__PS, CYREG_PRT2_PS
.set RP_GPIO_26__SHIFT, 1
.set RP_GPIO_26__SLW, CYREG_PRT2_SLW

/* RP_GPIO_27 */
.set RP_GPIO_27__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set RP_GPIO_27__0__MASK, 0x20
.set RP_GPIO_27__0__PC, CYREG_PRT1_PC5
.set RP_GPIO_27__0__PORT, 1
.set RP_GPIO_27__0__SHIFT, 5
.set RP_GPIO_27__AG, CYREG_PRT1_AG
.set RP_GPIO_27__AMUX, CYREG_PRT1_AMUX
.set RP_GPIO_27__BIE, CYREG_PRT1_BIE
.set RP_GPIO_27__BIT_MASK, CYREG_PRT1_BIT_MASK
.set RP_GPIO_27__BYP, CYREG_PRT1_BYP
.set RP_GPIO_27__CTL, CYREG_PRT1_CTL
.set RP_GPIO_27__DM0, CYREG_PRT1_DM0
.set RP_GPIO_27__DM1, CYREG_PRT1_DM1
.set RP_GPIO_27__DM2, CYREG_PRT1_DM2
.set RP_GPIO_27__DR, CYREG_PRT1_DR
.set RP_GPIO_27__INP_DIS, CYREG_PRT1_INP_DIS
.set RP_GPIO_27__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set RP_GPIO_27__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set RP_GPIO_27__LCD_EN, CYREG_PRT1_LCD_EN
.set RP_GPIO_27__MASK, 0x20
.set RP_GPIO_27__PORT, 1
.set RP_GPIO_27__PRT, CYREG_PRT1_PRT
.set RP_GPIO_27__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set RP_GPIO_27__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set RP_GPIO_27__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set RP_GPIO_27__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set RP_GPIO_27__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set RP_GPIO_27__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set RP_GPIO_27__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set RP_GPIO_27__PS, CYREG_PRT1_PS
.set RP_GPIO_27__SHIFT, 5
.set RP_GPIO_27__SLW, CYREG_PRT1_SLW

/* RP_SPI_CE0 */
.set RP_SPI_CE0__0__INTTYPE, CYREG_PICU6_INTTYPE4
.set RP_SPI_CE0__0__MASK, 0x10
.set RP_SPI_CE0__0__PC, CYREG_PRT6_PC4
.set RP_SPI_CE0__0__PORT, 6
.set RP_SPI_CE0__0__SHIFT, 4
.set RP_SPI_CE0__AG, CYREG_PRT6_AG
.set RP_SPI_CE0__AMUX, CYREG_PRT6_AMUX
.set RP_SPI_CE0__BIE, CYREG_PRT6_BIE
.set RP_SPI_CE0__BIT_MASK, CYREG_PRT6_BIT_MASK
.set RP_SPI_CE0__BYP, CYREG_PRT6_BYP
.set RP_SPI_CE0__CTL, CYREG_PRT6_CTL
.set RP_SPI_CE0__DM0, CYREG_PRT6_DM0
.set RP_SPI_CE0__DM1, CYREG_PRT6_DM1
.set RP_SPI_CE0__DM2, CYREG_PRT6_DM2
.set RP_SPI_CE0__DR, CYREG_PRT6_DR
.set RP_SPI_CE0__INP_DIS, CYREG_PRT6_INP_DIS
.set RP_SPI_CE0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set RP_SPI_CE0__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set RP_SPI_CE0__LCD_EN, CYREG_PRT6_LCD_EN
.set RP_SPI_CE0__MASK, 0x10
.set RP_SPI_CE0__PORT, 6
.set RP_SPI_CE0__PRT, CYREG_PRT6_PRT
.set RP_SPI_CE0__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set RP_SPI_CE0__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set RP_SPI_CE0__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set RP_SPI_CE0__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set RP_SPI_CE0__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set RP_SPI_CE0__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set RP_SPI_CE0__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set RP_SPI_CE0__PS, CYREG_PRT6_PS
.set RP_SPI_CE0__SHIFT, 4
.set RP_SPI_CE0__SLW, CYREG_PRT6_SLW

/* RP_SPI_CE1 */
.set RP_SPI_CE1__0__INTTYPE, CYREG_PICU5_INTTYPE7
.set RP_SPI_CE1__0__MASK, 0x80
.set RP_SPI_CE1__0__PC, CYREG_PRT5_PC7
.set RP_SPI_CE1__0__PORT, 5
.set RP_SPI_CE1__0__SHIFT, 7
.set RP_SPI_CE1__AG, CYREG_PRT5_AG
.set RP_SPI_CE1__AMUX, CYREG_PRT5_AMUX
.set RP_SPI_CE1__BIE, CYREG_PRT5_BIE
.set RP_SPI_CE1__BIT_MASK, CYREG_PRT5_BIT_MASK
.set RP_SPI_CE1__BYP, CYREG_PRT5_BYP
.set RP_SPI_CE1__CTL, CYREG_PRT5_CTL
.set RP_SPI_CE1__DM0, CYREG_PRT5_DM0
.set RP_SPI_CE1__DM1, CYREG_PRT5_DM1
.set RP_SPI_CE1__DM2, CYREG_PRT5_DM2
.set RP_SPI_CE1__DR, CYREG_PRT5_DR
.set RP_SPI_CE1__INP_DIS, CYREG_PRT5_INP_DIS
.set RP_SPI_CE1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set RP_SPI_CE1__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set RP_SPI_CE1__LCD_EN, CYREG_PRT5_LCD_EN
.set RP_SPI_CE1__MASK, 0x80
.set RP_SPI_CE1__PORT, 5
.set RP_SPI_CE1__PRT, CYREG_PRT5_PRT
.set RP_SPI_CE1__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set RP_SPI_CE1__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set RP_SPI_CE1__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set RP_SPI_CE1__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set RP_SPI_CE1__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set RP_SPI_CE1__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set RP_SPI_CE1__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set RP_SPI_CE1__PS, CYREG_PRT5_PS
.set RP_SPI_CE1__SHIFT, 7
.set RP_SPI_CE1__SLW, CYREG_PRT5_SLW

/* RP_UART_RX */
.set RP_UART_RX__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set RP_UART_RX__0__MASK, 0x40
.set RP_UART_RX__0__PC, CYREG_PRT12_PC6
.set RP_UART_RX__0__PORT, 12
.set RP_UART_RX__0__SHIFT, 6
.set RP_UART_RX__AG, CYREG_PRT12_AG
.set RP_UART_RX__BIE, CYREG_PRT12_BIE
.set RP_UART_RX__BIT_MASK, CYREG_PRT12_BIT_MASK
.set RP_UART_RX__BYP, CYREG_PRT12_BYP
.set RP_UART_RX__DM0, CYREG_PRT12_DM0
.set RP_UART_RX__DM1, CYREG_PRT12_DM1
.set RP_UART_RX__DM2, CYREG_PRT12_DM2
.set RP_UART_RX__DR, CYREG_PRT12_DR
.set RP_UART_RX__INP_DIS, CYREG_PRT12_INP_DIS
.set RP_UART_RX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set RP_UART_RX__MASK, 0x40
.set RP_UART_RX__PORT, 12
.set RP_UART_RX__PRT, CYREG_PRT12_PRT
.set RP_UART_RX__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set RP_UART_RX__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set RP_UART_RX__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set RP_UART_RX__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set RP_UART_RX__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set RP_UART_RX__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set RP_UART_RX__PS, CYREG_PRT12_PS
.set RP_UART_RX__SHIFT, 6
.set RP_UART_RX__SIO_CFG, CYREG_PRT12_SIO_CFG
.set RP_UART_RX__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set RP_UART_RX__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set RP_UART_RX__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set RP_UART_RX__SLW, CYREG_PRT12_SLW

/* RP_UART_TX */
.set RP_UART_TX__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set RP_UART_TX__0__MASK, 0x80
.set RP_UART_TX__0__PC, CYREG_PRT12_PC7
.set RP_UART_TX__0__PORT, 12
.set RP_UART_TX__0__SHIFT, 7
.set RP_UART_TX__AG, CYREG_PRT12_AG
.set RP_UART_TX__BIE, CYREG_PRT12_BIE
.set RP_UART_TX__BIT_MASK, CYREG_PRT12_BIT_MASK
.set RP_UART_TX__BYP, CYREG_PRT12_BYP
.set RP_UART_TX__DM0, CYREG_PRT12_DM0
.set RP_UART_TX__DM1, CYREG_PRT12_DM1
.set RP_UART_TX__DM2, CYREG_PRT12_DM2
.set RP_UART_TX__DR, CYREG_PRT12_DR
.set RP_UART_TX__INP_DIS, CYREG_PRT12_INP_DIS
.set RP_UART_TX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set RP_UART_TX__MASK, 0x80
.set RP_UART_TX__PORT, 12
.set RP_UART_TX__PRT, CYREG_PRT12_PRT
.set RP_UART_TX__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set RP_UART_TX__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set RP_UART_TX__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set RP_UART_TX__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set RP_UART_TX__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set RP_UART_TX__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set RP_UART_TX__PS, CYREG_PRT12_PS
.set RP_UART_TX__SHIFT, 7
.set RP_UART_TX__SIO_CFG, CYREG_PRT12_SIO_CFG
.set RP_UART_TX__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set RP_UART_TX__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set RP_UART_TX__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set RP_UART_TX__SLW, CYREG_PRT12_SLW

/* RP_SPI_MISO */
.set RP_SPI_MISO__0__INTTYPE, CYREG_PICU6_INTTYPE6
.set RP_SPI_MISO__0__MASK, 0x40
.set RP_SPI_MISO__0__PC, CYREG_PRT6_PC6
.set RP_SPI_MISO__0__PORT, 6
.set RP_SPI_MISO__0__SHIFT, 6
.set RP_SPI_MISO__AG, CYREG_PRT6_AG
.set RP_SPI_MISO__AMUX, CYREG_PRT6_AMUX
.set RP_SPI_MISO__BIE, CYREG_PRT6_BIE
.set RP_SPI_MISO__BIT_MASK, CYREG_PRT6_BIT_MASK
.set RP_SPI_MISO__BYP, CYREG_PRT6_BYP
.set RP_SPI_MISO__CTL, CYREG_PRT6_CTL
.set RP_SPI_MISO__DM0, CYREG_PRT6_DM0
.set RP_SPI_MISO__DM1, CYREG_PRT6_DM1
.set RP_SPI_MISO__DM2, CYREG_PRT6_DM2
.set RP_SPI_MISO__DR, CYREG_PRT6_DR
.set RP_SPI_MISO__INP_DIS, CYREG_PRT6_INP_DIS
.set RP_SPI_MISO__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set RP_SPI_MISO__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set RP_SPI_MISO__LCD_EN, CYREG_PRT6_LCD_EN
.set RP_SPI_MISO__MASK, 0x40
.set RP_SPI_MISO__PORT, 6
.set RP_SPI_MISO__PRT, CYREG_PRT6_PRT
.set RP_SPI_MISO__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set RP_SPI_MISO__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set RP_SPI_MISO__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set RP_SPI_MISO__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set RP_SPI_MISO__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set RP_SPI_MISO__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set RP_SPI_MISO__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set RP_SPI_MISO__PS, CYREG_PRT6_PS
.set RP_SPI_MISO__SHIFT, 6
.set RP_SPI_MISO__SLW, CYREG_PRT6_SLW

/* RP_SPI_MOSI */
.set RP_SPI_MOSI__0__INTTYPE, CYREG_PICU6_INTTYPE7
.set RP_SPI_MOSI__0__MASK, 0x80
.set RP_SPI_MOSI__0__PC, CYREG_PRT6_PC7
.set RP_SPI_MOSI__0__PORT, 6
.set RP_SPI_MOSI__0__SHIFT, 7
.set RP_SPI_MOSI__AG, CYREG_PRT6_AG
.set RP_SPI_MOSI__AMUX, CYREG_PRT6_AMUX
.set RP_SPI_MOSI__BIE, CYREG_PRT6_BIE
.set RP_SPI_MOSI__BIT_MASK, CYREG_PRT6_BIT_MASK
.set RP_SPI_MOSI__BYP, CYREG_PRT6_BYP
.set RP_SPI_MOSI__CTL, CYREG_PRT6_CTL
.set RP_SPI_MOSI__DM0, CYREG_PRT6_DM0
.set RP_SPI_MOSI__DM1, CYREG_PRT6_DM1
.set RP_SPI_MOSI__DM2, CYREG_PRT6_DM2
.set RP_SPI_MOSI__DR, CYREG_PRT6_DR
.set RP_SPI_MOSI__INP_DIS, CYREG_PRT6_INP_DIS
.set RP_SPI_MOSI__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set RP_SPI_MOSI__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set RP_SPI_MOSI__LCD_EN, CYREG_PRT6_LCD_EN
.set RP_SPI_MOSI__MASK, 0x80
.set RP_SPI_MOSI__PORT, 6
.set RP_SPI_MOSI__PRT, CYREG_PRT6_PRT
.set RP_SPI_MOSI__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set RP_SPI_MOSI__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set RP_SPI_MOSI__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set RP_SPI_MOSI__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set RP_SPI_MOSI__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set RP_SPI_MOSI__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set RP_SPI_MOSI__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set RP_SPI_MOSI__PS, CYREG_PRT6_PS
.set RP_SPI_MOSI__SHIFT, 7
.set RP_SPI_MOSI__SLW, CYREG_PRT6_SLW

/* RP_SPI_SCLK */
.set RP_SPI_SCLK__0__INTTYPE, CYREG_PICU6_INTTYPE5
.set RP_SPI_SCLK__0__MASK, 0x20
.set RP_SPI_SCLK__0__PC, CYREG_PRT6_PC5
.set RP_SPI_SCLK__0__PORT, 6
.set RP_SPI_SCLK__0__SHIFT, 5
.set RP_SPI_SCLK__AG, CYREG_PRT6_AG
.set RP_SPI_SCLK__AMUX, CYREG_PRT6_AMUX
.set RP_SPI_SCLK__BIE, CYREG_PRT6_BIE
.set RP_SPI_SCLK__BIT_MASK, CYREG_PRT6_BIT_MASK
.set RP_SPI_SCLK__BYP, CYREG_PRT6_BYP
.set RP_SPI_SCLK__CTL, CYREG_PRT6_CTL
.set RP_SPI_SCLK__DM0, CYREG_PRT6_DM0
.set RP_SPI_SCLK__DM1, CYREG_PRT6_DM1
.set RP_SPI_SCLK__DM2, CYREG_PRT6_DM2
.set RP_SPI_SCLK__DR, CYREG_PRT6_DR
.set RP_SPI_SCLK__INP_DIS, CYREG_PRT6_INP_DIS
.set RP_SPI_SCLK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set RP_SPI_SCLK__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set RP_SPI_SCLK__LCD_EN, CYREG_PRT6_LCD_EN
.set RP_SPI_SCLK__MASK, 0x20
.set RP_SPI_SCLK__PORT, 6
.set RP_SPI_SCLK__PRT, CYREG_PRT6_PRT
.set RP_SPI_SCLK__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set RP_SPI_SCLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set RP_SPI_SCLK__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set RP_SPI_SCLK__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set RP_SPI_SCLK__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set RP_SPI_SCLK__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set RP_SPI_SCLK__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set RP_SPI_SCLK__PS, CYREG_PRT6_PS
.set RP_SPI_SCLK__SHIFT, 5
.set RP_SPI_SCLK__SLW, CYREG_PRT6_SLW

/* Control_Reg_1 */
.set Control_Reg_1_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_1_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set Control_Reg_1_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB07_CTL
.set Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set Control_Reg_1_Sync_ctrl_reg__MASK, 0x01
.set Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Control_Reg_1_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB07_MSK

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E133069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00008000
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
