

================================================================
== Vitis HLS Report for 'process_ipv4_512_s'
================================================================
* Date:           Sat Mar 18 14:34:30 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ipv4_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.220 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1487|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       96|    -|
|Register             |        -|     -|     1216|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1216|     1583|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln67_fu_224_p2                |         +|   0|  0|   23|          16|           1|
    |and_ln414_1_fu_302_p2             |       and|   0|  0|  160|         160|         160|
    |and_ln414_2_fu_308_p2             |       and|   0|  0|  160|         160|         160|
    |and_ln414_fu_290_p2               |       and|   0|  0|  160|         160|         160|
    |ap_block_state2_io                |       and|   0|  0|    2|           1|           1|
    |ap_block_state3_io                |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op63_write_state2    |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op70_write_state3    |       and|   0|  0|    2|           1|           1|
    |tmp_i_nbreadreq_fu_94_p3          |       and|   0|  0|  160|           1|           0|
    |icmp_ln414_fu_231_p2              |      icmp|   0|  0|   16|          25|           8|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|    2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|    2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|    2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|    2|           1|           1|
    |or_ln63_1_fu_188_p2               |        or|   0|  0|    2|           1|           1|
    |or_ln63_fu_372_p2                 |        or|   0|  0|    2|           1|           1|
    |p_Result_s_fu_314_p2              |        or|   0|  0|  160|         160|         160|
    |select_ln414_1_fu_266_p3          |    select|   0|  0|  148|           1|         160|
    |select_ln414_2_fu_274_p3          |    select|   0|  0|  148|           1|         161|
    |select_ln414_3_fu_282_p3          |    select|   0|  0|    2|           1|           1|
    |select_ln414_fu_248_p3            |    select|   0|  0|  148|           1|         160|
    |select_ln63_fu_377_p3             |    select|   0|  0|   16|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    |xor_ln414_fu_296_p2               |       xor|   0|  0|  160|           2|         160|
    |xor_ln63_fu_182_p2                |       xor|   0|  0|    2|           1|           2|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0| 1487|         702|        1307|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                         |   9|          2|    1|          2|
    |ap_phi_mux_header_idx_new_0_i_phi_fu_154_p4     |   9|          2|   16|         32|
    |ap_phi_mux_header_ready_flag_0_i_phi_fu_143_p4  |  14|          3|    1|          3|
    |ap_phi_mux_metaWritten_flag_0_i_phi_fu_132_p4   |  14|          3|    1|          3|
    |ap_phi_mux_p_Val2_1_in_i_in_in_phi_fu_164_p4    |  14|          3|  160|        480|
    |m_axis_rx_meta_TDATA_blk_n                      |   9|          2|    1|          2|
    |rx_process2dropFifo_blk_n                       |   9|          2|    1|          2|
    |rx_process2dropLengthFifo_blk_n                 |   9|          2|    1|          2|
    |s_axis_rx_data_internal_blk_n                   |   9|          2|    1|          2|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           |  96|         21|  183|        528|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+------+----+------+-----------+
    |                  Name                  |  FF  | LUT| Bits | Const Bits|
    +----------------------------------------+------+----+------+-----------+
    |ap_CS_fsm                               |     1|   0|     1|          0|
    |ap_done_reg                             |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1                 |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter2                 |     1|   0|     1|          0|
    |currWord_last_V_reg_406                 |     1|   0|     1|          0|
    |header_header_V                         |   160|   0|   160|          0|
    |header_idx                              |    16|   0|    16|          0|
    |header_ready                            |     1|   0|     1|          0|
    |metaWritten                             |     1|   0|     1|          0|
    |metaWritten_load_reg_412                |     1|   0|     1|          0|
    |metaWritten_load_reg_412_pp0_iter1_reg  |     1|   0|     1|          0|
    |s_axis_rx_data_internal_read_reg_399    |  1024|   0|  1024|          0|
    |tmp_i_reg_395                           |     1|   0|     1|          0|
    |tmp_i_reg_395_pp0_iter1_reg             |     1|   0|     1|          0|
    |trunc_ln674_reg_427                     |     4|   0|     4|          0|
    |xor_ln63_reg_416                        |     1|   0|     1|          0|
    +----------------------------------------+------+----+------+-----------+
    |Total                                   |  1216|   0|  1216|          0|
    +----------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+------+------------+---------------------------+--------------+
|             RTL Ports            | Dir | Bits |  Protocol  |       Source Object       |    C Type    |
+----------------------------------+-----+------+------------+---------------------------+--------------+
|ap_clk                            |   in|     1|  ap_ctrl_hs|          process_ipv4<512>|  return value|
|ap_rst                            |   in|     1|  ap_ctrl_hs|          process_ipv4<512>|  return value|
|ap_start                          |   in|     1|  ap_ctrl_hs|          process_ipv4<512>|  return value|
|ap_done                           |  out|     1|  ap_ctrl_hs|          process_ipv4<512>|  return value|
|ap_continue                       |   in|     1|  ap_ctrl_hs|          process_ipv4<512>|  return value|
|ap_idle                           |  out|     1|  ap_ctrl_hs|          process_ipv4<512>|  return value|
|ap_ready                          |  out|     1|  ap_ctrl_hs|          process_ipv4<512>|  return value|
|s_axis_rx_data_internal_dout      |   in|  1024|     ap_fifo|    s_axis_rx_data_internal|       pointer|
|s_axis_rx_data_internal_empty_n   |   in|     1|     ap_fifo|    s_axis_rx_data_internal|       pointer|
|s_axis_rx_data_internal_read      |  out|     1|     ap_fifo|    s_axis_rx_data_internal|       pointer|
|rx_process2dropFifo_din           |  out|  1024|     ap_fifo|        rx_process2dropFifo|       pointer|
|rx_process2dropFifo_full_n        |   in|     1|     ap_fifo|        rx_process2dropFifo|       pointer|
|rx_process2dropFifo_write         |  out|     1|     ap_fifo|        rx_process2dropFifo|       pointer|
|m_axis_rx_meta_TREADY             |   in|     1|        axis|             m_axis_rx_meta|       pointer|
|m_axis_rx_meta_TDATA              |  out|    48|        axis|             m_axis_rx_meta|       pointer|
|m_axis_rx_meta_TVALID             |  out|     1|        axis|             m_axis_rx_meta|       pointer|
|rx_process2dropLengthFifo_din     |  out|     4|     ap_fifo|  rx_process2dropLengthFifo|       pointer|
|rx_process2dropLengthFifo_full_n  |   in|     1|     ap_fifo|  rx_process2dropLengthFifo|       pointer|
|rx_process2dropLengthFifo_write   |  out|     1|     ap_fifo|  rx_process2dropLengthFifo|       pointer|
+----------------------------------+-----+------+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.41>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rx_process2dropFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rx_process2dropFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rx_process2dropFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rx_process2dropLengthFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rx_process2dropLengthFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rx_process2dropLengthFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %s_axis_rx_data_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %s_axis_rx_data_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %s_axis_rx_data_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rx_process2dropLengthFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rx_process2dropFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %s_axis_rx_data_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %m_axis_rx_meta, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln31 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.cpp:31]   --->   Operation 17 'specpipeline' 'specpipeline_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %s_axis_rx_data_internal, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 18 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %tmp_i, void %process_ipv4<512>.exit, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.cpp:45]   --->   Operation 19 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.16ns)   --->   "%s_axis_rx_data_internal_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %s_axis_rx_data_internal" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 20 'read' 's_axis_rx_data_internal_read' <Predicate = (tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %s_axis_rx_data_internal_read, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 21 'bitselect' 'currWord_last_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%metaWritten_load = load i1 %metaWritten" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.cpp:53]   --->   Operation 22 'load' 'metaWritten_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%br_ln53 = br i1 %metaWritten_load, void, void %.critedge._crit_edge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.cpp:53]   --->   Operation 23 'br' 'br_ln53' <Predicate = (tmp_i)> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%br_ln59 = br void %.critedge._crit_edge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.cpp:59]   --->   Operation 24 'br' 'br_ln59' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node or_ln63_1)   --->   "%metaWritten_flag_0_i = phi i1 0, void %.critedge.i, i1 1, void"   --->   Operation 25 'phi' 'metaWritten_flag_0_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.12ns)   --->   "%xor_ln63 = xor i1 %currWord_last_V, i1 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.cpp:63]   --->   Operation 26 'xor' 'xor_ln63' <Predicate = (tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln63_1 = or i1 %currWord_last_V, i1 %metaWritten_flag_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.cpp:63]   --->   Operation 27 'or' 'or_ln63_1' <Predicate = (tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %or_ln63_1, void %._crit_edge6.new4.i, void %mergeST3.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.cpp:63]   --->   Operation 28 'br' 'br_ln63' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln58 = store i1 %xor_ln63, i1 %metaWritten" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.cpp:58]   --->   Operation 29 'store' 'store_ln58' <Predicate = (tmp_i & or_ln63_1)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge6.new4.i"   --->   Operation 30 'br' 'br_ln0' <Predicate = (tmp_i & or_ln63_1)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln69 = br void %process_ipv4<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.cpp:69]   --->   Operation 31 'br' 'br_ln69' <Predicate = (tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.21>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%header_ready_load = load i1 %header_ready" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/../packet.hpp:55]   --->   Operation 32 'load' 'header_ready_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%header_idx_load = load i16 %header_idx" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/../packet.hpp:58]   --->   Operation 33 'load' 'header_idx_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_Val2_s = load i160 %header_header_V"   --->   Operation 34 'load' 'p_Val2_s' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.38ns)   --->   "%br_ln55 = br i1 %header_ready_load, void %.critedge77.i, void %.critedge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/../packet.hpp:55]   --->   Operation 35 'br' 'br_ln55' <Predicate = (tmp_i)> <Delay = 0.38>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %header_idx_load, i9 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/../packet.hpp:58]   --->   Operation 36 'bitconcatenate' 'shl_ln' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i1024 %s_axis_rx_data_internal_read"   --->   Operation 37 'trunc' 'tmp_1' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.78ns)   --->   "%add_ln67 = add i16 %header_idx_load, i16 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/../packet.hpp:67]   --->   Operation 38 'add' 'add_ln67' <Predicate = (tmp_i & !header_ready_load & !currWord_last_V)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.77ns)   --->   "%icmp_ln414 = icmp_ugt  i25 %shl_ln, i25 159"   --->   Operation 39 'icmp' 'icmp_ln414' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_2)   --->   "%trunc_ln414 = trunc i1024 %s_axis_rx_data_internal_read"   --->   Operation 40 'trunc' 'trunc_ln414' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_2)   --->   "%st = bitconcatenate i160 @_ssdm_op_BitConcatenate.i160.i1.i159, i1 %trunc_ln414, i159 0"   --->   Operation 41 'bitconcatenate' 'st' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_2)   --->   "%select_ln414 = select i1 %icmp_ln414, i160 %st, i160 %tmp_1"   --->   Operation 42 'select' 'select_ln414' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_2)   --->   "%tmp = partselect i160 @llvm.part.select.i160, i160 %select_ln414, i32 159, i32 0"   --->   Operation 43 'partselect' 'tmp' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_2)   --->   "%select_ln414_1 = select i1 %icmp_ln414, i160 %tmp, i160 %tmp_1"   --->   Operation 44 'select' 'select_ln414_1' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_2 = select i1 %icmp_ln414, i160 730750818665451459101842416358141509827966271488, i160 1461501637330902918203684832716283019655932542975"   --->   Operation 45 'select' 'select_ln414_2' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_3 = select i1 %icmp_ln414, i160 1, i160 1461501637330902918203684832716283019655932542975"   --->   Operation 46 'select' 'select_ln414_3' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.39ns) (out node of the LUT)   --->   "%and_ln414 = and i160 %select_ln414_2, i160 %select_ln414_3"   --->   Operation 47 'and' 'and_ln414' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.39> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%xor_ln414 = xor i160 %and_ln414, i160 1461501637330902918203684832716283019655932542975"   --->   Operation 48 'xor' 'xor_ln414' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln414_1 = and i160 %p_Val2_s, i160 %xor_ln414"   --->   Operation 49 'and' 'and_ln414_1' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.39ns) (out node of the LUT)   --->   "%and_ln414_2 = and i160 %select_ln414_1, i160 %and_ln414"   --->   Operation 50 'and' 'and_ln414_2' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.39> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.25ns) (out node of the LUT)   --->   "%p_Result_s = or i160 %and_ln414_1, i160 %and_ln414_2"   --->   Operation 51 'or' 'p_Result_s' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln414 = store i160 %p_Result_s, i160 %header_header_V"   --->   Operation 52 'store' 'store_ln414' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.critedge.i"   --->   Operation 53 'br' 'br_ln0' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.38>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%header_ready_flag_0_i = phi i1 0, void, i1 1, void %.critedge77.i"   --->   Operation 54 'phi' 'header_ready_flag_0_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%header_idx_new_0_i = phi i16 0, void, i16 %add_ln67, void %.critedge77.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/../packet.hpp:67]   --->   Operation 55 'phi' 'header_idx_new_0_i' <Predicate = (tmp_i & !currWord_last_V)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_Val2_1_in_i_in_in = phi i160 %p_Val2_s, void, i160 %p_Result_s, void %.critedge77.i"   --->   Operation 56 'phi' 'p_Val2_1_in_i_in_in' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %rx_process2dropFifo, i1024 %s_axis_rx_data_internal_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 57 'write' 'write_ln173' <Predicate = (tmp_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 8> <FIFO>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i160 %p_Val2_1_in_i_in_in"   --->   Operation 58 'trunc' 'trunc_ln674' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %p_Val2_1_in_i_in_in, i32 96, i32 127"   --->   Operation 59 'partselect' 'p_Result_i' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%p_Result_1_i = partselect i8 @_ssdm_op_PartSelect.i8.i160.i32.i32, i160 %p_Val2_1_in_i_in_in, i32 24, i32 31"   --->   Operation 60 'partselect' 'p_Result_1_i' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_2_i = partselect i8 @_ssdm_op_PartSelect.i8.i160.i32.i32, i160 %p_Val2_1_in_i_in_in, i32 16, i32 23"   --->   Operation 61 'partselect' 'p_Result_2_i' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i8.i8.i32, i8 %p_Result_2_i, i8 %p_Result_1_i, i32 %p_Result_i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 62 'bitconcatenate' 'p_0' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i48P128A, i48 %m_axis_rx_meta, i48 %p_0" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 63 'write' 'write_ln173' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 64 [1/1] (0.12ns)   --->   "%or_ln63 = or i1 %currWord_last_V, i1 %header_ready_flag_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.cpp:63]   --->   Operation 64 'or' 'or_ln63' <Predicate = (tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.24ns)   --->   "%select_ln63 = select i1 %currWord_last_V, i16 0, i16 %header_idx_new_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.cpp:63]   --->   Operation 65 'select' 'select_ln63' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %or_ln63, void %._crit_edge6.new.i, void %mergeST1.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.cpp:63]   --->   Operation 66 'br' 'br_ln63' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%store_ln67 = store i16 %select_ln63, i16 %header_idx" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/../packet.hpp:67]   --->   Operation 67 'store' 'store_ln67' <Predicate = (tmp_i & or_ln63)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%store_ln65 = store i1 %xor_ln63, i1 %header_ready" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/../packet.hpp:65]   --->   Operation 68 'store' 'store_ln65' <Predicate = (tmp_i & or_ln63)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge6.new.i"   --->   Operation 69 'br' 'br_ln0' <Predicate = (tmp_i & or_ln63)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.16>
ST_3 : Operation 70 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i4P0A, i4 %rx_process2dropLengthFifo, i4 %trunc_ln674" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 70 'write' 'write_ln173' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_3 : Operation 71 [1/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i48P128A, i48 %m_axis_rx_meta, i48 %p_0" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 71 'write' 'write_ln173' <Predicate = (tmp_i & !metaWritten_load)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 72 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m_axis_rx_meta]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_rx_data_internal]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ header_ready]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ header_idx]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ header_header_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rx_process2dropFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ metaWritten]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rx_process2dropLengthFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specinterface_ln0            (specinterface ) [ 0000]
specpipeline_ln31            (specpipeline  ) [ 0000]
tmp_i                        (nbreadreq     ) [ 0111]
br_ln45                      (br            ) [ 0000]
s_axis_rx_data_internal_read (read          ) [ 0110]
currWord_last_V              (bitselect     ) [ 0110]
metaWritten_load             (load          ) [ 0111]
br_ln53                      (br            ) [ 0000]
br_ln59                      (br            ) [ 0000]
metaWritten_flag_0_i         (phi           ) [ 0000]
xor_ln63                     (xor           ) [ 0110]
or_ln63_1                    (or            ) [ 0100]
br_ln63                      (br            ) [ 0000]
store_ln58                   (store         ) [ 0000]
br_ln0                       (br            ) [ 0000]
br_ln69                      (br            ) [ 0000]
header_ready_load            (load          ) [ 0110]
header_idx_load              (load          ) [ 0000]
p_Val2_s                     (load          ) [ 0000]
br_ln55                      (br            ) [ 0000]
shl_ln                       (bitconcatenate) [ 0000]
tmp_1                        (trunc         ) [ 0000]
add_ln67                     (add           ) [ 0000]
icmp_ln414                   (icmp          ) [ 0000]
trunc_ln414                  (trunc         ) [ 0000]
st                           (bitconcatenate) [ 0000]
select_ln414                 (select        ) [ 0000]
tmp                          (partselect    ) [ 0000]
select_ln414_1               (select        ) [ 0000]
select_ln414_2               (select        ) [ 0000]
select_ln414_3               (select        ) [ 0000]
and_ln414                    (and           ) [ 0000]
xor_ln414                    (xor           ) [ 0000]
and_ln414_1                  (and           ) [ 0000]
and_ln414_2                  (and           ) [ 0000]
p_Result_s                   (or            ) [ 0000]
store_ln414                  (store         ) [ 0000]
br_ln0                       (br            ) [ 0000]
header_ready_flag_0_i        (phi           ) [ 0000]
header_idx_new_0_i           (phi           ) [ 0000]
p_Val2_1_in_i_in_in          (phi           ) [ 0000]
write_ln173                  (write         ) [ 0000]
trunc_ln674                  (trunc         ) [ 0101]
p_Result_i                   (partselect    ) [ 0000]
p_Result_1_i                 (partselect    ) [ 0000]
p_Result_2_i                 (partselect    ) [ 0000]
p_0                          (bitconcatenate) [ 0101]
or_ln63                      (or            ) [ 0110]
select_ln63                  (select        ) [ 0000]
br_ln63                      (br            ) [ 0000]
store_ln67                   (store         ) [ 0000]
store_ln65                   (store         ) [ 0000]
br_ln0                       (br            ) [ 0000]
write_ln173                  (write         ) [ 0000]
write_ln173                  (write         ) [ 0000]
ret_ln0                      (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m_axis_rx_meta">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_rx_meta"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_axis_rx_data_internal">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_rx_data_internal"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="header_ready">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_ready"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="header_idx">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_idx"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="header_header_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_header_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rx_process2dropFifo">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_process2dropFifo"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="metaWritten">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="metaWritten"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="rx_process2dropLengthFifo">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_process2dropLengthFifo"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i1024.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i16.i9"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i160.i1.i159"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i160"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i8.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i48P128A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_i_nbreadreq_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="1024" slack="0"/>
<pin id="97" dir="0" index="2" bw="1" slack="0"/>
<pin id="98" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="s_axis_rx_data_internal_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1024" slack="0"/>
<pin id="104" dir="0" index="1" bw="1024" slack="0"/>
<pin id="105" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_axis_rx_data_internal_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln173_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="1024" slack="0"/>
<pin id="111" dir="0" index="2" bw="1024" slack="1"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_write_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="48" slack="0"/>
<pin id="118" dir="0" index="2" bw="48" slack="0"/>
<pin id="119" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="write_ln173_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="4" slack="0"/>
<pin id="125" dir="0" index="2" bw="4" slack="1"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/3 "/>
</bind>
</comp>

<comp id="129" class="1005" name="metaWritten_flag_0_i_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="131" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="metaWritten_flag_0_i (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="metaWritten_flag_0_i_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="metaWritten_flag_0_i/1 "/>
</bind>
</comp>

<comp id="140" class="1005" name="header_ready_flag_0_i_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="142" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="header_ready_flag_0_i (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="header_ready_flag_0_i_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="1" slack="0"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="header_ready_flag_0_i/2 "/>
</bind>
</comp>

<comp id="151" class="1005" name="header_idx_new_0_i_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="153" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="header_idx_new_0_i (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="header_idx_new_0_i_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="16" slack="0"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="header_idx_new_0_i/2 "/>
</bind>
</comp>

<comp id="161" class="1005" name="p_Val2_1_in_i_in_in_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="160" slack="2147483647"/>
<pin id="163" dir="1" index="1" bw="160" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_1_in_i_in_in (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_Val2_1_in_i_in_in_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="160" slack="0"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="160" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_1_in_i_in_in/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="currWord_last_V_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="1024" slack="0"/>
<pin id="173" dir="0" index="2" bw="11" slack="0"/>
<pin id="174" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="currWord_last_V/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="metaWritten_load_load_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="metaWritten_load/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="xor_ln63_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln63/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="or_ln63_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln63_1/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln58_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="header_ready_load_load_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="header_ready_load/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="header_idx_load_load_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="header_idx_load/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="p_Val2_s_load_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="160" slack="0"/>
<pin id="210" dir="1" index="1" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="shl_ln_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="25" slack="0"/>
<pin id="215" dir="0" index="1" bw="16" slack="0"/>
<pin id="216" dir="0" index="2" bw="1" slack="0"/>
<pin id="217" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1024" slack="1"/>
<pin id="223" dir="1" index="1" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="add_ln67_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="icmp_ln414_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="25" slack="0"/>
<pin id="233" dir="0" index="1" bw="25" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="trunc_ln414_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1024" slack="1"/>
<pin id="239" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="st_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="160" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="1" index="3" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="st/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="select_ln414_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="160" slack="0"/>
<pin id="251" dir="0" index="2" bw="160" slack="0"/>
<pin id="252" dir="1" index="3" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="160" slack="0"/>
<pin id="258" dir="0" index="1" bw="160" slack="0"/>
<pin id="259" dir="0" index="2" bw="9" slack="0"/>
<pin id="260" dir="0" index="3" bw="1" slack="0"/>
<pin id="261" dir="1" index="4" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="select_ln414_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="160" slack="0"/>
<pin id="269" dir="0" index="2" bw="160" slack="0"/>
<pin id="270" dir="1" index="3" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_1/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="select_ln414_2_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="160" slack="0"/>
<pin id="277" dir="0" index="2" bw="160" slack="0"/>
<pin id="278" dir="1" index="3" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_2/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="select_ln414_3_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="160" slack="0"/>
<pin id="285" dir="0" index="2" bw="160" slack="0"/>
<pin id="286" dir="1" index="3" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_3/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="and_ln414_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="160" slack="0"/>
<pin id="292" dir="0" index="1" bw="160" slack="0"/>
<pin id="293" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="xor_ln414_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="160" slack="0"/>
<pin id="298" dir="0" index="1" bw="160" slack="0"/>
<pin id="299" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln414/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="and_ln414_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="160" slack="0"/>
<pin id="304" dir="0" index="1" bw="160" slack="0"/>
<pin id="305" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_1/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="and_ln414_2_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="160" slack="0"/>
<pin id="310" dir="0" index="1" bw="160" slack="0"/>
<pin id="311" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_2/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="p_Result_s_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="160" slack="0"/>
<pin id="316" dir="0" index="1" bw="160" slack="0"/>
<pin id="317" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="store_ln414_store_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="160" slack="0"/>
<pin id="323" dir="0" index="1" bw="160" slack="0"/>
<pin id="324" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln414/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="trunc_ln674_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="160" slack="0"/>
<pin id="329" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="p_Result_i_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="0" index="1" bw="160" slack="0"/>
<pin id="334" dir="0" index="2" bw="8" slack="0"/>
<pin id="335" dir="0" index="3" bw="8" slack="0"/>
<pin id="336" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="p_Result_1_i_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="0" index="1" bw="160" slack="0"/>
<pin id="344" dir="0" index="2" bw="6" slack="0"/>
<pin id="345" dir="0" index="3" bw="6" slack="0"/>
<pin id="346" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1_i/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="p_Result_2_i_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="0"/>
<pin id="353" dir="0" index="1" bw="160" slack="0"/>
<pin id="354" dir="0" index="2" bw="6" slack="0"/>
<pin id="355" dir="0" index="3" bw="6" slack="0"/>
<pin id="356" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2_i/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="p_0_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="48" slack="0"/>
<pin id="363" dir="0" index="1" bw="8" slack="0"/>
<pin id="364" dir="0" index="2" bw="8" slack="0"/>
<pin id="365" dir="0" index="3" bw="32" slack="0"/>
<pin id="366" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="or_ln63_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="1"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln63/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="select_ln63_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="1"/>
<pin id="379" dir="0" index="1" bw="16" slack="0"/>
<pin id="380" dir="0" index="2" bw="16" slack="0"/>
<pin id="381" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln63/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="store_ln67_store_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="16" slack="0"/>
<pin id="386" dir="0" index="1" bw="16" slack="0"/>
<pin id="387" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="store_ln65_store_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="1"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/2 "/>
</bind>
</comp>

<comp id="395" class="1005" name="tmp_i_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="1"/>
<pin id="397" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="399" class="1005" name="s_axis_rx_data_internal_read_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1024" slack="1"/>
<pin id="401" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="s_axis_rx_data_internal_read "/>
</bind>
</comp>

<comp id="406" class="1005" name="currWord_last_V_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="1"/>
<pin id="408" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="currWord_last_V "/>
</bind>
</comp>

<comp id="412" class="1005" name="metaWritten_load_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="1"/>
<pin id="414" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="metaWritten_load "/>
</bind>
</comp>

<comp id="416" class="1005" name="xor_ln63_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="1"/>
<pin id="418" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln63 "/>
</bind>
</comp>

<comp id="427" class="1005" name="trunc_ln674_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="4" slack="1"/>
<pin id="429" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln674 "/>
</bind>
</comp>

<comp id="432" class="1005" name="p_0_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="48" slack="1"/>
<pin id="434" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="p_0 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="32" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="26" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="106"><net_src comp="34" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="68" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="88" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="92" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="138"><net_src comp="40" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="42" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="149"><net_src comp="40" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="42" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="160"><net_src comp="66" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="175"><net_src comp="36" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="102" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="38" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="170" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="42" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="170" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="132" pin="4"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="182" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="12" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="4" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="6" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="8" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="218"><net_src comp="44" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="204" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="46" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="228"><net_src comp="204" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="48" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="230"><net_src comp="224" pin="2"/><net_sink comp="154" pin=2"/></net>

<net id="235"><net_src comp="213" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="50" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="245"><net_src comp="52" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="237" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="54" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="253"><net_src comp="231" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="240" pin="3"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="221" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="262"><net_src comp="56" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="248" pin="3"/><net_sink comp="256" pin=1"/></net>

<net id="264"><net_src comp="58" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="265"><net_src comp="20" pin="0"/><net_sink comp="256" pin=3"/></net>

<net id="271"><net_src comp="231" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="256" pin="4"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="221" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="279"><net_src comp="231" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="60" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="62" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="287"><net_src comp="231" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="64" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="62" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="294"><net_src comp="274" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="282" pin="3"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="290" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="62" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="208" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="296" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="266" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="290" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="302" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="308" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="320"><net_src comp="314" pin="2"/><net_sink comp="164" pin=2"/></net>

<net id="325"><net_src comp="314" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="8" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="164" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="337"><net_src comp="70" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="164" pin="4"/><net_sink comp="331" pin=1"/></net>

<net id="339"><net_src comp="72" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="340"><net_src comp="74" pin="0"/><net_sink comp="331" pin=3"/></net>

<net id="347"><net_src comp="76" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="164" pin="4"/><net_sink comp="341" pin=1"/></net>

<net id="349"><net_src comp="78" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="350"><net_src comp="80" pin="0"/><net_sink comp="341" pin=3"/></net>

<net id="357"><net_src comp="76" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="164" pin="4"/><net_sink comp="351" pin=1"/></net>

<net id="359"><net_src comp="82" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="360"><net_src comp="84" pin="0"/><net_sink comp="351" pin=3"/></net>

<net id="367"><net_src comp="86" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="351" pin="4"/><net_sink comp="361" pin=1"/></net>

<net id="369"><net_src comp="341" pin="4"/><net_sink comp="361" pin=2"/></net>

<net id="370"><net_src comp="331" pin="4"/><net_sink comp="361" pin=3"/></net>

<net id="371"><net_src comp="361" pin="4"/><net_sink comp="115" pin=2"/></net>

<net id="376"><net_src comp="143" pin="4"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="90" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="383"><net_src comp="154" pin="4"/><net_sink comp="377" pin=2"/></net>

<net id="388"><net_src comp="377" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="6" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="4" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="398"><net_src comp="94" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="102" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="405"><net_src comp="399" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="409"><net_src comp="170" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="415"><net_src comp="178" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="182" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="430"><net_src comp="327" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="435"><net_src comp="361" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="115" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_rx_meta | {3 }
	Port: s_axis_rx_data_internal | {}
	Port: header_ready | {2 }
	Port: header_idx | {2 }
	Port: header_header_V | {2 }
	Port: rx_process2dropFifo | {2 }
	Port: metaWritten | {1 }
	Port: rx_process2dropLengthFifo | {3 }
 - Input state : 
	Port: process_ipv4<512> : m_axis_rx_meta | {}
	Port: process_ipv4<512> : s_axis_rx_data_internal | {1 }
	Port: process_ipv4<512> : header_ready | {2 }
	Port: process_ipv4<512> : header_idx | {2 }
	Port: process_ipv4<512> : header_header_V | {2 }
	Port: process_ipv4<512> : rx_process2dropFifo | {}
	Port: process_ipv4<512> : metaWritten | {1 }
	Port: process_ipv4<512> : rx_process2dropLengthFifo | {}
  - Chain level:
	State 1
		br_ln53 : 1
		metaWritten_flag_0_i : 2
		xor_ln63 : 1
		or_ln63_1 : 3
		br_ln63 : 3
		store_ln58 : 1
	State 2
		br_ln55 : 1
		shl_ln : 1
		add_ln67 : 1
		icmp_ln414 : 2
		st : 1
		select_ln414 : 3
		tmp : 4
		select_ln414_1 : 5
		select_ln414_2 : 3
		select_ln414_3 : 3
		and_ln414 : 4
		xor_ln414 : 4
		and_ln414_1 : 4
		and_ln414_2 : 6
		p_Result_s : 4
		store_ln414 : 4
		header_ready_flag_0_i : 2
		header_idx_new_0_i : 2
		p_Val2_1_in_i_in_in : 4
		trunc_ln674 : 5
		p_Result_i : 5
		p_Result_1_i : 5
		p_Result_2_i : 5
		p_0 : 6
		write_ln173 : 7
		or_ln63 : 3
		select_ln63 : 3
		br_ln63 : 3
		store_ln67 : 4
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|
| Operation|              Functional Unit             |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|
|          |            select_ln414_fu_248           |    0    |   148   |
|          |           select_ln414_1_fu_266          |    0    |   148   |
|  select  |           select_ln414_2_fu_274          |    0    |   148   |
|          |           select_ln414_3_fu_282          |    0    |   148   |
|          |            select_ln63_fu_377            |    0    |    16   |
|----------|------------------------------------------|---------|---------|
|          |             and_ln414_fu_290             |    0    |   160   |
|    and   |            and_ln414_1_fu_302            |    0    |   160   |
|          |            and_ln414_2_fu_308            |    0    |   160   |
|----------|------------------------------------------|---------|---------|
|          |             or_ln63_1_fu_188             |    0    |    2    |
|    or    |             p_Result_s_fu_314            |    0    |   160   |
|          |              or_ln63_fu_372              |    0    |    2    |
|----------|------------------------------------------|---------|---------|
|    xor   |              xor_ln63_fu_182             |    0    |    2    |
|          |             xor_ln414_fu_296             |    0    |   160   |
|----------|------------------------------------------|---------|---------|
|    add   |              add_ln67_fu_224             |    0    |    23   |
|----------|------------------------------------------|---------|---------|
|   icmp   |             icmp_ln414_fu_231            |    0    |    16   |
|----------|------------------------------------------|---------|---------|
| nbreadreq|           tmp_i_nbreadreq_fu_94          |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   read   | s_axis_rx_data_internal_read_read_fu_102 |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |         write_ln173_write_fu_108         |    0    |    0    |
|   write  |             grp_write_fu_115             |    0    |    0    |
|          |         write_ln173_write_fu_122         |    0    |    0    |
|----------|------------------------------------------|---------|---------|
| bitselect|          currWord_last_V_fu_170          |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |               shl_ln_fu_213              |    0    |    0    |
|bitconcatenate|                 st_fu_240                |    0    |    0    |
|          |                p_0_fu_361                |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |               tmp_1_fu_221               |    0    |    0    |
|   trunc  |            trunc_ln414_fu_237            |    0    |    0    |
|          |            trunc_ln674_fu_327            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |                tmp_fu_256                |    0    |    0    |
|partselect|             p_Result_i_fu_331            |    0    |    0    |
|          |            p_Result_1_i_fu_341           |    0    |    0    |
|          |            p_Result_2_i_fu_351           |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   Total  |                                          |    0    |   1453  |
|----------|------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|       currWord_last_V_reg_406      |    1   |
|     header_idx_new_0_i_reg_151     |   16   |
|    header_ready_flag_0_i_reg_140   |    1   |
|    metaWritten_flag_0_i_reg_129    |    1   |
|      metaWritten_load_reg_412      |    1   |
|             p_0_reg_432            |   48   |
|     p_Val2_1_in_i_in_in_reg_161    |   160  |
|s_axis_rx_data_internal_read_reg_399|  1024  |
|            tmp_i_reg_395           |    1   |
|         trunc_ln674_reg_427        |    4   |
|          xor_ln63_reg_416          |    1   |
+------------------------------------+--------+
|                Total               |  1258  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_115 |  p2  |   2  |  48  |   96   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   96   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1453  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |  1258  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  1258  |  1462  |
+-----------+--------+--------+--------+
