## RISC-V MYTH Workshop 2025

Five-day MYTH (Microprocessor for You in Thirty Hours) Workshop for building a 64-bit RISC-V CPU

### Day 1 Fixed the bug for the RV_D1SK3_L3_Lab Signed and Unsigned Numbers

![RV_D1SK3_L3_Lab-FixCastIssue](https://github.com/user-attachments/assets/ad42d692-d335-499a-ab60-060b546d2caa)

### Day 2 RV_D2SK3_L1_Lab Testbench and Bitstream

![RV_D2SK3_L1_Lab-tb-and-bs](https://github.com/user-attachments/assets/a6cbfaba-ab53-4fa4-98da-c9d6bf00c099)

### Day 3 RV_D3SK1_L3_Lab Combinational Calculator

#### Makerchip URL: https://makerchip.com/sandbox/0gJflh2Yk/0ElhvX

![RV_D3SK1_L3_Lab-ComCalc](https://github.com/user-attachments/assets/fdb0b959-a35e-4bf3-b451-1478685917f7)

### Day 3 RV_D3SK4_L4_Lab 2-Cycle Calculator with Validity

#### Makerchip URL: https://makerchip.com/sandbox/0gJflh2Yk/0oYhy3

![RV_D3SK4_L4_Lab-2-Cycle-Calc-Valid](https://github.com/user-attachments/assets/f02c7136-eb3d-46e7-9876-8a6603c22e59)

