
// Generated by Cadence Genus(TM) Synthesis Solution 19.15-s090_1
// Generated on: Oct 29 2023 22:42:11 PDT (Oct 30 2023 05:42:11 UTC)

// Verification Directory fv/gcd 

module CLKGATE_RC_CG_MOD(enable, ck_in, ck_out, test);
  input enable, ck_in, test;
  output ck_out;
  wire enable, ck_in, test;
  wire ck_out;
  sky130_fd_sc_hd__sdlclkp_1 RC_CGIC_INST(.GATE (enable), .CLK (ck_in),
       .SCE (test), .GCLK (ck_out));
endmodule

module CLKGATE_RC_CG_MOD_3(enable, ck_in, ck_out, test);
  input enable, ck_in, test;
  output ck_out;
  wire enable, ck_in, test;
  wire ck_out;
  sky130_fd_sc_hd__sdlclkp_1 RC_CGIC_INST(.GATE (enable), .CLK (ck_in),
       .SCE (test), .GCLK (ck_out));
endmodule

module CLKGATE_RC_CG_MOD_1(enable, ck_in, ck_out, test);
  input enable, ck_in, test;
  output ck_out;
  wire enable, ck_in, test;
  wire ck_out;
  sky130_fd_sc_hd__sdlclkp_1 RC_CGIC_INST(.GATE (enable), .CLK (ck_in),
       .SCE (test), .GCLK (ck_out));
endmodule

module gcd(clk, start, done, dividend, divisor, quotient, remainder);
  input clk, start;
  input [3:0] dividend, divisor;
  output done;
  output [3:0] quotient, remainder;
  wire clk, start;
  wire [3:0] dividend, divisor;
  wire done;
  wire [3:0] quotient, remainder;
  wire [7:0] long_remainder;
  wire [2:0] iteration;
  wire CLKGATE_rc_gclk, CLKGATE_rc_gclk_63, CLKGATE_rc_gclk_185,
       UNCONNECTED, UNCONNECTED0, UNCONNECTED1, logic_0_1_net,
       logic_0_2_net;
  wire logic_0_3_net, n_0, n_1, n_2, n_3, n_4, n_5, n_6;
  wire n_7, n_8, n_9, n_10, n_11, n_12, n_13, n_14;
  wire n_15, n_16, n_17, n_18, n_19, n_20, n_21, n_22;
  wire n_23, n_24, n_25, n_26, n_27, n_28, n_29, n_30;
  wire n_31, n_32, n_33, n_34, n_35, n_36, n_37, n_38;
  wire n_43, n_44, n_45, n_46, n_47, n_48, n_53, n_56;
  CLKGATE_RC_CG_MOD CLKGATE_RC_CG_HIER_INST0(.enable (n_47), .ck_in
       (clk), .ck_out (CLKGATE_rc_gclk), .test (logic_0_2_net));
  CLKGATE_RC_CG_MOD_3 CLKGATE_RC_CG_HIER_INST3(.enable (n_47), .ck_in
       (clk), .ck_out (CLKGATE_rc_gclk_185), .test (logic_0_3_net));
  CLKGATE_RC_CG_MOD_1 CLKGATE_RC_CG_DECLONE_HIER_INST(.enable (n_47),
       .ck_in (clk), .ck_out (CLKGATE_rc_gclk_63), .test
       (logic_0_1_net));
  sky130_fd_sc_hd__buf_8 g347(.A (long_remainder[5]), .X
       (remainder[1]));
  sky130_fd_sc_hd__buf_8 g346(.A (long_remainder[6]), .X
       (remainder[2]));
  sky130_fd_sc_hd__buf_8 g348(.A (long_remainder[4]), .X
       (remainder[0]));
  sky130_fd_sc_hd__dfxtp_1 \quotient_reg[3] (.CLK
       (CLKGATE_rc_gclk_185), .D (n_33), .Q (n_34));
  sky130_fd_sc_hd__inv_16 g449(.A (n_35), .Y (quotient[3]));
  sky130_fd_sc_hd__inv_2 g450(.A (n_34), .Y (n_35));
  sky130_fd_sc_hd__nor2b_1 g451__2398(.A (start), .B_N (n_38), .Y
       (n_33));
  sky130_fd_sc_hd__buf_8 g452(.A (n_38), .X (quotient[2]));
  sky130_fd_sc_hd__dfxtp_1 \quotient_reg[2] (.CLK
       (CLKGATE_rc_gclk_185), .D (n_32), .Q (n_38));
  sky130_fd_sc_hd__nor2b_1 g454__5107(.A (start), .B_N (n_37), .Y
       (n_32));
  sky130_fd_sc_hd__dfxtp_1 \long_remainder_reg[7] (.CLK
       (CLKGATE_rc_gclk_63), .D (n_28), .Q (n_30));
  sky130_fd_sc_hd__inv_16 g456(.A (n_31), .Y (remainder[3]));
  sky130_fd_sc_hd__inv_2 g457(.A (n_30), .Y (n_31));
  sky130_fd_sc_hd__buf_8 g458(.A (n_37), .X (quotient[1]));
  sky130_fd_sc_hd__dfxtp_1 \quotient_reg[1] (.CLK
       (CLKGATE_rc_gclk_185), .D (n_29), .Q (n_37));
  sky130_fd_sc_hd__nor2b_1 g460__6260(.A (start), .B_N (n_36), .Y
       (n_29));
  sky130_fd_sc_hd__and3_1 g461__4319(.A (long_remainder[6]), .B (n_26),
       .C (n_17), .X (n_28));
  sky130_fd_sc_hd__buf_8 g462(.A (n_36), .X (quotient[0]));
  sky130_fd_sc_hd__dfxtp_1 \quotient_reg[0] (.CLK
       (CLKGATE_rc_gclk_185), .D (n_27), .Q (n_36));
  sky130_fd_sc_hd__nor2b_1 g464__8428(.A (start), .B_N (n_45), .Y
       (n_27));
  sky130_fd_sc_hd__o21ai_1 g465__5526(.A1 (divisor[3]), .A2 (n_24), .B1
       (n_45), .Y (n_26));
  sky130_fd_sc_hd__maj3_1 g466__6783(.A (n_25), .B (long_remainder[6]),
       .C (n_18), .X (n_45));
  sky130_fd_sc_hd__inv_2 g467(.A (n_24), .Y (n_25));
  sky130_fd_sc_hd__a21boi_1 g468__3680(.A1 (n_53), .A2 (n_46), .B1_N
       (n_56), .Y (n_24));
  sky130_fd_sc_hd__a21bo_1 g469__1617(.A1 (n_44), .A2 (n_48), .B1_N
       (n_43), .X (n_53));
  sky130_fd_sc_hd__nand2b_1 g470__2802(.A_N (long_remainder[3]), .B
       (divisor[0]), .Y (n_48));
  sky130_fd_sc_hd__dfxtp_1 \long_remainder_reg[3] (.CLK
       (CLKGATE_rc_gclk_63), .D (n_23), .Q (long_remainder[3]));
  sky130_fd_sc_hd__mux2_2 g472__1705(.A0 (long_remainder[2]), .A1
       (dividend[3]), .S (start), .X (n_23));
  sky130_fd_sc_hd__dfxtp_1 \long_remainder_reg[2] (.CLK
       (CLKGATE_rc_gclk_63), .D (n_22), .Q (long_remainder[2]));
  sky130_fd_sc_hd__mux2_2 g474__5122(.A0 (long_remainder[1]), .A1
       (dividend[2]), .S (start), .X (n_22));
  sky130_fd_sc_hd__dfxtp_1 \long_remainder_reg[1] (.CLK
       (CLKGATE_rc_gclk_63), .D (n_21), .Q (long_remainder[1]));
  sky130_fd_sc_hd__mux2_2 g476__8246(.A0 (long_remainder[0]), .A1
       (dividend[1]), .S (start), .X (n_21));
  sky130_fd_sc_hd__nand2_1 g477__7098(.A (n_20), .B (n_17), .Y (n_47));
  sky130_fd_sc_hd__dfxtp_1 \long_remainder_reg[0] (.CLK
       (CLKGATE_rc_gclk_63), .D (n_19), .Q (long_remainder[0]));
  sky130_fd_sc_hd__buf_8 g479(.A (n_20), .X (done));
  sky130_fd_sc_hd__nor3b_1 g480__6131(.A (iteration[1]), .B
       (iteration[0]), .C_N (iteration[2]), .Y (n_20));
  sky130_fd_sc_hd__and2_1 g481__1881(.A (start), .B (dividend[0]), .X
       (n_19));
  sky130_fd_sc_hd__nand2b_1 g482__5115(.A_N (long_remainder[5]), .B
       (divisor[2]), .Y (n_46));
  sky130_fd_sc_hd__nand2b_1 g483__7482(.A_N (divisor[2]), .B
       (long_remainder[5]), .Y (n_56));
  sky130_fd_sc_hd__nand2b_1 g484__4733(.A_N (divisor[1]), .B
       (long_remainder[4]), .Y (n_43));
  sky130_fd_sc_hd__nand2b_1 g485__6161(.A_N (long_remainder[4]), .B
       (divisor[1]), .Y (n_44));
  sky130_fd_sc_hd__inv_2 g486(.A (divisor[3]), .Y (n_18));
  sky130_fd_sc_hd__inv_1 g487(.A (start), .Y (n_17));
  sky130_fd_sc_hd__dfxtp_1 \iteration_reg[2] (.CLK (CLKGATE_rc_gclk),
       .D (n_14), .Q (iteration[2]));
  sky130_fd_sc_hd__dfxtp_1 \long_remainder_reg[6] (.CLK
       (CLKGATE_rc_gclk_63), .D (n_15), .Q (long_remainder[6]));
  sky130_fd_sc_hd__dfxtp_1 \long_remainder_reg[5] (.CLK
       (CLKGATE_rc_gclk_63), .D (n_16), .Q (long_remainder[5]));
  sky130_fd_sc_hd__nor2_1 g423__9315(.A (start), .B (n_13), .Y (n_16));
  sky130_fd_sc_hd__nor2_1 g424__9945(.A (start), .B (n_12), .Y (n_15));
  sky130_fd_sc_hd__nor2_1 g425__2883(.A (start), .B (n_11), .Y (n_14));
  sky130_fd_sc_hd__dfxtp_1 \long_remainder_reg[4] (.CLK
       (CLKGATE_rc_gclk_63), .D (n_10), .Q (long_remainder[4]));
  sky130_fd_sc_hd__dfxtp_1 \iteration_reg[1] (.CLK (CLKGATE_rc_gclk),
       .D (n_9), .Q (iteration[1]));
  sky130_fd_sc_hd__mux2i_1 g428__2346(.A0 (long_remainder[4]), .A1
       (n_5), .S (n_45), .Y (n_13));
  sky130_fd_sc_hd__mux2i_1 g429__1666(.A0 (long_remainder[5]), .A1
       (n_4), .S (n_45), .Y (n_12));
  sky130_fd_sc_hd__xnor2_1 g430__7410(.A (iteration[2]), .B (n_7), .Y
       (n_11));
  sky130_fd_sc_hd__nor2_1 g431__6417(.A (start), .B (n_6), .Y (n_10));
  sky130_fd_sc_hd__nor2b_1 g432__5477(.A (start), .B_N (n_8), .Y (n_9));
  sky130_fd_sc_hd__ha_1 g433__2398(.A (iteration[1]), .B
       (iteration[0]), .COUT (n_7), .SUM (n_8));
  sky130_fd_sc_hd__xor2_1 g434__5107(.A (long_remainder[3]), .B (n_2),
       .X (n_6));
  sky130_fd_sc_hd__xnor2_1 g435__6260(.A (n_48), .B (n_1), .Y (n_5));
  sky130_fd_sc_hd__xnor2_1 g436__4319(.A (n_0), .B (n_53), .Y (n_4));
  sky130_fd_sc_hd__dfxtp_1 \iteration_reg[0] (.CLK (CLKGATE_rc_gclk),
       .D (n_3), .Q (iteration[0]));
  sky130_fd_sc_hd__nor2_1 g438__8428(.A (start), .B (iteration[0]), .Y
       (n_3));
  sky130_fd_sc_hd__nand2_1 g439__5526(.A (n_45), .B (divisor[0]), .Y
       (n_2));
  sky130_fd_sc_hd__nand2_1 g440__6783(.A (n_43), .B (n_44), .Y (n_1));
  sky130_fd_sc_hd__nand2_1 g441__3680(.A (n_56), .B (n_46), .Y (n_0));
  sky130_fd_sc_hd__conb_1 tie_0_cell(.HI (UNCONNECTED), .LO
       (logic_0_1_net));
  sky130_fd_sc_hd__conb_1 tie_0_cell1(.HI (UNCONNECTED0), .LO
       (logic_0_2_net));
  sky130_fd_sc_hd__conb_1 tie_0_cell2(.HI (UNCONNECTED1), .LO
       (logic_0_3_net));
endmodule

