

================================================================
== Vitis HLS Report for 'D_drain_IO_L1_out_boundary_wrapper_1_x0'
================================================================
* Date:           Sun Sep 18 14:03:31 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.417 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    16273|    16273|  54.238 us|  54.238 us|  16273|  16273|     none|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                             Loop Name                                            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_1_D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_2   |    16272|    16272|       678|          -|          -|    24|        no|
        | + D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_3_D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_4  |      641|      641|         7|          5|          1|   128|       yes|
        | + D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_7                                                 |       32|       32|         3|          2|          2|    16|       yes|
        +--------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      138|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        4|      -|       32|       33|     -|
|Multiplexer          |        -|      -|        -|      313|     -|
|Register             |        -|      -|      346|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        4|      0|      378|      484|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |                        Module                        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |data_split_V_U  |D_drain_IO_L1_out_boundary_wrapper_0_x0_data_split_V  |        0|  32|  33|    0|     4|   32|     1|          128|
    |local_D_V_U     |D_drain_IO_L1_out_boundary_wrapper_0_x0_local_D_V     |        4|   0|   0|    0|    32|  128|     1|         4096|
    +----------------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                                                      |        4|  32|  33|    0|    36|  160|     2|         4224|
    +----------------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln691_1073_fu_379_p2           |         +|   0|  0|  12|           5|           1|
    |add_ln691_1074_fu_395_p2           |         +|   0|  0|  12|           5|           1|
    |add_ln691_fu_286_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln890_70_fu_262_p2             |         +|   0|  0|  12|           5|           1|
    |add_ln890_fu_274_p2                |         +|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage3_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state12_pp1_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage3_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_condition_334                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_339                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln890_992_fu_280_p2           |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln890_993_fu_292_p2           |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_994_fu_401_p2           |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_fu_268_p2               |      icmp|   0|  0|   9|           5|           5|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |or_ln11169_fu_420_p2               |        or|   0|  0|   6|           6|           1|
    |select_ln890_38_fu_306_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln890_fu_298_p3             |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 138|          68|          49|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  65|         12|    1|         12|
    |ap_done                                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                         |   9|          2|    1|          2|
    |ap_phi_mux_c5_V_phi_fu_255_p4                   |   9|          2|    5|         10|
    |ap_phi_mux_c7_V_phi_fu_233_p4                   |   9|          2|    4|          8|
    |ap_phi_mux_c8_V_phi_fu_244_p4                   |   9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten_phi_fu_222_p4         |   9|          2|    8|         16|
    |c5_V_reg_251                                    |   9|          2|    5|         10|
    |c7_V_reg_229                                    |   9|          2|    4|          8|
    |c8_V_reg_240                                    |   9|          2|    5|         10|
    |data_split_V_address0                           |  26|          5|    2|         10|
    |data_split_V_address1                           |  20|          4|    2|          8|
    |data_split_V_d0                                 |  20|          4|   32|        128|
    |data_split_V_d1                                 |  14|          3|   32|         96|
    |fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_blk_n  |   9|          2|    1|          2|
    |fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_din    |  14|          3|  128|        384|
    |fifo_D_drain_PE_3_1_x0148_blk_n                 |   9|          2|    1|          2|
    |indvar_flatten8_reg_207                         |   9|          2|    5|         10|
    |indvar_flatten_reg_218                          |   9|          2|    8|         16|
    |local_D_V_address0                              |  14|          3|    5|         15|
    |local_D_V_address1                              |  14|          3|    5|         15|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 313|         65|  261|        776|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+-----+----+-----+-----------+
    |                 Name                 |  FF | LUT| Bits| Const Bits|
    +--------------------------------------+-----+----+-----+-----------+
    |add_ln691_1073_reg_506                |    5|   0|    5|          0|
    |add_ln691_1074_reg_521                |    5|   0|    5|          0|
    |add_ln890_70_reg_457                  |    5|   0|    5|          0|
    |add_ln890_reg_466                     |    8|   0|    8|          0|
    |ap_CS_fsm                             |   11|   0|   11|          0|
    |ap_done_reg                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0               |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1               |    1|   0|    1|          0|
    |c5_V_reg_251                          |    5|   0|    5|          0|
    |c7_V_reg_229                          |    4|   0|    4|          0|
    |c8_V_reg_240                          |    5|   0|    5|          0|
    |icmp_ln890_992_reg_471                |    1|   0|    1|          0|
    |icmp_ln890_992_reg_471_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln890_994_reg_526                |    1|   0|    1|          0|
    |indvar_flatten8_reg_207               |    5|   0|    5|          0|
    |indvar_flatten_reg_218                |    8|   0|    8|          0|
    |local_D_V_addr_reg_490                |    5|   0|    5|          0|
    |local_D_V_addr_reg_490_pp0_iter1_reg  |    5|   0|    5|          0|
    |local_D_V_load_1_reg_540              |  128|   0|  128|          0|
    |p_Result_2_reg_496                    |   32|   0|   32|          0|
    |p_Result_3_reg_501                    |   32|   0|   32|          0|
    |select_ln890_38_reg_480               |    4|   0|    4|          0|
    |select_ln890_reg_475                  |    5|   0|    5|          0|
    |trunc_ln890_reg_485                   |    2|   0|    2|          0|
    |v2_V_1855_reg_516                     |   32|   0|   32|          0|
    |v2_V_reg_511                          |   32|   0|   32|          0|
    +--------------------------------------+-----+----+-----+-----------+
    |Total                                 |  346|   0|  346|          0|
    +--------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                    RTL Ports                    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+-------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                           |   in|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_1_x0|  return value|
|ap_rst                                           |   in|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_1_x0|  return value|
|ap_start                                         |   in|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_1_x0|  return value|
|ap_done                                          |  out|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_1_x0|  return value|
|ap_continue                                      |   in|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_1_x0|  return value|
|ap_idle                                          |  out|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_1_x0|  return value|
|ap_ready                                         |  out|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_1_x0|  return value|
|fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_din     |  out|  128|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_1_3_x0180|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_full_n  |   in|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_1_3_x0180|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_write   |  out|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_1_3_x0180|       pointer|
|fifo_D_drain_PE_3_1_x0148_dout                   |   in|   32|     ap_fifo|                 fifo_D_drain_PE_3_1_x0148|       pointer|
|fifo_D_drain_PE_3_1_x0148_empty_n                |   in|    1|     ap_fifo|                 fifo_D_drain_PE_3_1_x0148|       pointer|
|fifo_D_drain_PE_3_1_x0148_read                   |  out|    1|     ap_fifo|                 fifo_D_drain_PE_3_1_x0148|       pointer|
+-------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 7
  * Pipeline-1: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 2
  Pipeline-0 : II = 5, D = 7, States = { 3 4 5 6 7 8 9 }
  Pipeline-1 : II = 2, D = 3, States = { 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 10 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 3 
10 --> 11 
11 --> 14 12 
12 --> 13 
13 --> 11 
14 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_1_3_x0180, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_3_1_x0148, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_1_3_x0180, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_3_1_x0148, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.20ns)   --->   "%local_D_V = alloca i64 1" [./dut.cpp:11122]   --->   Operation 19 'alloca' 'local_D_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_1 : Operation 20 [1/1] (0.69ns)   --->   "%data_split_V = alloca i64 1" [./dut.cpp:11131]   --->   Operation 20 'alloca' 'data_split_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln11122 = specmemcore void @_ssdm_op_SpecMemCore, i128 %local_D_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:11122]   --->   Operation 21 'specmemcore' 'specmemcore_ln11122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_split_V_addr = getelementptr i32 %data_split_V, i64 0, i64 3"   --->   Operation 22 'getelementptr' 'data_split_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_split_V_addr_269 = getelementptr i32 %data_split_V, i64 0, i64 2"   --->   Operation 23 'getelementptr' 'data_split_V_addr_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_split_V_addr_270 = getelementptr i32 %data_split_V, i64 0, i64 1"   --->   Operation 24 'getelementptr' 'data_split_V_addr_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_split_V_addr_271 = getelementptr i32 %data_split_V, i64 0, i64 0"   --->   Operation 25 'getelementptr' 'data_split_V_addr_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%br_ln11125 = br void" [./dut.cpp:11125]   --->   Operation 26 'br' 'br_ln11125' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten8 = phi i5 0, void, i5 %add_ln890_70, void %.loopexit376"   --->   Operation 27 'phi' 'indvar_flatten8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.70ns)   --->   "%add_ln890_70 = add i5 %indvar_flatten8, i5 1"   --->   Operation 28 'add' 'add_ln890_70' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.63ns)   --->   "%icmp_ln890 = icmp_eq  i5 %indvar_flatten8, i5 24"   --->   Operation 29 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split17, void"   --->   Operation 30 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_1_D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_2_str"   --->   Operation 31 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 32 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_200"   --->   Operation 33 'specloopname' 'specloopname_ln1461' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.38ns)   --->   "%br_ln890 = br void"   --->   Operation 34 'br' 'br_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln11177 = ret" [./dut.cpp:11177]   --->   Operation 35 'ret' 'ret_ln11177' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.25>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 0, void %.split17, i8 %add_ln890, void %.preheader3"   --->   Operation 36 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%c7_V = phi i4 0, void %.split17, i4 %select_ln890_38, void %.preheader3"   --->   Operation 37 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%c8_V = phi i5 0, void %.split17, i5 %add_ln691_1073, void %.preheader3"   --->   Operation 38 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.70ns)   --->   "%add_ln890 = add i8 %indvar_flatten, i8 1"   --->   Operation 39 'add' 'add_ln890' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.58ns)   --->   "%icmp_ln890_992 = icmp_eq  i8 %indvar_flatten, i8 128"   --->   Operation 40 'icmp' 'icmp_ln890_992' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_992, void %.preheader3, void %.preheader.preheader"   --->   Operation 41 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.70ns)   --->   "%add_ln691 = add i4 %c7_V, i4 1"   --->   Operation 42 'add' 'add_ln691' <Predicate = (!icmp_ln890_992)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.63ns)   --->   "%icmp_ln890_993 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 43 'icmp' 'icmp_ln890_993' <Predicate = (!icmp_ln890_992)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.27ns)   --->   "%select_ln890 = select i1 %icmp_ln890_993, i5 0, i5 %c8_V"   --->   Operation 44 'select' 'select_ln890' <Predicate = (!icmp_ln890_992)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.35ns)   --->   "%select_ln890_38 = select i1 %icmp_ln890_993, i4 %add_ln691, i4 %c7_V"   --->   Operation 45 'select' 'select_ln890_38' <Predicate = (!icmp_ln890_992)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_438 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %select_ln890_38, i32 2"   --->   Operation 46 'bitselect' 'tmp_438' <Predicate = (!icmp_ln890_992)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln890 = trunc i4 %select_ln890_38"   --->   Operation 47 'trunc' 'trunc_ln890' <Predicate = (!icmp_ln890_992)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln890, i1 %tmp_438" [./dut.cpp:11143]   --->   Operation 48 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln890_992)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln11143 = zext i6 %tmp_s" [./dut.cpp:11143]   --->   Operation 49 'zext' 'zext_ln11143' <Predicate = (!icmp_ln890_992)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%local_D_V_addr = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln11143" [./dut.cpp:11143]   --->   Operation 50 'getelementptr' 'local_D_V_addr' <Predicate = (!icmp_ln890_992)> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (1.20ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:11143]   --->   Operation 51 'load' 'out_data_V' <Predicate = (!icmp_ln890_992)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 1.89>
ST_4 : Operation 52 [1/2] (1.20ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:11143]   --->   Operation 52 'load' 'out_data_V' <Predicate = (!icmp_ln890_992)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i128 %out_data_V"   --->   Operation 53 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln890_992)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.69ns)   --->   "%store_ln11145 = store i32 %trunc_ln674, i2 %data_split_V_addr_271" [./dut.cpp:11145]   --->   Operation 54 'store' 'store_ln11145' <Predicate = (!icmp_ln890_992)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 32, i32 63"   --->   Operation 55 'partselect' 'p_Result_1' <Predicate = (!icmp_ln890_992)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.69ns)   --->   "%store_ln11145 = store i32 %p_Result_1, i2 %data_split_V_addr_270" [./dut.cpp:11145]   --->   Operation 56 'store' 'store_ln11145' <Predicate = (!icmp_ln890_992)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 64, i32 95"   --->   Operation 57 'partselect' 'p_Result_2' <Predicate = (!icmp_ln890_992)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 96, i32 127"   --->   Operation 58 'partselect' 'p_Result_3' <Predicate = (!icmp_ln890_992)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.69>
ST_5 : Operation 59 [1/1] (0.69ns)   --->   "%store_ln11145 = store i32 %p_Result_2, i2 %data_split_V_addr_269" [./dut.cpp:11145]   --->   Operation 59 'store' 'store_ln11145' <Predicate = (!icmp_ln890_992)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 60 [1/1] (0.69ns)   --->   "%store_ln11145 = store i32 %p_Result_3, i2 %data_split_V_addr" [./dut.cpp:11145]   --->   Operation 60 'store' 'store_ln11145' <Predicate = (!icmp_ln890_992)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 6 <SV = 5> <Delay = 1.91>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i2 %trunc_ln890"   --->   Operation 61 'zext' 'zext_ln890' <Predicate = (!icmp_ln890_992)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (1.21ns)   --->   "%tmp_440 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_D_drain_PE_3_1_x0148" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 62 'read' 'tmp_440' <Predicate = (!icmp_ln890_992)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%data_split_V_addr_272 = getelementptr i32 %data_split_V, i64 0, i64 %zext_ln890"   --->   Operation 63 'getelementptr' 'data_split_V_addr_272' <Predicate = (!icmp_ln890_992)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.69ns)   --->   "%store_ln11153 = store i32 %tmp_440, i2 %data_split_V_addr_272" [./dut.cpp:11153]   --->   Operation 64 'store' 'store_ln11153' <Predicate = (!icmp_ln890_992)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 7 <SV = 6> <Delay = 0.70>
ST_7 : Operation 65 [2/2] (0.69ns)   --->   "%v2_V = load i2 %data_split_V_addr_271"   --->   Operation 65 'load' 'v2_V' <Predicate = (!icmp_ln890_992)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 66 [2/2] (0.69ns)   --->   "%v2_V_1855 = load i2 %data_split_V_addr_270"   --->   Operation 66 'load' 'v2_V_1855' <Predicate = (!icmp_ln890_992)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 67 [1/1] (0.70ns)   --->   "%add_ln691_1073 = add i5 %select_ln890, i5 1"   --->   Operation 67 'add' 'add_ln691_1073' <Predicate = (!icmp_ln890_992)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 0.69>
ST_8 : Operation 68 [1/2] (0.69ns)   --->   "%v2_V = load i2 %data_split_V_addr_271"   --->   Operation 68 'load' 'v2_V' <Predicate = (!icmp_ln890_992)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 69 [1/2] (0.69ns)   --->   "%v2_V_1855 = load i2 %data_split_V_addr_270"   --->   Operation 69 'load' 'v2_V_1855' <Predicate = (!icmp_ln890_992)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 70 [2/2] (0.69ns)   --->   "%v2_V_1856 = load i2 %data_split_V_addr_269"   --->   Operation 70 'load' 'v2_V_1856' <Predicate = (!icmp_ln890_992)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 71 [2/2] (0.69ns)   --->   "%v1_V = load i2 %data_split_V_addr"   --->   Operation 71 'load' 'v1_V' <Predicate = (!icmp_ln890_992)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 9 <SV = 8> <Delay = 1.89>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_3_D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_4_str"   --->   Operation 72 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_992)> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 73 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_992)> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%specpipeline_ln11135 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1431" [./dut.cpp:11135]   --->   Operation 74 'specpipeline' 'specpipeline_ln11135' <Predicate = (!icmp_ln890_992)> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%specloopname_ln11135 = specloopname void @_ssdm_op_SpecLoopName, void @empty_408" [./dut.cpp:11135]   --->   Operation 75 'specloopname' 'specloopname_ln11135' <Predicate = (!icmp_ln890_992)> <Delay = 0.00>
ST_9 : Operation 76 [1/2] (0.69ns)   --->   "%v2_V_1856 = load i2 %data_split_V_addr_269"   --->   Operation 76 'load' 'v2_V_1856' <Predicate = (!icmp_ln890_992)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 77 [1/2] (0.69ns)   --->   "%v1_V = load i2 %data_split_V_addr"   --->   Operation 77 'load' 'v1_V' <Predicate = (!icmp_ln890_992)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %v1_V, i32 %v2_V_1856, i32 %v2_V_1855, i32 %v2_V"   --->   Operation 78 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln890_992)> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (1.20ns)   --->   "%store_ln11155 = store i128 %p_Result_s, i5 %local_D_V_addr" [./dut.cpp:11155]   --->   Operation 79 'store' 'store_ln11155' <Predicate = (!icmp_ln890_992)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 80 'br' 'br_ln0' <Predicate = (!icmp_ln890_992)> <Delay = 0.00>

State 10 <SV = 3> <Delay = 0.38>
ST_10 : Operation 81 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 81 'br' 'br_ln890' <Predicate = true> <Delay = 0.38>

State 11 <SV = 4> <Delay = 1.20>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %add_ln691_1074, void %.split13, i5 0, void %.preheader.preheader"   --->   Operation 82 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (0.70ns)   --->   "%add_ln691_1074 = add i5 %c5_V, i5 1"   --->   Operation 83 'add' 'add_ln691_1074' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 84 [1/1] (0.63ns)   --->   "%icmp_ln890_994 = icmp_eq  i5 %c5_V, i5 16"   --->   Operation 84 'icmp' 'icmp_ln890_994' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 85 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln11162 = br i1 %icmp_ln890_994, void %.split13, void %.loopexit376" [./dut.cpp:11162]   --->   Operation 86 'br' 'br_ln11162' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %c5_V, i1 0" [./dut.cpp:11169]   --->   Operation 87 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln890_994)> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln11169 = zext i6 %tmp" [./dut.cpp:11169]   --->   Operation 88 'zext' 'zext_ln11169' <Predicate = (!icmp_ln890_994)> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%local_D_V_addr_76 = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln11169" [./dut.cpp:11169]   --->   Operation 89 'getelementptr' 'local_D_V_addr_76' <Predicate = (!icmp_ln890_994)> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%or_ln11169 = or i6 %tmp, i6 1" [./dut.cpp:11169]   --->   Operation 90 'or' 'or_ln11169' <Predicate = (!icmp_ln890_994)> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_88 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 0, i6 %or_ln11169" [./dut.cpp:11169]   --->   Operation 91 'bitconcatenate' 'tmp_88' <Predicate = (!icmp_ln890_994)> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%local_D_V_addr_77 = getelementptr i128 %local_D_V, i64 0, i64 %tmp_88" [./dut.cpp:11169]   --->   Operation 92 'getelementptr' 'local_D_V_addr_77' <Predicate = (!icmp_ln890_994)> <Delay = 0.00>
ST_11 : Operation 93 [2/2] (1.20ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_76" [./dut.cpp:11169]   --->   Operation 93 'load' 'local_D_V_load' <Predicate = (!icmp_ln890_994)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_11 : Operation 94 [2/2] (1.20ns)   --->   "%local_D_V_load_1 = load i5 %local_D_V_addr_77" [./dut.cpp:11169]   --->   Operation 94 'load' 'local_D_V_load_1' <Predicate = (!icmp_ln890_994)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 12 <SV = 5> <Delay = 2.41>
ST_12 : Operation 95 [1/2] (1.20ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_76" [./dut.cpp:11169]   --->   Operation 95 'load' 'local_D_V_load' <Predicate = (!icmp_ln890_994)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_12 : Operation 96 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_1_3_x0180, i128 %local_D_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 96 'write' 'write_ln174' <Predicate = (!icmp_ln890_994)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_12 : Operation 97 [1/2] (1.20ns)   --->   "%local_D_V_load_1 = load i5 %local_D_V_addr_77" [./dut.cpp:11169]   --->   Operation 97 'load' 'local_D_V_load_1' <Predicate = (!icmp_ln890_994)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 13 <SV = 6> <Delay = 1.21>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%specpipeline_ln11162 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_1431" [./dut.cpp:11162]   --->   Operation 98 'specpipeline' 'specpipeline_ln11162' <Predicate = (!icmp_ln890_994)> <Delay = 0.00>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln11162 = specloopname void @_ssdm_op_SpecLoopName, void @empty_422" [./dut.cpp:11162]   --->   Operation 99 'specloopname' 'specloopname_ln11162' <Predicate = (!icmp_ln890_994)> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_1_3_x0180, i128 %local_D_V_load_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 100 'write' 'write_ln174' <Predicate = (!icmp_ln890_994)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 101 'br' 'br_ln0' <Predicate = (!icmp_ln890_994)> <Delay = 0.00>

State 14 <SV = 5> <Delay = 0.00>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 102 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_D_drain_D_drain_IO_L1_out_1_3_x0180]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_PE_3_1_x0148]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0       (specmemcore      ) [ 000000000000000]
specmemcore_ln0       (specmemcore      ) [ 000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000]
local_D_V             (alloca           ) [ 001111111111111]
data_split_V          (alloca           ) [ 001111111111111]
specmemcore_ln11122   (specmemcore      ) [ 000000000000000]
data_split_V_addr     (getelementptr    ) [ 001111111111111]
data_split_V_addr_269 (getelementptr    ) [ 001111111111111]
data_split_V_addr_270 (getelementptr    ) [ 001111111111111]
data_split_V_addr_271 (getelementptr    ) [ 001111111111111]
br_ln11125            (br               ) [ 011111111111111]
indvar_flatten8       (phi              ) [ 001000000000000]
add_ln890_70          (add              ) [ 011111111111111]
icmp_ln890            (icmp             ) [ 001111111111111]
br_ln890              (br               ) [ 000000000000000]
specloopname_ln0      (specloopname     ) [ 000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000]
specloopname_ln1461   (specloopname     ) [ 000000000000000]
br_ln890              (br               ) [ 001111111111111]
ret_ln11177           (ret              ) [ 000000000000000]
indvar_flatten        (phi              ) [ 000100000000000]
c7_V                  (phi              ) [ 000100000000000]
c8_V                  (phi              ) [ 000100000000000]
add_ln890             (add              ) [ 001111111111111]
icmp_ln890_992        (icmp             ) [ 001111111111111]
br_ln890              (br               ) [ 000000000000000]
add_ln691             (add              ) [ 000000000000000]
icmp_ln890_993        (icmp             ) [ 000000000000000]
select_ln890          (select           ) [ 000011110000000]
select_ln890_38       (select           ) [ 001111111111111]
tmp_438               (bitselect        ) [ 000000000000000]
trunc_ln890           (trunc            ) [ 000011100000000]
tmp_s                 (bitconcatenate   ) [ 000000000000000]
zext_ln11143          (zext             ) [ 000000000000000]
local_D_V_addr        (getelementptr    ) [ 000111111100000]
out_data_V            (load             ) [ 000000000000000]
trunc_ln674           (trunc            ) [ 000000000000000]
store_ln11145         (store            ) [ 000000000000000]
p_Result_1            (partselect       ) [ 000000000000000]
store_ln11145         (store            ) [ 000000000000000]
p_Result_2            (partselect       ) [ 000001000000000]
p_Result_3            (partselect       ) [ 000001000000000]
store_ln11145         (store            ) [ 000000000000000]
store_ln11145         (store            ) [ 000000000000000]
zext_ln890            (zext             ) [ 000000000000000]
tmp_440               (read             ) [ 000000000000000]
data_split_V_addr_272 (getelementptr    ) [ 000000000000000]
store_ln11153         (store            ) [ 000000000000000]
add_ln691_1073        (add              ) [ 001110001111111]
v2_V                  (load             ) [ 000010000100000]
v2_V_1855             (load             ) [ 000010000100000]
specloopname_ln0      (specloopname     ) [ 000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000]
specpipeline_ln11135  (specpipeline     ) [ 000000000000000]
specloopname_ln11135  (specloopname     ) [ 000000000000000]
v2_V_1856             (load             ) [ 000000000000000]
v1_V                  (load             ) [ 000000000000000]
p_Result_s            (bitconcatenate   ) [ 000000000000000]
store_ln11155         (store            ) [ 000000000000000]
br_ln0                (br               ) [ 001111111111111]
br_ln890              (br               ) [ 001111111111111]
c5_V                  (phi              ) [ 000000000001000]
add_ln691_1074        (add              ) [ 001111111111111]
icmp_ln890_994        (icmp             ) [ 001111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000]
br_ln11162            (br               ) [ 000000000000000]
tmp                   (bitconcatenate   ) [ 000000000000000]
zext_ln11169          (zext             ) [ 000000000000000]
local_D_V_addr_76     (getelementptr    ) [ 000000000000100]
or_ln11169            (or               ) [ 000000000000000]
tmp_88                (bitconcatenate   ) [ 000000000000000]
local_D_V_addr_77     (getelementptr    ) [ 000000000000100]
local_D_V_load        (load             ) [ 000000000000000]
write_ln174           (write            ) [ 000000000000000]
local_D_V_load_1      (load             ) [ 000000000001010]
specpipeline_ln11162  (specpipeline     ) [ 000000000000000]
specloopname_ln11162  (specloopname     ) [ 000000000000000]
write_ln174           (write            ) [ 000000000000000]
br_ln0                (br               ) [ 001111111111111]
br_ln0                (br               ) [ 011111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_D_drain_D_drain_IO_L1_out_1_3_x0180">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_1_3_x0180"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_D_drain_PE_3_1_x0148">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_PE_3_1_x0148"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1279"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1431"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_1_D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_2_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_200"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_3_D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_4_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_408"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i58.i6"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_422"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="local_D_V_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_D_V/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="data_split_V_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_split_V/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_440_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_440/6 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="128" slack="0"/>
<pin id="123" dir="0" index="2" bw="128" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/12 write_ln174/13 "/>
</bind>
</comp>

<comp id="127" class="1004" name="data_split_V_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="3" slack="0"/>
<pin id="131" dir="1" index="3" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="data_split_V_addr_269_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="3" slack="0"/>
<pin id="139" dir="1" index="3" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_269/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="data_split_V_addr_270_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="1" slack="0"/>
<pin id="147" dir="1" index="3" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_270/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="data_split_V_addr_271_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="1" slack="0"/>
<pin id="155" dir="1" index="3" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_271/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="local_D_V_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="6" slack="0"/>
<pin id="163" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="5" slack="0"/>
<pin id="167" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="0" slack="0"/>
<pin id="188" dir="0" index="4" bw="5" slack="0"/>
<pin id="189" dir="0" index="5" bw="128" slack="2147483647"/>
<pin id="190" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="128" slack="0"/>
<pin id="191" dir="1" index="7" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="out_data_V/3 store_ln11155/9 local_D_V_load/11 local_D_V_load_1/11 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="2" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="0" index="2" bw="0" slack="3"/>
<pin id="176" dir="0" index="4" bw="2" slack="0"/>
<pin id="177" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="178" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="32" slack="0"/>
<pin id="179" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln11145/4 store_ln11145/4 store_ln11145/5 store_ln11145/5 store_ln11153/6 v2_V/7 v2_V_1855/7 v2_V_1856/8 v1_V/8 "/>
</bind>
</comp>

<comp id="180" class="1004" name="data_split_V_addr_272_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="2" slack="0"/>
<pin id="184" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_272/6 "/>
</bind>
</comp>

<comp id="192" class="1004" name="local_D_V_addr_76_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="6" slack="0"/>
<pin id="196" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr_76/11 "/>
</bind>
</comp>

<comp id="198" class="1004" name="local_D_V_addr_77_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="64" slack="0"/>
<pin id="202" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr_77/11 "/>
</bind>
</comp>

<comp id="207" class="1005" name="indvar_flatten8_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="5" slack="1"/>
<pin id="209" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten8 (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="indvar_flatten8_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="5" slack="0"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten8/2 "/>
</bind>
</comp>

<comp id="218" class="1005" name="indvar_flatten_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="1"/>
<pin id="220" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="indvar_flatten_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="1"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="8" slack="0"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="229" class="1005" name="c7_V_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="1"/>
<pin id="231" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="c7_V_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="4" slack="0"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/3 "/>
</bind>
</comp>

<comp id="240" class="1005" name="c8_V_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="5" slack="1"/>
<pin id="242" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c8_V (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="c8_V_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="5" slack="1"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c8_V/3 "/>
</bind>
</comp>

<comp id="251" class="1005" name="c5_V_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="5" slack="1"/>
<pin id="253" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="c5_V_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="5" slack="0"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="1" slack="1"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/11 "/>
</bind>
</comp>

<comp id="262" class="1004" name="add_ln890_70_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="5" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_70/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="icmp_ln890_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="5" slack="0"/>
<pin id="270" dir="0" index="1" bw="5" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="add_ln890_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="icmp_ln890_992_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="0" index="1" bw="8" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_992/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="add_ln691_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="icmp_ln890_993_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="5" slack="0"/>
<pin id="294" dir="0" index="1" bw="5" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_993/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="select_ln890_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="5" slack="0"/>
<pin id="301" dir="0" index="2" bw="5" slack="0"/>
<pin id="302" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="select_ln890_38_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="4" slack="0"/>
<pin id="309" dir="0" index="2" bw="4" slack="0"/>
<pin id="310" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_38/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_438_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="4" slack="0"/>
<pin id="317" dir="0" index="2" bw="3" slack="0"/>
<pin id="318" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_438/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="trunc_ln890_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="0"/>
<pin id="324" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln890/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_s_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="6" slack="0"/>
<pin id="328" dir="0" index="1" bw="5" slack="0"/>
<pin id="329" dir="0" index="2" bw="1" slack="0"/>
<pin id="330" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln11143_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="6" slack="0"/>
<pin id="336" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11143/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="trunc_ln674_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="128" slack="0"/>
<pin id="341" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="p_Result_1_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="128" slack="0"/>
<pin id="347" dir="0" index="2" bw="7" slack="0"/>
<pin id="348" dir="0" index="3" bw="7" slack="0"/>
<pin id="349" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="p_Result_2_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="0" index="1" bw="128" slack="0"/>
<pin id="358" dir="0" index="2" bw="8" slack="0"/>
<pin id="359" dir="0" index="3" bw="8" slack="0"/>
<pin id="360" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="p_Result_3_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="0" index="1" bw="128" slack="0"/>
<pin id="368" dir="0" index="2" bw="8" slack="0"/>
<pin id="369" dir="0" index="3" bw="8" slack="0"/>
<pin id="370" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3/4 "/>
</bind>
</comp>

<comp id="375" class="1004" name="zext_ln890_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="2" slack="3"/>
<pin id="377" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890/6 "/>
</bind>
</comp>

<comp id="379" class="1004" name="add_ln691_1073_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="5" slack="4"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1073/7 "/>
</bind>
</comp>

<comp id="384" class="1004" name="p_Result_s_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="128" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="0" index="2" bw="32" slack="0"/>
<pin id="388" dir="0" index="3" bw="32" slack="1"/>
<pin id="389" dir="0" index="4" bw="32" slack="1"/>
<pin id="390" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/9 "/>
</bind>
</comp>

<comp id="395" class="1004" name="add_ln691_1074_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="5" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1074/11 "/>
</bind>
</comp>

<comp id="401" class="1004" name="icmp_ln890_994_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="5" slack="0"/>
<pin id="403" dir="0" index="1" bw="5" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_994/11 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="6" slack="0"/>
<pin id="409" dir="0" index="1" bw="5" slack="0"/>
<pin id="410" dir="0" index="2" bw="1" slack="0"/>
<pin id="411" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="415" class="1004" name="zext_ln11169_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="6" slack="0"/>
<pin id="417" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11169/11 "/>
</bind>
</comp>

<comp id="420" class="1004" name="or_ln11169_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="6" slack="0"/>
<pin id="422" dir="0" index="1" bw="6" slack="0"/>
<pin id="423" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln11169/11 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_88_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="64" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="0" index="2" bw="6" slack="0"/>
<pin id="430" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_88/11 "/>
</bind>
</comp>

<comp id="435" class="1005" name="data_split_V_addr_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="2" slack="4"/>
<pin id="437" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="data_split_V_addr "/>
</bind>
</comp>

<comp id="440" class="1005" name="data_split_V_addr_269_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="2" slack="4"/>
<pin id="442" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="data_split_V_addr_269 "/>
</bind>
</comp>

<comp id="445" class="1005" name="data_split_V_addr_270_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="2" slack="3"/>
<pin id="447" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="data_split_V_addr_270 "/>
</bind>
</comp>

<comp id="451" class="1005" name="data_split_V_addr_271_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="2" slack="3"/>
<pin id="453" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="data_split_V_addr_271 "/>
</bind>
</comp>

<comp id="457" class="1005" name="add_ln890_70_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="5" slack="0"/>
<pin id="459" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_70 "/>
</bind>
</comp>

<comp id="462" class="1005" name="icmp_ln890_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="1"/>
<pin id="464" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890 "/>
</bind>
</comp>

<comp id="466" class="1005" name="add_ln890_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="0"/>
<pin id="468" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890 "/>
</bind>
</comp>

<comp id="471" class="1005" name="icmp_ln890_992_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="1"/>
<pin id="473" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_992 "/>
</bind>
</comp>

<comp id="475" class="1005" name="select_ln890_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="5" slack="4"/>
<pin id="477" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="select_ln890 "/>
</bind>
</comp>

<comp id="480" class="1005" name="select_ln890_38_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="4" slack="0"/>
<pin id="482" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_38 "/>
</bind>
</comp>

<comp id="485" class="1005" name="trunc_ln890_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="2" slack="3"/>
<pin id="487" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln890 "/>
</bind>
</comp>

<comp id="490" class="1005" name="local_D_V_addr_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="5" slack="1"/>
<pin id="492" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr "/>
</bind>
</comp>

<comp id="496" class="1005" name="p_Result_2_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="1"/>
<pin id="498" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

<comp id="501" class="1005" name="p_Result_3_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="1"/>
<pin id="503" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_3 "/>
</bind>
</comp>

<comp id="506" class="1005" name="add_ln691_1073_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="5" slack="1"/>
<pin id="508" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691_1073 "/>
</bind>
</comp>

<comp id="511" class="1005" name="v2_V_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="1"/>
<pin id="513" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v2_V "/>
</bind>
</comp>

<comp id="516" class="1005" name="v2_V_1855_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="1"/>
<pin id="518" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v2_V_1855 "/>
</bind>
</comp>

<comp id="521" class="1005" name="add_ln691_1074_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="5" slack="0"/>
<pin id="523" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1074 "/>
</bind>
</comp>

<comp id="526" class="1005" name="icmp_ln890_994_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="1"/>
<pin id="528" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_994 "/>
</bind>
</comp>

<comp id="530" class="1005" name="local_D_V_addr_76_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="5" slack="1"/>
<pin id="532" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr_76 "/>
</bind>
</comp>

<comp id="535" class="1005" name="local_D_V_addr_77_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="5" slack="1"/>
<pin id="537" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr_77 "/>
</bind>
</comp>

<comp id="540" class="1005" name="local_D_V_load_1_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="128" slack="1"/>
<pin id="542" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="78" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="102" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="110" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="24" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="140"><net_src comp="110" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="28" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="148"><net_src comp="110" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="24" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="20" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="156"><net_src comp="110" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="24" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="24" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="164"><net_src comp="24" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="170"><net_src comp="159" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="185"><net_src comp="24" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="186"><net_src comp="114" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="187"><net_src comp="180" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="197"><net_src comp="24" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="24" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="204"><net_src comp="165" pin="7"/><net_sink comp="120" pin=2"/></net>

<net id="205"><net_src comp="192" pin="3"/><net_sink comp="165" pin=2"/></net>

<net id="206"><net_src comp="198" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="210"><net_src comp="30" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="46" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="48" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="30" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="30" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="251" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="266"><net_src comp="211" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="32" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="211" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="34" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="222" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="50" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="222" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="52" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="233" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="54" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="244" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="56" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="292" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="30" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="244" pin="4"/><net_sink comp="298" pin=2"/></net>

<net id="311"><net_src comp="292" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="286" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="233" pin="4"/><net_sink comp="306" pin=2"/></net>

<net id="319"><net_src comp="58" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="306" pin="3"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="60" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="325"><net_src comp="306" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="62" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="298" pin="3"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="314" pin="3"/><net_sink comp="326" pin=2"/></net>

<net id="337"><net_src comp="326" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="342"><net_src comp="165" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="171" pin=4"/></net>

<net id="350"><net_src comp="64" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="165" pin="3"/><net_sink comp="344" pin=1"/></net>

<net id="352"><net_src comp="66" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="353"><net_src comp="68" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="354"><net_src comp="344" pin="4"/><net_sink comp="171" pin=1"/></net>

<net id="361"><net_src comp="64" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="165" pin="3"/><net_sink comp="355" pin=1"/></net>

<net id="363"><net_src comp="70" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="364"><net_src comp="72" pin="0"/><net_sink comp="355" pin=3"/></net>

<net id="371"><net_src comp="64" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="165" pin="3"/><net_sink comp="365" pin=1"/></net>

<net id="373"><net_src comp="74" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="374"><net_src comp="76" pin="0"/><net_sink comp="365" pin=3"/></net>

<net id="378"><net_src comp="375" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="383"><net_src comp="32" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="391"><net_src comp="90" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="171" pin="3"/><net_sink comp="384" pin=1"/></net>

<net id="393"><net_src comp="171" pin="7"/><net_sink comp="384" pin=2"/></net>

<net id="394"><net_src comp="384" pin="5"/><net_sink comp="165" pin=4"/></net>

<net id="399"><net_src comp="255" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="32" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="255" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="56" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="412"><net_src comp="62" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="255" pin="4"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="94" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="418"><net_src comp="407" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="424"><net_src comp="407" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="96" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="431"><net_src comp="98" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="100" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="420" pin="2"/><net_sink comp="426" pin=2"/></net>

<net id="434"><net_src comp="426" pin="3"/><net_sink comp="198" pin=2"/></net>

<net id="438"><net_src comp="127" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="443"><net_src comp="135" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="448"><net_src comp="143" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="450"><net_src comp="445" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="454"><net_src comp="151" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="456"><net_src comp="451" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="460"><net_src comp="262" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="465"><net_src comp="268" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="274" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="474"><net_src comp="280" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="298" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="483"><net_src comp="306" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="488"><net_src comp="322" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="493"><net_src comp="159" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="495"><net_src comp="490" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="499"><net_src comp="355" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="171" pin=4"/></net>

<net id="504"><net_src comp="365" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="509"><net_src comp="379" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="514"><net_src comp="171" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="384" pin=4"/></net>

<net id="519"><net_src comp="171" pin="7"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="384" pin=3"/></net>

<net id="524"><net_src comp="395" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="529"><net_src comp="401" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="192" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="538"><net_src comp="198" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="543"><net_src comp="165" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="120" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_D_drain_D_drain_IO_L1_out_1_3_x0180 | {12 13 }
 - Input state : 
	Port: D_drain_IO_L1_out_boundary_wrapper_1_x0 : fifo_D_drain_PE_3_1_x0148 | {6 }
  - Chain level:
	State 1
		specmemcore_ln11122 : 1
		data_split_V_addr : 1
		data_split_V_addr_269 : 1
		data_split_V_addr_270 : 1
		data_split_V_addr_271 : 1
	State 2
		add_ln890_70 : 1
		icmp_ln890 : 1
		br_ln890 : 2
	State 3
		add_ln890 : 1
		icmp_ln890_992 : 1
		br_ln890 : 2
		add_ln691 : 1
		icmp_ln890_993 : 1
		select_ln890 : 2
		select_ln890_38 : 2
		tmp_438 : 3
		trunc_ln890 : 3
		tmp_s : 4
		zext_ln11143 : 5
		local_D_V_addr : 6
		out_data_V : 7
	State 4
		trunc_ln674 : 1
		store_ln11145 : 2
		p_Result_1 : 1
		store_ln11145 : 2
		p_Result_2 : 1
		p_Result_3 : 1
	State 5
	State 6
		data_split_V_addr_272 : 1
		store_ln11153 : 2
	State 7
	State 8
	State 9
		p_Result_s : 1
		store_ln11155 : 2
	State 10
	State 11
		add_ln691_1074 : 1
		icmp_ln890_994 : 1
		br_ln11162 : 2
		tmp : 1
		zext_ln11169 : 2
		local_D_V_addr_76 : 3
		or_ln11169 : 2
		tmp_88 : 2
		local_D_V_addr_77 : 3
		local_D_V_load : 4
		local_D_V_load_1 : 4
	State 12
		write_ln174 : 1
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |   add_ln890_70_fu_262  |    0    |    12   |
|          |    add_ln890_fu_274    |    0    |    15   |
|    add   |    add_ln691_fu_286    |    0    |    12   |
|          |  add_ln691_1073_fu_379 |    0    |    12   |
|          |  add_ln691_1074_fu_395 |    0    |    12   |
|----------|------------------------|---------|---------|
|          |    icmp_ln890_fu_268   |    0    |    9    |
|   icmp   |  icmp_ln890_992_fu_280 |    0    |    11   |
|          |  icmp_ln890_993_fu_292 |    0    |    9    |
|          |  icmp_ln890_994_fu_401 |    0    |    9    |
|----------|------------------------|---------|---------|
|  select  |   select_ln890_fu_298  |    0    |    5    |
|          | select_ln890_38_fu_306 |    0    |    4    |
|----------|------------------------|---------|---------|
|   read   |   tmp_440_read_fu_114  |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  |    grp_write_fu_120    |    0    |    0    |
|----------|------------------------|---------|---------|
| bitselect|     tmp_438_fu_314     |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |   trunc_ln890_fu_322   |    0    |    0    |
|          |   trunc_ln674_fu_339   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |      tmp_s_fu_326      |    0    |    0    |
|bitconcatenate|    p_Result_s_fu_384   |    0    |    0    |
|          |       tmp_fu_407       |    0    |    0    |
|          |      tmp_88_fu_426     |    0    |    0    |
|----------|------------------------|---------|---------|
|          |   zext_ln11143_fu_334  |    0    |    0    |
|   zext   |    zext_ln890_fu_375   |    0    |    0    |
|          |   zext_ln11169_fu_415  |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    p_Result_1_fu_344   |    0    |    0    |
|partselect|    p_Result_2_fu_355   |    0    |    0    |
|          |    p_Result_3_fu_365   |    0    |    0    |
|----------|------------------------|---------|---------|
|    or    |    or_ln11169_fu_420   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   110   |
|----------|------------------------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|data_split_V|    0   |   32   |   33   |
|  local_D_V |    4   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |    4   |   32   |   33   |
+------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    add_ln691_1073_reg_506   |    5   |
|    add_ln691_1074_reg_521   |    5   |
|     add_ln890_70_reg_457    |    5   |
|      add_ln890_reg_466      |    8   |
|         c5_V_reg_251        |    5   |
|         c7_V_reg_229        |    4   |
|         c8_V_reg_240        |    5   |
|data_split_V_addr_269_reg_440|    2   |
|data_split_V_addr_270_reg_445|    2   |
|data_split_V_addr_271_reg_451|    2   |
|  data_split_V_addr_reg_435  |    2   |
|    icmp_ln890_992_reg_471   |    1   |
|    icmp_ln890_994_reg_526   |    1   |
|      icmp_ln890_reg_462     |    1   |
|   indvar_flatten8_reg_207   |    5   |
|    indvar_flatten_reg_218   |    8   |
|  local_D_V_addr_76_reg_530  |    5   |
|  local_D_V_addr_77_reg_535  |    5   |
|    local_D_V_addr_reg_490   |    5   |
|   local_D_V_load_1_reg_540  |   128  |
|      p_Result_2_reg_496     |   32   |
|      p_Result_3_reg_501     |   32   |
|   select_ln890_38_reg_480   |    4   |
|     select_ln890_reg_475    |    5   |
|     trunc_ln890_reg_485     |    2   |
|      v2_V_1855_reg_516      |   32   |
|         v2_V_reg_511        |   32   |
+-----------------------------+--------+
|            Total            |   343  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_120 |  p2  |   2  |  128 |   256  ||    9    |
| grp_access_fu_165 |  p0  |   4  |   5  |   20   ||    20   |
| grp_access_fu_165 |  p2  |   3  |   0  |    0   ||    14   |
| grp_access_fu_171 |  p0  |   4  |   2  |    8   ||    20   |
| grp_access_fu_171 |  p1  |   3  |  32  |   96   ||    14   |
| grp_access_fu_171 |  p2  |   3  |   0  |    0   ||    14   |
| grp_access_fu_171 |  p4  |   2  |   2  |    4   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   384  ||  2.939  ||   100   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   110  |
|   Memory  |    4   |    -   |   32   |   33   |
|Multiplexer|    -   |    2   |    -   |   100  |
|  Register |    -   |    -   |   343  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    2   |   375  |   243  |
+-----------+--------+--------+--------+--------+
