$date
	Wed Dec  3 15:49:12 2025
$end

$version
	Synopsys VCS version X-2025.06-1_Full64
$end

$timescale
	1s
$end

$comment Csum: 1 f9866ffb720e47b6 $end


$scope module switch_complex_tb $end
$var reg 1 ! clk $end
$var reg 1 " rst_n $end

$scope begin unnamed$$_vcs_9 $end

$scope fork unnamed$$_vcs_0 $end

$scope begin unnamed$$_vcs_1 $end
$upscope $end


$scope begin unnamed$$_vcs_2 $end
$upscope $end

$upscope $end


$scope fork unnamed$$_vcs_3 $end

$scope begin unnamed$$_vcs_4 $end
$upscope $end


$scope begin unnamed$$_vcs_5 $end
$upscope $end


$scope begin unnamed$$_vcs_6 $end
$upscope $end


$scope begin unnamed$$_vcs_7 $end
$upscope $end

$upscope $end

$upscope $end


$scope begin unnamed$$_vcs_8 $end
$upscope $end


$scope module p0 $end
$var reg 1 # valid_in $end
$var reg 4 $ source_in [3:0] $end
$var reg 4 % target_in [3:0] $end
$var reg 8 & data_in [7:0] $end
$var reg 1 ' valid_out $end
$var reg 8 ( data_out [7:0] $end
$var reg 1 ) clk $end
$var reg 1 * rst_n $end
$var reg 4 + source_out [3:0] $end
$var reg 4 , target_out [3:0] $end
$upscope $end


$scope module p1 $end
$var reg 1 - valid_in $end
$var reg 4 . source_in [3:0] $end
$var reg 4 / target_in [3:0] $end
$var reg 8 0 data_in [7:0] $end
$var reg 1 1 valid_out $end
$var reg 8 2 data_out [7:0] $end
$var reg 1 ) clk $end
$var reg 1 * rst_n $end
$var reg 4 3 source_out [3:0] $end
$var reg 4 4 target_out [3:0] $end
$upscope $end


$scope module p2 $end
$var reg 1 5 valid_in $end
$var reg 4 6 source_in [3:0] $end
$var reg 4 7 target_in [3:0] $end
$var reg 8 8 data_in [7:0] $end
$var reg 1 9 valid_out $end
$var reg 8 : data_out [7:0] $end
$var reg 1 ) clk $end
$var reg 1 * rst_n $end
$var reg 4 ; source_out [3:0] $end
$var reg 4 < target_out [3:0] $end
$upscope $end


$scope module p3 $end
$var reg 1 = valid_in $end
$var reg 4 > source_in [3:0] $end
$var reg 4 ? target_in [3:0] $end
$var reg 8 @ data_in [7:0] $end
$var reg 1 A valid_out $end
$var reg 8 B data_out [7:0] $end
$var reg 1 ) clk $end
$var reg 1 * rst_n $end
$var reg 4 C source_out [3:0] $end
$var reg 4 D target_out [3:0] $end
$upscope $end


$scope module dut $end
$var reg 1 ! clk $end
$var reg 1 " rst_n $end
$var reg 4 E grant [3:0] $end
$var reg 2 F mux_sel0 [1:0] $end
$var reg 2 G mux_sel1 [1:0] $end
$var reg 2 H mux_sel2 [1:0] $end
$var reg 2 I mux_sel3 [1:0] $end
$var reg 4 J port0_dst [3:0] $end
$var reg 4 K port1_dst [3:0] $end
$var reg 4 L port2_dst [3:0] $end
$var reg 4 M port3_dst [3:0] $end
$var reg 1 N arb_active $end
$var reg 1 O active0 $end
$var reg 1 P active1 $end
$var reg 1 Q active2 $end
$var reg 1 R active3 $end
$var reg 1 S valid_out0 $end
$var reg 1 T valid_out1 $end
$var reg 1 U valid_out2 $end
$var reg 1 V valid_out3 $end
$var reg 16 W fifo_data_out0 [15:0] $end
$var reg 16 X fifo_data_out1 [15:0] $end
$var reg 16 Y fifo_data_out2 [15:0] $end
$var reg 16 Z fifo_data_out3 [15:0] $end
$var reg 4 [ port_reqs [3:0] $end

$scope module port0_i $end
$var reg 1 \ clk $end
$var reg 1 ] rst_n $end
$var reg 1 ^ valid_in $end
$var reg 4 _ source_in [3:0] $end
$var reg 4 ` target_in [3:0] $end
$var reg 8 a data_in [7:0] $end
$var reg 1 b grant $end
$var reg 4 J pkt_dst [3:0] $end
$var reg 16 W fifo_data_out [15:0] $end
$var reg 1 c port_req $end
$var reg 1 d fifo_full $end
$var reg 1 e fifo_empty $end
$var reg 8 f header_out [7:0] $end
$var reg 2 g current_state [1:0] $end
$var reg 2 h next_state [1:0] $end
$var reg 2 i Packet_Type [1:0] $end
$var reg 2 j pkt_type [1:0] $end
$var reg 1 k pkt_valid $end
$var reg 1 l read_en_fifo $end

$scope module parser_inst $end
$var reg 4 m source [3:0] $end
$var reg 4 n target [3:0] $end
$var reg 2 j pkt_type [1:0] $end
$var reg 1 k pkt_valid $end
$upscope $end


$scope module port_fifo $end
$var reg 1 ] rst_n $end
$var reg 1 \ clk $end
$var reg 16 o data_in [15:0] $end
$var reg 1 ^ wr_en $end
$var reg 1 d fifo_full $end
$var reg 8 f header_out [7:0] $end
$var reg 1 l rd_en $end
$var reg 16 W data_out [15:0] $end
$var reg 1 e fifo_empty $end
$var reg 3 p wr_ptr [2:0] $end
$var reg 3 q rd_ptr [2:0] $end
$var reg 4 r fifo_count [3:0] $end
$upscope $end

$upscope $end


$scope module port1_i $end
$var reg 1 \ clk $end
$var reg 1 ] rst_n $end
$var reg 1 s valid_in $end
$var reg 4 t source_in [3:0] $end
$var reg 4 u target_in [3:0] $end
$var reg 8 v data_in [7:0] $end
$var reg 1 w grant $end
$var reg 4 K pkt_dst [3:0] $end
$var reg 16 X fifo_data_out [15:0] $end
$var reg 1 x port_req $end
$var reg 1 y fifo_full $end
$var reg 1 z fifo_empty $end
$var reg 8 { header_out [7:0] $end
$var reg 2 | current_state [1:0] $end
$var reg 2 } next_state [1:0] $end
$var reg 2 ~ Packet_Type [1:0] $end
$var reg 2 "! pkt_type [1:0] $end
$var reg 1 "" pkt_valid $end
$var reg 1 "# read_en_fifo $end

$scope module parser_inst $end
$var reg 4 "$ source [3:0] $end
$var reg 4 "% target [3:0] $end
$var reg 2 "! pkt_type [1:0] $end
$var reg 1 "" pkt_valid $end
$upscope $end


$scope module port_fifo $end
$var reg 1 ] rst_n $end
$var reg 1 \ clk $end
$var reg 16 "& data_in [15:0] $end
$var reg 1 s wr_en $end
$var reg 1 y fifo_full $end
$var reg 8 { header_out [7:0] $end
$var reg 1 "# rd_en $end
$var reg 16 X data_out [15:0] $end
$var reg 1 z fifo_empty $end
$var reg 3 "' wr_ptr [2:0] $end
$var reg 3 "( rd_ptr [2:0] $end
$var reg 4 ") fifo_count [3:0] $end
$upscope $end

$upscope $end


$scope module port2_i $end
$var reg 1 \ clk $end
$var reg 1 ] rst_n $end
$var reg 1 "* valid_in $end
$var reg 4 "+ source_in [3:0] $end
$var reg 4 ", target_in [3:0] $end
$var reg 8 "- data_in [7:0] $end
$var reg 1 ". grant $end
$var reg 4 L pkt_dst [3:0] $end
$var reg 16 Y fifo_data_out [15:0] $end
$var reg 1 "/ port_req $end
$var reg 1 "0 fifo_full $end
$var reg 1 "1 fifo_empty $end
$var reg 8 "2 header_out [7:0] $end
$var reg 2 "3 current_state [1:0] $end
$var reg 2 "4 next_state [1:0] $end
$var reg 2 "5 Packet_Type [1:0] $end
$var reg 2 "6 pkt_type [1:0] $end
$var reg 1 "7 pkt_valid $end
$var reg 1 "8 read_en_fifo $end

$scope module parser_inst $end
$var reg 4 "9 source [3:0] $end
$var reg 4 ": target [3:0] $end
$var reg 2 "6 pkt_type [1:0] $end
$var reg 1 "7 pkt_valid $end
$upscope $end


$scope module port_fifo $end
$var reg 1 ] rst_n $end
$var reg 1 \ clk $end
$var reg 16 "; data_in [15:0] $end
$var reg 1 "* wr_en $end
$var reg 1 "0 fifo_full $end
$var reg 8 "2 header_out [7:0] $end
$var reg 1 "8 rd_en $end
$var reg 16 Y data_out [15:0] $end
$var reg 1 "1 fifo_empty $end
$var reg 3 "< wr_ptr [2:0] $end
$var reg 3 "= rd_ptr [2:0] $end
$var reg 4 "> fifo_count [3:0] $end
$upscope $end

$upscope $end


$scope module port3_i $end
$var reg 1 \ clk $end
$var reg 1 ] rst_n $end
$var reg 1 "? valid_in $end
$var reg 4 "@ source_in [3:0] $end
$var reg 4 "A target_in [3:0] $end
$var reg 8 "B data_in [7:0] $end
$var reg 1 "C grant $end
$var reg 4 M pkt_dst [3:0] $end
$var reg 16 Z fifo_data_out [15:0] $end
$var reg 1 "D port_req $end
$var reg 1 "E fifo_full $end
$var reg 1 "F fifo_empty $end
$var reg 8 "G header_out [7:0] $end
$var reg 2 "H current_state [1:0] $end
$var reg 2 "I next_state [1:0] $end
$var reg 2 "J Packet_Type [1:0] $end
$var reg 2 "K pkt_type [1:0] $end
$var reg 1 "L pkt_valid $end
$var reg 1 "M read_en_fifo $end

$scope module parser_inst $end
$var reg 4 "N source [3:0] $end
$var reg 4 "O target [3:0] $end
$var reg 2 "K pkt_type [1:0] $end
$var reg 1 "L pkt_valid $end
$upscope $end


$scope module port_fifo $end
$var reg 1 ] rst_n $end
$var reg 1 \ clk $end
$var reg 16 "P data_in [15:0] $end
$var reg 1 "? wr_en $end
$var reg 1 "E fifo_full $end
$var reg 8 "G header_out [7:0] $end
$var reg 1 "M rd_en $end
$var reg 16 Z data_out [15:0] $end
$var reg 1 "F fifo_empty $end
$var reg 3 "Q wr_ptr [2:0] $end
$var reg 3 "R rd_ptr [2:0] $end
$var reg 4 "S fifo_count [3:0] $end
$upscope $end

$upscope $end


$scope module top_arb_i $end
$var reg 1 ! clk $end
$var reg 1 " rst_n $end
$var reg 4 [ port_reqs [3:0] $end
$var reg 4 J port0_dst [3:0] $end
$var reg 4 K port1_dst [3:0] $end
$var reg 4 L port2_dst [3:0] $end
$var reg 4 M port3_dst [3:0] $end
$var reg 4 E grant_bus [3:0] $end
$var reg 2 F mux_sel0 [1:0] $end
$var reg 2 G mux_sel1 [1:0] $end
$var reg 2 H mux_sel2 [1:0] $end
$var reg 2 I mux_sel3 [1:0] $end
$var reg 1 O active0 $end
$var reg 1 P active1 $end
$var reg 1 Q active2 $end
$var reg 1 R active3 $end
$var reg 2 "T ptr0 [1:0] $end
$var reg 2 "U ptr1 [1:0] $end
$var reg 2 "V ptr2 [1:0] $end
$var reg 2 "W ptr3 [1:0] $end
$var reg 4 "X win_out0 [3:0] $end
$var reg 4 "Y win_out1 [3:0] $end
$var reg 4 "Z win_out2 [3:0] $end
$var reg 4 "[ win_out3 [3:0] $end
$var reg 4 "\ reqs_out0 [3:0] $end
$var reg 4 "] reqs_out1 [3:0] $end
$var reg 4 "^ reqs_out2 [3:0] $end
$var reg 4 "_ reqs_out3 [3:0] $end
$upscope $end


$scope module mux0_i $end
$var reg 2 F mux_sel [1:0] $end
$var reg 16 W data_in0 [15:0] $end
$var reg 16 X data_in1 [15:0] $end
$var reg 16 Y data_in2 [15:0] $end
$var reg 16 Z data_in3 [15:0] $end
$var reg 1 "` arb_active $end
$var reg 8 "a data_out [7:0] $end
$var reg 1 "b valid_out $end
$upscope $end


$scope module mux1_i $end
$var reg 2 G mux_sel [1:0] $end
$var reg 16 W data_in0 [15:0] $end
$var reg 16 X data_in1 [15:0] $end
$var reg 16 Y data_in2 [15:0] $end
$var reg 16 Z data_in3 [15:0] $end
$var reg 1 "c arb_active $end
$var reg 8 "d data_out [7:0] $end
$var reg 1 "e valid_out $end
$upscope $end


$scope module mux2_i $end
$var reg 2 H mux_sel [1:0] $end
$var reg 16 W data_in0 [15:0] $end
$var reg 16 X data_in1 [15:0] $end
$var reg 16 Y data_in2 [15:0] $end
$var reg 16 Z data_in3 [15:0] $end
$var reg 1 "f arb_active $end
$var reg 8 "g data_out [7:0] $end
$var reg 1 "h valid_out $end
$upscope $end


$scope module mux3_i $end
$var reg 2 I mux_sel [1:0] $end
$var reg 16 W data_in0 [15:0] $end
$var reg 16 X data_in1 [15:0] $end
$var reg 16 Y data_in2 [15:0] $end
$var reg 16 Z data_in3 [15:0] $end
$var reg 1 "i arb_active $end
$var reg 8 "j data_out [7:0] $end
$var reg 1 "k valid_out $end
$upscope $end

$upscope $end

$upscope $end

$enddefinitions $end

#0
$dumpvars
0O
0P
0Q
0R
0!
0"
b0000000000000000 W
b0000000000000000 X
b0000000000000000 Y
b0000000000000000 Z
b0000 E
b00 F
b00 G
b00 H
b00 I
b0000 J
b0000 K
b0000 L
b0000 M
b0000 [
b00 "T
b00 "U
b00 "V
b00 "W
b0000 "\
b0000 "]
b0000 "^
b0000 "_
b0000 "X
b0000 "Y
b0000 "Z
b0000 "[
b00000000 (
bxxxxxxxx &
bxxxx %
bxxxx $
b00000000 2
bxxxxxxxx 0
bxxxx /
bxxxx .
b00000000 :
bxxxxxxxx 8
bxxxx 7
bxxxx 6
b00000000 B
bxxxxxxxx @
bxxxx ?
bxxxx >
1e
0d
0k
0c
0l
b00 i
b00 g
bxxxxxxxx a
b0000 r
b00000000 f
b00 h
b00 j
b000 q
bxxxx _
bxxxx `
bxxxxxxxxxxxxxxxx o
bxxxx n
bxxxx m
b000 p
1z
0y
0""
0x
0"#
b00 ~
b00 |
bxxxxxxxx v
b0000 ")
b00000000 {
b00 }
b00 "!
b000 "(
bxxxx t
bxxxx u
bxxxxxxxxxxxxxxxx "&
bxxxx "%
bxxxx "$
b000 "'
1"1
0"0
0"7
0"/
0"8
b00 "5
b00 "3
bxxxxxxxx "-
b0000 ">
b00000000 "2
b00 "4
b00 "6
b000 "=
bxxxx "+
bxxxx ",
bxxxxxxxxxxxxxxxx ";
bxxxx ":
bxxxx "9
b000 "<
1"F
0"E
0"L
0"D
0"M
b00 "J
b00 "H
bxxxxxxxx "B
b0000 "S
b00000000 "G
b00 "I
b00 "K
b000 "R
bxxxx "@
bxxxx "A
bxxxxxxxxxxxxxxxx "P
bxxxx "O
bxxxx "N
b000 "Q
0"b
b00000000 "a
0"e
b00000000 "d
0"h
b00000000 "g
0"k
b00000000 "j
xV
xU
xT
xS
xN
0\
0]
0^
0b
0s
0w
0"*
0".
0"?
0"C
0"`
0"c
0"f
0"i
0)
0*
0#
0'
0-
01
05
09
0=
0A
$end
b0000 n
b0000 m
b0000 "%
b0000 "$
b0000 ":
b0000 "9
b0000 "O
b0000 "N
#5
1!
1\
1)
#10
0!
0\
0)
#15
1!
1\
1)
#20
0!
0\
0)
#25
1!
1\
1)
#30
0!
0\
0)
#35
1!
1\
1)
#40
0!
0\
0)
#45
1!
1\
1)
1"
1*
1]
#50
0!
0\
0)
#55
1!
1\
1)
#60
0!
0\
0)
#65
1!
1\
1)
#70
0!
0\
0)
#75
1!
1\
1)
1#
1^
b0001 $
b0001 _
bxxxxxxxxxxxx0001 o
b0010 %
b0010 `
bxxxxxxxx00100001 o
b10100001 &
b10100001 a
b1010000100100001 o
#80
0!
0\
0)
#85
1!
1\
1)
b001 p
b0001 r
0e
0#
0^
b00100001 f
b0010 n
b0001 m
b0010 J
b01 h
b0001 "]
b01 j
1k
b0001 "Y
#90
0!
0\
0)
#95
1!
1\
1)
b01 g
b10 h
#100
0!
0\
0)
#105
1!
1\
1)
b10 g
b01 i
1c
b0001 [
b0001 E
1b
b11 h
1l
#110
0!
0\
0)
#115
1!
1\
1)
b1010000100100001 W
b001 q
b0000 r
1e
b11 g
1=
1"?
b1000 >
b1000 "@
bxxxxxxxxxxxx1000 "P
b0011 ?
b0011 "A
bxxxxxxxx00111000 "P
b10110010 @
b10110010 "B
b1011001000111000 "P
1P
1"c
b01 "U
b10100001 "d
b10100001 2
1"e
11
b00000000 f
b0000 n
b0000 m
b0000 J
b00 h
0c
0l
b0000 E
0b
b0000 "]
b00 j
0k
b0000 [
b0000 "Y
#120
0!
0\
0)
#125
1!
1\
1)
b00 g
b001 "Q
b0001 "S
0"F
0=
0"?
0P
0"c
b00111000 "G
b0011 "O
b1000 "N
b0011 M
b01 "I
b00000000 "d
b00000000 2
0"e
01
b1000 "\
b1000 "]
b10 "K
1"L
b1000 "X
b1000 "Y
b11 F
b11 G
#130
0!
0\
0)
#135
1!
1\
1)
b01 "H
b10 "I
#140
0!
0\
0)
#145
1!
1\
1)
b10 "H
b10 "J
1"D
b1000 [
b1000 E
1"C
b11 "I
1"M
#150
0!
0\
0)
#155
1!
1\
1)
b1011001000111000 Z
b001 "R
b0000 "S
1"F
b11 "H
1O
1"`
1P
1"c
b00 "U
b10110010 "d
b10110010 2
1"e
11
b10110010 "a
b10110010 (
1"b
1'
b00000000 "G
b0000 "O
b0000 "N
b0000 M
b00 "I
0"D
0"M
b0000 E
0"C
b0000 "\
b0000 "]
b00 "K
0"L
b0000 [
b0000 "X
b0000 "Y
b00 F
b00 G
b10100001 "a
b10100001 (
b10100001 "d
b10100001 2
#160
0!
0\
0)
#165
1!
1\
1)
b00 "H
0O
0"`
0P
0"c
b00000000 "a
b00000000 (
0"b
0'
b00000000 "d
b00000000 2
0"e
01
#170
0!
0\
0)
#175
1!
1\
1)
#180
0!
0\
0)
#185
1!
1\
1)
#190
0!
0\
0)
#195
1!
1\
1)
#200
0!
0\
0)
#205
1!
1\
1)
#210
0!
0\
0)
#215
1!
1\
1)
#220
0!
0\
0)
#225
1!
1\
1)
#230
0!
0\
0)
#235
1!
1\
1)
1#
1^
b0001 %
b0001 `
b1010000100010001 o
b10111010 &
b10111010 a
b1011101000010001 o
#240
0!
0\
0)
#245
1!
1\
1)
b010 p
b0001 r
0e
0#
0^
b00010001 f
b0001 n
b0001 m
b0001 J
b01 h
b0001 "\
b01 j
b0001 "X
#250
0!
0\
0)
#255
1!
1\
1)
b01 g
b00 h
1l
#260
0!
0\
0)
#265
1!
1\
1)
b1011101000010001 W
b010 q
b0000 r
1e
b00 g
b00000000 f
b0000 n
b0000 m
b0000 J
0l
b0000 "\
b00 j
b0000 "X
#270
0!
0\
0)
#275
1!
1\
1)
#280
0!
0\
0)
#285
1!
1\
1)
#290
0!
0\
0)
#295
1!
1\
1)
#300
0!
0\
0)
#305
1!
1\
1)
1-
1s
b0000 .
b0000 t
bxxxxxxxxxxxx0000 "&
b0100 /
b0100 u
bxxxxxxxx01000000 "&
b10101101 0
b10101101 v
b1010110101000000 "&
#310
0!
0\
0)
#315
1!
1\
1)
b001 "'
b0001 ")
0z
0-
0s
b01000000 {
b0100 "%
b0100 K
b01 }
b0010 "^
b0010 "Z
b01 H
#320
0!
0\
0)
#325
1!
1\
1)
b01 |
b00 }
1"#
#330
0!
0\
0)
#335
1!
1\
1)
b1010110101000000 X
b001 "(
b0000 ")
1z
b00 |
b00000000 {
b0000 "%
b0000 K
0"#
b0000 "^
b0000 "Z
b00 H
#340
0!
0\
0)
#345
1!
1\
1)
#350
0!
0\
0)
#355
1!
1\
1)
#360
0!
0\
0)
#365
1!
1\
1)
0"
0*
0]
b00 i
b000 p
b000 q
b0000000000000000 W
b000 "'
b000 "(
b0000000000000000 X
b00 "J
b000 "Q
b000 "R
b0000000000000000 Z
#370
0!
0\
0)
#375
1!
1\
1)
1"
1*
1]
#380
0!
0\
0)
#385
1!
1\
1)
#390
0!
0\
0)
#395
1!
1\
1)
1-
1s
b0010 .
b0010 t
b1010110101000010 "&
b1000 /
b1000 u
b1010110110000010 "&
b11010001 0
b11010001 v
b1101000110000010 "&
#400
0!
0\
0)
#405
1!
1\
1)
b001 "'
b0001 ")
0z
0-
0s
b10000010 {
b1000 "%
b0010 "$
b1000 K
b01 }
b0010 "_
b01 "!
1""
b0010 "[
b01 I
#410
0!
0\
0)
#415
1!
1\
1)
b01 |
b10 }
#420
0!
0\
0)
#425
1!
1\
1)
b10 |
b01 ~
1x
b0010 [
b0010 E
1w
b11 }
1"#
#430
0!
0\
0)
#435
1!
1\
1)
b1101000110000010 X
b001 "(
b0000 ")
1z
b11 |
1R
1"i
b10 "W
b11010001 "j
b11010001 B
1"k
1A
b00000000 {
b0000 "%
b0000 "$
b0000 K
b00 }
0x
0"#
b0000 E
0w
b0000 "_
b00 "!
0""
b0000 [
b0000 "[
b00 I
b00000000 "j
b00000000 B
#440
0!
0\
0)
#445
1!
1\
1)
b00 |
0R
0"i
0"k
0A
#450
0!
0\
0)
#455
1!
1\
1)
#460
0!
0\
0)
#465
1!
1\
1)
#470
0!
0\
0)
#475
1!
1\
1)
#480
0!
0\
0)
#485
1!
1\
1)
#490
0!
0\
0)
#495
1!
1\
1)
#500
0!
0\
0)
#505
1!
1\
1)
0"
0*
0]
b00 "W
b00 ~
b000 "'
b000 "(
b0000000000000000 X
#510
0!
0\
0)
#515
1!
1\
1)
1"
1*
1]
#520
0!
0\
0)
#525
1!
1\
1)
#530
0!
0\
0)
#535
1!
1\
1)
1=
1"?
b0001 ?
b0001 "A
b1011001000011000 "P
b01000100 @
b01000100 "B
b0100010000011000 "P
#540
0!
0\
0)
#545
1!
1\
1)
b001 "Q
b0001 "S
0"F
0=
0"?
b00011000 "G
b0001 "O
b1000 "N
b0001 M
b01 "I
b1000 "\
b01 "K
1"L
b1000 "X
b11 F
#550
0!
0\
0)
#555
1!
1\
1)
b01 "H
b10 "I
#560
0!
0\
0)
#565
1!
1\
1)
b10 "H
b01 "J
1"D
b1000 [
b1000 E
1"C
b11 "I
1"M
#570
0!
0\
0)
#575
1!
1\
1)
b0100010000011000 Z
b001 "R
b0000 "S
1"F
b11 "H
1O
1"`
b01000100 "a
b01000100 (
1"b
1'
b00000000 "G
b0000 "O
b0000 "N
b0000 M
b00 "I
0"D
0"M
b0000 E
0"C
b0000 "\
b00 "K
0"L
b0000 [
b0000 "X
b00 F
b00000000 "a
b00000000 (
#580
0!
0\
0)
#585
1!
1\
1)
b00 "H
0O
0"`
0"b
0'
#590
0!
0\
0)
#595
1!
1\
1)
#600
0!
0\
0)
#605
1!
1\
1)
#610
0!
0\
0)
#615
1!
1\
1)
#620
0!
0\
0)
#625
1!
1\
1)
#630
0!
0\
0)
#635
1!
1\
1)
#640
0!
0\
0)
#645
1!
1\
1)
#650
0!
0\
0)
#655
1!
1\
1)
#660
0!
0\
0)
#665
1!
1\
1)
#670
0!
0\
0)
#675
1!
1\
1)
#680
0!
0\
0)
#685
1!
1\
1)
#690
0!
0\
0)
#695
1!
1\
1)
#700
0!
0\
0)
#705
1!
1\
1)
#710
0!
0\
0)
#715
1!
1\
1)
#720
0!
0\
0)
#725
1!
1\
1)
#730
0!
0\
0)
#735
1!
1\
1)
#740
0!
0\
0)
#745
1!
1\
1)
