<stg><name>fir</name>


<trans_list>

<trans id="51" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %y) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i4 [ -6, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln17 = icmp eq i4 %i_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln17, label %3, label %2

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %i = add i4 %i_0, -1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="4">
<![CDATA[
:2  %zext_ln18 = zext i4 %i to i64

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %shift_reg_addr = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="shift_reg_addr"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="4">
<![CDATA[
:4  %shift_reg_load = load i32* %shift_reg_addr, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  store i32 %x_read, i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln17"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="4">
<![CDATA[
:4  %shift_reg_load = load i32* %shift_reg_addr, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="4">
<![CDATA[
:5  %zext_ln18_1 = zext i4 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_1"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %shift_reg_addr_1 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln18_1

]]></Node>
<StgValue><ssdm name="shift_reg_addr_1"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:7  store i32 %shift_reg_load, i32* %shift_reg_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %1

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %acc_0 = phi i32 [ 0, %3 ], [ %acc, %MAC ]

]]></Node>
<StgValue><ssdm name="acc_0"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %i_1 = phi i5 [ 10, %3 ], [ %i_2, %MAC ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
:2  %tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %i_1, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_1, label %5, label %MAC

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="5">
<![CDATA[
MAC:3  %zext_ln25 = zext i5 %i_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
MAC:4  %shift_reg_addr_2 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln25

]]></Node>
<StgValue><ssdm name="shift_reg_addr_2"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="4">
<![CDATA[
MAC:5  %shift_reg_load_1 = load i32* %shift_reg_addr_2, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load_1"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
MAC:6  %c1_addr = getelementptr [11 x i10]* @c1, i64 0, i64 %zext_ln25

]]></Node>
<StgValue><ssdm name="c1_addr"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="4">
<![CDATA[
MAC:7  %c1_load = load i10* %c1_addr, align 2

]]></Node>
<StgValue><ssdm name="c1_load"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
MAC:12  %i_2 = add i5 %i_1, -1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
MAC:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
MAC:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
MAC:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln25"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="4">
<![CDATA[
MAC:5  %shift_reg_load_1 = load i32* %shift_reg_addr_2, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load_1"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="4">
<![CDATA[
MAC:7  %c1_load = load i10* %c1_addr, align 2

]]></Node>
<StgValue><ssdm name="c1_load"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="10">
<![CDATA[
MAC:8  %sext_ln25 = sext i10 %c1_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln25"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
MAC:9  %mul_ln25 = mul nsw i32 %shift_reg_load_1, %sext_ln25

]]></Node>
<StgValue><ssdm name="mul_ln25"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
MAC:10  %acc = add nsw i32 %mul_ln25, %acc_0

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
MAC:11  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp) nounwind

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
MAC:13  br label %4

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="49" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %y, i32 %acc_0) nounwind

]]></Node>
<StgValue><ssdm name="write_ln27"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln29"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="64" name="y" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="y"/></StgValue>
</port>
<port id="65" name="x" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x"/></StgValue>
</port>
<port id="66" name="shift_reg" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="shift_reg"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="67" name="c1" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="c1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="69" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="68" toId="7">
</dataflow>
<dataflow id="70" from="y" to="specbitsmap_ln0" fromId="64" toId="7">
</dataflow>
<dataflow id="71" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="68" toId="8">
</dataflow>
<dataflow id="72" from="x" to="specbitsmap_ln0" fromId="65" toId="8">
</dataflow>
<dataflow id="74" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="76" from="fir_str" to="spectopmodule_ln0" fromId="75" toId="9">
</dataflow>
<dataflow id="78" from="_ssdm_op_Read.ap_auto.i32" to="x_read" fromId="77" toId="10">
</dataflow>
<dataflow id="79" from="x" to="x_read" fromId="65" toId="10">
</dataflow>
<dataflow id="81" from="StgValue_80" to="i_0" fromId="80" toId="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="82" from="br_ln17" to="i_0" fromId="11" toId="12">
</dataflow>
<dataflow id="83" from="i" to="i_0" fromId="16" toId="12">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="84" from="br_ln17" to="i_0" fromId="27" toId="12">
<BackEdge/>
</dataflow>
<dataflow id="85" from="i_0" to="icmp_ln17" fromId="12" toId="13">
</dataflow>
<dataflow id="87" from="StgValue_86" to="icmp_ln17" fromId="86" toId="13">
</dataflow>
<dataflow id="89" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="88" toId="14">
</dataflow>
<dataflow id="91" from="StgValue_90" to="empty" fromId="90" toId="14">
</dataflow>
<dataflow id="92" from="StgValue_90" to="empty" fromId="90" toId="14">
</dataflow>
<dataflow id="93" from="StgValue_90" to="empty" fromId="90" toId="14">
</dataflow>
<dataflow id="94" from="icmp_ln17" to="br_ln17" fromId="13" toId="15">
</dataflow>
<dataflow id="95" from="i_0" to="i" fromId="12" toId="16">
</dataflow>
<dataflow id="97" from="StgValue_96" to="i" fromId="96" toId="16">
</dataflow>
<dataflow id="98" from="i" to="zext_ln18" fromId="16" toId="17">
</dataflow>
<dataflow id="99" from="shift_reg" to="shift_reg_addr" fromId="66" toId="18">
</dataflow>
<dataflow id="101" from="StgValue_100" to="shift_reg_addr" fromId="100" toId="18">
</dataflow>
<dataflow id="102" from="zext_ln18" to="shift_reg_addr" fromId="17" toId="18">
</dataflow>
<dataflow id="103" from="shift_reg_addr" to="shift_reg_load" fromId="18" toId="19">
</dataflow>
<dataflow id="104" from="x_read" to="store_ln20" fromId="10" toId="20">
</dataflow>
<dataflow id="106" from="StgValue_105" to="store_ln20" fromId="105" toId="20">
</dataflow>
<dataflow id="108" from="_ssdm_op_SpecLoopName" to="specloopname_ln17" fromId="107" toId="22">
</dataflow>
<dataflow id="110" from="p_str" to="specloopname_ln17" fromId="109" toId="22">
</dataflow>
<dataflow id="111" from="shift_reg_addr" to="shift_reg_load" fromId="18" toId="23">
</dataflow>
<dataflow id="112" from="i_0" to="zext_ln18_1" fromId="12" toId="24">
</dataflow>
<dataflow id="113" from="shift_reg" to="shift_reg_addr_1" fromId="66" toId="25">
</dataflow>
<dataflow id="114" from="StgValue_100" to="shift_reg_addr_1" fromId="100" toId="25">
</dataflow>
<dataflow id="115" from="zext_ln18_1" to="shift_reg_addr_1" fromId="24" toId="25">
</dataflow>
<dataflow id="116" from="shift_reg_load" to="store_ln18" fromId="23" toId="26">
</dataflow>
<dataflow id="117" from="shift_reg_addr_1" to="store_ln18" fromId="25" toId="26">
</dataflow>
<dataflow id="119" from="StgValue_118" to="acc_0" fromId="118" toId="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="120" from="br_ln24" to="acc_0" fromId="21" toId="28">
</dataflow>
<dataflow id="121" from="acc" to="acc_0" fromId="46" toId="28">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="122" from="br_ln24" to="acc_0" fromId="48" toId="28">
<BackEdge/>
</dataflow>
<dataflow id="124" from="StgValue_123" to="i_1" fromId="123" toId="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="125" from="br_ln24" to="i_1" fromId="21" toId="29">
</dataflow>
<dataflow id="126" from="i_2" to="i_1" fromId="38" toId="29">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="127" from="br_ln24" to="i_1" fromId="48" toId="29">
<BackEdge/>
</dataflow>
<dataflow id="129" from="_ssdm_op_BitSelect.i1.i5.i32" to="tmp_1" fromId="128" toId="30">
</dataflow>
<dataflow id="130" from="i_1" to="tmp_1" fromId="29" toId="30">
</dataflow>
<dataflow id="132" from="StgValue_131" to="tmp_1" fromId="131" toId="30">
</dataflow>
<dataflow id="133" from="_ssdm_op_SpecLoopTripCount" to="empty_2" fromId="88" toId="31">
</dataflow>
<dataflow id="135" from="StgValue_134" to="empty_2" fromId="134" toId="31">
</dataflow>
<dataflow id="136" from="StgValue_134" to="empty_2" fromId="134" toId="31">
</dataflow>
<dataflow id="137" from="StgValue_134" to="empty_2" fromId="134" toId="31">
</dataflow>
<dataflow id="138" from="tmp_1" to="br_ln24" fromId="30" toId="32">
</dataflow>
<dataflow id="139" from="i_1" to="zext_ln25" fromId="29" toId="33">
</dataflow>
<dataflow id="140" from="shift_reg" to="shift_reg_addr_2" fromId="66" toId="34">
</dataflow>
<dataflow id="141" from="StgValue_100" to="shift_reg_addr_2" fromId="100" toId="34">
</dataflow>
<dataflow id="142" from="zext_ln25" to="shift_reg_addr_2" fromId="33" toId="34">
</dataflow>
<dataflow id="143" from="shift_reg_addr_2" to="shift_reg_load_1" fromId="34" toId="35">
</dataflow>
<dataflow id="144" from="c1" to="c1_addr" fromId="67" toId="36">
</dataflow>
<dataflow id="145" from="StgValue_100" to="c1_addr" fromId="100" toId="36">
</dataflow>
<dataflow id="146" from="zext_ln25" to="c1_addr" fromId="33" toId="36">
</dataflow>
<dataflow id="147" from="c1_addr" to="c1_load" fromId="36" toId="37">
</dataflow>
<dataflow id="148" from="i_1" to="i_2" fromId="29" toId="38">
</dataflow>
<dataflow id="150" from="StgValue_149" to="i_2" fromId="149" toId="38">
</dataflow>
<dataflow id="151" from="_ssdm_op_SpecLoopName" to="specloopname_ln24" fromId="107" toId="39">
</dataflow>
<dataflow id="153" from="p_str1" to="specloopname_ln24" fromId="152" toId="39">
</dataflow>
<dataflow id="155" from="_ssdm_op_SpecRegionBegin" to="tmp" fromId="154" toId="40">
</dataflow>
<dataflow id="156" from="p_str1" to="tmp" fromId="152" toId="40">
</dataflow>
<dataflow id="158" from="_ssdm_op_SpecPipeline" to="specpipeline_ln25" fromId="157" toId="41">
</dataflow>
<dataflow id="160" from="StgValue_159" to="specpipeline_ln25" fromId="159" toId="41">
</dataflow>
<dataflow id="161" from="StgValue_159" to="specpipeline_ln25" fromId="159" toId="41">
</dataflow>
<dataflow id="162" from="StgValue_159" to="specpipeline_ln25" fromId="159" toId="41">
</dataflow>
<dataflow id="163" from="StgValue_118" to="specpipeline_ln25" fromId="118" toId="41">
</dataflow>
<dataflow id="165" from="p_str2" to="specpipeline_ln25" fromId="164" toId="41">
</dataflow>
<dataflow id="166" from="shift_reg_addr_2" to="shift_reg_load_1" fromId="34" toId="42">
</dataflow>
<dataflow id="167" from="c1_addr" to="c1_load" fromId="36" toId="43">
</dataflow>
<dataflow id="168" from="c1_load" to="sext_ln25" fromId="43" toId="44">
</dataflow>
<dataflow id="169" from="shift_reg_load_1" to="mul_ln25" fromId="42" toId="45">
</dataflow>
<dataflow id="170" from="sext_ln25" to="mul_ln25" fromId="44" toId="45">
</dataflow>
<dataflow id="171" from="mul_ln25" to="acc" fromId="45" toId="46">
</dataflow>
<dataflow id="172" from="acc_0" to="acc" fromId="28" toId="46">
</dataflow>
<dataflow id="174" from="_ssdm_op_SpecRegionEnd" to="empty_3" fromId="173" toId="47">
</dataflow>
<dataflow id="175" from="p_str1" to="empty_3" fromId="152" toId="47">
</dataflow>
<dataflow id="176" from="tmp" to="empty_3" fromId="40" toId="47">
</dataflow>
<dataflow id="178" from="_ssdm_op_Write.ap_auto.i32P" to="write_ln27" fromId="177" toId="49">
</dataflow>
<dataflow id="179" from="y" to="write_ln27" fromId="64" toId="49">
</dataflow>
<dataflow id="180" from="acc_0" to="write_ln27" fromId="28" toId="49">
</dataflow>
<dataflow id="181" from="icmp_ln17" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="182" from="tmp_1" to="StgValue_4" fromId="30" toId="4">
</dataflow>
<dataflow id="183" from="tmp_1" to="StgValue_5" fromId="30" toId="5">
</dataflow>
<dataflow id="184" from="icmp_ln17" to="StgValue_4" fromId="13" toId="4">
</dataflow>
<dataflow id="185" from="icmp_ln17" to="StgValue_5" fromId="13" toId="5">
</dataflow>
</dataflows>


</stg>
