#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Jul  9 14:17:36 2024
# Process ID: 10832
# Current directory: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl
# Command line: vivado
# Log file: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl/vivado.log
# Journal file: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl/vivado.jou
# Running On: pc040, OS: Linux, CPU Frequency: 1961.786 MHz, CPU Physical cores: 16, Host memory: 32836 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.1 available at /u/home/clab/st186447/.Xilinx/Vivado/2022.2/xhub/board_store/xilinx_board_store/XilinxBoardStore/Vivado/2022.2/boards/Digilent/basys3/C.0/1.1/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.2 available at /u/home/clab/st186447/.Xilinx/Vivado/2022.2/xhub/board_store/xilinx_board_store/XilinxBoardStore/Vivado/2022.2/boards/Digilent/basys3/1.2/1.2/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ext/eda/vivado/Vivado/2022.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/ext/eda/vivado/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj top_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'radix4_srt_divider'
INFO: [VRFC 10-163] Analyzing VHDL file "/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/divider_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'divider_wrapper'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /ext/eda/vivado/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 4294967295 is out of target constraint range -2147483648 to 2147483647 [/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/divider_wrapper.vhd:20]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package ieee.math_real
Compiling architecture behav of entity xil_defaultlib.radix4_srt_divider [radix4_srt_divider_default]
Compiling architecture behav of entity xil_defaultlib.divider_wrapper [divider_wrapper_default]
Compiling architecture sim of entity xil_defaultlib.top_tb
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -view {/u/home/clab/st186447/srt_division_vhdl/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /u/home/clab/st186447/srt_division_vhdl/top_tb_behav.wcfg
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Starting Division
Time: 20 ns  Iteration: 1  Process: /top_tb/dut/divider_i/state_transition  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: un-normalized divisor = 0, dividend = 0
Time: 20 ns  Iteration: 1  Process: /top_tb/dut/divider_i/state_transition  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/ext/eda/vivado/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj top_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/divider_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'divider_wrapper'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /ext/eda/vivado/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 4294967295 is out of target constraint range -2147483648 to 2147483647 [/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/divider_wrapper.vhd:20]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package ieee.math_real
Compiling architecture behav of entity xil_defaultlib.radix4_srt_divider [radix4_srt_divider_default]
Compiling architecture behav of entity xil_defaultlib.divider_wrapper [divider_wrapper_default]
Compiling architecture sim of entity xil_defaultlib.top_tb
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Note: Starting Division
Time: 20 ns  Iteration: 1  Process: /top_tb/dut/divider_i/state_transition  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: un-normalized divisor = 1, dividend = -1
Time: 20 ns  Iteration: 1  Process: /top_tb/dut/divider_i/state_transition  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: divisor shifted by 31 for normalization. normalized divisor = -2147483648
Time: 90 ns  Iteration: 2  Process: /top_tb/dut/divider_i/state_transition  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: iterations necessary for division are (width+amount shifted / 2) = 31
Time: 90 ns  Iteration: 2  Process: /top_tb/dut/divider_i/state_transition  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r gets shifted by 31 to align the number
Time: 110 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 60
Time: 130 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000000000000000000000000000000000100 <- quotient[60] = 0. decision bits are 000000
Time: 130 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 130 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 130 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 58
Time: 150 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000000000000000000000000000000010000 <- quotient[58] = 0. decision bits are 000000
Time: 150 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 150 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 150 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 56
Time: 170 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000000000000000000000000000001000000 <- quotient[56] = 0. decision bits are 000000
Time: 170 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 170 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 170 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 54
Time: 190 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000000000000000000000000000100000000 <- quotient[54] = 0. decision bits are 000000
Time: 190 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 190 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 190 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 52
Time: 210 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000000000000000000000000010000000000 <- quotient[52] = 0. decision bits are 000000
Time: 210 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 210 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 210 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 50
Time: 230 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000000000000000000000001000000000000 <- quotient[50] = 0. decision bits are 000000
Time: 230 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 230 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 230 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 48
Time: 250 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000000000000000000000100000000000000 <- quotient[48] = 0. decision bits are 000000
Time: 250 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 250 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 250 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 46
Time: 270 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000000000000000000010000000000000000 <- quotient[46] = 0. decision bits are 000000
Time: 270 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 270 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 270 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 44
Time: 290 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000000000000000001000000000000000000 <- quotient[44] = 0. decision bits are 000000
Time: 290 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 290 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 290 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 42
Time: 310 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000000000000000100000000000000000000 <- quotient[42] = 0. decision bits are 000000
Time: 310 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 310 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 310 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 40
Time: 330 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000000000000010000000000000000000000 <- quotient[40] = 0. decision bits are 000000
Time: 330 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 330 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 330 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 38
Time: 350 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000000000001000000000000000000000000 <- quotient[38] = 0. decision bits are 000000
Time: 350 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 350 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 350 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 36
Time: 370 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000000000100000000000000000000000000 <- quotient[36] = 0. decision bits are 000000
Time: 370 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 370 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 370 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 34
Time: 390 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000000010000000000000000000000000000 <- quotient[34] = 0. decision bits are 000000
Time: 390 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 390 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 390 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 32
Time: 410 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000001000000000000000000000000000000 <- quotient[32] = 0. decision bits are 000000
Time: 410 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 410 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 410 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 30
Time: 430 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000100000000000000000000000000000000 <- quotient[30] = 0. decision bits are 000000
Time: 430 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 430 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 430 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 28
Time: 450 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000010000000000000000000000000000000000 <- quotient[28] = 0. decision bits are 000000
Time: 450 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 450 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 450 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 26
Time: 470 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000001000000000000000000000000000000000000 <- quotient[26] = 0. decision bits are 000000
Time: 470 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 470 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 470 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 24
Time: 490 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000100000000000000000000000000000000000000 <- quotient[24] = 0. decision bits are 000000
Time: 490 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 490 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 490 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 22
Time: 510 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000010000000000000000000000000000000000000000 <- quotient[22] = 0. decision bits are 000000
Time: 510 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 510 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 510 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 20
Time: 530 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000001000000000000000000000000000000000000000000 <- quotient[20] = 0. decision bits are 000000
Time: 530 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 530 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 530 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 18
Time: 550 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000100000000000000000000000000000000000000000000 <- quotient[18] = 0. decision bits are 000000
Time: 550 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 550 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 550 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 16
Time: 570 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000010000000000000000000000000000000000000000000000 <- quotient[16] = 0. decision bits are 000000
Time: 570 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 570 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 570 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 14
Time: 590 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000001000000000000000000000000000000000000000000000000 <- quotient[14] = 0. decision bits are 000000
Time: 590 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 590 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 590 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 12
Time: 610 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000100000000000000000000000000000000000000000000000000 <- quotient[12] = 0. decision bits are 000000
Time: 610 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 610 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 610 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 10
Time: 630 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000010000000000000000000000000000000000000000000000000000 <- quotient[10] = 0. decision bits are 000000
Time: 630 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 630 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 630 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 8
Time: 650 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000001000000000000000000000000000000000000000000000000000000 <- quotient[8] = 0. decision bits are 000000
Time: 650 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 650 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 650 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 6
Time: 670 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000100000000000000000000000000000000000000000000000000000000 <- quotient[6] = 0. decision bits are 000000
Time: 670 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 670 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 670 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 4
Time: 690 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000010000000000000000000000000000000000000000000000000000000000 <- quotient[4] = 0. decision bits are 000000
Time: 690 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 690 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 690 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 2
Time: 710 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000001000000000000000000000000000000000000000000000000000000000000 <- quotient[2] = 0. decision bits are 000001
Time: 710 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 710 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 710 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 0
Time: 730 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000100000000000000000000000000000000000000000000000000000000000000 <- quotient[0] = 1. decision bits are 000100
Time: 730 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         subtract 1*divisor_r
Time: 730 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 730 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder is positive so shift remainder
Time: 750 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder = 0, quotient = 1
Time: 750 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000000000000000000000000000000000000
Time: 750 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj top_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/divider_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'divider_wrapper'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /ext/eda/vivado/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 4294967294 is out of target constraint range -2147483648 to 2147483647 [/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/divider_wrapper.vhd:20]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package ieee.math_real
Compiling architecture behav of entity xil_defaultlib.radix4_srt_divider [radix4_srt_divider_default]
Compiling architecture behav of entity xil_defaultlib.divider_wrapper [divider_wrapper_default]
Compiling architecture sim of entity xil_defaultlib.top_tb
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Note: Starting Division
Time: 20 ns  Iteration: 1  Process: /top_tb/dut/divider_i/state_transition  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: un-normalized divisor = 0, dividend = 0
Time: 20 ns  Iteration: 1  Process: /top_tb/dut/divider_i/state_transition  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj top_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/divider_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'divider_wrapper'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /ext/eda/vivado/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 4294967294 is out of target constraint range -2147483648 to 2147483647 [/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/divider_wrapper.vhd:20]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package ieee.math_real
Compiling architecture behav of entity xil_defaultlib.radix4_srt_divider [radix4_srt_divider_default]
Compiling architecture behav of entity xil_defaultlib.divider_wrapper [divider_wrapper_default]
Compiling architecture sim of entity xil_defaultlib.top_tb
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Note: Starting Division
Time: 20 ns  Iteration: 1  Process: /top_tb/dut/divider_i/state_transition  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: un-normalized divisor = 0, dividend = 0
Time: 20 ns  Iteration: 1  Process: /top_tb/dut/divider_i/state_transition  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj top_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /ext/eda/vivado/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 4294967294 is out of target constraint range -2147483648 to 2147483647 [/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/divider_wrapper.vhd:20]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package ieee.math_real
Compiling architecture behav of entity xil_defaultlib.radix4_srt_divider [radix4_srt_divider_default]
Compiling architecture behav of entity xil_defaultlib.divider_wrapper [divider_wrapper_default]
Compiling architecture sim of entity xil_defaultlib.top_tb
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Note: Starting Division
Time: 20 ns  Iteration: 1  Process: /top_tb/dut/divider_i/state_transition  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: un-normalized divisor = 0, dividend = 0
Time: 20 ns  Iteration: 1  Process: /top_tb/dut/divider_i/state_transition  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj top_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/divider_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'divider_wrapper'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /ext/eda/vivado/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 4294967294 is out of target constraint range -2147483648 to 2147483647 [/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/divider_wrapper.vhd:20]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package ieee.math_real
Compiling architecture behav of entity xil_defaultlib.radix4_srt_divider [radix4_srt_divider_default]
Compiling architecture behav of entity xil_defaultlib.divider_wrapper [divider_wrapper_default]
Compiling architecture sim of entity xil_defaultlib.top_tb
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Note: Starting Division
Time: 20 ns  Iteration: 1  Process: /top_tb/dut/divider_i/state_transition  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: un-normalized divisor = 1, dividend = -1
Time: 20 ns  Iteration: 1  Process: /top_tb/dut/divider_i/state_transition  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: divisor shifted by 31 for normalization. normalized divisor = -2147483648
Time: 90 ns  Iteration: 2  Process: /top_tb/dut/divider_i/state_transition  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: iterations necessary for division are (width+amount shifted / 2) = 31
Time: 90 ns  Iteration: 2  Process: /top_tb/dut/divider_i/state_transition  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r gets shifted by 31 to align the number
Time: 110 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 60
Time: 130 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000000000000000000000000000000000100 <- quotient[60] = 0. decision bits are 000000
Time: 130 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 130 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 130 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 58
Time: 150 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000000000000000000000000000000010000 <- quotient[58] = 0. decision bits are 000000
Time: 150 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 150 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 150 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 56
Time: 170 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000000000000000000000000000001000000 <- quotient[56] = 0. decision bits are 000000
Time: 170 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 170 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 170 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 54
Time: 190 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000000000000000000000000000100000000 <- quotient[54] = 0. decision bits are 000000
Time: 190 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 190 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 190 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 52
Time: 210 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000000000000000000000000010000000000 <- quotient[52] = 0. decision bits are 000000
Time: 210 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 210 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 210 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 50
Time: 230 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000000000000000000000001000000000000 <- quotient[50] = 0. decision bits are 000000
Time: 230 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 230 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 230 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 48
Time: 250 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000000000000000000000100000000000000 <- quotient[48] = 0. decision bits are 000000
Time: 250 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 250 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 250 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 46
Time: 270 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000000000000000000010000000000000000 <- quotient[46] = 0. decision bits are 000000
Time: 270 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 270 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 270 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 44
Time: 290 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000000000000000001000000000000000000 <- quotient[44] = 0. decision bits are 000000
Time: 290 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 290 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 290 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 42
Time: 310 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000000000000000100000000000000000000 <- quotient[42] = 0. decision bits are 000000
Time: 310 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 310 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 310 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 40
Time: 330 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000000000000010000000000000000000000 <- quotient[40] = 0. decision bits are 000000
Time: 330 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 330 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 330 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 38
Time: 350 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000000000001000000000000000000000000 <- quotient[38] = 0. decision bits are 000000
Time: 350 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 350 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 350 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 36
Time: 370 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000000000100000000000000000000000000 <- quotient[36] = 0. decision bits are 000000
Time: 370 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 370 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 370 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 34
Time: 390 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000000010000000000000000000000000000 <- quotient[34] = 0. decision bits are 000000
Time: 390 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 390 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 390 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 32
Time: 410 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000001000000000000000000000000000000 <- quotient[32] = 0. decision bits are 000000
Time: 410 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 410 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 410 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 30
Time: 430 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000100000000000000000000000000000000 <- quotient[30] = 0. decision bits are 000000
Time: 430 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 430 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 430 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 28
Time: 450 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000010000000000000000000000000000000000 <- quotient[28] = 0. decision bits are 000000
Time: 450 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 450 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 450 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 26
Time: 470 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000001000000000000000000000000000000000000 <- quotient[26] = 0. decision bits are 000000
Time: 470 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 470 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 470 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 24
Time: 490 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000100000000000000000000000000000000000000 <- quotient[24] = 0. decision bits are 000000
Time: 490 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 490 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 490 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 22
Time: 510 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000010000000000000000000000000000000000000000 <- quotient[22] = 0. decision bits are 000000
Time: 510 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 510 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 510 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 20
Time: 530 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000001000000000000000000000000000000000000000000 <- quotient[20] = 0. decision bits are 000000
Time: 530 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 530 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 530 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 18
Time: 550 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000100000000000000000000000000000000000000000000 <- quotient[18] = 0. decision bits are 000000
Time: 550 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 550 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 550 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 16
Time: 570 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000010000000000000000000000000000000000000000000000 <- quotient[16] = 0. decision bits are 000000
Time: 570 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 570 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 570 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 14
Time: 590 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000001000000000000000000000000000000000000000000000000 <- quotient[14] = 0. decision bits are 000000
Time: 590 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 590 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 590 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 12
Time: 610 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000100000000000000000000000000000000000000000000000000 <- quotient[12] = 0. decision bits are 000000
Time: 610 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 610 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 610 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 10
Time: 630 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000010000000000000000000000000000000000000000000000000000 <- quotient[10] = 0. decision bits are 000000
Time: 630 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 630 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 630 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 8
Time: 650 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000001000000000000000000000000000000000000000000000000000000 <- quotient[8] = 0. decision bits are 000000
Time: 650 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 650 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 650 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 6
Time: 670 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000100000000000000000000000000000000000000000000000000000000 <- quotient[6] = 0. decision bits are 000000
Time: 670 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 670 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 670 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 4
Time: 690 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000010000000000000000000000000000000000000000000000000000000000 <- quotient[4] = 0. decision bits are 000000
Time: 690 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 690 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 690 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 2
Time: 710 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000001000000000000000000000000000000000000000000000000000000000000 <- quotient[2] = 0. decision bits are 000001
Time: 710 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 710 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 710 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 0
Time: 730 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000100000000000000000000000000000000000000000000000000000000000000 <- quotient[0] = 1. decision bits are 000100
Time: 730 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         subtract 1*divisor_r
Time: 730 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 730 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder is positive so shift remainder
Time: 750 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder = 0, quotient = 1
Time: 750 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000000000000000000000000000000000000
Time: 750 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
save_wave_config {/u/home/clab/st186447/srt_division_vhdl/top_tb_behav.wcfg}
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj top_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/divider_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'divider_wrapper'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /ext/eda/vivado/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 4294967293 is out of target constraint range -2147483648 to 2147483647 [/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/divider_wrapper.vhd:20]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package ieee.math_real
Compiling architecture behav of entity xil_defaultlib.radix4_srt_divider [radix4_srt_divider_default]
Compiling architecture behav of entity xil_defaultlib.divider_wrapper [divider_wrapper_default]
Compiling architecture sim of entity xil_defaultlib.top_tb
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Note: Starting Division
Time: 20 ns  Iteration: 1  Process: /top_tb/dut/divider_i/state_transition  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: un-normalized divisor = 0, dividend = 0
Time: 20 ns  Iteration: 1  Process: /top_tb/dut/divider_i/state_transition  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj top_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/divider_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'divider_wrapper'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /ext/eda/vivado/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 4294967295 is out of target constraint range -2147483648 to 2147483647 [/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/divider_wrapper.vhd:20]
WARNING: [VRFC 10-1537] value 4294967295 is out of target constraint range 0 to 2147483647 [/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/divider_wrapper.vhd:26]
WARNING: [VRFC 10-1537] value 4294967295 is out of target constraint range 0 to 2147483647 [/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/divider_wrapper.vhd:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package ieee.math_real
Compiling architecture behav of entity xil_defaultlib.radix4_srt_divider [radix4_srt_divider_default]
Compiling architecture behav of entity xil_defaultlib.divider_wrapper [divider_wrapper_default]
ERROR: [VRFC 10-1537] value 4294967295 is out of target constraint range 0 to 2147483647 [/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/divider_wrapper.vhd:26]
ERROR: [VRFC 10-1537] value 4294967295 is out of target constraint range 0 to 2147483647 [/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/divider_wrapper.vhd:27]
Compiling architecture sim of entity xil_defaultlib.top_tb
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj top_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/divider_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'divider_wrapper'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /ext/eda/vivado/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 4294967295 is out of target constraint range -2147483648 to 2147483647 [/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/divider_wrapper.vhd:20]
WARNING: [VRFC 10-1537] value 4294967295 is out of target constraint range 0 to 2147483647 [/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/divider_wrapper.vhd:26]
WARNING: [VRFC 10-1537] value 4294967295 is out of target constraint range 0 to 2147483647 [/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/divider_wrapper.vhd:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package ieee.math_real
Compiling architecture behav of entity xil_defaultlib.radix4_srt_divider [radix4_srt_divider_default]
Compiling architecture behav of entity xil_defaultlib.divider_wrapper [divider_wrapper_default]
ERROR: [VRFC 10-1537] value 4294967295 is out of target constraint range 0 to 2147483647 [/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/divider_wrapper.vhd:26]
ERROR: [VRFC 10-1537] value 4294967295 is out of target constraint range 0 to 2147483647 [/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/divider_wrapper.vhd:27]
Compiling architecture sim of entity xil_defaultlib.top_tb
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj top_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/divider_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'divider_wrapper'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /ext/eda/vivado/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 4294967295 is out of target constraint range -2147483648 to 2147483647 [/u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/divider_wrapper.vhd:20]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package ieee.math_real
Compiling architecture behav of entity xil_defaultlib.radix4_srt_divider [radix4_srt_divider_default]
Compiling architecture behav of entity xil_defaultlib.divider_wrapper [divider_wrapper_default]
Compiling architecture sim of entity xil_defaultlib.top_tb
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Note: Starting Division
Time: 20 ns  Iteration: 1  Process: /top_tb/dut/divider_i/state_transition  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: un-normalized divisor = 1, dividend = -1
Time: 20 ns  Iteration: 1  Process: /top_tb/dut/divider_i/state_transition  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: divisor shifted by 31 for normalization. normalized divisor = -2147483648
Time: 90 ns  Iteration: 2  Process: /top_tb/dut/divider_i/state_transition  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: iterations necessary for division are (width+amount shifted / 2) = 31
Time: 90 ns  Iteration: 2  Process: /top_tb/dut/divider_i/state_transition  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r gets shifted by 31 to align the number
Time: 110 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 60
Time: 130 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000000000000000000000000000000000100 <- quotient[60] = 0. decision bits are 000000
Time: 130 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 130 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 130 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 58
Time: 150 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000000000000000000000000000000010000 <- quotient[58] = 0. decision bits are 000000
Time: 150 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 150 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 150 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 56
Time: 170 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000000000000000000000000000001000000 <- quotient[56] = 0. decision bits are 000000
Time: 170 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 170 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 170 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 54
Time: 190 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000000000000000000000000000100000000 <- quotient[54] = 0. decision bits are 000000
Time: 190 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 190 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 190 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 52
Time: 210 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000000000000000000000000010000000000 <- quotient[52] = 0. decision bits are 000000
Time: 210 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 210 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 210 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 50
Time: 230 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000000000000000000000001000000000000 <- quotient[50] = 0. decision bits are 000000
Time: 230 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 230 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 230 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 48
Time: 250 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000000000000000000000100000000000000 <- quotient[48] = 0. decision bits are 000000
Time: 250 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 250 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 250 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 46
Time: 270 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000000000000000000010000000000000000 <- quotient[46] = 0. decision bits are 000000
Time: 270 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 270 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 270 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 44
Time: 290 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000000000000000001000000000000000000 <- quotient[44] = 0. decision bits are 000000
Time: 290 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 290 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 290 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 42
Time: 310 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000000000000000100000000000000000000 <- quotient[42] = 0. decision bits are 000000
Time: 310 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 310 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 310 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 40
Time: 330 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000000000000010000000000000000000000 <- quotient[40] = 0. decision bits are 000000
Time: 330 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 330 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 330 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 38
Time: 350 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000000000001000000000000000000000000 <- quotient[38] = 0. decision bits are 000000
Time: 350 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 350 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 350 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 36
Time: 370 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000000000100000000000000000000000000 <- quotient[36] = 0. decision bits are 000000
Time: 370 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 370 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 370 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 34
Time: 390 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000000010000000000000000000000000000 <- quotient[34] = 0. decision bits are 000000
Time: 390 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 390 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 390 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 32
Time: 410 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000001000000000000000000000000000000 <- quotient[32] = 0. decision bits are 000000
Time: 410 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 410 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 410 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 30
Time: 430 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000100000000000000000000000000000000 <- quotient[30] = 0. decision bits are 000000
Time: 430 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 430 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 430 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 28
Time: 450 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000010000000000000000000000000000000000 <- quotient[28] = 0. decision bits are 000000
Time: 450 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 450 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 450 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 26
Time: 470 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000001000000000000000000000000000000000000 <- quotient[26] = 0. decision bits are 000000
Time: 470 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 470 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 470 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 24
Time: 490 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000100000000000000000000000000000000000000 <- quotient[24] = 0. decision bits are 000000
Time: 490 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 490 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 490 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 22
Time: 510 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000010000000000000000000000000000000000000000 <- quotient[22] = 0. decision bits are 000000
Time: 510 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 510 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 510 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 20
Time: 530 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000001000000000000000000000000000000000000000000 <- quotient[20] = 0. decision bits are 000000
Time: 530 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 530 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 530 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 18
Time: 550 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000100000000000000000000000000000000000000000000 <- quotient[18] = 0. decision bits are 000000
Time: 550 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 550 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 550 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 16
Time: 570 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000010000000000000000000000000000000000000000000000 <- quotient[16] = 0. decision bits are 000000
Time: 570 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 570 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 570 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 14
Time: 590 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000001000000000000000000000000000000000000000000000000 <- quotient[14] = 0. decision bits are 000000
Time: 590 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 590 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 590 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 12
Time: 610 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000100000000000000000000000000000000000000000000000000 <- quotient[12] = 0. decision bits are 000000
Time: 610 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 610 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 610 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 10
Time: 630 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000010000000000000000000000000000000000000000000000000000 <- quotient[10] = 0. decision bits are 000000
Time: 630 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 630 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 630 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 8
Time: 650 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000001000000000000000000000000000000000000000000000000000000 <- quotient[8] = 0. decision bits are 000000
Time: 650 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 650 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 650 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 6
Time: 670 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000100000000000000000000000000000000000000000000000000000000 <- quotient[6] = 0. decision bits are 000000
Time: 670 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 670 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 670 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 4
Time: 690 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000010000000000000000000000000000000000000000000000000000000000 <- quotient[4] = 0. decision bits are 000000
Time: 690 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 690 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 690 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 2
Time: 710 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000001000000000000000000000000000000000000000000000000000000000000 <- quotient[2] = 0. decision bits are 000001
Time: 710 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 710 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 710 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 0
Time: 730 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000100000000000000000000000000000000000000000000000000000000000000 <- quotient[0] = 1. decision bits are 000100
Time: 730 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         subtract 1*divisor_r
Time: 730 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 730 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder is positive so shift remainder
Time: 750 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder = 0, quotient = 1
Time: 750 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000000000000000000000000000000000000
Time: 750 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__99  File: /u/home/clab/st186447/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_srt_divider.vhd
save_wave_config {/u/home/clab/st186447/srt_division_vhdl/top_tb_behav.wcfg}
open_project /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ext/eda/vivado/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.1 available at /u/home/clab/st186447/.Xilinx/Vivado/2022.2/xhub/board_store/xilinx_board_store/XilinxBoardStore/Vivado/2022.2/boards/Digilent/basys3/C.0/1.1/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.2 available at /u/home/clab/st186447/.Xilinx/Vivado/2022.2/xhub/board_store/xilinx_board_store/XilinxBoardStore/Vivado/2022.2/boards/Digilent/basys3/1.2/1.2/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /ext/eda/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
update_compile_order -fileset sources_1
current_project srt_division_vhdl
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/ext/eda/vivado/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj top_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /ext/eda/vivado/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 4294967295 is out of target constraint range -2147483648 to 2147483647 [/u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/divider_wrapper.vhd:21]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Starting Division
Time: 20 ns  Iteration: 1  Process: /top_tb/dut/divider_i/state_transition  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: un-normalized divisor = -1, dividend = -1
Time: 20 ns  Iteration: 1  Process: /top_tb/dut/divider_i/state_transition  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: leading_zeros is 1
Time: 50 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: normalization_shift is 00000000
Time: 50 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: divisor_r is 011111111111111111111111111111111
Time: 50 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: divisor shifted by 0 for normalization. normalized divisor = -1
Time: 50 ns  Iteration: 2  Process: /top_tb/dut/divider_i/state_transition  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: iterations necessary for division are (width+amount shifted / 2) = 15
Time: 50 ns  Iteration: 2  Process: /top_tb/dut/divider_i/state_transition  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: normalization_shift is 00000000
Time: 70 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r gets shifted by 0 to align the number
Time: 70 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 30
Time: 90 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000111111111111111111111111111111110 <- quotient[30] = 0. decision bits are 000000
Time: 90 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 90 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 90 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 28
Time: 110 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000011111111111111111111111111111111000 <- quotient[28] = 0. decision bits are 000000
Time: 110 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 110 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 110 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 26
Time: 130 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000001111111111111111111111111111111100000 <- quotient[26] = 0. decision bits are 000000
Time: 130 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 130 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 130 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 24
Time: 150 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000111111111111111111111111111111110000000 <- quotient[24] = 0. decision bits are 000000
Time: 150 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 150 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 150 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 22
Time: 170 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000011111111111111111111111111111111000000000 <- quotient[22] = 0. decision bits are 000000
Time: 170 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 170 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 170 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 20
Time: 190 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000001111111111111111111111111111111100000000000 <- quotient[20] = 0. decision bits are 000000
Time: 190 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 190 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 190 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 18
Time: 210 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000111111111111111111111111111111110000000000000 <- quotient[18] = 0. decision bits are 000000
Time: 210 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 210 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 210 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 16
Time: 230 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000011111111111111111111111111111111000000000000000 <- quotient[16] = 0. decision bits are 000000
Time: 230 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 230 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 230 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 14
Time: 250 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000001111111111111111111111111111111100000000000000000 <- quotient[14] = 0. decision bits are 000000
Time: 250 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 250 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 250 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 12
Time: 270 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000111111111111111111111111111111110000000000000000000 <- quotient[12] = 0. decision bits are 000000
Time: 270 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 270 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 270 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 10
Time: 290 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000011111111111111111111111111111111000000000000000000000 <- quotient[10] = 0. decision bits are 000000
Time: 290 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 290 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 290 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 8
Time: 310 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000001111111111111111111111111111111100000000000000000000000 <- quotient[8] = 0. decision bits are 000000
Time: 310 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 310 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 310 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 6
Time: 330 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000111111111111111111111111111111110000000000000000000000000 <- quotient[6] = 0. decision bits are 000000
Time: 330 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 330 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 330 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 4
Time: 350 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000011111111111111111111111111111111000000000000000000000000000 <- quotient[4] = 0. decision bits are 000000
Time: 350 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 350 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 350 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 2
Time: 370 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000001111111111111111111111111111111100000000000000000000000000000 <- quotient[2] = 0. decision bits are 000001
Time: 370 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 370 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 370 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 0
Time: 390 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000111111111111111111111111111111110000000000000000000000000000000 <- quotient[0] = 1. decision bits are 000111
Time: 390 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         subtract 1*divisor_r
Time: 390 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 390 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder is negative so shift remainder add divisor. Also subtract 1 from quotient
Time: 410 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r plus divisor is -4
Time: 410 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder = -2, quotient = -1
Time: 410 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 111111111111111111111111111111111000000000000000000000000000000000
Time: 410 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
open_wave_config {/u/home/clab/st186447/srt_division_vhdl/top_tb_behav.wcfg}
WARNING: Simulation object /top_tb/dut/divider_i/i was not found in the design.
WARNING: Simulation object /top_tb/dut/divider_i/j was not found in the design.
restart
INFO: [Wavedata 42-604] Simulation restarted
run 500 ns
Note: Starting Division
Time: 20 ns  Iteration: 1  Process: /top_tb/dut/divider_i/state_transition  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: un-normalized divisor = -1, dividend = -1
Time: 20 ns  Iteration: 1  Process: /top_tb/dut/divider_i/state_transition  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: leading_zeros is 1
Time: 50 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: normalization_shift is 00000000
Time: 50 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: divisor_r is 011111111111111111111111111111111
Time: 50 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: divisor shifted by 0 for normalization. normalized divisor = -1
Time: 50 ns  Iteration: 2  Process: /top_tb/dut/divider_i/state_transition  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: iterations necessary for division are (width+amount shifted / 2) = 15
Time: 50 ns  Iteration: 2  Process: /top_tb/dut/divider_i/state_transition  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: normalization_shift is 00000000
Time: 70 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r gets shifted by 0 to align the number
Time: 70 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 30
Time: 90 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000111111111111111111111111111111110 <- quotient[30] = 0. decision bits are 000000
Time: 90 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 90 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 90 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 28
Time: 110 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000011111111111111111111111111111111000 <- quotient[28] = 0. decision bits are 000000
Time: 110 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 110 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 110 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 26
Time: 130 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000001111111111111111111111111111111100000 <- quotient[26] = 0. decision bits are 000000
Time: 130 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 130 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 130 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 24
Time: 150 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000111111111111111111111111111111110000000 <- quotient[24] = 0. decision bits are 000000
Time: 150 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 150 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 150 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 22
Time: 170 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000011111111111111111111111111111111000000000 <- quotient[22] = 0. decision bits are 000000
Time: 170 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 170 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 170 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 20
Time: 190 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000001111111111111111111111111111111100000000000 <- quotient[20] = 0. decision bits are 000000
Time: 190 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 190 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 190 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 18
Time: 210 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000111111111111111111111111111111110000000000000 <- quotient[18] = 0. decision bits are 000000
Time: 210 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 210 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 210 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 16
Time: 230 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000011111111111111111111111111111111000000000000000 <- quotient[16] = 0. decision bits are 000000
Time: 230 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 230 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 230 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 14
Time: 250 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000001111111111111111111111111111111100000000000000000 <- quotient[14] = 0. decision bits are 000000
Time: 250 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 250 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 250 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 12
Time: 270 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000111111111111111111111111111111110000000000000000000 <- quotient[12] = 0. decision bits are 000000
Time: 270 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 270 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 270 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 10
Time: 290 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000011111111111111111111111111111111000000000000000000000 <- quotient[10] = 0. decision bits are 000000
Time: 290 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 290 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 290 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 8
Time: 310 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000001111111111111111111111111111111100000000000000000000000 <- quotient[8] = 0. decision bits are 000000
Time: 310 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 310 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 310 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 6
Time: 330 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000111111111111111111111111111111110000000000000000000000000 <- quotient[6] = 0. decision bits are 000000
Time: 330 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 330 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 330 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 4
Time: 350 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000011111111111111111111111111111111000000000000000000000000000 <- quotient[4] = 0. decision bits are 000000
Time: 350 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 350 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 350 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 2
Time: 370 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000001111111111111111111111111111111100000000000000000000000000000 <- quotient[2] = 0. decision bits are 000001
Time: 370 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 370 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 370 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 0
Time: 390 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000111111111111111111111111111111110000000000000000000000000000000 <- quotient[0] = 1. decision bits are 000111
Time: 390 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         subtract 1*divisor_r
Time: 390 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 390 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder is negative so shift remainder add divisor. Also subtract 1 from quotient
Time: 410 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r plus divisor is -4
Time: 410 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder = -2, quotient = -1
Time: 410 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 111111111111111111111111111111111000000000000000000000000000000000
Time: 410 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
restart
INFO: [Wavedata 42-604] Simulation restarted
run 500 ns
Note: Starting Division
Time: 20 ns  Iteration: 1  Process: /top_tb/dut/divider_i/state_transition  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: un-normalized divisor = -1, dividend = -1
Time: 20 ns  Iteration: 1  Process: /top_tb/dut/divider_i/state_transition  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: leading_zeros is 1
Time: 50 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: normalization_shift is 00000000
Time: 50 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: divisor_r is 011111111111111111111111111111111
Time: 50 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: divisor shifted by 0 for normalization. normalized divisor = -1
Time: 50 ns  Iteration: 2  Process: /top_tb/dut/divider_i/state_transition  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: iterations necessary for division are (width+amount shifted / 2) = 15
Time: 50 ns  Iteration: 2  Process: /top_tb/dut/divider_i/state_transition  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: normalization_shift is 00000000
Time: 70 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r gets shifted by 0 to align the number
Time: 70 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 30
Time: 90 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000000111111111111111111111111111111110 <- quotient[30] = 0. decision bits are 000000
Time: 90 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 90 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 90 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 28
Time: 110 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000000011111111111111111111111111111111000 <- quotient[28] = 0. decision bits are 000000
Time: 110 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 110 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 110 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 26
Time: 130 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000001111111111111111111111111111111100000 <- quotient[26] = 0. decision bits are 000000
Time: 130 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 130 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 130 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 24
Time: 150 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000000111111111111111111111111111111110000000 <- quotient[24] = 0. decision bits are 000000
Time: 150 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 150 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 150 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 22
Time: 170 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000000011111111111111111111111111111111000000000 <- quotient[22] = 0. decision bits are 000000
Time: 170 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 170 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 170 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 20
Time: 190 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000001111111111111111111111111111111100000000000 <- quotient[20] = 0. decision bits are 000000
Time: 190 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 190 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 190 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 18
Time: 210 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000000111111111111111111111111111111110000000000000 <- quotient[18] = 0. decision bits are 000000
Time: 210 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 210 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 210 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 16
Time: 230 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000000011111111111111111111111111111111000000000000000 <- quotient[16] = 0. decision bits are 000000
Time: 230 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 230 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 230 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 14
Time: 250 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000001111111111111111111111111111111100000000000000000 <- quotient[14] = 0. decision bits are 000000
Time: 250 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 250 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 250 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 12
Time: 270 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000000111111111111111111111111111111110000000000000000000 <- quotient[12] = 0. decision bits are 000000
Time: 270 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 270 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 270 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 10
Time: 290 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000000011111111111111111111111111111111000000000000000000000 <- quotient[10] = 0. decision bits are 000000
Time: 290 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 290 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 290 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 8
Time: 310 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000001111111111111111111111111111111100000000000000000000000 <- quotient[8] = 0. decision bits are 000000
Time: 310 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 310 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 310 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 6
Time: 330 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000000111111111111111111111111111111110000000000000000000000000 <- quotient[6] = 0. decision bits are 000000
Time: 330 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 330 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 330 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 4
Time: 350 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000000011111111111111111111111111111111000000000000000000000000000 <- quotient[4] = 0. decision bits are 000000
Time: 350 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 350 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 350 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 2
Time: 370 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000001111111111111111111111111111111100000000000000000000000000000 <- quotient[2] = 0. decision bits are 000001
Time: 370 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         just shift
Time: 370 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 370 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: shift_amount = 0
Time: 390 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 000111111111111111111111111111111110000000000000000000000000000000 <- quotient[0] = 1. decision bits are 000111
Time: 390 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note:         subtract 1*divisor_r
Time: 390 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: quotient_int = 0000000000000000000000000000000000000000000000000000000000000000
Time: 390 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder is negative so shift remainder add divisor. Also subtract 1 from quotient
Time: 410 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r plus divisor is -4
Time: 410 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder = -2, quotient = -1
Time: 410 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
Note: remainder_r is 111111111111111111111111111111111000000000000000000000000000000000
Time: 410 ns  Iteration: 1  Process: /top_tb/dut/divider_i/line__117  File: /u/home/clab/st186447/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl_labor/srt_division_vhdl_labor.srcs/sources_1/new/radix4_srt_divider.vhd
save_wave_config {/u/home/clab/st186447/srt_division_vhdl/top_tb_behav.wcfg}
restart
