Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Sep 25 15:35:02 2025
| Host         : SmolBoi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file ALU_timing_summary_routed.rpt -pb ALU_timing_summary_routed.pb -rpx ALU_timing_summary_routed.rpx -warn_on_violation
| Design       : ALU
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.885ns  (logic 5.209ns (43.827%)  route 6.676ns (56.173%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  B_IBUF[1]_inst/O
                         net (fo=8, routed)           2.729     4.180    B_IBUF[1]
    SLICE_X43Y52         LUT6 (Prop_lut6_I4_O)        0.124     4.304 r  Y_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.812     5.116    Y_OBUF[3]_inst_i_2_n_0
    SLICE_X43Y53         LUT4 (Prop_lut4_I0_O)        0.124     5.240 r  Y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.135     8.375    Y_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.510    11.885 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.885    Y[3]
    D18                                                               r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[1]
                            (input port)
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.509ns  (logic 5.187ns (45.068%)  route 6.322ns (54.932%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  S[1] (IN)
                         net (fo=0)                   0.000     0.000    S[1]
    P16                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  S_IBUF[1]_inst/O
                         net (fo=10, routed)          2.567     4.021    S_IBUF[1]
    SLICE_X42Y53         LUT6 (Prop_lut6_I5_O)        0.124     4.145 r  Y_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.466     4.611    Y_OBUF[2]_inst_i_3_n_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.124     4.735 r  Y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.289     8.024    Y_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.485    11.509 r  Y_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.509    Y[2]
    G14                                                               r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[1]
                            (input port)
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.506ns  (logic 5.233ns (49.805%)  route 5.274ns (50.195%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  S[1] (IN)
                         net (fo=0)                   0.000     0.000    S[1]
    P16                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  S_IBUF[1]_inst/O
                         net (fo=10, routed)          2.738     4.191    S_IBUF[1]
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.124     4.315 r  Y_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.865     5.181    Y_OBUF[0]_inst_i_4_n_0
    SLICE_X43Y53         LUT5 (Prop_lut5_I4_O)        0.124     5.305 r  Y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.670     6.975    Y_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.531    10.506 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.506    Y[0]
    M14                                                               r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.322ns  (logic 5.238ns (50.744%)  route 5.084ns (49.256%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  B_IBUF[1]_inst/O
                         net (fo=8, routed)           2.744     4.195    B_IBUF[1]
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124     4.319 r  Y_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.670     4.989    Y_OBUF[1]_inst_i_3_n_0
    SLICE_X42Y52         LUT5 (Prop_lut5_I2_O)        0.124     5.113 r  Y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.670     6.783    Y_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.539    10.322 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.322    Y[1]
    M15                                                               r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.552ns  (logic 1.550ns (60.748%)  route 1.002ns (39.252%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  B_IBUF[0]_inst/O
                         net (fo=9, routed)           0.624     0.844    B_IBUF[0]
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.045     0.889 r  Y_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.054     0.943    Y_OBUF[1]_inst_i_4_n_0
    SLICE_X42Y52         LUT5 (Prop_lut5_I4_O)        0.045     0.988 r  Y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.324     1.312    Y_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         1.240     2.552 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.552    Y[1]
    M15                                                               r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[3]
                            (input port)
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.568ns  (logic 1.611ns (62.741%)  route 0.957ns (37.259%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  S[3] (IN)
                         net (fo=0)                   0.000     0.000    S[3]
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  S_IBUF[3]_inst/O
                         net (fo=4, routed)           0.632     0.966    S_IBUF[3]
    SLICE_X43Y53         LUT5 (Prop_lut5_I1_O)        0.045     1.011 r  Y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.324     1.336    Y_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.232     2.568 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.568    Y[0]
    M14                                                               r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.145ns  (logic 1.497ns (47.611%)  route 1.648ns (52.389%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  B_IBUF[0]_inst/O
                         net (fo=9, routed)           0.561     0.781    B_IBUF[0]
    SLICE_X42Y53         LUT6 (Prop_lut6_I4_O)        0.045     0.826 r  Y_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.052     0.878    Y_OBUF[2]_inst_i_2_n_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I0_O)        0.045     0.923 r  Y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.035     1.958    Y_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         1.187     3.145 r  Y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.145    Y[2]
    G14                                                               r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.221ns  (logic 1.607ns (49.904%)  route 1.614ns (50.096%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  A_IBUF[0]_inst/O
                         net (fo=9, routed)           0.609     0.915    A_IBUF[0]
    SLICE_X43Y53         LUT6 (Prop_lut6_I3_O)        0.045     0.960 r  Y_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.012    Y_OBUF[3]_inst_i_3_n_0
    SLICE_X43Y53         LUT4 (Prop_lut4_I2_O)        0.045     1.057 r  Y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.953     2.010    Y_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         1.211     3.221 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.221    Y[3]
    D18                                                               r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------





