

@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 122 clock pin(s) of sequential element(s)
0 instances converted, 122 sequential instances remain driven by gated/generated clocks

=================================================================== Gated/Generated Clocks ====================================================================
Clock Tree ID     Driving Element            Drive Element Type     Unconverted Fanout     Sample Instance           Explanation                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       RO00.DI01.outdiv.Q[0]      dffe                   100                    RO03.outopcodeDI[5:0]     Derived clock on input (not legal for GCC)
@KP:ckid0_2       RO00.DI00.OSCInst0.OSC     OSCH                   22                     RO00.DI01.sdiv[20:0]      Black box on clock path                   
===============================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

