

================================================================
== Vivado HLS Report for 'correlator'
================================================================
* Date:           Sun Mar  3 16:31:00 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        correlator
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.69|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     294|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      75|
|Register         |        -|      -|     403|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     403|     369|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_3_4_fu_347_p2              |     +    |      0|  0|  16|          16|          16|
    |tmp1_fu_323_p2                    |     +    |      0|  0|  16|          16|          16|
    |tmp2_fu_329_p2                    |     +    |      0|  0|  16|          16|          16|
    |tmp3_fu_335_p2                    |     +    |      0|  0|  16|          16|          16|
    |tmp4_fu_341_p2                    |     +    |      0|  0|  16|          16|          16|
    |tmp7_fu_317_p2                    |     +    |      0|  0|  16|          16|          16|
    |tmp8_fu_305_p2                    |     +    |      0|  0|  23|          16|          16|
    |tmp9_fu_311_p2                    |     +    |      0|  0|  23|          16|          16|
    |tmp_s_fu_515_p2                   |     +    |      0|  0|  39|          32|           1|
    |ap_block_state1_pp0_stage0_iter0  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state2_io                |    and   |      0|  0|   8|           1|           1|
    |ap_block_state3_io                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_261                  |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op11_read_state1     |    and   |      0|  0|   8|           1|           1|
    |o_data_V_data_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |o_data_V_data_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |tmp_nbreadreq_fu_134_p4           |    and   |      0|  0|   8|           1|           0|
    |cond_fu_187_p2                    |   icmp   |      0|  0|   9|           4|           1|
    |o_data_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   8|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |    or    |      0|  0|   8|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   8|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 294|         178|         143|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |corHelperI_V                |   9|          2|   16|         32|
    |currentState                |   9|          2|    2|          4|
    |i_data_TDATA_blk_n          |   9|          2|    1|          2|
    |o_data_TDATA_blk_n          |   9|          2|    1|          2|
    |o_data_V_data_V_1_data_out  |   9|          2|   32|         64|
    |o_data_V_data_V_1_state     |  15|          3|    2|          6|
    |o_data_V_last_V_1_state     |  15|          3|    2|          6|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  75|         16|   56|        116|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_currentState_load_reg_531  |   2|   0|    2|          0|
    |ap_reg_pp0_iter1_tmp_reg_535                |   1|   0|    1|          0|
    |cond_reg_544                                |   1|   0|    1|          0|
    |corHelperI_V                                |  16|   0|   16|          0|
    |currentState                                |   2|   0|    2|          0|
    |currentState_load_reg_531                   |   2|   0|    2|          0|
    |loadCount_V                                 |  32|   0|   32|          0|
    |o_data_V_data_V_1_payload_A                 |  32|   0|   32|          0|
    |o_data_V_data_V_1_payload_B                 |  32|   0|   32|          0|
    |o_data_V_data_V_1_sel_rd                    |   1|   0|    1|          0|
    |o_data_V_data_V_1_sel_wr                    |   1|   0|    1|          0|
    |o_data_V_data_V_1_state                     |   2|   0|    2|          0|
    |o_data_V_last_V_1_sel_rd                    |   1|   0|    1|          0|
    |o_data_V_last_V_1_state                     |   2|   0|    2|          0|
    |phaseClass0_V_0                             |  16|   0|   16|          0|
    |phaseClass0_V_1                             |  16|   0|   16|          0|
    |phaseClass0_V_10                            |  16|   0|   16|          0|
    |phaseClass0_V_11                            |  16|   0|   16|          0|
    |phaseClass0_V_12                            |  16|   0|   16|          0|
    |phaseClass0_V_13                            |  16|   0|   16|          0|
    |phaseClass0_V_14                            |  16|   0|   16|          0|
    |phaseClass0_V_15                            |  16|   0|   16|          0|
    |phaseClass0_V_2                             |  16|   0|   16|          0|
    |phaseClass0_V_3                             |  16|   0|   16|          0|
    |phaseClass0_V_4                             |  16|   0|   16|          0|
    |phaseClass0_V_5                             |  16|   0|   16|          0|
    |phaseClass0_V_6                             |  16|   0|   16|          0|
    |phaseClass0_V_7                             |  16|   0|   16|          0|
    |phaseClass0_V_8                             |  16|   0|   16|          0|
    |phaseClass0_V_9                             |  16|   0|   16|          0|
    |tmp_1_reg_539                               |  16|   0|   16|          0|
    |tmp_reg_535                                 |   1|   0|    1|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 403|   0|  403|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+--------------+-----------------+--------------+
|   RTL Ports   | Dir | Bits|   Protocol   |  Source Object  |    C Type    |
+---------------+-----+-----+--------------+-----------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_none |    correlator   | return value |
|ap_rst_n       |  in |    1| ap_ctrl_none |    correlator   | return value |
|i_data_TDATA   |  in |   32|     axis     | i_data_V_data_V |    pointer   |
|i_data_TVALID  |  in |    1|     axis     | i_data_V_last_V |    pointer   |
|i_data_TREADY  | out |    1|     axis     | i_data_V_last_V |    pointer   |
|i_data_TLAST   |  in |    1|     axis     | i_data_V_last_V |    pointer   |
|o_data_TDATA   | out |   32|     axis     | o_data_V_data_V |    pointer   |
|o_data_TVALID  | out |    1|     axis     | o_data_V_last_V |    pointer   |
|o_data_TREADY  |  in |    1|     axis     | o_data_V_last_V |    pointer   |
|o_data_TLAST   | out |    1|     axis     | o_data_V_last_V |    pointer   |
|start_V        |  in |    1|    ap_none   |     start_V     |    scalar    |
|phaseClass_V   |  in |    4|    ap_none   |   phaseClass_V  |    scalar    |
+---------------+-----+-----+--------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 

* FSM state operations: 

 <State 1> : 1.08ns
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%phaseClass_V_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %phaseClass_V)"
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%start_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %start_V)"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%currentState_load = load i2* @currentState, align 1" [correlator.cpp:204]
ST_1 : Operation 7 [1/1] (1.08ns)   --->   "switch i2 %currentState_load, label %._crit_edge878 [
    i2 0, label %0
    i2 1, label %2
    i2 -2, label %.preheader.0
  ]" [correlator.cpp:209]
ST_1 : Operation 8 [1/1] (1.06ns)   --->   "store i2 1, i2* @currentState, align 1" [correlator.cpp:255]
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.axis.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V, i32 1)" [correlator.cpp:217]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "br i1 %tmp, label %3, label %._crit_edge880" [correlator.cpp:217]
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V)" [correlator.cpp:218]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = extractvalue { i32, i1 } %empty, 0" [correlator.cpp:218]
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i32 %tmp_data_V_3 to i16" [correlator.cpp:225]
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "store i16 %tmp_1, i16* @newVal_V, align 2" [correlator.cpp:225]
ST_1 : Operation 15 [1/1] (1.08ns)   --->   "%cond = icmp eq i4 %phaseClass_V_read, 0" [correlator.cpp:227]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %cond, label %.preheader477.0, label %._crit_edge881" [correlator.cpp:227]
ST_1 : Operation 17 [1/1] (1.06ns)   --->   "store i2 -2, i2* @currentState, align 1" [correlator.cpp:239]
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %start_V_read, label %1, label %._crit_edge879" [correlator.cpp:211]
ST_1 : Operation 19 [1/1] (1.06ns)   --->   "store i2 1, i2* @currentState, align 1" [correlator.cpp:212]

 <State 2> : 8.69ns
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%phaseClass0_V_13_loa = load i16* @phaseClass0_V_13, align 2" [correlator.cpp:231]
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%phaseClass0_V_10_loa = load i16* @phaseClass0_V_10, align 2" [correlator.cpp:231]
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%phaseClass0_V_8_load = load i16* @phaseClass0_V_8, align 2" [correlator.cpp:231]
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%phaseClass0_V_3_load = load i16* @phaseClass0_V_3, align 2" [correlator.cpp:231]
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%phaseClass0_V_2_load = load i16* @phaseClass0_V_2, align 2" [correlator.cpp:231]
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%phaseClass0_V_1_load = load i16* @phaseClass0_V_1, align 2" [correlator.cpp:231]
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%phaseClass0_V_0_load = load i16* @phaseClass0_V_0, align 2" [correlator.cpp:231]
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%corHelperI_V_load = load i16* @corHelperI_V, align 2" [correlator.cpp:246]
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%phaseClass0_V_15_loa = load i16* @phaseClass0_V_15, align 2" [correlator.cpp:246]
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%Phase0_V_6_load = load i16* @Phase0_V_6, align 4" [correlator.cpp:249]
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "store i16 %Phase0_V_6_load, i16* @Phase0_V_7, align 2" [correlator.cpp:249]
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%Phase0_V_5_load = load i16* @Phase0_V_5, align 2" [correlator.cpp:249]
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "store i16 %Phase0_V_5_load, i16* @Phase0_V_6, align 4" [correlator.cpp:249]
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%Phase0_V_4_load = load i16* @Phase0_V_4, align 8" [correlator.cpp:249]
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "store i16 %Phase0_V_4_load, i16* @Phase0_V_5, align 2" [correlator.cpp:249]
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%Phase0_V_3_load = load i16* @Phase0_V_3, align 2" [correlator.cpp:249]
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "store i16 %Phase0_V_3_load, i16* @Phase0_V_4, align 8" [correlator.cpp:249]
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%Phase0_V_2_load = load i16* @Phase0_V_2, align 4" [correlator.cpp:249]
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "store i16 %Phase0_V_2_load, i16* @Phase0_V_3, align 2" [correlator.cpp:249]
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%Phase0_V_1_load = load i16* @Phase0_V_1, align 2" [correlator.cpp:249]
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "store i16 %Phase0_V_1_load, i16* @Phase0_V_2, align 4" [correlator.cpp:249]
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%Phase0_V_0_load = load i16* @Phase0_V_0, align 16" [correlator.cpp:249]
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "store i16 %Phase0_V_0_load, i16* @Phase0_V_1, align 2" [correlator.cpp:249]
ST_2 : Operation 43 [1/1] (1.48ns)   --->   "%tmp8 = add i16 %phaseClass0_V_2_load, %phaseClass0_V_1_load" [correlator.cpp:246]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.48ns)   --->   "%tmp9 = add i16 %phaseClass0_V_3_load, %phaseClass0_V_8_load" [correlator.cpp:246]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i16 %tmp9, %tmp8" [correlator.cpp:246]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i16 %corHelperI_V_load, %phaseClass0_V_15_loa" [correlator.cpp:246]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i16 %phaseClass0_V_13_loa, %phaseClass0_V_0_load" [correlator.cpp:246]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 48 [1/1] (2.54ns) (root node of TernaryAdder)   --->   "%tmp3 = add i16 %tmp2, %phaseClass0_V_10_loa" [correlator.cpp:246]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 49 [1/1] (2.54ns) (root node of TernaryAdder)   --->   "%tmp4 = add i16 %tmp3, %tmp1" [correlator.cpp:246]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 50 [1/1] (2.54ns) (root node of TernaryAdder)   --->   "%p_Val2_3_4 = add i16 %tmp4, %tmp7" [correlator.cpp:246]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [1/1] (1.06ns)   --->   "store i16 %p_Val2_3_4, i16* @corHelperI_V, align 2" [correlator.cpp:246]
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "store i16 %p_Val2_3_4, i16* @Phase0_V_0, align 16" [correlator.cpp:251]
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @llvm.part.set.i32.i16(i32 undef, i16 %p_Val2_3_4, i32 0, i32 15)" [correlator.cpp:252]
ST_2 : Operation 54 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_V_data_V, i1* %o_data_V_last_V, i32 %p_Result_s, i1 undef)" [correlator.cpp:254]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 55 [1/1] (1.06ns)   --->   "store i16 0, i16* @corHelperI_V, align 2" [correlator.cpp:226]
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%phaseClass0_V_14_loa = load i16* @phaseClass0_V_14, align 4" [correlator.cpp:231]
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "store i16 %phaseClass0_V_14_loa, i16* @phaseClass0_V_15, align 2" [correlator.cpp:231]
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "store i16 %phaseClass0_V_13_loa, i16* @phaseClass0_V_14, align 4" [correlator.cpp:231]
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%phaseClass0_V_12_loa = load i16* @phaseClass0_V_12, align 8" [correlator.cpp:231]
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "store i16 %phaseClass0_V_12_loa, i16* @phaseClass0_V_13, align 2" [correlator.cpp:231]
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%phaseClass0_V_11_loa = load i16* @phaseClass0_V_11, align 2" [correlator.cpp:231]
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "store i16 %phaseClass0_V_11_loa, i16* @phaseClass0_V_12, align 8" [correlator.cpp:231]
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "store i16 %phaseClass0_V_10_loa, i16* @phaseClass0_V_11, align 2" [correlator.cpp:231]
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%phaseClass0_V_9_load = load i16* @phaseClass0_V_9, align 2" [correlator.cpp:231]
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "store i16 %phaseClass0_V_9_load, i16* @phaseClass0_V_10, align 4" [correlator.cpp:231]
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "store i16 %phaseClass0_V_8_load, i16* @phaseClass0_V_9, align 2" [correlator.cpp:231]
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%phaseClass0_V_7_load = load i16* @phaseClass0_V_7, align 2" [correlator.cpp:231]
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "store i16 %phaseClass0_V_7_load, i16* @phaseClass0_V_8, align 16" [correlator.cpp:231]
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%phaseClass0_V_6_load = load i16* @phaseClass0_V_6, align 4" [correlator.cpp:231]
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "store i16 %phaseClass0_V_6_load, i16* @phaseClass0_V_7, align 2" [correlator.cpp:231]
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%phaseClass0_V_5_load = load i16* @phaseClass0_V_5, align 2" [correlator.cpp:231]
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "store i16 %phaseClass0_V_5_load, i16* @phaseClass0_V_6, align 4" [correlator.cpp:231]
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%phaseClass0_V_4_load = load i16* @phaseClass0_V_4, align 8" [correlator.cpp:231]
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "store i16 %phaseClass0_V_4_load, i16* @phaseClass0_V_5, align 2" [correlator.cpp:231]
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "store i16 %phaseClass0_V_3_load, i16* @phaseClass0_V_4, align 8" [correlator.cpp:231]
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "store i16 %phaseClass0_V_2_load, i16* @phaseClass0_V_3, align 2" [correlator.cpp:231]
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "store i16 %phaseClass0_V_1_load, i16* @phaseClass0_V_2, align 4" [correlator.cpp:231]
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "store i16 %phaseClass0_V_0_load, i16* @phaseClass0_V_1, align 2" [correlator.cpp:231]
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "store i16 %tmp_1, i16* @phaseClass0_V_0, align 16" [correlator.cpp:233]

 <State 3> : 1.78ns
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %i_data_V_data_V), !map !85"
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %i_data_V_last_V), !map !89"
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %o_data_V_data_V), !map !93"
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %o_data_V_last_V), !map !97"
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %start_V), !map !101"
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4 %phaseClass_V), !map !107"
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @correlator_str) nounwind"
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResource(i32* %o_data_V_data_V, i1* %o_data_V_last_V, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [correlator.cpp:12]
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [correlator.cpp:14]
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %o_data_V_data_V, i1* %o_data_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [correlator.cpp:15]
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %i_data_V_data_V, i1* %i_data_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [correlator.cpp:16]
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [correlator.cpp:18]
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @newVal_V, i32 1, [1 x i8]* @p_str) nounwind" [correlator.cpp:165]
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str)" [correlator.cpp:172]
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str) nounwind" [correlator.cpp:182]
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @loadCount_V, i32 1, [1 x i8]* @p_str) nounwind" [correlator.cpp:185]
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str) nounwind" [correlator.cpp:190]
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @corHelperI_V, i32 1, [1 x i8]* @p_str) nounwind" [correlator.cpp:196]
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str) nounwind" [correlator.cpp:199]
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i2* @currentState, i32 1, [1 x i8]* @p_str) nounwind" [correlator.cpp:204]
ST_3 : Operation 100 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_V_data_V, i1* %o_data_V_last_V, i32 %p_Result_s, i1 undef)" [correlator.cpp:254]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "br label %._crit_edge878" [correlator.cpp:256]
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "br label %._crit_edge881" [correlator.cpp:237]
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%loadCount_V_load = load i32* @loadCount_V, align 4" [correlator.cpp:238]
ST_3 : Operation 104 [1/1] (1.78ns)   --->   "%tmp_s = add i32 %loadCount_V_load, 1" [correlator.cpp:238]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "store i32 %tmp_s, i32* @loadCount_V, align 4" [correlator.cpp:238]
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "br label %._crit_edge880" [correlator.cpp:240]
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "br label %._crit_edge878" [correlator.cpp:241]
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "br label %._crit_edge879" [correlator.cpp:214]
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "br label %._crit_edge878" [correlator.cpp:215]
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "ret void" [correlator.cpp:580]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ i_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ i_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ o_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ o_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ start_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ phaseClass_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ currentState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ newVal_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ corHelperI_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ loadCount_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ Phase0_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ Phase0_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ Phase0_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ Phase0_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ Phase0_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ Phase0_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ Phase0_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ Phase0_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phaseClass_V_read    (read         ) [ 0000]
start_V_read         (read         ) [ 0111]
currentState_load    (load         ) [ 0111]
StgValue_7           (switch       ) [ 0000]
StgValue_8           (store        ) [ 0000]
tmp                  (nbreadreq    ) [ 0111]
StgValue_10          (br           ) [ 0000]
empty                (read         ) [ 0000]
tmp_data_V_3         (extractvalue ) [ 0000]
tmp_1                (trunc        ) [ 0110]
StgValue_14          (store        ) [ 0000]
cond                 (icmp         ) [ 0111]
StgValue_16          (br           ) [ 0000]
StgValue_17          (store        ) [ 0000]
StgValue_18          (br           ) [ 0000]
StgValue_19          (store        ) [ 0000]
phaseClass0_V_13_loa (load         ) [ 0000]
phaseClass0_V_10_loa (load         ) [ 0000]
phaseClass0_V_8_load (load         ) [ 0000]
phaseClass0_V_3_load (load         ) [ 0000]
phaseClass0_V_2_load (load         ) [ 0000]
phaseClass0_V_1_load (load         ) [ 0000]
phaseClass0_V_0_load (load         ) [ 0000]
corHelperI_V_load    (load         ) [ 0000]
phaseClass0_V_15_loa (load         ) [ 0000]
Phase0_V_6_load      (load         ) [ 0000]
StgValue_30          (store        ) [ 0000]
Phase0_V_5_load      (load         ) [ 0000]
StgValue_32          (store        ) [ 0000]
Phase0_V_4_load      (load         ) [ 0000]
StgValue_34          (store        ) [ 0000]
Phase0_V_3_load      (load         ) [ 0000]
StgValue_36          (store        ) [ 0000]
Phase0_V_2_load      (load         ) [ 0000]
StgValue_38          (store        ) [ 0000]
Phase0_V_1_load      (load         ) [ 0000]
StgValue_40          (store        ) [ 0000]
Phase0_V_0_load      (load         ) [ 0000]
StgValue_42          (store        ) [ 0000]
tmp8                 (add          ) [ 0000]
tmp9                 (add          ) [ 0000]
tmp7                 (add          ) [ 0000]
tmp1                 (add          ) [ 0000]
tmp2                 (add          ) [ 0000]
tmp3                 (add          ) [ 0000]
tmp4                 (add          ) [ 0000]
p_Val2_3_4           (add          ) [ 0000]
StgValue_51          (store        ) [ 0000]
StgValue_52          (store        ) [ 0000]
p_Result_s           (partset      ) [ 0101]
StgValue_55          (store        ) [ 0000]
phaseClass0_V_14_loa (load         ) [ 0000]
StgValue_57          (store        ) [ 0000]
StgValue_58          (store        ) [ 0000]
phaseClass0_V_12_loa (load         ) [ 0000]
StgValue_60          (store        ) [ 0000]
phaseClass0_V_11_loa (load         ) [ 0000]
StgValue_62          (store        ) [ 0000]
StgValue_63          (store        ) [ 0000]
phaseClass0_V_9_load (load         ) [ 0000]
StgValue_65          (store        ) [ 0000]
StgValue_66          (store        ) [ 0000]
phaseClass0_V_7_load (load         ) [ 0000]
StgValue_68          (store        ) [ 0000]
phaseClass0_V_6_load (load         ) [ 0000]
StgValue_70          (store        ) [ 0000]
phaseClass0_V_5_load (load         ) [ 0000]
StgValue_72          (store        ) [ 0000]
phaseClass0_V_4_load (load         ) [ 0000]
StgValue_74          (store        ) [ 0000]
StgValue_75          (store        ) [ 0000]
StgValue_76          (store        ) [ 0000]
StgValue_77          (store        ) [ 0000]
StgValue_78          (store        ) [ 0000]
StgValue_79          (store        ) [ 0000]
StgValue_80          (specbitsmap  ) [ 0000]
StgValue_81          (specbitsmap  ) [ 0000]
StgValue_82          (specbitsmap  ) [ 0000]
StgValue_83          (specbitsmap  ) [ 0000]
StgValue_84          (specbitsmap  ) [ 0000]
StgValue_85          (specbitsmap  ) [ 0000]
StgValue_86          (spectopmodule) [ 0000]
StgValue_87          (specresource ) [ 0000]
StgValue_88          (specinterface) [ 0000]
StgValue_89          (specinterface) [ 0000]
StgValue_90          (specinterface) [ 0000]
StgValue_91          (specpipeline ) [ 0000]
StgValue_92          (specreset    ) [ 0000]
StgValue_93          (specreset    ) [ 0000]
StgValue_94          (specreset    ) [ 0000]
StgValue_95          (specreset    ) [ 0000]
StgValue_96          (specreset    ) [ 0000]
StgValue_97          (specreset    ) [ 0000]
StgValue_98          (specreset    ) [ 0000]
StgValue_99          (specreset    ) [ 0000]
StgValue_100         (write        ) [ 0000]
StgValue_101         (br           ) [ 0000]
StgValue_102         (br           ) [ 0000]
loadCount_V_load     (load         ) [ 0000]
tmp_s                (add          ) [ 0000]
StgValue_105         (store        ) [ 0000]
StgValue_106         (br           ) [ 0000]
StgValue_107         (br           ) [ 0000]
StgValue_108         (br           ) [ 0000]
StgValue_109         (br           ) [ 0000]
StgValue_110         (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i_data_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i_data_V_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="o_data_V_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="o_data_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="start_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="phaseClass_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="currentState">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currentState"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="phaseClass0_V_13">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_13"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="phaseClass0_V_10">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_10"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="phaseClass0_V_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="phaseClass0_V_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="phaseClass0_V_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="phaseClass0_V_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="phaseClass0_V_0">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="newVal_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="newVal_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="corHelperI_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="corHelperI_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="phaseClass0_V_14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_14"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="phaseClass0_V_15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_15"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="phaseClass0_V_12">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_12"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="phaseClass0_V_11">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_11"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="phaseClass0_V_9">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_9"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="phaseClass0_V_7">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="phaseClass0_V_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="phaseClass0_V_5">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="phaseClass0_V_4">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="loadCount_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="loadCount_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="Phase0_V_6">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Phase0_V_6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="Phase0_V_7">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Phase0_V_7"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="Phase0_V_5">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Phase0_V_5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="Phase0_V_4">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Phase0_V_4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="Phase0_V_3">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Phase0_V_3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="Phase0_V_2">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Phase0_V_2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="Phase0_V_1">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Phase0_V_1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="Phase0_V_0">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Phase0_V_0"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i32.i16"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="correlator_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResource"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="phaseClass_V_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="0"/>
<pin id="124" dir="0" index="1" bw="4" slack="0"/>
<pin id="125" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="phaseClass_V_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="start_V_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="start_V_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_nbreadreq_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="1" slack="0"/>
<pin id="138" dir="0" index="3" bw="1" slack="0"/>
<pin id="139" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="empty_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="33" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="0" index="3" bw="32" slack="0"/>
<pin id="157" dir="0" index="4" bw="1" slack="0"/>
<pin id="158" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_54/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="2" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_8/1 StgValue_19/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="currentState_load_load_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="2" slack="0"/>
<pin id="171" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="currentState_load/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_data_V_3_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="33" slack="0"/>
<pin id="175" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_3/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_1_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="StgValue_14_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="0"/>
<pin id="183" dir="0" index="1" bw="16" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_14/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="cond_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="0"/>
<pin id="189" dir="0" index="1" bw="4" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="StgValue_17_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="2" slack="0"/>
<pin id="195" dir="0" index="1" bw="2" slack="0"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_17/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="phaseClass0_V_13_loa_load_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="16" slack="0"/>
<pin id="201" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_13_loa/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="phaseClass0_V_10_loa_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="16" slack="0"/>
<pin id="205" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_10_loa/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="phaseClass0_V_8_load_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="16" slack="0"/>
<pin id="209" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_8_load/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="phaseClass0_V_3_load_load_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="16" slack="0"/>
<pin id="213" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_3_load/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="phaseClass0_V_2_load_load_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="16" slack="0"/>
<pin id="217" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_2_load/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="phaseClass0_V_1_load_load_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="0"/>
<pin id="221" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_1_load/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="phaseClass0_V_0_load_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="0"/>
<pin id="225" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_0_load/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="corHelperI_V_load_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="0"/>
<pin id="229" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="corHelperI_V_load/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="phaseClass0_V_15_loa_load_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="16" slack="0"/>
<pin id="233" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_15_loa/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="Phase0_V_6_load_load_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="0"/>
<pin id="237" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Phase0_V_6_load/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="StgValue_30_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="0"/>
<pin id="241" dir="0" index="1" bw="16" slack="0"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_30/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="Phase0_V_5_load_load_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16" slack="0"/>
<pin id="247" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Phase0_V_5_load/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="StgValue_32_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16" slack="0"/>
<pin id="251" dir="0" index="1" bw="16" slack="0"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_32/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="Phase0_V_4_load_load_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="16" slack="0"/>
<pin id="257" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Phase0_V_4_load/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="StgValue_34_store_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="16" slack="0"/>
<pin id="261" dir="0" index="1" bw="16" slack="0"/>
<pin id="262" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_34/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="Phase0_V_3_load_load_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="16" slack="0"/>
<pin id="267" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Phase0_V_3_load/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="StgValue_36_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="0"/>
<pin id="271" dir="0" index="1" bw="16" slack="0"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_36/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="Phase0_V_2_load_load_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="0"/>
<pin id="277" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Phase0_V_2_load/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="StgValue_38_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="16" slack="0"/>
<pin id="281" dir="0" index="1" bw="16" slack="0"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_38/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="Phase0_V_1_load_load_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="16" slack="0"/>
<pin id="287" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Phase0_V_1_load/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="StgValue_40_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="16" slack="0"/>
<pin id="291" dir="0" index="1" bw="16" slack="0"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_40/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="Phase0_V_0_load_load_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="16" slack="0"/>
<pin id="297" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Phase0_V_0_load/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="StgValue_42_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="16" slack="0"/>
<pin id="301" dir="0" index="1" bw="16" slack="0"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_42/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp8_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="16" slack="0"/>
<pin id="307" dir="0" index="1" bw="16" slack="0"/>
<pin id="308" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp9_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="16" slack="0"/>
<pin id="313" dir="0" index="1" bw="16" slack="0"/>
<pin id="314" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp7_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="16" slack="0"/>
<pin id="319" dir="0" index="1" bw="16" slack="0"/>
<pin id="320" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="16" slack="0"/>
<pin id="325" dir="0" index="1" bw="16" slack="0"/>
<pin id="326" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp2_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="0"/>
<pin id="331" dir="0" index="1" bw="16" slack="0"/>
<pin id="332" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp3_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="16" slack="0"/>
<pin id="337" dir="0" index="1" bw="16" slack="0"/>
<pin id="338" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp4_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="16" slack="0"/>
<pin id="343" dir="0" index="1" bw="16" slack="0"/>
<pin id="344" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="p_Val2_3_4_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="16" slack="0"/>
<pin id="349" dir="0" index="1" bw="16" slack="0"/>
<pin id="350" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_3_4/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="StgValue_51_store_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="16" slack="0"/>
<pin id="355" dir="0" index="1" bw="16" slack="0"/>
<pin id="356" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_51/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="StgValue_52_store_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="16" slack="0"/>
<pin id="361" dir="0" index="1" bw="16" slack="0"/>
<pin id="362" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_52/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="p_Result_s_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="0" index="2" bw="16" slack="0"/>
<pin id="369" dir="0" index="3" bw="1" slack="0"/>
<pin id="370" dir="0" index="4" bw="5" slack="0"/>
<pin id="371" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="StgValue_55_store_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="16" slack="0"/>
<pin id="381" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_55/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="phaseClass0_V_14_loa_load_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="16" slack="0"/>
<pin id="386" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_14_loa/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="StgValue_57_store_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="16" slack="0"/>
<pin id="390" dir="0" index="1" bw="16" slack="0"/>
<pin id="391" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_57/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="StgValue_58_store_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="16" slack="0"/>
<pin id="396" dir="0" index="1" bw="16" slack="0"/>
<pin id="397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_58/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="phaseClass0_V_12_loa_load_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="16" slack="0"/>
<pin id="402" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_12_loa/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="StgValue_60_store_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="16" slack="0"/>
<pin id="406" dir="0" index="1" bw="16" slack="0"/>
<pin id="407" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_60/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="phaseClass0_V_11_loa_load_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="16" slack="0"/>
<pin id="412" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_11_loa/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="StgValue_62_store_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="16" slack="0"/>
<pin id="416" dir="0" index="1" bw="16" slack="0"/>
<pin id="417" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_62/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="StgValue_63_store_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="16" slack="0"/>
<pin id="422" dir="0" index="1" bw="16" slack="0"/>
<pin id="423" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_63/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="phaseClass0_V_9_load_load_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="16" slack="0"/>
<pin id="428" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_9_load/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="StgValue_65_store_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="16" slack="0"/>
<pin id="432" dir="0" index="1" bw="16" slack="0"/>
<pin id="433" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_65/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="StgValue_66_store_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="16" slack="0"/>
<pin id="438" dir="0" index="1" bw="16" slack="0"/>
<pin id="439" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_66/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="phaseClass0_V_7_load_load_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="16" slack="0"/>
<pin id="444" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_7_load/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="StgValue_68_store_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="16" slack="0"/>
<pin id="448" dir="0" index="1" bw="16" slack="0"/>
<pin id="449" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_68/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="phaseClass0_V_6_load_load_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="16" slack="0"/>
<pin id="454" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_6_load/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="StgValue_70_store_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="16" slack="0"/>
<pin id="458" dir="0" index="1" bw="16" slack="0"/>
<pin id="459" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_70/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="phaseClass0_V_5_load_load_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="16" slack="0"/>
<pin id="464" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_5_load/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="StgValue_72_store_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="16" slack="0"/>
<pin id="468" dir="0" index="1" bw="16" slack="0"/>
<pin id="469" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_72/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="phaseClass0_V_4_load_load_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="16" slack="0"/>
<pin id="474" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_4_load/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="StgValue_74_store_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="16" slack="0"/>
<pin id="478" dir="0" index="1" bw="16" slack="0"/>
<pin id="479" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_74/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="StgValue_75_store_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="16" slack="0"/>
<pin id="484" dir="0" index="1" bw="16" slack="0"/>
<pin id="485" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_75/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="StgValue_76_store_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="16" slack="0"/>
<pin id="490" dir="0" index="1" bw="16" slack="0"/>
<pin id="491" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_76/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="StgValue_77_store_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="16" slack="0"/>
<pin id="496" dir="0" index="1" bw="16" slack="0"/>
<pin id="497" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_77/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="StgValue_78_store_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="16" slack="0"/>
<pin id="502" dir="0" index="1" bw="16" slack="0"/>
<pin id="503" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_78/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="StgValue_79_store_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="16" slack="1"/>
<pin id="508" dir="0" index="1" bw="16" slack="0"/>
<pin id="509" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_79/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="loadCount_V_load_load_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="0"/>
<pin id="513" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loadCount_V_load/3 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_s_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="521" class="1004" name="StgValue_105_store_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="0"/>
<pin id="523" dir="0" index="1" bw="32" slack="0"/>
<pin id="524" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_105/3 "/>
</bind>
</comp>

<comp id="527" class="1005" name="start_V_read_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="2"/>
<pin id="529" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="start_V_read "/>
</bind>
</comp>

<comp id="531" class="1005" name="currentState_load_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="2" slack="1"/>
<pin id="533" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="currentState_load "/>
</bind>
</comp>

<comp id="535" class="1005" name="tmp_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="1"/>
<pin id="537" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="539" class="1005" name="tmp_1_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="16" slack="1"/>
<pin id="541" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="544" class="1005" name="cond_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="1"/>
<pin id="546" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cond "/>
</bind>
</comp>

<comp id="548" class="1005" name="p_Result_s_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="1"/>
<pin id="550" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="126"><net_src comp="68" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="70" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="78" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="142"><net_src comp="2" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="143"><net_src comp="80" pin="0"/><net_sink comp="134" pin=3"/></net>

<net id="149"><net_src comp="82" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="0" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="159"><net_src comp="94" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="4" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="162"><net_src comp="96" pin="0"/><net_sink comp="152" pin=4"/></net>

<net id="167"><net_src comp="74" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="12" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="172"><net_src comp="12" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="144" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="28" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="122" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="84" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="76" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="12" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="14" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="16" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="18" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="20" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="22" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="24" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="26" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="30" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="34" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="52" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="54" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="248"><net_src comp="56" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="245" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="52" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="58" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="255" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="56" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="60" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="265" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="58" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="278"><net_src comp="62" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="275" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="60" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="64" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="285" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="62" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="298"><net_src comp="66" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="295" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="64" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="215" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="219" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="211" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="207" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="311" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="305" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="227" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="231" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="199" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="223" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="329" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="203" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="335" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="323" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="341" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="317" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="347" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="30" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="347" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="66" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="372"><net_src comp="86" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="88" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="374"><net_src comp="347" pin="2"/><net_sink comp="365" pin=2"/></net>

<net id="375"><net_src comp="90" pin="0"/><net_sink comp="365" pin=3"/></net>

<net id="376"><net_src comp="92" pin="0"/><net_sink comp="365" pin=4"/></net>

<net id="377"><net_src comp="365" pin="5"/><net_sink comp="152" pin=3"/></net>

<net id="382"><net_src comp="98" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="30" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="387"><net_src comp="32" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="384" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="34" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="199" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="32" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="403"><net_src comp="36" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="400" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="14" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="413"><net_src comp="38" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="410" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="36" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="203" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="38" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="429"><net_src comp="40" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="426" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="16" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="207" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="40" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="445"><net_src comp="42" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="450"><net_src comp="442" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="18" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="455"><net_src comp="44" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="452" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="42" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="465"><net_src comp="46" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="462" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="44" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="475"><net_src comp="48" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="472" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="46" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="211" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="48" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="215" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="20" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="219" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="22" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="223" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="24" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="26" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="514"><net_src comp="50" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="519"><net_src comp="511" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="80" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="515" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="50" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="530"><net_src comp="128" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="169" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="538"><net_src comp="134" pin="4"/><net_sink comp="535" pin=0"/></net>

<net id="542"><net_src comp="177" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="547"><net_src comp="187" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="365" pin="5"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="152" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: o_data_V_data_V | {3 }
	Port: o_data_V_last_V | {3 }
	Port: currentState | {1 }
	Port: phaseClass0_V_13 | {2 }
	Port: phaseClass0_V_10 | {2 }
	Port: phaseClass0_V_8 | {2 }
	Port: phaseClass0_V_3 | {2 }
	Port: phaseClass0_V_2 | {2 }
	Port: phaseClass0_V_1 | {2 }
	Port: phaseClass0_V_0 | {2 }
	Port: newVal_V | {1 }
	Port: corHelperI_V | {2 }
	Port: phaseClass0_V_14 | {2 }
	Port: phaseClass0_V_15 | {2 }
	Port: phaseClass0_V_12 | {2 }
	Port: phaseClass0_V_11 | {2 }
	Port: phaseClass0_V_9 | {2 }
	Port: phaseClass0_V_7 | {2 }
	Port: phaseClass0_V_6 | {2 }
	Port: phaseClass0_V_5 | {2 }
	Port: phaseClass0_V_4 | {2 }
	Port: loadCount_V | {3 }
	Port: Phase0_V_6 | {2 }
	Port: Phase0_V_7 | {2 }
	Port: Phase0_V_5 | {2 }
	Port: Phase0_V_4 | {2 }
	Port: Phase0_V_3 | {2 }
	Port: Phase0_V_2 | {2 }
	Port: Phase0_V_1 | {2 }
	Port: Phase0_V_0 | {2 }
 - Input state : 
	Port: correlator : i_data_V_data_V | {1 }
	Port: correlator : i_data_V_last_V | {1 }
	Port: correlator : start_V | {1 }
	Port: correlator : phaseClass_V | {1 }
	Port: correlator : currentState | {1 }
	Port: correlator : phaseClass0_V_13 | {2 }
	Port: correlator : phaseClass0_V_10 | {2 }
	Port: correlator : phaseClass0_V_8 | {2 }
	Port: correlator : phaseClass0_V_3 | {2 }
	Port: correlator : phaseClass0_V_2 | {2 }
	Port: correlator : phaseClass0_V_1 | {2 }
	Port: correlator : phaseClass0_V_0 | {2 }
	Port: correlator : corHelperI_V | {2 }
	Port: correlator : phaseClass0_V_14 | {2 }
	Port: correlator : phaseClass0_V_15 | {2 }
	Port: correlator : phaseClass0_V_12 | {2 }
	Port: correlator : phaseClass0_V_11 | {2 }
	Port: correlator : phaseClass0_V_9 | {2 }
	Port: correlator : phaseClass0_V_7 | {2 }
	Port: correlator : phaseClass0_V_6 | {2 }
	Port: correlator : phaseClass0_V_5 | {2 }
	Port: correlator : phaseClass0_V_4 | {2 }
	Port: correlator : loadCount_V | {3 }
	Port: correlator : Phase0_V_6 | {2 }
	Port: correlator : Phase0_V_5 | {2 }
	Port: correlator : Phase0_V_4 | {2 }
	Port: correlator : Phase0_V_3 | {2 }
	Port: correlator : Phase0_V_2 | {2 }
	Port: correlator : Phase0_V_1 | {2 }
	Port: correlator : Phase0_V_0 | {2 }
  - Chain level:
	State 1
		StgValue_7 : 1
		tmp_1 : 1
		StgValue_14 : 2
		StgValue_16 : 1
	State 2
		StgValue_30 : 1
		StgValue_32 : 1
		StgValue_34 : 1
		StgValue_36 : 1
		StgValue_38 : 1
		StgValue_40 : 1
		StgValue_42 : 1
		tmp8 : 1
		tmp9 : 1
		tmp7 : 2
		tmp1 : 1
		tmp2 : 1
		tmp3 : 2
		tmp4 : 3
		p_Val2_3_4 : 4
		StgValue_51 : 5
		StgValue_52 : 5
		p_Result_s : 5
		StgValue_54 : 6
		StgValue_57 : 1
		StgValue_58 : 1
		StgValue_60 : 1
		StgValue_62 : 1
		StgValue_63 : 1
		StgValue_65 : 1
		StgValue_66 : 1
		StgValue_68 : 1
		StgValue_70 : 1
		StgValue_72 : 1
		StgValue_74 : 1
		StgValue_75 : 1
		StgValue_76 : 1
		StgValue_77 : 1
		StgValue_78 : 1
	State 3
		tmp_s : 1
		StgValue_105 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |          tmp8_fu_305          |    0    |    23   |
|          |          tmp9_fu_311          |    0    |    23   |
|          |          tmp7_fu_317          |    0    |    16   |
|          |          tmp1_fu_323          |    0    |    16   |
|    add   |          tmp2_fu_329          |    0    |    16   |
|          |          tmp3_fu_335          |    0    |    16   |
|          |          tmp4_fu_341          |    0    |    16   |
|          |       p_Val2_3_4_fu_347       |    0    |    16   |
|          |          tmp_s_fu_515         |    0    |    39   |
|----------|-------------------------------|---------|---------|
|   icmp   |          cond_fu_187          |    0    |    9    |
|----------|-------------------------------|---------|---------|
|          | phaseClass_V_read_read_fu_122 |    0    |    0    |
|   read   |    start_V_read_read_fu_128   |    0    |    0    |
|          |       empty_read_fu_144       |    0    |    0    |
|----------|-------------------------------|---------|---------|
| nbreadreq|      tmp_nbreadreq_fu_134     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |        grp_write_fu_152       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|extractvalue|      tmp_data_V_3_fu_173      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |          tmp_1_fu_177         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|  partset |       p_Result_s_fu_365       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   190   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       cond_reg_544      |    1   |
|currentState_load_reg_531|    2   |
|    p_Result_s_reg_548   |   32   |
|   start_V_read_reg_527  |    1   |
|      tmp_1_reg_539      |   16   |
|       tmp_reg_535       |    1   |
+-------------------------+--------+
|          Total          |   53   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_152 |  p3  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   ||  1.061  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   190  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   53   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   53   |   199  |
+-----------+--------+--------+--------+
