Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Fri Jun 24 16:47:28 2016
| Host         : desktop4480 running 64-bit Ubuntu 14.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file dot_prod_timing_summary_routed.rpt -rpx dot_prod_timing_summary_routed.rpx
| Design       : dot_prod
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 307 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 293 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.286       -5.745                     44                 1819        0.108        0.000                      0                 1819        4.030        0.000                       0                   917  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
sysClk  {0.000 4.530}        9.060           110.375         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk             -0.286       -5.745                     44                 1819        0.108        0.000                      0                 1819        4.030        0.000                       0                   917  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :           44  Failing Endpoints,  Worst Slack       -0.286ns,  Total Violation       -5.745ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.286ns  (required time - arrival time)
  Source:                 rowMux_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            outputMAC_reg[564]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.060ns  (sysClk rise@9.060ns - sysClk rise@0.000ns)
  Data Path Delay:        9.339ns  (logic 4.917ns (52.650%)  route 4.422ns (47.350%))
  Logic Levels:           6  (DSP48E1=1 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 9.984 - 9.060 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.973     0.973    clk
    SLICE_X101Y65        FDRE                                         r  rowMux_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y65        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  rowMux_reg[0]_replica_1/Q
                         net (fo=16, routed)          0.983     2.412    rowMux[0]_repN_1
    SLICE_X103Y68        LUT6 (Prop_lut6_I2_O)        0.124     2.536 r  outputMAC1_i_4/O
                         net (fo=1, routed)           0.544     3.080    outputMAC1_i_4_n_0
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[11])
                                                      3.841     6.921 r  outputMAC1/P[11]
                         net (fo=7, routed)           1.283     8.204    outputMAC1_n_94
    SLICE_X92Y67         LUT6 (Prop_lut6_I3_O)        0.124     8.328 r  outputMAC[492]_i_2_replica/O
                         net (fo=1, routed)           0.808     9.136    outputMAC[492]_i_2_n_0_repN
    SLICE_X91Y67         LUT6 (Prop_lut6_I0_O)        0.124     9.260 r  outputMAC[532]_i_2/O
                         net (fo=3, routed)           0.276     9.536    outputMAC[532]_i_2_n_0
    SLICE_X91Y67         LUT2 (Prop_lut2_I1_O)        0.124     9.660 r  outputMAC[564]_i_2/O
                         net (fo=3, routed)           0.528    10.188    outputMAC[564]_i_2_n_0
    SLICE_X96Y69         LUT2 (Prop_lut2_I1_O)        0.124    10.312 r  outputMAC[564]_i_1/O
                         net (fo=1, routed)           0.000    10.312    outputMAC[564]_i_1_n_0
    SLICE_X96Y69         FDRE                                         r  outputMAC_reg[564]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.060     9.060 r  
                                                      0.000     9.060 r  clk (IN)
                         net (fo=916, unset)          0.924     9.984    clk
    SLICE_X96Y69         FDRE                                         r  outputMAC_reg[564]/C
                         clock pessimism              0.000     9.984    
                         clock uncertainty           -0.035     9.949    
    SLICE_X96Y69         FDRE (Setup_fdre_C_D)        0.077    10.026    outputMAC_reg[564]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                         -10.312    
  -------------------------------------------------------------------
                         slack                                 -0.286    

Slack (VIOLATED) :        -0.279ns  (required time - arrival time)
  Source:                 rowMux_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            outputMAC_reg[432]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.060ns  (sysClk rise@9.060ns - sysClk rise@0.000ns)
  Data Path Delay:        9.286ns  (logic 4.917ns (52.951%)  route 4.369ns (47.049%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 9.984 - 9.060 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.973     0.973    clk
    SLICE_X101Y65        FDRE                                         r  rowMux_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y65        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  rowMux_reg[0]_replica_1/Q
                         net (fo=16, routed)          0.983     2.412    rowMux[0]_repN_1
    SLICE_X103Y68        LUT6 (Prop_lut6_I2_O)        0.124     2.536 r  outputMAC1_i_4/O
                         net (fo=1, routed)           0.544     3.080    outputMAC1_i_4_n_0
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[6])
                                                      3.841     6.921 r  outputMAC1/P[6]
                         net (fo=8, routed)           1.060     7.981    outputMAC1_n_99
    SLICE_X99Y66         LUT6 (Prop_lut6_I1_O)        0.124     8.105 r  outputMAC[488]_i_2_replica/O
                         net (fo=2, routed)           0.824     8.929    outputMAC[488]_i_2_n_0_repN
    SLICE_X94Y65         LUT6 (Prop_lut6_I0_O)        0.124     9.053 r  outputMAC[448]_i_2/O
                         net (fo=4, routed)           0.206     9.259    outputMAC[448]_i_2_n_0
    SLICE_X94Y65         LUT2 (Prop_lut2_I1_O)        0.124     9.383 r  outputMAC[560]_i_2/O
                         net (fo=3, routed)           0.752    10.135    outputMAC[560]_i_2_n_0
    SLICE_X91Y65         LUT6 (Prop_lut6_I5_O)        0.124    10.259 r  outputMAC[432]_i_1/O
                         net (fo=1, routed)           0.000    10.259    outputMAC010_out[432]
    SLICE_X91Y65         FDRE                                         r  outputMAC_reg[432]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.060     9.060 r  
                                                      0.000     9.060 r  clk (IN)
                         net (fo=916, unset)          0.924     9.984    clk
    SLICE_X91Y65         FDRE                                         r  outputMAC_reg[432]/C
                         clock pessimism              0.000     9.984    
                         clock uncertainty           -0.035     9.949    
    SLICE_X91Y65         FDRE (Setup_fdre_C_D)        0.031     9.980    outputMAC_reg[432]
  -------------------------------------------------------------------
                         required time                          9.980    
                         arrival time                         -10.259    
  -------------------------------------------------------------------
                         slack                                 -0.279    

Slack (VIOLATED) :        -0.262ns  (required time - arrival time)
  Source:                 rowMux_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            outputMAC_reg[442]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.060ns  (sysClk rise@9.060ns - sysClk rise@0.000ns)
  Data Path Delay:        9.270ns  (logic 4.917ns (53.043%)  route 4.353ns (46.957%))
  Logic Levels:           6  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 9.984 - 9.060 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.973     0.973    clk
    SLICE_X101Y65        FDRE                                         r  rowMux_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y65        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  rowMux_reg[0]_replica_1/Q
                         net (fo=16, routed)          0.983     2.412    rowMux[0]_repN_1
    SLICE_X103Y68        LUT6 (Prop_lut6_I2_O)        0.124     2.536 r  outputMAC1_i_4/O
                         net (fo=1, routed)           0.544     3.080    outputMAC1_i_4_n_0
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[23])
                                                      3.841     6.921 r  outputMAC1/P[23]
                         net (fo=4, routed)           1.176     8.098    outputMAC1_n_82
    SLICE_X101Y67        LUT6 (Prop_lut6_I0_O)        0.124     8.222 r  outputMAC[470]_i_2/O
                         net (fo=6, routed)           0.452     8.673    outputMAC[470]_i_2_n_0
    SLICE_X101Y69        LUT6 (Prop_lut6_I4_O)        0.124     8.797 r  outputMAC[538]_i_2/O
                         net (fo=4, routed)           0.624     9.422    outputMAC[538]_i_2_n_0
    SLICE_X93Y69         LUT4 (Prop_lut4_I2_O)        0.124     9.546 r  outputMAC[570]_i_2/O
                         net (fo=2, routed)           0.573    10.119    outputMAC[570]_i_2_n_0
    SLICE_X85Y69         LUT5 (Prop_lut5_I4_O)        0.124    10.243 r  outputMAC[442]_i_1/O
                         net (fo=1, routed)           0.000    10.243    outputMAC010_out[442]
    SLICE_X85Y69         FDRE                                         r  outputMAC_reg[442]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.060     9.060 r  
                                                      0.000     9.060 r  clk (IN)
                         net (fo=916, unset)          0.924     9.984    clk
    SLICE_X85Y69         FDRE                                         r  outputMAC_reg[442]/C
                         clock pessimism              0.000     9.984    
                         clock uncertainty           -0.035     9.949    
    SLICE_X85Y69         FDRE (Setup_fdre_C_D)        0.032     9.981    outputMAC_reg[442]
  -------------------------------------------------------------------
                         required time                          9.981    
                         arrival time                         -10.243    
  -------------------------------------------------------------------
                         slack                                 -0.262    

Slack (VIOLATED) :        -0.260ns  (required time - arrival time)
  Source:                 rowMux_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            outputMAC_reg[427]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.060ns  (sysClk rise@9.060ns - sysClk rise@0.000ns)
  Data Path Delay:        9.267ns  (logic 4.917ns (53.060%)  route 4.350ns (46.940%))
  Logic Levels:           6  (DSP48E1=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 9.984 - 9.060 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.973     0.973    clk
    SLICE_X101Y65        FDRE                                         r  rowMux_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y65        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  rowMux_reg[0]_replica_1/Q
                         net (fo=16, routed)          0.983     2.412    rowMux[0]_repN_1
    SLICE_X103Y68        LUT6 (Prop_lut6_I2_O)        0.124     2.536 r  outputMAC1_i_4/O
                         net (fo=1, routed)           0.544     3.080    outputMAC1_i_4_n_0
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[30])
                                                      3.841     6.921 r  outputMAC1/P[30]
                         net (fo=5, routed)           1.197     8.118    outputMAC1_n_75
    SLICE_X96Y67         LUT6 (Prop_lut6_I3_O)        0.124     8.242 r  outputMAC[475]_i_2/O
                         net (fo=5, routed)           0.832     9.074    outputMAC[475]_i_2_n_0
    SLICE_X89Y67         LUT4 (Prop_lut4_I1_O)        0.124     9.198 r  outputMAC[587]_i_2/O
                         net (fo=3, routed)           0.492     9.690    outputMAC[587]_i_2_n_0
    SLICE_X80Y68         LUT4 (Prop_lut4_I3_O)        0.124     9.814 r  outputMAC[555]_i_2/O
                         net (fo=2, routed)           0.302    10.116    outputMAC[555]_i_2_n_0
    SLICE_X81Y70         LUT5 (Prop_lut5_I4_O)        0.124    10.240 r  outputMAC[427]_i_1/O
                         net (fo=1, routed)           0.000    10.240    outputMAC010_out[427]
    SLICE_X81Y70         FDRE                                         r  outputMAC_reg[427]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.060     9.060 r  
                                                      0.000     9.060 r  clk (IN)
                         net (fo=916, unset)          0.924     9.984    clk
    SLICE_X81Y70         FDRE                                         r  outputMAC_reg[427]/C
                         clock pessimism              0.000     9.984    
                         clock uncertainty           -0.035     9.949    
    SLICE_X81Y70         FDRE (Setup_fdre_C_D)        0.031     9.980    outputMAC_reg[427]
  -------------------------------------------------------------------
                         required time                          9.980    
                         arrival time                         -10.240    
  -------------------------------------------------------------------
                         slack                                 -0.260    

Slack (VIOLATED) :        -0.258ns  (required time - arrival time)
  Source:                 rowMux_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            outputMAC_reg[440]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.060ns  (sysClk rise@9.060ns - sysClk rise@0.000ns)
  Data Path Delay:        9.265ns  (logic 4.917ns (53.072%)  route 4.348ns (46.928%))
  Logic Levels:           6  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 9.984 - 9.060 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.973     0.973    clk
    SLICE_X101Y65        FDRE                                         r  rowMux_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y65        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  rowMux_reg[0]_replica_1/Q
                         net (fo=16, routed)          0.983     2.412    rowMux[0]_repN_1
    SLICE_X103Y68        LUT6 (Prop_lut6_I2_O)        0.124     2.536 r  outputMAC1_i_4/O
                         net (fo=1, routed)           0.544     3.080    outputMAC1_i_4_n_0
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[11])
                                                      3.841     6.921 r  outputMAC1/P[11]
                         net (fo=7, routed)           1.229     8.150    outputMAC1_n_94
    SLICE_X97Y67         LUT6 (Prop_lut6_I3_O)        0.124     8.274 r  outputMAC[492]_i_2_replica_1/O
                         net (fo=3, routed)           1.013     9.288    outputMAC[492]_i_2_n_0_repN_1
    SLICE_X89Y68         LUT6 (Prop_lut6_I1_O)        0.124     9.412 r  outputMAC[536]_i_2/O
                         net (fo=1, routed)           0.263     9.675    outputMAC[536]_i_2_n_0
    SLICE_X89Y68         LUT4 (Prop_lut4_I2_O)        0.124     9.799 r  outputMAC[568]_i_2/O
                         net (fo=2, routed)           0.315    10.114    outputMAC[568]_i_2_n_0
    SLICE_X85Y68         LUT5 (Prop_lut5_I4_O)        0.124    10.238 r  outputMAC[440]_i_1/O
                         net (fo=1, routed)           0.000    10.238    outputMAC010_out[440]
    SLICE_X85Y68         FDRE                                         r  outputMAC_reg[440]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.060     9.060 r  
                                                      0.000     9.060 r  clk (IN)
                         net (fo=916, unset)          0.924     9.984    clk
    SLICE_X85Y68         FDRE                                         r  outputMAC_reg[440]/C
                         clock pessimism              0.000     9.984    
                         clock uncertainty           -0.035     9.949    
    SLICE_X85Y68         FDRE (Setup_fdre_C_D)        0.031     9.980    outputMAC_reg[440]
  -------------------------------------------------------------------
                         required time                          9.980    
                         arrival time                         -10.238    
  -------------------------------------------------------------------
                         slack                                 -0.258    

Slack (VIOLATED) :        -0.258ns  (required time - arrival time)
  Source:                 rowMux_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            outputMAC_reg[443]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.060ns  (sysClk rise@9.060ns - sysClk rise@0.000ns)
  Data Path Delay:        9.265ns  (logic 4.917ns (53.073%)  route 4.348ns (46.927%))
  Logic Levels:           6  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 9.984 - 9.060 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.973     0.973    clk
    SLICE_X101Y65        FDRE                                         r  rowMux_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y65        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  rowMux_reg[0]_replica_1/Q
                         net (fo=16, routed)          0.983     2.412    rowMux[0]_repN_1
    SLICE_X103Y68        LUT6 (Prop_lut6_I2_O)        0.124     2.536 r  outputMAC1_i_4/O
                         net (fo=1, routed)           0.544     3.080    outputMAC1_i_4_n_0
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[15])
                                                      3.841     6.921 r  outputMAC1/P[15]
                         net (fo=4, routed)           0.932     7.854    outputMAC1_n_90
    SLICE_X103Y69        LUT6 (Prop_lut6_I5_O)        0.124     7.978 r  outputMAC[559]_i_3/O
                         net (fo=5, routed)           0.720     8.697    outputMAC[559]_i_3_n_0
    SLICE_X100Y69        LUT6 (Prop_lut6_I1_O)        0.124     8.821 r  outputMAC[539]_i_2/O
                         net (fo=4, routed)           0.447     9.268    outputMAC[539]_i_2_n_0
    SLICE_X97Y69         LUT4 (Prop_lut4_I2_O)        0.124     9.392 r  outputMAC[571]_i_2/O
                         net (fo=2, routed)           0.721    10.114    outputMAC[571]_i_2_n_0
    SLICE_X87Y69         LUT5 (Prop_lut5_I4_O)        0.124    10.238 r  outputMAC[443]_i_2/O
                         net (fo=1, routed)           0.000    10.238    outputMAC010_out[443]
    SLICE_X87Y69         FDRE                                         r  outputMAC_reg[443]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.060     9.060 r  
                                                      0.000     9.060 r  clk (IN)
                         net (fo=916, unset)          0.924     9.984    clk
    SLICE_X87Y69         FDRE                                         r  outputMAC_reg[443]/C
                         clock pessimism              0.000     9.984    
                         clock uncertainty           -0.035     9.949    
    SLICE_X87Y69         FDRE (Setup_fdre_C_D)        0.031     9.980    outputMAC_reg[443]
  -------------------------------------------------------------------
                         required time                          9.980    
                         arrival time                         -10.238    
  -------------------------------------------------------------------
                         slack                                 -0.258    

Slack (VIOLATED) :        -0.255ns  (required time - arrival time)
  Source:                 rowMux_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            outputMAC_reg[435]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.060ns  (sysClk rise@9.060ns - sysClk rise@0.000ns)
  Data Path Delay:        9.262ns  (logic 4.917ns (53.085%)  route 4.345ns (46.915%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 9.984 - 9.060 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.973     0.973    clk
    SLICE_X101Y65        FDRE                                         r  rowMux_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y65        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  rowMux_reg[0]_replica_1/Q
                         net (fo=16, routed)          0.983     2.412    rowMux[0]_repN_1
    SLICE_X103Y68        LUT6 (Prop_lut6_I2_O)        0.124     2.536 r  outputMAC1_i_4/O
                         net (fo=1, routed)           0.544     3.080    outputMAC1_i_4_n_0
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[15])
                                                      3.841     6.921 r  outputMAC1/P[15]
                         net (fo=4, routed)           0.932     7.854    outputMAC1_n_90
    SLICE_X103Y69        LUT6 (Prop_lut6_I5_O)        0.124     7.978 r  outputMAC[559]_i_3/O
                         net (fo=5, routed)           0.782     8.760    outputMAC[559]_i_3_n_0
    SLICE_X100Y67        LUT6 (Prop_lut6_I5_O)        0.124     8.884 r  outputMAC[451]_i_2/O
                         net (fo=5, routed)           0.800     9.684    outputMAC[451]_i_2_n_0
    SLICE_X87Y68         LUT2 (Prop_lut2_I1_O)        0.124     9.808 r  outputMAC[563]_i_2_replica/O
                         net (fo=1, routed)           0.304    10.111    outputMAC[563]_i_2_n_0_repN
    SLICE_X83Y68         LUT6 (Prop_lut6_I5_O)        0.124    10.235 r  outputMAC[435]_i_1/O
                         net (fo=1, routed)           0.000    10.235    outputMAC010_out[435]
    SLICE_X83Y68         FDRE                                         r  outputMAC_reg[435]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.060     9.060 r  
                                                      0.000     9.060 r  clk (IN)
                         net (fo=916, unset)          0.924     9.984    clk
    SLICE_X83Y68         FDRE                                         r  outputMAC_reg[435]/C
                         clock pessimism              0.000     9.984    
                         clock uncertainty           -0.035     9.949    
    SLICE_X83Y68         FDRE (Setup_fdre_C_D)        0.031     9.980    outputMAC_reg[435]
  -------------------------------------------------------------------
                         required time                          9.980    
                         arrival time                         -10.235    
  -------------------------------------------------------------------
                         slack                                 -0.255    

Slack (VIOLATED) :        -0.229ns  (required time - arrival time)
  Source:                 rowMux_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            outputMAC_reg[403]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.060ns  (sysClk rise@9.060ns - sysClk rise@0.000ns)
  Data Path Delay:        9.236ns  (logic 4.793ns (51.894%)  route 4.443ns (48.106%))
  Logic Levels:           5  (DSP48E1=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 9.984 - 9.060 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.973     0.973    clk
    SLICE_X101Y65        FDRE                                         r  rowMux_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y65        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  rowMux_reg[0]_replica_1/Q
                         net (fo=16, routed)          0.983     2.412    rowMux[0]_repN_1
    SLICE_X103Y68        LUT6 (Prop_lut6_I2_O)        0.124     2.536 r  outputMAC1_i_4/O
                         net (fo=1, routed)           0.544     3.080    outputMAC1_i_4_n_0
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[15])
                                                      3.841     6.921 r  outputMAC1/P[15]
                         net (fo=4, routed)           0.932     7.854    outputMAC1_n_90
    SLICE_X103Y69        LUT6 (Prop_lut6_I5_O)        0.124     7.978 r  outputMAC[559]_i_3/O
                         net (fo=5, routed)           0.782     8.760    outputMAC[559]_i_3_n_0
    SLICE_X100Y67        LUT6 (Prop_lut6_I5_O)        0.124     8.884 r  outputMAC[451]_i_2/O
                         net (fo=5, routed)           1.202    10.085    outputMAC[451]_i_2_n_0
    SLICE_X81Y66         LUT6 (Prop_lut6_I0_O)        0.124    10.209 r  outputMAC[403]_i_1_rewire/O
                         net (fo=1, routed)           0.000    10.209    outputMAC010_out[403]
    SLICE_X81Y66         FDRE                                         r  outputMAC_reg[403]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.060     9.060 r  
                                                      0.000     9.060 r  clk (IN)
                         net (fo=916, unset)          0.924     9.984    clk
    SLICE_X81Y66         FDRE                                         r  outputMAC_reg[403]/C
                         clock pessimism              0.000     9.984    
                         clock uncertainty           -0.035     9.949    
    SLICE_X81Y66         FDRE (Setup_fdre_C_D)        0.031     9.980    outputMAC_reg[403]
  -------------------------------------------------------------------
                         required time                          9.980    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                 -0.229    

Slack (VIOLATED) :        -0.224ns  (required time - arrival time)
  Source:                 rowMux_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            outputMAC_reg[523]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.060ns  (sysClk rise@9.060ns - sysClk rise@0.000ns)
  Data Path Delay:        9.229ns  (logic 4.793ns (51.937%)  route 4.436ns (48.063%))
  Logic Levels:           5  (DSP48E1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 9.984 - 9.060 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.973     0.973    clk
    SLICE_X101Y65        FDRE                                         r  rowMux_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y65        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  rowMux_reg[0]_replica_1/Q
                         net (fo=16, routed)          0.983     2.412    rowMux[0]_repN_1
    SLICE_X103Y68        LUT6 (Prop_lut6_I2_O)        0.124     2.536 r  outputMAC1_i_4/O
                         net (fo=1, routed)           0.544     3.080    outputMAC1_i_4_n_0
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[30])
                                                      3.841     6.921 r  outputMAC1/P[30]
                         net (fo=5, routed)           1.197     8.118    outputMAC1_n_75
    SLICE_X96Y67         LUT6 (Prop_lut6_I3_O)        0.124     8.242 r  outputMAC[475]_i_2/O
                         net (fo=5, routed)           0.832     9.074    outputMAC[475]_i_2_n_0
    SLICE_X89Y67         LUT4 (Prop_lut4_I1_O)        0.124     9.198 r  outputMAC[587]_i_2/O
                         net (fo=3, routed)           0.879    10.078    outputMAC[587]_i_2_n_0
    SLICE_X99Y65         LUT4 (Prop_lut4_I3_O)        0.124    10.201 r  outputMAC[523]_i_1/O
                         net (fo=1, routed)           0.000    10.201    p_8_in[523]
    SLICE_X99Y65         FDRE                                         r  outputMAC_reg[523]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.060     9.060 r  
                                                      0.000     9.060 r  clk (IN)
                         net (fo=916, unset)          0.924     9.984    clk
    SLICE_X99Y65         FDRE                                         r  outputMAC_reg[523]/C
                         clock pessimism              0.000     9.984    
                         clock uncertainty           -0.035     9.949    
    SLICE_X99Y65         FDRE (Setup_fdre_C_D)        0.029     9.978    outputMAC_reg[523]
  -------------------------------------------------------------------
                         required time                          9.978    
                         arrival time                         -10.202    
  -------------------------------------------------------------------
                         slack                                 -0.224    

Slack (VIOLATED) :        -0.220ns  (required time - arrival time)
  Source:                 rowMux_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            outputMAC_reg[398]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.060ns  (sysClk rise@9.060ns - sysClk rise@0.000ns)
  Data Path Delay:        9.225ns  (logic 4.793ns (51.959%)  route 4.432ns (48.041%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 9.984 - 9.060 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.973     0.973    clk
    SLICE_X101Y65        FDRE                                         r  rowMux_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y65        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  rowMux_reg[0]_replica_1/Q
                         net (fo=16, routed)          0.983     2.412    rowMux[0]_repN_1
    SLICE_X103Y68        LUT6 (Prop_lut6_I2_O)        0.124     2.536 r  outputMAC1_i_4/O
                         net (fo=1, routed)           0.544     3.080    outputMAC1_i_4_n_0
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[7])
                                                      3.841     6.921 r  outputMAC1/P[7]
                         net (fo=8, routed)           1.090     8.011    outputMAC1_n_98
    SLICE_X100Y67        LUT6 (Prop_lut6_I0_O)        0.124     8.135 r  outputMAC[490]_i_2/O
                         net (fo=6, routed)           0.637     8.772    outputMAC[490]_i_2_n_0
    SLICE_X94Y66         LUT3 (Prop_lut3_I0_O)        0.124     8.896 f  outputMAC[526]_i_2/O
                         net (fo=3, routed)           1.177    10.074    outputMAC[526]_i_2_n_0
    SLICE_X67Y67         LUT6 (Prop_lut6_I5_O)        0.124    10.198 r  outputMAC[398]_i_1/O
                         net (fo=1, routed)           0.000    10.198    outputMAC010_out[398]
    SLICE_X67Y67         FDRE                                         r  outputMAC_reg[398]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.060     9.060 r  
                                                      0.000     9.060 r  clk (IN)
                         net (fo=916, unset)          0.924     9.984    clk
    SLICE_X67Y67         FDRE                                         r  outputMAC_reg[398]/C
                         clock pessimism              0.000     9.984    
                         clock uncertainty           -0.035     9.949    
    SLICE_X67Y67         FDRE (Setup_fdre_C_D)        0.029     9.978    outputMAC_reg[398]
  -------------------------------------------------------------------
                         required time                          9.978    
                         arrival time                         -10.198    
  -------------------------------------------------------------------
                         slack                                 -0.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 outputMAC_reg[90]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            outputVector_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.701%)  route 0.064ns (31.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.410     0.410    clk
    SLICE_X67Y61         FDRE                                         r  outputMAC_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y61         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  outputMAC_reg[90]/Q
                         net (fo=2, routed)           0.064     0.615    p_15_out[41]
    SLICE_X66Y61         FDRE                                         r  outputVector_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.432     0.432    clk
    SLICE_X66Y61         FDRE                                         r  outputVector_reg[41]/C
                         clock pessimism              0.000     0.432    
    SLICE_X66Y61         FDRE (Hold_fdre_C_D)         0.076     0.508    outputVector_reg[41]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.615    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 outputMAC_reg[273]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            outputVector_reg[129]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.504%)  route 0.065ns (31.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.410     0.410    clk
    SLICE_X40Y62         FDRE                                         r  outputMAC_reg[273]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  outputMAC_reg[273]/Q
                         net (fo=2, routed)           0.065     0.616    p_15_out[129]
    SLICE_X41Y62         FDRE                                         r  outputVector_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.432     0.432    clk
    SLICE_X41Y62         FDRE                                         r  outputVector_reg[129]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y62         FDRE (Hold_fdre_C_D)         0.047     0.479    outputVector_reg[129]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 colAddress_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            colAddress_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.410     0.410    clk
    SLICE_X39Y70         FDRE                                         r  colAddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  colAddress_reg[1]/Q
                         net (fo=5, routed)           0.099     0.650    colAddress[1]
    SLICE_X38Y70         LUT5 (Prop_lut5_I2_O)        0.045     0.695 r  colAddress[3]_i_1/O
                         net (fo=1, routed)           0.000     0.695    NEXTcolAddress[3]
    SLICE_X38Y70         FDRE                                         r  colAddress_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.432     0.432    clk
    SLICE_X38Y70         FDRE                                         r  colAddress_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y70         FDRE (Hold_fdre_C_D)         0.121     0.553    colAddress_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 colAddress_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            colAddress_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.917%)  route 0.101ns (35.083%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.410     0.410    clk
    SLICE_X39Y70         FDRE                                         r  colAddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  colAddress_reg[1]/Q
                         net (fo=5, routed)           0.101     0.652    colAddress[1]
    SLICE_X38Y70         LUT4 (Prop_lut4_I2_O)        0.045     0.697 r  colAddress[2]_i_1/O
                         net (fo=1, routed)           0.000     0.697    NEXTcolAddress[2]
    SLICE_X38Y70         FDRE                                         r  colAddress_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.432     0.432    clk
    SLICE_X38Y70         FDRE                                         r  colAddress_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y70         FDRE (Hold_fdre_C_D)         0.120     0.552    colAddress_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.697    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 outputMAC_reg[206]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            outputVector_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.164ns (72.566%)  route 0.062ns (27.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.410     0.410    clk
    SLICE_X38Y56         FDRE                                         r  outputMAC_reg[206]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  outputMAC_reg[206]/Q
                         net (fo=2, routed)           0.062     0.636    p_15_out[100]
    SLICE_X39Y56         FDRE                                         r  outputVector_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.432     0.432    clk
    SLICE_X39Y56         FDRE                                         r  outputVector_reg[100]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y56         FDRE (Hold_fdre_C_D)         0.046     0.478    outputVector_reg[100]
  -------------------------------------------------------------------
                         required time                         -0.478    
                         arrival time                           0.636    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 outputMAC_reg[358]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            outputVector_reg[176]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.410     0.410    clk
    SLICE_X47Y65         FDRE                                         r  outputMAC_reg[358]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  outputMAC_reg[358]/Q
                         net (fo=2, routed)           0.119     0.670    p_15_out[176]
    SLICE_X47Y66         FDRE                                         r  outputVector_reg[176]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.432     0.432    clk
    SLICE_X47Y66         FDRE                                         r  outputVector_reg[176]/C
                         clock pessimism              0.000     0.432    
    SLICE_X47Y66         FDRE (Hold_fdre_C_D)         0.075     0.507    outputVector_reg[176]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.670    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 outputMAC_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            outputVector_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.410     0.410    clk
    SLICE_X63Y60         FDRE                                         r  outputMAC_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  outputMAC_reg[124]/Q
                         net (fo=2, routed)           0.120     0.671    p_15_out[56]
    SLICE_X63Y59         FDRE                                         r  outputVector_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.432     0.432    clk
    SLICE_X63Y59         FDRE                                         r  outputVector_reg[56]/C
                         clock pessimism              0.000     0.432    
    SLICE_X63Y59         FDRE (Hold_fdre_C_D)         0.075     0.507    outputVector_reg[56]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.671    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 outputMAC_reg[134]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            outputVector_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.410     0.410    clk
    SLICE_X63Y57         FDRE                                         r  outputMAC_reg[134]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  outputMAC_reg[134]/Q
                         net (fo=2, routed)           0.122     0.673    p_15_out[66]
    SLICE_X63Y56         FDRE                                         r  outputVector_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.432     0.432    clk
    SLICE_X63Y56         FDRE                                         r  outputVector_reg[66]/C
                         clock pessimism              0.000     0.432    
    SLICE_X63Y56         FDRE (Hold_fdre_C_D)         0.075     0.507    outputVector_reg[66]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 outputMAC_reg[93]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            outputVector_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.410     0.410    clk
    SLICE_X64Y60         FDRE                                         r  outputMAC_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  outputMAC_reg[93]/Q
                         net (fo=2, routed)           0.119     0.670    p_15_out[44]
    SLICE_X65Y60         FDRE                                         r  outputVector_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.432     0.432    clk
    SLICE_X65Y60         FDRE                                         r  outputVector_reg[44]/C
                         clock pessimism              0.000     0.432    
    SLICE_X65Y60         FDRE (Hold_fdre_C_D)         0.071     0.503    outputVector_reg[44]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.670    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 outputMAC_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            outputVector_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.410     0.410    clk
    SLICE_X67Y64         FDRE                                         r  outputMAC_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  outputMAC_reg[17]/Q
                         net (fo=2, routed)           0.121     0.672    p_15_out[6]
    SLICE_X67Y63         FDRE                                         r  outputVector_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=916, unset)          0.432     0.432    clk
    SLICE_X67Y63         FDRE                                         r  outputVector_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X67Y63         FDRE (Hold_fdre_C_D)         0.071     0.503    outputVector_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 4.530 }
Period(ns):         9.060
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDSE/C   n/a            1.000         9.060       8.060      SLICE_X40Y70  FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.060       8.060      SLICE_X40Y70  FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.060       8.060      SLICE_X39Y70  FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.060       8.060      SLICE_X39Y70  FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.060       8.060      SLICE_X40Y70  FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.060       8.060      SLICE_X40Y70  FSM_onehot_state_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.060       8.060      SLICE_X39Y70  colAddress_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.060       8.060      SLICE_X39Y70  colAddress_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.060       8.060      SLICE_X38Y70  colAddress_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.060       8.060      SLICE_X38Y70  colAddress_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.530       4.030      SLICE_X40Y70  FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X40Y70  FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X39Y70  FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X39Y70  FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X40Y70  FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X40Y70  FSM_onehot_state_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X39Y70  colAddress_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X39Y70  colAddress_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X38Y70  colAddress_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X38Y70  colAddress_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.530       4.030      SLICE_X40Y70  FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.530       4.030      SLICE_X40Y70  FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X40Y70  FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X40Y70  FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X39Y70  FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X39Y70  FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X39Y70  FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X39Y70  FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X40Y70  FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X40Y70  FSM_onehot_state_reg[4]/C



