// Seed: 1491863422
module module_0 (
    id_1
);
  input wire id_1;
  tri1 id_2["" : -1 'b0], id_3;
  assign id_2 = {id_2, -1, 1} + id_3;
  assign id_3 = id_3;
  logic id_4;
  ;
  assign id_4 = -1;
  assign module_2._id_4 = 0;
endmodule
module module_1 (
    output tri1 id_0
);
  wire id_2;
  module_0 modCall_1 (id_2);
endmodule
module module_2 #(
    parameter id_17 = 32'd12,
    parameter id_4  = 32'd4,
    parameter id_9  = 32'd7
) (
    output wire id_0,
    output uwire id_1,
    output tri1 id_2,
    output tri0 id_3,
    input tri0 _id_4,
    input supply0 id_5,
    input tri id_6,
    output supply1 id_7,
    input tri id_8,
    input tri0 _id_9,
    input tri1 id_10,
    input wand id_11,
    input supply0 id_12
);
  wire [id_9 : 1] id_14;
  logic id_15;
  wire id_16, _id_17;
  assign id_1 = id_11;
  wire  id_18;
  logic id_19 = id_5;
  initial id_19 <= id_9;
  assign id_7 = 1;
  wire [id_17 : id_4] id_20;
  module_0 modCall_1 (id_20);
endmodule
