// Seed: 1574430932
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  if (1) wire id_4;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output logic [7:0] id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4[1] = id_2 == 1 > 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1
  );
endmodule
module module_2 (
    input uwire id_0,
    input wor id_1,
    input uwire id_2,
    input supply0 id_3,
    output uwire id_4
);
  wire [-1 : -1 'b0] id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
endmodule
