// Seed: 2019183361
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    module_0,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  output wire id_27;
  input wire id_26;
  inout wire id_25;
  input wire id_24;
  output wire id_23;
  output tri0 id_22;
  inout wire id_21;
  inout wire id_20;
  assign module_1.id_3 = 0;
  inout wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_22 = -1;
  parameter id_28 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd40
) (
    input supply0 id_0,
    input wire _id_1
);
  wor id_3 = -1'd0, id_4;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_3,
      id_4,
      id_3,
      id_4,
      id_4,
      id_4,
      id_4,
      id_3,
      id_4,
      id_3,
      id_4,
      id_3,
      id_4,
      id_3,
      id_4,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_3,
      id_4,
      id_3
  );
  wire [-1  -  id_1 : -1] id_5;
endmodule
