{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 09 15:18:45 2019 " "Info: Processing started: Tue Apr 09 15:18:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ssegment -c Ssegment " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Ssegment -c Ssegment" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssegment.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ssegment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ssegment " "Info: Found entity 1: Ssegment" {  } { { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Ssegment " "Info: Elaborating entity \"Ssegment\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Ssegment.v(11) " "Warning (10270): Verilog HDL Case Statement warning at Ssegment.v(11): incomplete case statement has no default case item" {  } { { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y Ssegment.v(9) " "Warning (10240): Verilog HDL Always Construct warning at Ssegment.v(9): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] Ssegment.v(9) " "Info (10041): Inferred latch for \"y\[0\]\" at Ssegment.v(9)" {  } { { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] Ssegment.v(9) " "Info (10041): Inferred latch for \"y\[1\]\" at Ssegment.v(9)" {  } { { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] Ssegment.v(9) " "Info (10041): Inferred latch for \"y\[2\]\" at Ssegment.v(9)" {  } { { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] Ssegment.v(9) " "Info (10041): Inferred latch for \"y\[3\]\" at Ssegment.v(9)" {  } { { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] Ssegment.v(9) " "Info (10041): Inferred latch for \"y\[4\]\" at Ssegment.v(9)" {  } { { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] Ssegment.v(9) " "Info (10041): Inferred latch for \"y\[5\]\" at Ssegment.v(9)" {  } { { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] Ssegment.v(9) " "Info (10041): Inferred latch for \"y\[6\]\" at Ssegment.v(9)" {  } { { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "y\[0\]\$latch " "Warning: Latch y\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA s\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal s\[1\]" {  } { { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "y\[1\]\$latch " "Warning: Latch y\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA s\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal s\[2\]" {  } { { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "y\[2\]\$latch " "Warning: Latch y\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA s\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal s\[1\]" {  } { { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "y\[3\]\$latch " "Warning: Latch y\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA s\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal s\[2\]" {  } { { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "y\[4\]\$latch " "Warning: Latch y\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA s\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal s\[1\]" {  } { { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "y\[5\]\$latch " "Warning: Latch y\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA s\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal s\[1\]" {  } { { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "y\[6\]\$latch " "Warning: Latch y\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA s\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal s\[1\]" {  } { { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 9 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Info: Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Info: Implemented 7 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Info: Implemented 15 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Info: Peak virtual memory: 223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 09 15:18:46 2019 " "Info: Processing ended: Tue Apr 09 15:18:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 09 15:18:47 2019 " "Info: Processing started: Tue Apr 09 15:18:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Ssegment -c Ssegment " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Ssegment -c Ssegment" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Ssegment EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"Ssegment\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/" 0 { } { { 0 { 0 ""} 0 42 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/" 0 { } { { 0 { 0 ""} 0 43 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/" 0 { } { { 0 { 0 ""} 0 44 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux7~0  " "Info: Automatically promoted node Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 11 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/" 0 { } { { 0 { 0 ""} 0 32 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y0 X32_Y11 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "7 " "Warning: Found 7 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[0\] 0 " "Info: Pin \"y\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[1\] 0 " "Info: Pin \"y\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[2\] 0 " "Info: Pin \"y\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[3\] 0 " "Info: Pin \"y\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[4\] 0 " "Info: Pin \"y\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[5\] 0 " "Info: Pin \"y\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[6\] 0 " "Info: Pin \"y\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.fit.smsg " "Info: Generated suppressed messages file C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "319 " "Info: Peak virtual memory: 319 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 09 15:18:50 2019 " "Info: Processing ended: Tue Apr 09 15:18:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 09 15:18:50 2019 " "Info: Processing started: Tue Apr 09 15:18:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Ssegment -c Ssegment " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Ssegment -c Ssegment" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "257 " "Info: Peak virtual memory: 257 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 09 15:18:52 2019 " "Info: Processing ended: Tue Apr 09 15:18:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 09 15:18:53 2019 " "Info: Processing started: Tue Apr 09 15:18:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Ssegment -c Ssegment --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ssegment -c Ssegment --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "y\[0\]\$latch " "Warning: Node \"y\[0\]\$latch\" is a latch" {  } { { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 9 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "y\[1\]\$latch " "Warning: Node \"y\[1\]\$latch\" is a latch" {  } { { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 9 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "y\[2\]\$latch " "Warning: Node \"y\[2\]\$latch\" is a latch" {  } { { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 9 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "y\[3\]\$latch " "Warning: Node \"y\[3\]\$latch\" is a latch" {  } { { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 9 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "y\[4\]\$latch " "Warning: Node \"y\[4\]\$latch\" is a latch" {  } { { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 9 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "y\[5\]\$latch " "Warning: Node \"y\[5\]\$latch\" is a latch" {  } { { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 9 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "y\[6\]\$latch " "Warning: Node \"y\[6\]\$latch\" is a latch" {  } { { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 9 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[1\] " "Info: Assuming node \"s\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[2\] " "Info: Assuming node \"s\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[3\] " "Info: Assuming node \"s\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux7~0 " "Info: Detected gated clock \"Mux7~0\" as buffer" {  } { { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 11 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "y\[2\]\$latch s\[1\] s\[3\] 0.155 ns register " "Info: tsu for register \"y\[2\]\$latch\" (data pin = \"s\[1\]\", clock pin = \"s\[3\]\") is 0.155 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.529 ns + Longest pin register " "Info: + Longest pin to register delay is 4.529 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns s\[1\] 1 CLK PIN_N26 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 8; CLK Node = 's\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[1] } "NODE_NAME" } } { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.551 ns) + CELL(0.275 ns) 3.825 ns Mux2~0 2 COMB LCCOMB_X29_Y2_N12 1 " "Info: 2: + IC(2.551 ns) + CELL(0.275 ns) = 3.825 ns; Loc. = LCCOMB_X29_Y2_N12; Fanout = 1; COMB Node = 'Mux2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.826 ns" { s[1] Mux2~0 } "NODE_NAME" } } { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.437 ns) 4.529 ns y\[2\]\$latch 3 REG LCCOMB_X29_Y2_N30 1 " "Info: 3: + IC(0.267 ns) + CELL(0.437 ns) = 4.529 ns; Loc. = LCCOMB_X29_Y2_N30; Fanout = 1; REG Node = 'y\[2\]\$latch'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { Mux2~0 y[2]$latch } "NODE_NAME" } } { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.711 ns ( 37.78 % ) " "Info: Total cell delay = 1.711 ns ( 37.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.818 ns ( 62.22 % ) " "Info: Total interconnect delay = 2.818 ns ( 62.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.529 ns" { s[1] Mux2~0 y[2]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.529 ns" { s[1] {} s[1]~combout {} Mux2~0 {} y[2]$latch {} } { 0.000ns 0.000ns 2.551ns 0.267ns } { 0.000ns 0.999ns 0.275ns 0.437ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.829 ns + " "Info: + Micro setup delay of destination is 0.829 ns" {  } { { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 9 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[3\] destination 5.203 ns - Shortest register " "Info: - Shortest clock path from clock \"s\[3\]\" to destination register is 5.203 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns s\[3\] 1 CLK PIN_AE14 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 4; CLK Node = 's\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[3] } "NODE_NAME" } } { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.438 ns) 2.442 ns Mux7~0 2 COMB LCCOMB_X29_Y2_N18 1 " "Info: 2: + IC(1.005 ns) + CELL(0.438 ns) = 2.442 ns; Loc. = LCCOMB_X29_Y2_N18; Fanout = 1; COMB Node = 'Mux7~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.443 ns" { s[3] Mux7~0 } "NODE_NAME" } } { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.187 ns) + CELL(0.000 ns) 3.629 ns Mux7~0clkctrl 3 COMB CLKCTRL_G12 7 " "Info: 3: + IC(1.187 ns) + CELL(0.000 ns) = 3.629 ns; Loc. = CLKCTRL_G12; Fanout = 7; COMB Node = 'Mux7~0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.187 ns" { Mux7~0 Mux7~0clkctrl } "NODE_NAME" } } { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.424 ns) + CELL(0.150 ns) 5.203 ns y\[2\]\$latch 4 REG LCCOMB_X29_Y2_N30 1 " "Info: 4: + IC(1.424 ns) + CELL(0.150 ns) = 5.203 ns; Loc. = LCCOMB_X29_Y2_N30; Fanout = 1; REG Node = 'y\[2\]\$latch'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { Mux7~0clkctrl y[2]$latch } "NODE_NAME" } } { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.587 ns ( 30.50 % ) " "Info: Total cell delay = 1.587 ns ( 30.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.616 ns ( 69.50 % ) " "Info: Total interconnect delay = 3.616 ns ( 69.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.203 ns" { s[3] Mux7~0 Mux7~0clkctrl y[2]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.203 ns" { s[3] {} s[3]~combout {} Mux7~0 {} Mux7~0clkctrl {} y[2]$latch {} } { 0.000ns 0.000ns 1.005ns 1.187ns 1.424ns } { 0.000ns 0.999ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.529 ns" { s[1] Mux2~0 y[2]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.529 ns" { s[1] {} s[1]~combout {} Mux2~0 {} y[2]$latch {} } { 0.000ns 0.000ns 2.551ns 0.267ns } { 0.000ns 0.999ns 0.275ns 0.437ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.203 ns" { s[3] Mux7~0 Mux7~0clkctrl y[2]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.203 ns" { s[3] {} s[3]~combout {} Mux7~0 {} Mux7~0clkctrl {} y[2]$latch {} } { 0.000ns 0.000ns 1.005ns 1.187ns 1.424ns } { 0.000ns 0.999ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "s\[2\] y\[0\] y\[0\]\$latch 9.981 ns register " "Info: tco from clock \"s\[2\]\" to destination pin \"y\[0\]\" through register \"y\[0\]\$latch\" is 9.981 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[2\] source 6.326 ns + Longest register " "Info: + Longest clock path from clock \"s\[2\]\" to source register is 6.326 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns s\[2\] 1 CLK PIN_P25 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 8; CLK Node = 's\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[2] } "NODE_NAME" } } { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.289 ns) + CELL(0.275 ns) 3.563 ns Mux7~0 2 COMB LCCOMB_X29_Y2_N18 1 " "Info: 2: + IC(2.289 ns) + CELL(0.275 ns) = 3.563 ns; Loc. = LCCOMB_X29_Y2_N18; Fanout = 1; COMB Node = 'Mux7~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.564 ns" { s[2] Mux7~0 } "NODE_NAME" } } { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.187 ns) + CELL(0.000 ns) 4.750 ns Mux7~0clkctrl 3 COMB CLKCTRL_G12 7 " "Info: 3: + IC(1.187 ns) + CELL(0.000 ns) = 4.750 ns; Loc. = CLKCTRL_G12; Fanout = 7; COMB Node = 'Mux7~0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.187 ns" { Mux7~0 Mux7~0clkctrl } "NODE_NAME" } } { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.426 ns) + CELL(0.150 ns) 6.326 ns y\[0\]\$latch 4 REG LCCOMB_X29_Y2_N24 1 " "Info: 4: + IC(1.426 ns) + CELL(0.150 ns) = 6.326 ns; Loc. = LCCOMB_X29_Y2_N24; Fanout = 1; REG Node = 'y\[0\]\$latch'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { Mux7~0clkctrl y[0]$latch } "NODE_NAME" } } { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.424 ns ( 22.51 % ) " "Info: Total cell delay = 1.424 ns ( 22.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.902 ns ( 77.49 % ) " "Info: Total interconnect delay = 4.902 ns ( 77.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.326 ns" { s[2] Mux7~0 Mux7~0clkctrl y[0]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.326 ns" { s[2] {} s[2]~combout {} Mux7~0 {} Mux7~0clkctrl {} y[0]$latch {} } { 0.000ns 0.000ns 2.289ns 1.187ns 1.426ns } { 0.000ns 0.999ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 9 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.655 ns + Longest register pin " "Info: + Longest register to pin delay is 3.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns y\[0\]\$latch 1 REG LCCOMB_X29_Y2_N24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X29_Y2_N24; Fanout = 1; REG Node = 'y\[0\]\$latch'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[0]$latch } "NODE_NAME" } } { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(2.798 ns) 3.655 ns y\[0\] 2 PIN PIN_AF10 0 " "Info: 2: + IC(0.857 ns) + CELL(2.798 ns) = 3.655 ns; Loc. = PIN_AF10; Fanout = 0; PIN Node = 'y\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.655 ns" { y[0]$latch y[0] } "NODE_NAME" } } { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 76.55 % ) " "Info: Total cell delay = 2.798 ns ( 76.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.857 ns ( 23.45 % ) " "Info: Total interconnect delay = 0.857 ns ( 23.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.655 ns" { y[0]$latch y[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.655 ns" { y[0]$latch {} y[0] {} } { 0.000ns 0.857ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.326 ns" { s[2] Mux7~0 Mux7~0clkctrl y[0]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.326 ns" { s[2] {} s[2]~combout {} Mux7~0 {} Mux7~0clkctrl {} y[0]$latch {} } { 0.000ns 0.000ns 2.289ns 1.187ns 1.426ns } { 0.000ns 0.999ns 0.275ns 0.000ns 0.150ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.655 ns" { y[0]$latch y[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.655 ns" { y[0]$latch {} y[0] {} } { 0.000ns 0.857ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "y\[0\]\$latch s\[3\] s\[2\] 3.218 ns register " "Info: th for register \"y\[0\]\$latch\" (data pin = \"s\[3\]\", clock pin = \"s\[2\]\") is 3.218 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[2\] destination 6.326 ns + Longest register " "Info: + Longest clock path from clock \"s\[2\]\" to destination register is 6.326 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns s\[2\] 1 CLK PIN_P25 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 8; CLK Node = 's\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[2] } "NODE_NAME" } } { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.289 ns) + CELL(0.275 ns) 3.563 ns Mux7~0 2 COMB LCCOMB_X29_Y2_N18 1 " "Info: 2: + IC(2.289 ns) + CELL(0.275 ns) = 3.563 ns; Loc. = LCCOMB_X29_Y2_N18; Fanout = 1; COMB Node = 'Mux7~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.564 ns" { s[2] Mux7~0 } "NODE_NAME" } } { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.187 ns) + CELL(0.000 ns) 4.750 ns Mux7~0clkctrl 3 COMB CLKCTRL_G12 7 " "Info: 3: + IC(1.187 ns) + CELL(0.000 ns) = 4.750 ns; Loc. = CLKCTRL_G12; Fanout = 7; COMB Node = 'Mux7~0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.187 ns" { Mux7~0 Mux7~0clkctrl } "NODE_NAME" } } { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.426 ns) + CELL(0.150 ns) 6.326 ns y\[0\]\$latch 4 REG LCCOMB_X29_Y2_N24 1 " "Info: 4: + IC(1.426 ns) + CELL(0.150 ns) = 6.326 ns; Loc. = LCCOMB_X29_Y2_N24; Fanout = 1; REG Node = 'y\[0\]\$latch'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { Mux7~0clkctrl y[0]$latch } "NODE_NAME" } } { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.424 ns ( 22.51 % ) " "Info: Total cell delay = 1.424 ns ( 22.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.902 ns ( 77.49 % ) " "Info: Total interconnect delay = 4.902 ns ( 77.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.326 ns" { s[2] Mux7~0 Mux7~0clkctrl y[0]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.326 ns" { s[2] {} s[2]~combout {} Mux7~0 {} Mux7~0clkctrl {} y[0]$latch {} } { 0.000ns 0.000ns 2.289ns 1.187ns 1.426ns } { 0.000ns 0.999ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 9 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.108 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.108 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns s\[3\] 1 CLK PIN_AE14 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 4; CLK Node = 's\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[3] } "NODE_NAME" } } { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.376 ns) 2.442 ns Mux0~0 2 COMB LCCOMB_X29_Y2_N22 1 " "Info: 2: + IC(1.067 ns) + CELL(0.376 ns) = 2.442 ns; Loc. = LCCOMB_X29_Y2_N22; Fanout = 1; COMB Node = 'Mux0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.443 ns" { s[3] Mux0~0 } "NODE_NAME" } } { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.419 ns) 3.108 ns y\[0\]\$latch 3 REG LCCOMB_X29_Y2_N24 1 " "Info: 3: + IC(0.247 ns) + CELL(0.419 ns) = 3.108 ns; Loc. = LCCOMB_X29_Y2_N24; Fanout = 1; REG Node = 'y\[0\]\$latch'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { Mux0~0 y[0]$latch } "NODE_NAME" } } { "Ssegment.v" "" { Text "C:/Users/NIEECE-PC/Desktop/SidRakSim/Ssegment/Ssegment.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.794 ns ( 57.72 % ) " "Info: Total cell delay = 1.794 ns ( 57.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.314 ns ( 42.28 % ) " "Info: Total interconnect delay = 1.314 ns ( 42.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.108 ns" { s[3] Mux0~0 y[0]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.108 ns" { s[3] {} s[3]~combout {} Mux0~0 {} y[0]$latch {} } { 0.000ns 0.000ns 1.067ns 0.247ns } { 0.000ns 0.999ns 0.376ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.326 ns" { s[2] Mux7~0 Mux7~0clkctrl y[0]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.326 ns" { s[2] {} s[2]~combout {} Mux7~0 {} Mux7~0clkctrl {} y[0]$latch {} } { 0.000ns 0.000ns 2.289ns 1.187ns 1.426ns } { 0.000ns 0.999ns 0.275ns 0.000ns 0.150ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.108 ns" { s[3] Mux0~0 y[0]$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.108 ns" { s[3] {} s[3]~combout {} Mux0~0 {} y[0]$latch {} } { 0.000ns 0.000ns 1.067ns 0.247ns } { 0.000ns 0.999ns 0.376ns 0.419ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 10 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 09 15:18:53 2019 " "Info: Processing ended: Tue Apr 09 15:18:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 28 s " "Info: Quartus II Full Compilation was successful. 0 errors, 28 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
