
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_out/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_out
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_out.v
# synth_design -part xc7z020clg484-3 -top td_fused_top_td_fused_axi_out -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top td_fused_top_td_fused_axi_out -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 145449 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.531 ; gain = 27.895 ; free physical = 246860 ; free virtual = 313863
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'td_fused_top_td_fused_axi_out' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_out.v:15]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 6'b000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 6'b010000 
	Parameter ap_ST_fsm_state11 bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_out.v:715]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_out.v:751]
INFO: [Synth 8-6155] done synthesizing module 'td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_out.v:751]
INFO: [Synth 8-6155] done synthesizing module 'td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_out.v:715]
INFO: [Synth 8-6155] done synthesizing module 'td_fused_top_td_fused_axi_out' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_out.v:15]
WARNING: [Synth 8-3917] design td_fused_top_td_fused_axi_out has port stream_out_TKEEP[1] driven by constant 0
WARNING: [Synth 8-3917] design td_fused_top_td_fused_axi_out has port stream_out_TKEEP[0] driven by constant 0
WARNING: [Synth 8-3917] design td_fused_top_td_fused_axi_out has port stream_out_TSTRB[1] driven by constant 0
WARNING: [Synth 8-3917] design td_fused_top_td_fused_axi_out has port stream_out_TSTRB[0] driven by constant 0
WARNING: [Synth 8-3917] design td_fused_top_td_fused_axi_out has port stream_out_TLAST[0] driven by constant 0
WARNING: [Synth 8-3331] design td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0 has unconnected port rst
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1546.297 ; gain = 72.660 ; free physical = 246873 ; free virtual = 313877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1546.297 ; gain = 72.660 ; free physical = 246872 ; free virtual = 313877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1554.293 ; gain = 80.656 ; free physical = 246872 ; free virtual = 313877
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_fsm_reg' in module 'td_fused_top_td_fused_axi_out'
INFO: [Synth 8-5546] ROM "icmp_ln17_fu_195_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln18_fu_207_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln19_fu_265_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
        ap_ST_fsm_state1 |                           000001 |                           000001
    ap_ST_fsm_pp0_stage0 |                           000010 |                           000010
    ap_ST_fsm_pp0_stage1 |                           000100 |                           000100
    ap_ST_fsm_pp0_stage2 |                           001000 |                           001000
    ap_ST_fsm_pp0_stage3 |                           010000 |                           010000
       ap_ST_fsm_state11 |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_fsm_reg' in module 'td_fused_top_td_fused_axi_out'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1570.301 ; gain = 96.664 ; free physical = 246844 ; free virtual = 313848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module td_fused_top_td_fused_axi_out 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	                9 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "icmp_ln17_fu_195_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln18_fu_207_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln19_fu_265_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP mac_muladd_10s_9ns_8ns_16_4_1_U1959/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p, operation Mode is: C'+((D+A2)*(B:0xfa)')'.
DSP Report: register select_ln18_1_reg_425_reg is absorbed into DSP mac_muladd_10s_9ns_8ns_16_4_1_U1959/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9ns_8ns_16_4_1_U1959/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_10s_9ns_8ns_16_4_1_U1959/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p.
DSP Report: register lshr_ln_reg_431_reg is absorbed into DSP mac_muladd_10s_9ns_8ns_16_4_1_U1959/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9ns_8ns_16_4_1_U1959/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_10s_9ns_8ns_16_4_1_U1959/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_9ns_8ns_16_4_1_U1959/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_10s_9ns_8ns_16_4_1_U1959/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_8ns_16_4_1_U1959/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_8ns_16_4_1_U1959/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p.
DSP Report: operator add_ln25_fu_335_p2 is absorbed into DSP mac_muladd_10s_9ns_8ns_16_4_1_U1959/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_8ns_16_4_1_U1959/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_8ns_16_4_1_U1959/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p.
WARNING: [Synth 8-3917] design td_fused_top_td_fused_axi_out has port stream_out_TKEEP[1] driven by constant 0
WARNING: [Synth 8-3917] design td_fused_top_td_fused_axi_out has port stream_out_TKEEP[0] driven by constant 0
WARNING: [Synth 8-3917] design td_fused_top_td_fused_axi_out has port stream_out_TSTRB[1] driven by constant 0
WARNING: [Synth 8-3917] design td_fused_top_td_fused_axi_out has port stream_out_TSTRB[0] driven by constant 0
WARNING: [Synth 8-3917] design td_fused_top_td_fused_axi_out has port stream_out_TLAST[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sub_ln25_reg_415_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sub_ln25_reg_415_reg[8] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1709.926 ; gain = 236.289 ; free physical = 246586 ; free virtual = 313591
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                   | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|td_fused_top_td_fused_axi_out | C'+((D+A2)*(B:0xfa)')' | 4      | 9      | 8      | 9      | 20     | 1    | 1    | 1    | 0    | 1     | 1    | 0    | 
+------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1709.930 ; gain = 236.293 ; free physical = 246574 ; free virtual = 313579
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1709.930 ; gain = 236.293 ; free physical = 246572 ; free virtual = 313578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1709.930 ; gain = 236.293 ; free physical = 246553 ; free virtual = 313558
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1709.930 ; gain = 236.293 ; free physical = 246553 ; free virtual = 313558
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1709.930 ; gain = 236.293 ; free physical = 246552 ; free virtual = 313557
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1709.930 ; gain = 236.293 ; free physical = 246552 ; free virtual = 313557
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1709.930 ; gain = 236.293 ; free physical = 246551 ; free virtual = 313557
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1709.930 ; gain = 236.293 ; free physical = 246551 ; free virtual = 313557
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |     7|
|2     |DSP48E1 |     1|
|3     |LUT1    |     1|
|4     |LUT2    |     6|
|5     |LUT3    |     7|
|6     |LUT4    |    11|
|7     |LUT5    |   100|
|8     |LUT6    |    60|
|9     |FDRE    |   155|
|10    |FDSE    |     1|
+------+--------+------+

Report Instance Areas: 
+------+---------------------------------------------------------+---------------------------------------------------+------+
|      |Instance                                                 |Module                                             |Cells |
+------+---------------------------------------------------------+---------------------------------------------------+------+
|1     |top                                                      |                                                   |   349|
|2     |  mac_muladd_10s_9ns_8ns_16_4_1_U1959                    |td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1         |    74|
|3     |    td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U |td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0 |    74|
+------+---------------------------------------------------------+---------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1709.930 ; gain = 236.293 ; free physical = 246551 ; free virtual = 313556
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1709.930 ; gain = 236.293 ; free physical = 246552 ; free virtual = 313558
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1709.934 ; gain = 236.293 ; free physical = 246554 ; free virtual = 313559
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1848.098 ; gain = 0.000 ; free physical = 246337 ; free virtual = 313342
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1848.098 ; gain = 374.559 ; free physical = 246387 ; free virtual = 313393
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2335.754 ; gain = 487.656 ; free physical = 245737 ; free virtual = 312743
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2335.754 ; gain = 0.000 ; free physical = 245736 ; free virtual = 312742
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2359.766 ; gain = 0.000 ; free physical = 245729 ; free virtual = 312738
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_out/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_out/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2466.043 ; gain = 0.004 ; free physical = 245640 ; free virtual = 312648

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: eeade236

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2466.043 ; gain = 0.000 ; free physical = 245640 ; free virtual = 312648

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: eeade236

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2466.043 ; gain = 0.000 ; free physical = 245576 ; free virtual = 312583
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: eeade236

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2466.043 ; gain = 0.000 ; free physical = 245576 ; free virtual = 312583
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14c0a1d0e

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2466.043 ; gain = 0.000 ; free physical = 245576 ; free virtual = 312583
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 14c0a1d0e

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2466.043 ; gain = 0.000 ; free physical = 245576 ; free virtual = 312583
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 139f1ddb1

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2466.043 ; gain = 0.000 ; free physical = 245575 ; free virtual = 312583
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 139f1ddb1

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2466.043 ; gain = 0.000 ; free physical = 245575 ; free virtual = 312583
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2466.043 ; gain = 0.000 ; free physical = 245575 ; free virtual = 312583
Ending Logic Optimization Task | Checksum: 139f1ddb1

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2466.043 ; gain = 0.000 ; free physical = 245575 ; free virtual = 312583

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 139f1ddb1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2466.043 ; gain = 0.000 ; free physical = 245575 ; free virtual = 312582

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 139f1ddb1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2466.043 ; gain = 0.000 ; free physical = 245575 ; free virtual = 312582

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2466.043 ; gain = 0.000 ; free physical = 245575 ; free virtual = 312582
Ending Netlist Obfuscation Task | Checksum: 139f1ddb1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2466.043 ; gain = 0.000 ; free physical = 245575 ; free virtual = 312582
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2466.043 ; gain = 0.004 ; free physical = 245575 ; free virtual = 312582
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 139f1ddb1
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module td_fused_top_td_fused_axi_out ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2499.027 ; gain = 0.988 ; free physical = 245543 ; free virtual = 312550
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2499.027 ; gain = 0.000 ; free physical = 245542 ; free virtual = 312549
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.665 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2499.027 ; gain = 0.988 ; free physical = 245540 ; free virtual = 312547
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2696.219 ; gain = 197.191 ; free physical = 245538 ; free virtual = 312545
Power optimization passes: Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2696.219 ; gain = 198.180 ; free physical = 245538 ; free virtual = 312545

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 245558 ; free virtual = 312566


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design td_fused_top_td_fused_axi_out ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 2 accepted clusters 2

Number of Slice Registers augmented: 4 newly gated: 2 Total: 156
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/6 RAMS dropped: 0/0 Clusters dropped: 0/2 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 507372c2

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 245484 ; free virtual = 312491
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 507372c2
Power optimization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2696.219 ; gain = 230.176 ; free physical = 245553 ; free virtual = 312560
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 1397880 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fd0e748f

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 245554 ; free virtual = 312561
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: fd0e748f

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 245553 ; free virtual = 312561
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: c9fa0cac

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 245551 ; free virtual = 312558
INFO: [Opt 31-389] Phase Remap created 1 cells and removed 2 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: cf787f6e

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 245551 ; free virtual = 312558
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               1  |               2  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 109e759fe

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 245550 ; free virtual = 312557

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 245550 ; free virtual = 312557
Ending Netlist Obfuscation Task | Checksum: 109e759fe

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 245550 ; free virtual = 312557
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 245245 ; free virtual = 312252
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: bbe62830

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 245244 ; free virtual = 312251
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 245239 ; free virtual = 312247

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7c775a40

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 245236 ; free virtual = 312244

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17806c731

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 245254 ; free virtual = 312262

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17806c731

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 245254 ; free virtual = 312262
Phase 1 Placer Initialization | Checksum: 17806c731

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 245254 ; free virtual = 312262

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 10048d966

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 245239 ; free virtual = 312246

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 245213 ; free virtual = 312220

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 20cafc2ce

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 245214 ; free virtual = 312222
Phase 2 Global Placement | Checksum: 22db5b83d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 245222 ; free virtual = 312229

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 22db5b83d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 245222 ; free virtual = 312229

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: fa35bd65

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 245222 ; free virtual = 312229

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 125992514

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 245222 ; free virtual = 312229

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 126cbc765

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 245222 ; free virtual = 312229

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: d9efb459

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 245218 ; free virtual = 312225

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: db5ad96f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 245218 ; free virtual = 312225

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: d4957780

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 245218 ; free virtual = 312225
Phase 3 Detail Placement | Checksum: d4957780

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 245218 ; free virtual = 312225

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 159671c6e

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 159671c6e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 245218 ; free virtual = 312226
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.057. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a0299425

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 245218 ; free virtual = 312226
Phase 4.1 Post Commit Optimization | Checksum: 1a0299425

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 245218 ; free virtual = 312226

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a0299425

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 245220 ; free virtual = 312227

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a0299425

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 245220 ; free virtual = 312227

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 245220 ; free virtual = 312227
Phase 4.4 Final Placement Cleanup | Checksum: f3171ffc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 245220 ; free virtual = 312227
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f3171ffc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 245220 ; free virtual = 312227
Ending Placer Task | Checksum: 214f65bd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 245235 ; free virtual = 312242
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 245234 ; free virtual = 312241
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 245230 ; free virtual = 312237
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 245231 ; free virtual = 312239
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 245236 ; free virtual = 312246
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_out/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 12f8b470 ConstDB: 0 ShapeSum: e56b14d RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "fmaps_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stream_out_TREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stream_out_TREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_continue" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_continue". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fmaps_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fmaps_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 11e962570

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 244928 ; free virtual = 311936
Post Restoration Checksum: NetGraph: e0491202 NumContArr: 3e4d136e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11e962570

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 244929 ; free virtual = 311937

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11e962570

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 244896 ; free virtual = 311904

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11e962570

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 244896 ; free virtual = 311904
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2495a94f7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 244893 ; free virtual = 311902
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.337  | TNS=0.000  | WHS=0.100  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 21997e7e8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 244892 ; free virtual = 311900

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13a27f96b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 244888 ; free virtual = 311897

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.368  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15d31921a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 244886 ; free virtual = 311895
Phase 4 Rip-up And Reroute | Checksum: 15d31921a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 244886 ; free virtual = 311895

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 15d31921a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 244886 ; free virtual = 311895

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15d31921a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 244886 ; free virtual = 311895
Phase 5 Delay and Skew Optimization | Checksum: 15d31921a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 244886 ; free virtual = 311895

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c032c9f6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 244886 ; free virtual = 311895
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.368  | TNS=0.000  | WHS=0.117  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c032c9f6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 244886 ; free virtual = 311895
Phase 6 Post Hold Fix | Checksum: 1c032c9f6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 244886 ; free virtual = 311895

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.028891 %
  Global Horizontal Routing Utilization  = 0.0353279 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 11ccd3aed

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 244886 ; free virtual = 311895

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 11ccd3aed

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 244885 ; free virtual = 311893

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14d1fa337

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 244884 ; free virtual = 311893

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.368  | TNS=0.000  | WHS=0.117  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 14d1fa337

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 244884 ; free virtual = 311893
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 244917 ; free virtual = 311925

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 69 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 244917 ; free virtual = 311925
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 244917 ; free virtual = 311925
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 244916 ; free virtual = 311926
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.219 ; gain = 0.000 ; free physical = 244916 ; free virtual = 311926
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_out/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_out/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_out/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_out/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2705.656 ; gain = 0.000 ; free physical = 244871 ; free virtual = 311880
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 06:37:59 2022...
