-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             ls5382@newnano.poly.edu                             
-- Generated date:           Wed Sep 15 18:40:50 EDT 2021                        

Solution Settings: stockham_dit.v14
  Current state: extract
  Project: stockham
  
  Design Input Files Specified
    $PROJECT_HOME/../../../../NTT_Xilinx/Catapult/stockham_DIT/directives.tcl
    $PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/src/utils.cpp
      $PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/include/utils.h
        $PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/include/config.h
          $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/src/ntt.cpp
      $PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/include/ntt.h
        $PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/include/config.h
          $MGC_HOME/shared/include/ac_int.h
        $PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/include/utils.h
    $PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/src/main.cpp
    $PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/include/config.h
      $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/include/ntt.h
    $PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/include/utils.h
      $PROJECT_HOME/../../../pythonSelfUseCtype/stockham/stockham/include/config.h
        $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process            Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------------ ----------------------- ------- ---------- ------------ -- --------
    /stockham_dit/core                     190   15427      15432            0  0          
    Design Total:                          190   15427      15432            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                       Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs) Delay Post Alloc Post Assign 
    ---------------------------------------------------- ---------- --------- ---------- ---------------- ----- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                                 
    BLOCK_1R1W_RBW_rport(3,10,32,1024,1024,32,1)              0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_1R1W_RBW_rport(4,10,32,1024,1024,32,1)              0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_1R1W_RBW_rwport(3,10,32,1024,1024,32,1)             0.000     0.000      0.000            0.000 0.100          1           0 
    BLOCK_1R1W_RBW_rwport(4,10,32,1024,1024,32,1)             0.000     0.000      0.000            0.000 0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(3,10,32,1024,1024,32,1)          0.000     0.000      0.000            0.000 0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(4,10,32,1024,1024,32,1)          0.000     0.000      0.000            0.000 0.100          1           0 
    BLOCK_DPRAM_RBW_DUAL(10,7,32,128,128,32,1)                0.000     0.000      0.000            0.000 2.400          0           1 
    BLOCK_DPRAM_RBW_DUAL(11,7,32,128,128,32,1)                0.000     0.000      0.000            0.000 2.400          0           1 
    BLOCK_DPRAM_RBW_DUAL(12,7,32,128,128,32,1)                0.000     0.000      0.000            0.000 2.400          0           1 
    BLOCK_DPRAM_RBW_DUAL(13,7,32,128,128,32,1)                0.000     0.000      0.000            0.000 2.400          0           1 
    BLOCK_DPRAM_RBW_DUAL(6,7,32,128,128,32,1)                 0.000     0.000      0.000            0.000 2.400          0           1 
    BLOCK_DPRAM_RBW_DUAL(7,7,32,128,128,32,1)                 0.000     0.000      0.000            0.000 2.400          0           1 
    BLOCK_DPRAM_RBW_DUAL(8,7,32,128,128,32,1)                 0.000     0.000      0.000            0.000 2.400          0           1 
    BLOCK_DPRAM_RBW_DUAL(9,7,32,128,128,32,1)                 0.000     0.000      0.000            0.000 2.400          0           1 
    BLOCK_DPRAM_RBW_DUAL_rwport(14,7,32,128,128,32,1)         0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(15,7,32,128,128,32,1)         0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(16,7,32,128,128,32,1)         0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(17,7,32,128,128,32,1)         0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(18,7,32,128,128,32,1)         0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(19,7,32,128,128,32,1)         0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(20,7,32,128,128,32,1)         0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(21,7,32,128,128,32,1)         0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport_en(10,7,32,128,128,32,1)      0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport_en(11,7,32,128,128,32,1)      0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport_en(12,7,32,128,128,32,1)      0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport_en(13,7,32,128,128,32,1)      0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport_en(6,7,32,128,128,32,1)       0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport_en(7,7,32,128,128,32,1)       0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport_en(8,7,32,128,128,32,1)       0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport_en(9,7,32,128,128,32,1)       0.000     0.000      0.000            0.000 2.400          2           0 
    [Lib: ccs_ioport]                                                                                                                  
    ccs_in(2,32)                                              0.000     0.000      0.000            0.000 0.000          1           1 
    [Lib: mgc_Xilinx-VIRTEX-7-2_beh]                                                                                                   
    mgc_add(10,0,10,0,10)                                    10.000     0.000     10.000            9.000 1.035          3           3 
    mgc_add(32,0,32,0,32)                                    32.000     0.000     32.000           31.000 1.365          6           4 
    mgc_add(33,0,32,0,33)                                    33.000     0.000     33.000           32.000 1.380          2           1 
    mgc_add(4,0,2,1,4)                                        4.000     0.000      4.000            3.000 0.945          2           2 
    mgc_add(4,0,3,0,4)                                        4.000     0.000      4.000            3.000 0.945          1           0 
    mgc_add(9,0,1,1,9)                                        9.000     0.000      9.000            8.000 1.020          1           1 
    mgc_add(9,0,2,1,10)                                       9.000     0.000      9.000            8.000 1.020          1           0 
    mgc_add(9,0,3,0,10)                                       9.000     0.000      9.000            8.000 1.020          0           1 
    mgc_add(9,0,8,0,9)                                        9.000     0.000      9.000            8.000 1.020          1           1 
    mgc_add(9,0,9,0,10)                                       9.000     0.000      9.000            8.000 1.020          2           1 
    mgc_and(1,2)                                              1.000     0.000      1.000            0.000 0.550          0         126 
    mgc_and(1,3)                                              1.000     0.000      1.000            0.000 0.550          0          61 
    mgc_and(1,4)                                              1.000     0.000      1.000            0.000 0.550          0          38 
    mgc_and(1,5)                                              1.000     0.000      1.000            0.000 0.550          0           2 
    mgc_and(4,2)                                              4.000     0.000      4.000            0.000 0.550          0           1 
    mgc_and(9,2)                                              9.000     0.000      9.000            0.000 0.550          2           4 
    mgc_mul(32,0,32,0,32)                                  1840.000     3.000     16.000            0.000 4.768          1           2 
    mgc_mul(32,0,32,0,64)                                  2480.000     4.000     48.000            0.000 6.096          1           1 
    mgc_mux(1,1,2)                                            1.000     0.000      1.000            0.000 0.080          0          58 
    mgc_mux(2,1,2)                                            2.000     0.000      2.000            0.000 0.080          0           1 
    mgc_mux(3,1,2)                                            3.000     0.000      3.000            0.000 0.080          0           1 
    mgc_mux(32,1,2)                                          32.000     0.000     32.000            0.000 0.080          3          25 
    mgc_mux(4,1,2)                                            4.000     0.000      4.000            0.000 0.080          0           1 
    mgc_mux(7,1,2)                                            7.000     0.000      7.000            0.000 0.080          0          30 
    mgc_mux(9,1,2)                                            9.000     0.000      9.000            0.000 0.080          0           1 
    mgc_mux1hot(1,3)                                          1.446     0.000      1.446            0.000 0.550          0           3 
    mgc_mux1hot(32,16)                                      206.036     0.000    206.036            0.000 1.500          2           2 
    mgc_mux1hot(32,3)                                        46.282     0.000     46.282            0.000 0.550          0           1 
    mgc_mux1hot(7,3)                                         10.124     0.000     10.124            0.000 0.550          0           1 
    mgc_nand(1,2)                                             1.000     0.000      1.000            0.000 0.550          0          10 
    mgc_nand(1,3)                                             1.000     0.000      1.000            0.000 0.550          0           3 
    mgc_nand(1,4)                                             1.000     0.000      1.000            0.000 0.550          0           3 
    mgc_nand(1,5)                                             1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_nor(1,2)                                              1.000     0.000      1.000            0.000 0.550          0          68 
    mgc_nor(1,3)                                              1.000     0.000      1.000            0.000 0.550          0          19 
    mgc_nor(1,4)                                              1.000     0.000      1.000            0.000 0.550          0           3 
    mgc_not(1)                                                0.000     0.000      0.000            0.000 0.000          0         229 
    mgc_not(32)                                               0.000     0.000      0.000            0.000 0.000          0           6 
    mgc_not(9)                                                0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_or(1,2)                                               1.000     0.000      1.000            0.000 0.550          0          90 
    mgc_or(1,3)                                               1.000     0.000      1.000            0.000 0.550          0          57 
    mgc_or(1,4)                                               1.000     0.000      1.000            0.000 0.550          0          15 
    mgc_or(1,5)                                               1.000     0.000      1.000            0.000 0.550          0           3 
    mgc_reg_pos(1,0,0,0,0,0,0)                                0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(1,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0          10 
    mgc_reg_pos(1,0,0,1,1,0,0)                                0.000     0.000      0.000            0.000 0.320          0          20 
    mgc_reg_pos(1,0,0,1,1,1,1)                                0.000     0.000      0.000            0.000 0.320          0          60 
    mgc_reg_pos(10,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(2,0,0,1,1,0,0)                                0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(2,0,0,1,1,1,1)                                0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_reg_pos(3,0,0,1,1,0,0)                                0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_reg_pos(3,0,0,1,1,1,1)                                0.000     0.000      0.000            0.000 0.320          0           6 
    mgc_reg_pos(32,0,0,0,0,0,0)                               0.000     0.000      0.000            0.000 0.320          0          17 
    mgc_reg_pos(32,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0          22 
    mgc_reg_pos(32,0,0,1,1,1,1)                               0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(4,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_reg_pos(7,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           5 
    mgc_reg_pos(7,0,0,1,1,0,0)                                0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(7,0,0,1,1,1,1)                                0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_reg_pos(9,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(9,0,0,1,1,1,1)                                0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_shift_l(9,0,4,10)                                    17.948     0.000     17.948            0.000 1.500          1           1 
    mgc_shift_r(9,0,4,9)                                     16.683     0.000     16.683            0.000 1.500          1           1 
    mgc_xnor(1,2)                                             1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_xor(1,2)                                              1.000     0.000      1.000            0.000 0.550          0           1 
    [Lib: mgc_ioport]                                                                                                                  
    mgc_io_sync(0)                                            0.000     0.000      0.000            0.000 0.000         11          11 
                                                                                                                                       
    TOTAL AREA (After Assignment):                         8529.448    10.000   2449.000          221.000                              
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:   5225.7         12332.5          8531.4        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:           5225.7 (100%)  12330.5 (100%)   8529.4 (100%) 
      MUX:               508.1  (10%)   3400.9  (28%)   1558.8  (18%) 
      FUNC:             4699.6  (90%)   8370.6  (68%)   6429.6  (75%) 
      LOGIC:              18.0   (0%)    559.0   (5%)    541.0   (6%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             2.0   (0%)      2.0   (0%) 
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             2.0 (100%)      2.0 (100%) 
                                                                      
    
  Register-to-Variable Mappings
    Register                                         Size(bits) Gated Register CG Opt Done Variables                                                            
    ------------------------------------------------ ---------- -------------- ----------- --------------------------------------------------------------------
    for:for:w:asn#2.itm                                      32         Y           Y      for:for:w:asn#2.itm                                                  
    modulo_add:base.sva                                      32         Y           Y      modulo_add:base.sva                                                  
    modulo_sub:base.sva                                      32         Y           Y      modulo_sub:base.sva                                                  
    mult:res.lpi#3.dfm.1                                     32         Y           Y      mult:res.lpi#3.dfm.1                                                 
    mult:t:mul:cmp.a                                         32         Y           Y      mult:t:mul:cmp.a                                                     
    mult:t:mul:cmp.b                                         32                            mult:t:mul:cmp.b                                                     
    mult:t:mul:cmp.z.oreg:pconst(63:32)                      32                            mult:t:mul:cmp.z.oreg:pconst(63:32)                                  
    mult:z:mul.itm.1                                         32         Y           Y      mult:z:mul.itm.1                                                     
    mult:z_:mul.itm                                          32         Y           Y      mult:z_:mul.itm                                                      
    p.sva                                                    32         Y           Y      p.sva                                                                
    tmp#2.sva#1                                              32                            tmp#2.sva#1                                                          
                                                                                           tmp#2.sva#1.2                                                        
                                                                                           operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm 
    tmp#2.sva#1.1                                            32         Y           Y      tmp#2.sva#1.1                                                        
    tmp#2.sva#2                                              32                            tmp#2.sva#2                                                          
                                                                                           tmp#2.sva#2.2                                                        
    tmp#2.sva#2.1                                            32         Y           Y      tmp#2.sva#2.1                                                        
    tmp#2.sva#3                                              32                            tmp#2.sva#3                                                          
                                                                                           tmp#2.sva#3.2                                                        
    tmp#2.sva#3.1                                            32         Y           Y      tmp#2.sva#3.1                                                        
    tmp#2.sva#4                                              32                            tmp#2.sva#4                                                          
                                                                                           tmp#2.sva#4.2                                                        
    tmp#2.sva#4.1                                            32         Y           Y      tmp#2.sva#4.1                                                        
    tmp#2.sva#5                                              32                            tmp#2.sva#5                                                          
                                                                                           tmp#2.sva#5.2                                                        
    tmp#2.sva#5.1                                            32         Y           Y      tmp#2.sva#5.1                                                        
    tmp#2.sva#6                                              32                            tmp#2.sva#6                                                          
                                                                                           tmp#2.sva#6.2                                                        
    tmp#2.sva#6.1                                            32         Y           Y      tmp#2.sva#6.1                                                        
    tmp#2.sva#7                                              32                            tmp#2.sva#7                                                          
                                                                                           tmp#2.sva#7.2                                                        
    tmp#2.sva#7.1                                            32         Y           Y      tmp#2.sva#7.1                                                        
    tmp.sva                                                  32                            tmp.sva                                                              
                                                                                           tmp.sva#1.2                                                          
    tmp.sva#1                                                32                            tmp.sva#1                                                            
                                                                                           tmp.sva#2.2                                                          
    tmp.sva#1.1                                              32         Y           Y      tmp.sva#1.1                                                          
    tmp.sva#2                                                32                            tmp.sva#2                                                            
                                                                                           tmp.sva#3.2                                                          
    tmp.sva#2.1                                              32         Y           Y      tmp.sva#2.1                                                          
    tmp.sva#3                                                32                            tmp.sva#3                                                            
                                                                                           tmp.sva#4.2                                                          
    tmp.sva#3.1                                              32         Y           Y      tmp.sva#3.1                                                          
    tmp.sva#4                                                32                            tmp.sva#4                                                            
                                                                                           tmp.sva#5.2                                                          
    tmp.sva#4.1                                              32         Y           Y      tmp.sva#4.1                                                          
    tmp.sva#5                                                32                            tmp.sva#5                                                            
                                                                                           tmp.sva#6.2                                                          
    tmp.sva#5.1                                              32         Y           Y      tmp.sva#5.1                                                          
    tmp.sva#6                                                32                            tmp.sva#6                                                            
                                                                                           tmp.sva#7.2                                                          
    tmp.sva#6.1                                              32         Y           Y      tmp.sva#6.1                                                          
    tmp.sva#7                                                32                            tmp.sva#7                                                            
                                                                                           tmp.sva.2                                                            
    tmp.sva#7.1                                              32         Y           Y      tmp.sva#7.1                                                          
    tmp.sva.1                                                32         Y           Y      tmp.sva.1                                                            
    for:for:mul.itm                                          10         Y           Y      for:for:mul.itm                                                      
    for:for:t(9:0).sva(8:0)                                   9         Y           Y      for:for:t(9:0).sva(8:0)                                              
    reg(s(9:0)).ftd#1                                         9         Y           Y      reg(s(9:0)).ftd#1                                                    
    for:for:a:acc.psp.sva(8:2)                                7         Y           Y      for:for:a:acc.psp.sva(8:2)                                           
    for:for:a:acc.psp.sva.1(8:2)                              7         Y           Y      for:for:a:acc.psp.sva.1(8:2)                                         
    for:for:acc.tdx#1(9:0).sva.1(9:3)                         7         Y           Y      for:for:acc.tdx#1(9:0).sva.1(9:3)                                    
    for:for:acc.tdx#1(9:0).sva.2(9:3)                         7         Y           Y      for:for:acc.tdx#1(9:0).sva.2(9:3)                                    
    for:for:acc.tdx(9:0).sva(9:3)                             7         Y           Y      for:for:acc.tdx(9:0).sva(9:3)                                        
    for:for:acc.tdx(9:0).sva.1(9:3)                           7         Y           Y      for:for:acc.tdx(9:0).sva.1(9:3)                                      
    for:for:acc.tdx(9:0).sva.2(9:3)                           7         Y           Y      for:for:acc.tdx(9:0).sva.2(9:3)                                      
    reg(for:for:acc.tdx#1(9:0)).ftd                           7                            reg(for:for:acc.tdx#1(9:0)).ftd                                      
    idx(3:0).sva                                              4         Y           Y      idx(3:0).sva                                                         
    shift(3:0).sva                                            4         Y           Y      shift(3:0).sva                                                       
    for:for:acc.tdx(9:0).sva(2:0)                             3                            for:for:acc.tdx(9:0).sva(2:0)                                        
    for:for:slc(for:for:acc.tdx#1(9:0))(2-0)#1.itm            3         Y           Y      for:for:slc(for:for:acc.tdx#1(9:0))(2-0)#1.itm                       
                                                                                           for:for:slc(for:for:acc.tdx#1(9:0))(2-0).itm                         
    for:for:slc(for:for:acc.tdx#1(9:0))(2-0)#1.itm.1          3         Y           Y      for:for:slc(for:for:acc.tdx#1(9:0))(2-0)#1.itm.1                     
                                                                                           for:for:slc(for:for:acc.tdx#1(9:0))(2-0).itm.1                       
    for:for:slc(for:for:acc.tdx#1(9:0))(2-0)#1.itm.2          3         Y           Y      for:for:slc(for:for:acc.tdx#1(9:0))(2-0)#1.itm.2                     
                                                                                           for:for:slc(for:for:acc.tdx#1(9:0))(2-0).itm.2                       
    for:for:slc(for:for:acc.tdx(9:0))(2-0)#1.itm              3         Y           Y      for:for:slc(for:for:acc.tdx(9:0))(2-0)#1.itm                         
                                                                                           for:for:slc(for:for:acc.tdx(9:0))(2-0).itm                           
    for:for:slc(for:for:acc.tdx(9:0))(2-0)#1.itm.1            3         Y           Y      for:for:slc(for:for:acc.tdx(9:0))(2-0)#1.itm.1                       
                                                                                           for:for:slc(for:for:acc.tdx(9:0))(2-0).itm.1                         
    for:for:slc(for:for:acc.tdx(9:0))(2-0)#1.itm.2            3         Y           Y      for:for:slc(for:for:acc.tdx(9:0))(2-0)#1.itm.2                       
                                                                                           for:for:slc(for:for:acc.tdx(9:0))(2-0).itm.2                         
    reg(for:for:acc.tdx#1(9:0)).ftd#1                         3                            reg(for:for:acc.tdx#1(9:0)).ftd#1                                    
    for:for:a:acc.psp.sva(1:0)                                2                            for:for:a:acc.psp.sva(1:0)                                           
    for:for:a:conc#2.itm(2:1)                                 2         Y           Y      for:for:a:conc#2.itm(2:1)                                            
                                                                                           for:for:a:conc#2.itm.2(2:1)                                          
    for:for:a:conc#2.itm.1(2:1)                               2         Y           Y      for:for:a:conc#2.itm.1(2:1)                                          
    for:for.stage_0                                           1                            for:for.stage_0                                                      
    for:for.stage_0.1                                         1         Y           Y      for:for.stage_0.1                                                    
    for:for.stage_0.2                                         1         Y           Y      for:for.stage_0.2                                                    
    for:for.stage_0.3                                         1         Y           Y      for:for.stage_0.3                                                    
    for:for:a:asn.itm                                         1                            for:for:a:asn.itm                                                    
    for:for:a:asn.itm.1                                       1         Y           Y      for:for:a:asn.itm.1                                                  
    for:for:a:asn.itm.2                                       1         Y           Y      for:for:a:asn.itm.2                                                  
                                                                                           for:for:a:conc#2.itm(0)                                              
    for:for:a:conc#2.itm.1(0)                                 1         Y           Y      for:for:a:conc#2.itm.1(0)                                            
    for:for:a:for:for:a:and#1.itm                             1         Y           Y      for:for:a:for:for:a:and#1.itm                                        
    for:for:a:for:for:a:and#1.itm.1                           1         Y           Y      for:for:a:for:for:a:and#1.itm.1                                      
    for:for:a:for:for:a:and#1.itm.2                           1         Y           Y      for:for:a:for:for:a:and#1.itm.2                                      
                                                                                           for:for:a:for:for:a:and#11.itm                                       
    for:for:a:for:for:a:and#10.itm                            1         Y           Y      for:for:a:for:for:a:and#10.itm                                       
    for:for:a:for:for:a:and#10.itm.1                          1         Y           Y      for:for:a:for:for:a:and#10.itm.1                                     
    for:for:a:for:for:a:and#10.itm.2                          1         Y           Y      for:for:a:for:for:a:and#10.itm.2                                     
                                                                                           for:for:a:for:for:a:and#12.itm                                       
    for:for:a:for:for:a:and#11.itm.1                          1         Y           Y      for:for:a:for:for:a:and#11.itm.1                                     
    for:for:a:for:for:a:and#11.itm.2                          1         Y           Y      for:for:a:for:for:a:and#11.itm.2                                     
                                                                                           for:for:a:for:for:a:and#13.itm                                       
    for:for:a:for:for:a:and#12.itm.1                          1         Y           Y      for:for:a:for:for:a:and#12.itm.1                                     
    for:for:a:for:for:a:and#12.itm.2                          1         Y           Y      for:for:a:for:for:a:and#12.itm.2                                     
                                                                                           for:for:a:for:for:a:and#2.itm                                        
    for:for:a:for:for:a:and#13.itm.1                          1         Y           Y      for:for:a:for:for:a:and#13.itm.1                                     
    for:for:a:for:for:a:and#13.itm.2                          1         Y           Y      for:for:a:for:for:a:and#13.itm.2                                     
                                                                                           for:for:a:for:for:a:and#4.itm                                        
    for:for:a:for:for:a:and#2.itm.1                           1         Y           Y      for:for:a:for:for:a:and#2.itm.1                                      
    for:for:a:for:for:a:and#2.itm.2                           1         Y           Y      for:for:a:for:for:a:and#2.itm.2                                      
                                                                                           for:for:a:for:for:a:and#5.itm                                        
    for:for:a:for:for:a:and#3.itm                             1         Y           Y      for:for:a:for:for:a:and#3.itm                                        
    for:for:a:for:for:a:and#3.itm.1                           1         Y           Y      for:for:a:for:for:a:and#3.itm.1                                      
    for:for:a:for:for:a:and#3.itm.2                           1         Y           Y      for:for:a:for:for:a:and#3.itm.2                                      
                                                                                           for:for:a:for:for:a:and#6.itm                                        
    for:for:a:for:for:a:and#4.itm.1                           1         Y           Y      for:for:a:for:for:a:and#4.itm.1                                      
    for:for:a:for:for:a:and#4.itm.2                           1         Y           Y      for:for:a:for:for:a:and#4.itm.2                                      
                                                                                           for:for:a:for:for:a:and#9.itm                                        
    for:for:a:for:for:a:and#5.itm.1                           1         Y           Y      for:for:a:for:for:a:and#5.itm.1                                      
    for:for:a:for:for:a:and#5.itm.2                           1         Y           Y      for:for:a:for:for:a:and#5.itm.2                                      
                                                                                           for:for:a:for:for:a:nor#1.itm                                        
    for:for:a:for:for:a:and#6.itm.1                           1         Y           Y      for:for:a:for:for:a:and#6.itm.1                                      
    for:for:a:for:for:a:and#6.itm.2                           1         Y           Y      for:for:a:for:for:a:and#6.itm.2                                      
                                                                                           for:for:a:for:for:a:nor.itm                                          
    for:for:a:for:for:a:and#7.itm                             1         Y           Y      for:for:a:for:for:a:and#7.itm                                        
    for:for:a:for:for:a:and#7.itm.1                           1         Y           Y      for:for:a:for:for:a:and#7.itm.1                                      
    for:for:a:for:for:a:and#7.itm.2                           1                            for:for:a:for:for:a:and#7.itm.2                                      
    for:for:a:for:for:a:and#8.itm                             1         Y           Y      for:for:a:for:for:a:and#8.itm                                        
    for:for:a:for:for:a:and#8.itm.1                           1         Y           Y      for:for:a:for:for:a:and#8.itm.1                                      
    for:for:a:for:for:a:and#8.itm.2                           1                            for:for:a:for:for:a:and#8.itm.2                                      
    for:for:a:for:for:a:and#9.itm.1                           1         Y           Y      for:for:a:for:for:a:and#9.itm.1                                      
    for:for:a:for:for:a:and#9.itm.2                           1                            for:for:a:for:for:a:and#9.itm.2                                      
    for:for:a:for:for:a:and.itm                               1         Y           Y      for:for:a:for:for:a:and.itm                                          
    for:for:a:for:for:a:and.itm.1                             1         Y           Y      for:for:a:for:for:a:and.itm.1                                        
    for:for:a:for:for:a:and.itm.2                             1                            for:for:a:for:for:a:and.itm.2                                        
    for:for:a:for:for:a:nor#1.itm.1                           1         Y           Y      for:for:a:for:for:a:nor#1.itm.1                                      
    for:for:a:for:for:a:nor#1.itm.2                           1                            for:for:a:for:for:a:nor#1.itm.2                                      
    for:for:a:for:for:a:nor.itm.1                             1         Y           Y      for:for:a:for:for:a:nor.itm.1                                        
    for:for:a:for:for:a:nor.itm.2                             1                            for:for:a:for:for:a:nor.itm.2                                        
    for:for:asn#5.itm                                         1                            for:for:asn#5.itm                                                    
    for:for:asn#5.itm.1                                       1         Y           Y      for:for:asn#5.itm.1                                                  
    for:for:asn#5.itm.2                                       1         Y           Y      for:for:asn#5.itm.2                                                  
    for:for:asn.itm                                           1                            for:for:asn.itm                                                      
    for:for:asn.itm.1                                         1         Y           Y      for:for:asn.itm.1                                                    
    for:for:asn.itm.2                                         1         Y           Y      for:for:asn.itm.2                                                    
    for:for:b:for:for:b:and#1.itm                             1         Y           Y      for:for:b:for:for:b:and#1.itm                                        
    for:for:b:for:for:b:and#10.itm                            1         Y           Y      for:for:b:for:for:b:and#10.itm                                       
    for:for:b:for:for:b:and#11.itm                            1         Y           Y      for:for:b:for:for:b:and#11.itm                                       
    for:for:b:for:for:b:and#12.itm                            1         Y           Y      for:for:b:for:for:b:and#12.itm                                       
    for:for:b:for:for:b:and#13.itm                            1         Y           Y      for:for:b:for:for:b:and#13.itm                                       
    for:for:b:for:for:b:and#2.itm                             1         Y           Y      for:for:b:for:for:b:and#2.itm                                        
    for:for:b:for:for:b:and#3.itm                             1         Y           Y      for:for:b:for:for:b:and#3.itm                                        
    for:for:b:for:for:b:and#4.itm                             1         Y           Y      for:for:b:for:for:b:and#4.itm                                        
    for:for:b:for:for:b:and#5.itm                             1         Y           Y      for:for:b:for:for:b:and#5.itm                                        
    for:for:b:for:for:b:and#6.itm                             1         Y           Y      for:for:b:for:for:b:and#6.itm                                        
    for:for:b:for:for:b:and#7.itm                             1         Y           Y      for:for:b:for:for:b:and#7.itm                                        
    for:for:b:for:for:b:and#8.itm                             1         Y           Y      for:for:b:for:for:b:and#8.itm                                        
    for:for:b:for:for:b:and#9.itm                             1         Y           Y      for:for:b:for:for:b:and#9.itm                                        
    for:for:b:for:for:b:and.itm                               1         Y           Y      for:for:b:for:for:b:and.itm                                          
    for:for:b:for:for:b:nor#1.itm                             1         Y           Y      for:for:b:for:for:b:nor#1.itm                                        
    for:for:b:for:for:b:nor.itm                               1         Y           Y      for:for:b:for:for:b:nor.itm                                          
    nn(1).sva                                                 1         Y           Y      nn(1).sva                                                            
    nn(10).sva                                                1                            nn(10).sva                                                           
    nn(2).sva                                                 1         Y           Y      nn(2).sva                                                            
    nn(3).sva                                                 1         Y           Y      nn(3).sva                                                            
    nn(4).sva                                                 1         Y           Y      nn(4).sva                                                            
    nn(5).sva                                                 1         Y           Y      nn(5).sva                                                            
    nn(6).sva                                                 1         Y           Y      nn(6).sva                                                            
    nn(7).sva                                                 1         Y           Y      nn(7).sva                                                            
    nn(8).sva                                                 1         Y           Y      nn(8).sva                                                            
    nn(9).sva                                                 1         Y           Y      nn(9).sva                                                            
    operator&<34,true>#1:and.psp.sva(0)                       1                            operator&<34,true>#1:and.psp.sva(0)                                  
    reg(s(9:0)).ftd                                           1         Y           Y      reg(s(9:0)).ftd                                                      
    reg(xt:rsc.triosy(0)(7):obj.ld).cse                       1                            reg(xt:rsc.triosy(0)(7):obj.ld).cse                                  
    reg(yt:rsc(0)(0).@.cgo).cse                               1                            reg(yt:rsc(0)(0).@.cgo).cse                                          
    reg(yt:rsc(0)(1).@.cgo).cse                               1                            reg(yt:rsc(0)(1).@.cgo).cse                                          
    reg(yt:rsc(0)(2).@.cgo).cse                               1                            reg(yt:rsc(0)(2).@.cgo).cse                                          
    reg(yt:rsc(0)(3).@.cgo).cse                               1                            reg(yt:rsc(0)(3).@.cgo).cse                                          
    reg(yt:rsc(0)(4).@.cgo).cse                               1                            reg(yt:rsc(0)(4).@.cgo).cse                                          
    reg(yt:rsc(0)(5).@.cgo).cse                               1                            reg(yt:rsc(0)(5).@.cgo).cse                                          
    reg(yt:rsc(0)(6).@.cgo).cse                               1                            reg(yt:rsc(0)(6).@.cgo).cse                                          
    reg(yt:rsc(0)(7).@.cgo).cse                               1                            reg(yt:rsc(0)(7).@.cgo).cse                                          
    x(3).sva                                                  1         Y           Y      x(3).sva                                                             
    y(3).sva                                                  1         Y           Y      y(3).sva                                                             
                                                                                                                                                                
    Total:                                                 1493            913         913 (Total Gating Ratio: 0.61, CG Opt Gating Ratio: 0.61)                
    
  Timing Report
    Critical Path
      Max Delay:  7.210001
      Slack:      -0.5400010000000002
      
      Path                                                                                                      Startpoint                                Endpoint                       Delay  Slack   
      --------------------------------------------------------------------------------------------------------- ----------------------------------------- ------------------------------ ------ -------
      1                                                                                                         stockham_dit:core/reg(s(9:0))#1           stockham_dit/yt:rsc(0)(0).comp 7.2100 -0.5400 
                                                                                                                                                                                                        
        Instance                                                                                                Component                                                                Delta  Delay   
        --------                                                                                                ---------                                                                -----  -----   
        stockham_dit:core/reg(s(9:0))#1                                                                         mgc_reg_pos_9_0_0_0_0_1_1                                                0.3200 0.3200  
        stockham_dit:core/reg(s(9:0)).ftd#1                                                                                                                                              0.0000 0.3200  
        stockham_dit:core/operator-<32,false>:acc                                                               mgc_addc_9_0_1_1_9                                                       1.0200 1.3400  
        stockham_dit:core/operator-<32,false>:acc.tmp                                                                                                                                    0.0000 1.3400  
        stockham_dit:core/operator&<34,true>#1:and                                                              mgc_and_9_2                                                              0.5500 1.8900  
        stockham_dit:core/operator&<34,true>#1:and.psp.sva#1                                                                                                                             0.0000 1.8900  
        stockham_dit:core/for:for:b:acc                                                                         mgc_addc_10_0_10_0_10                                                    1.0350 2.9250  
        stockham_dit:core/for:for:b:acc.itm                                                                                                                                              0.0000 2.9250  
        stockham_dit:core/for:for:b:for:for:b:acc                                                               mgc_addc_10_0_10_0_10                                                    1.0350 3.9600  
        stockham_dit:core/for:for:b:for:for:b:acc.tmp                                                                                                                                    0.0000 3.9600  
        stockham_dit:core/for:for:b:slc(for:for:b:acc.tdx(9:0).sva#1)(2)#12                                                                                                              0.0000 3.9600  
        stockham_dit:core/for:for:b:slc(for:for:b:acc.tdx(9:0).sva#1)(2)#12.itm                                                                                                          0.0000 3.9600  
        stockham_dit:core/for:for:b:nor                                                                         mgc_nor_1_2                                                              0.5500 4.5100  
        stockham_dit:core/for:for:b:nor.cse#1                                                                                                                                            0.0000 4.5100  
        stockham_dit:core/and#63                                                                                mgc_and_1_2                                                              0.5500 5.0600  
        stockham_dit:core/and.dcpl#49                                                                                                                                                    0.0000 5.0600  
        stockham_dit:core/or#23                                                                                 mgc_or_1_2                                                               0.0000 5.0600  
        stockham_dit:core/or#23.itm                                                                                                                                                      0.0000 5.0600  
        stockham_dit:core/and#421                                                                               mgc_and_1_3                                                              0.5500 5.6100  
        stockham_dit:core/and#421.itm                                                                                                                                                    0.0000 5.6100  
        stockham_dit:core/or#278                                                                                mgc_or_1_3                                                               0.5500 6.1600  
        stockham_dit:core/or#278.rmff                                                                                                                                                    0.0000 6.1600  
        stockham_dit:core:wait_dp/yt:rsc(0)(0).@.cgo_iro                                                                                                                                 0.0000 6.1600  
        stockham_dit:core:wait_dp/for:for:b:or                                                                  mgc_or_1_2                                                               0.5500 6.7100  
        stockham_dit:core:wait_dp/yt:rsc(0)(0)i.clka_en_d                                                                                                                                0.0000 6.7100  
        stockham_dit:core/yt:rsc(0)(0)i.clka_en_d                                                                                                                                        0.0000 6.7100  
        stockham_dit/yt:rsc(0)(0)i.clka_en_d                                                                                                                                             0.0000 6.7100  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(6,7,32,128,128,32,1)gen/clkb_en_d                                                                                        0.0000 6.7100  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(6,7,32,128,128,32,1)gen/for:for:b:asn(clkb_en)                                                                           0.0000 6.7100  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(6,7,32,128,128,32,1)gen/clkb_en                                                                                          0.0000 6.7100  
        stockham_dit/yt:rsc(0)(0).clkb_en                                                                                                                                                0.0000 6.7100  
        stockham_dit/yt:rsc(0)(0).comp                                                                          BLOCK_DPRAM_RBW_DUAL_6_7_32_128_128_32_1                                 0.0000 7.2100  
                                                                                                                                                                                                        
      2                                                                                                         stockham_dit:core/reg(s(9:0))#1           stockham_dit/yt:rsc(0)(0).comp 7.2100 -0.5400 
                                                                                                                                                                                                        
        Instance                                                                                                Component                                                                Delta  Delay   
        --------                                                                                                ---------                                                                -----  -----   
        stockham_dit:core/reg(s(9:0))#1                                                                         mgc_reg_pos_9_0_0_0_0_1_1                                                0.3200 0.3200  
        stockham_dit:core/reg(s(9:0)).ftd#1                                                                                                                                              0.0000 0.3200  
        stockham_dit:core/operator-<32,false>:acc                                                               mgc_addc_9_0_1_1_9                                                       1.0200 1.3400  
        stockham_dit:core/operator-<32,false>:acc.tmp                                                                                                                                    0.0000 1.3400  
        stockham_dit:core/operator&<34,true>#1:and                                                              mgc_and_9_2                                                              0.5500 1.8900  
        stockham_dit:core/operator&<34,true>#1:and.psp.sva#1                                                                                                                             0.0000 1.8900  
        stockham_dit:core/for:for:b:acc                                                                         mgc_addc_10_0_10_0_10                                                    1.0350 2.9250  
        stockham_dit:core/for:for:b:acc.itm                                                                                                                                              0.0000 2.9250  
        stockham_dit:core/for:for:b:for:for:b:acc                                                               mgc_addc_10_0_10_0_10                                                    1.0350 3.9600  
        stockham_dit:core/for:for:b:for:for:b:acc.tmp                                                                                                                                    0.0000 3.9600  
        stockham_dit:core/for:for:b:slc(for:for:b:acc.tdx(9:0).sva#1)(1)#12                                                                                                              0.0000 3.9600  
        stockham_dit:core/for:for:b:slc(for:for:b:acc.tdx(9:0).sva#1)(1)#12.itm                                                                                                          0.0000 3.9600  
        stockham_dit:core/for:for:b:nor                                                                         mgc_nor_1_2                                                              0.5500 4.5100  
        stockham_dit:core/for:for:b:nor.cse#1                                                                                                                                            0.0000 4.5100  
        stockham_dit:core/and#63                                                                                mgc_and_1_2                                                              0.5500 5.0600  
        stockham_dit:core/and.dcpl#49                                                                                                                                                    0.0000 5.0600  
        stockham_dit:core/or#23                                                                                 mgc_or_1_2                                                               0.0000 5.0600  
        stockham_dit:core/or#23.itm                                                                                                                                                      0.0000 5.0600  
        stockham_dit:core/and#421                                                                               mgc_and_1_3                                                              0.5500 5.6100  
        stockham_dit:core/and#421.itm                                                                                                                                                    0.0000 5.6100  
        stockham_dit:core/or#278                                                                                mgc_or_1_3                                                               0.5500 6.1600  
        stockham_dit:core/or#278.rmff                                                                                                                                                    0.0000 6.1600  
        stockham_dit:core:wait_dp/yt:rsc(0)(0).@.cgo_iro                                                                                                                                 0.0000 6.1600  
        stockham_dit:core:wait_dp/for:for:b:or                                                                  mgc_or_1_2                                                               0.5500 6.7100  
        stockham_dit:core:wait_dp/yt:rsc(0)(0)i.clka_en_d                                                                                                                                0.0000 6.7100  
        stockham_dit:core/yt:rsc(0)(0)i.clka_en_d                                                                                                                                        0.0000 6.7100  
        stockham_dit/yt:rsc(0)(0)i.clka_en_d                                                                                                                                             0.0000 6.7100  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(6,7,32,128,128,32,1)gen/clkb_en_d                                                                                        0.0000 6.7100  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(6,7,32,128,128,32,1)gen/for:for:b:asn(clkb_en)                                                                           0.0000 6.7100  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(6,7,32,128,128,32,1)gen/clkb_en                                                                                          0.0000 6.7100  
        stockham_dit/yt:rsc(0)(0).clkb_en                                                                                                                                                0.0000 6.7100  
        stockham_dit/yt:rsc(0)(0).comp                                                                          BLOCK_DPRAM_RBW_DUAL_6_7_32_128_128_32_1                                 0.0000 7.2100  
                                                                                                                                                                                                        
      3                                                                                                         stockham_dit:core/reg(s(9:0))#1           stockham_dit/yt:rsc(0)(2).comp 6.6600 0.0100  
                                                                                                                                                                                                        
        Instance                                                                                                Component                                                                Delta  Delay   
        --------                                                                                                ---------                                                                -----  -----   
        stockham_dit:core/reg(s(9:0))#1                                                                         mgc_reg_pos_9_0_0_0_0_1_1                                                0.3200 0.3200  
        stockham_dit:core/reg(s(9:0)).ftd#1                                                                                                                                              0.0000 0.3200  
        stockham_dit:core/operator-<32,false>:acc                                                               mgc_addc_9_0_1_1_9                                                       1.0200 1.3400  
        stockham_dit:core/operator-<32,false>:acc.tmp                                                                                                                                    0.0000 1.3400  
        stockham_dit:core/operator&<34,true>#1:and                                                              mgc_and_9_2                                                              0.5500 1.8900  
        stockham_dit:core/operator&<34,true>#1:and.psp.sva#1                                                                                                                             0.0000 1.8900  
        stockham_dit:core/for:for:b:acc                                                                         mgc_addc_10_0_10_0_10                                                    1.0350 2.9250  
        stockham_dit:core/for:for:b:acc.itm                                                                                                                                              0.0000 2.9250  
        stockham_dit:core/for:for:b:for:for:b:acc                                                               mgc_addc_10_0_10_0_10                                                    1.0350 3.9600  
        stockham_dit:core/for:for:b:for:for:b:acc.tmp                                                                                                                                    0.0000 3.9600  
        stockham_dit:core/for:for:b:slc(for:for:b:for:for:b:acc.tmp)(2)#5                                                                                                                0.0000 3.9600  
        stockham_dit:core/for:for:b:slc(for:for:b:for:for:b:acc.tmp)(2)#5.itm                                                                                                            0.0000 3.9600  
        stockham_dit:core/not#310                                                                               mgc_not_1                                                                0.0000 3.9600  
        stockham_dit:core/not#310.itm                                                                                                                                                    0.0000 3.9600  
        stockham_dit:core/and#103                                                                               mgc_and_1_2                                                              0.5500 4.5100  
        stockham_dit:core/and.dcpl#86                                                                                                                                                    0.0000 4.5100  
        stockham_dit:core/and#104                                                                               mgc_and_1_2                                                              0.0000 4.5100  
        stockham_dit:core/and#104.itm                                                                                                                                                    0.0000 4.5100  
        stockham_dit:core/or#58                                                                                 mgc_or_1_2                                                               0.0000 4.5100  
        stockham_dit:core/or#58.itm                                                                                                                                                      0.0000 4.5100  
        stockham_dit:core/and#469                                                                               mgc_and_1_3                                                              0.5500 5.0600  
        stockham_dit:core/and#469.itm                                                                                                                                                    0.0000 5.0600  
        stockham_dit:core/or#300                                                                                mgc_or_1_3                                                               0.5500 5.6100  
        stockham_dit:core/or#300.rmff                                                                                                                                                    0.0000 5.6100  
        stockham_dit:core:wait_dp/yt:rsc(0)(2).@.cgo_iro                                                                                                                                 0.0000 5.6100  
        stockham_dit:core:wait_dp/for:for:b:or#2                                                                mgc_or_1_2                                                               0.5500 6.1600  
        stockham_dit:core:wait_dp/yt:rsc(0)(2)i.clka_en_d                                                                                                                                0.0000 6.1600  
        stockham_dit:core/yt:rsc(0)(2)i.clka_en_d                                                                                                                                        0.0000 6.1600  
        stockham_dit/yt:rsc(0)(2)i.clka_en_d                                                                                                                                             0.0000 6.1600  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(8,7,32,128,128,32,1)gen/clkb_en_d                                                                                        0.0000 6.1600  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(8,7,32,128,128,32,1)gen/for:for:b:asn(clkb_en)                                                                           0.0000 6.1600  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(8,7,32,128,128,32,1)gen/clkb_en                                                                                          0.0000 6.1600  
        stockham_dit/yt:rsc(0)(2).clkb_en                                                                                                                                                0.0000 6.1600  
        stockham_dit/yt:rsc(0)(2).comp                                                                          BLOCK_DPRAM_RBW_DUAL_8_7_32_128_128_32_1                                 0.0000 6.6600  
                                                                                                                                                                                                        
      4                                                                                                         stockham_dit:core/reg(s(9:0))#1           stockham_dit/yt:rsc(0)(4).comp 6.6600 0.0100  
                                                                                                                                                                                                        
        Instance                                                                                                Component                                                                Delta  Delay   
        --------                                                                                                ---------                                                                -----  -----   
        stockham_dit:core/reg(s(9:0))#1                                                                         mgc_reg_pos_9_0_0_0_0_1_1                                                0.3200 0.3200  
        stockham_dit:core/reg(s(9:0)).ftd#1                                                                                                                                              0.0000 0.3200  
        stockham_dit:core/operator-<32,false>:acc                                                               mgc_addc_9_0_1_1_9                                                       1.0200 1.3400  
        stockham_dit:core/operator-<32,false>:acc.tmp                                                                                                                                    0.0000 1.3400  
        stockham_dit:core/operator&<34,true>#1:and                                                              mgc_and_9_2                                                              0.5500 1.8900  
        stockham_dit:core/operator&<34,true>#1:and.psp.sva#1                                                                                                                             0.0000 1.8900  
        stockham_dit:core/for:for:b:acc                                                                         mgc_addc_10_0_10_0_10                                                    1.0350 2.9250  
        stockham_dit:core/for:for:b:acc.itm                                                                                                                                              0.0000 2.9250  
        stockham_dit:core/for:for:b:for:for:b:acc                                                               mgc_addc_10_0_10_0_10                                                    1.0350 3.9600  
        stockham_dit:core/for:for:b:for:for:b:acc.tmp                                                                                                                                    0.0000 3.9600  
        stockham_dit:core/for:for:b:slc(for:for:b:for:for:b:acc.tmp)(1)#7                                                                                                                0.0000 3.9600  
        stockham_dit:core/for:for:b:slc(for:for:b:for:for:b:acc.tmp)(1)#7.itm                                                                                                            0.0000 3.9600  
        stockham_dit:core/not#309                                                                               mgc_not_1                                                                0.0000 3.9600  
        stockham_dit:core/not#309.itm                                                                                                                                                    0.0000 3.9600  
        stockham_dit:core/and#136                                                                               mgc_and_1_2                                                              0.5500 4.5100  
        stockham_dit:core/and.dcpl#116                                                                                                                                                   0.0000 4.5100  
        stockham_dit:core/and#137                                                                               mgc_and_1_2                                                              0.0000 4.5100  
        stockham_dit:core/and#137.itm                                                                                                                                                    0.0000 4.5100  
        stockham_dit:core/or#89                                                                                 mgc_or_1_2                                                               0.0000 4.5100  
        stockham_dit:core/or#89.itm                                                                                                                                                      0.0000 4.5100  
        stockham_dit:core/and#517                                                                               mgc_and_1_3                                                              0.5500 5.0600  
        stockham_dit:core/and#517.itm                                                                                                                                                    0.0000 5.0600  
        stockham_dit:core/or#322                                                                                mgc_or_1_3                                                               0.5500 5.6100  
        stockham_dit:core/or#322.rmff                                                                                                                                                    0.0000 5.6100  
        stockham_dit:core:wait_dp/yt:rsc(0)(4).@.cgo_iro                                                                                                                                 0.0000 5.6100  
        stockham_dit:core:wait_dp/for:for:b:or#4                                                                mgc_or_1_2                                                               0.5500 6.1600  
        stockham_dit:core:wait_dp/yt:rsc(0)(4)i.clka_en_d                                                                                                                                0.0000 6.1600  
        stockham_dit:core/yt:rsc(0)(4)i.clka_en_d                                                                                                                                        0.0000 6.1600  
        stockham_dit/yt:rsc(0)(4)i.clka_en_d                                                                                                                                             0.0000 6.1600  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(10,7,32,128,128,32,1)gen/clkb_en_d                                                                                       0.0000 6.1600  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(10,7,32,128,128,32,1)gen/for:for:b:asn(clkb_en)                                                                          0.0000 6.1600  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(10,7,32,128,128,32,1)gen/clkb_en                                                                                         0.0000 6.1600  
        stockham_dit/yt:rsc(0)(4).clkb_en                                                                                                                                                0.0000 6.1600  
        stockham_dit/yt:rsc(0)(4).comp                                                                          BLOCK_DPRAM_RBW_DUAL_10_7_32_128_128_32_1                                0.0000 6.6600  
                                                                                                                                                                                                        
      5                                                                                                         stockham_dit:core/reg(s(9:0))#1           stockham_dit/yt:rsc(0)(3).comp 6.6600 0.0100  
                                                                                                                                                                                                        
        Instance                                                                                                Component                                                                Delta  Delay   
        --------                                                                                                ---------                                                                -----  -----   
        stockham_dit:core/reg(s(9:0))#1                                                                         mgc_reg_pos_9_0_0_0_0_1_1                                                0.3200 0.3200  
        stockham_dit:core/reg(s(9:0)).ftd#1                                                                                                                                              0.0000 0.3200  
        stockham_dit:core/operator-<32,false>:acc                                                               mgc_addc_9_0_1_1_9                                                       1.0200 1.3400  
        stockham_dit:core/operator-<32,false>:acc.tmp                                                                                                                                    0.0000 1.3400  
        stockham_dit:core/operator&<34,true>#1:and                                                              mgc_and_9_2                                                              0.5500 1.8900  
        stockham_dit:core/operator&<34,true>#1:and.psp.sva#1                                                                                                                             0.0000 1.8900  
        stockham_dit:core/for:for:b:acc                                                                         mgc_addc_10_0_10_0_10                                                    1.0350 2.9250  
        stockham_dit:core/for:for:b:acc.itm                                                                                                                                              0.0000 2.9250  
        stockham_dit:core/for:for:b:for:for:b:acc                                                               mgc_addc_10_0_10_0_10                                                    1.0350 3.9600  
        stockham_dit:core/for:for:b:for:for:b:acc.tmp                                                                                                                                    0.0000 3.9600  
        stockham_dit:core/for:for:b:slc(for:for:b:for:for:b:acc.tmp)(2)#5                                                                                                                0.0000 3.9600  
        stockham_dit:core/for:for:b:slc(for:for:b:for:for:b:acc.tmp)(2)#5.itm                                                                                                            0.0000 3.9600  
        stockham_dit:core/not#310                                                                               mgc_not_1                                                                0.0000 3.9600  
        stockham_dit:core/not#310.itm                                                                                                                                                    0.0000 3.9600  
        stockham_dit:core/and#103                                                                               mgc_and_1_2                                                              0.5500 4.5100  
        stockham_dit:core/and.dcpl#86                                                                                                                                                    0.0000 4.5100  
        stockham_dit:core/and#123                                                                               mgc_and_1_2                                                              0.0000 4.5100  
        stockham_dit:core/and#123.itm                                                                                                                                                    0.0000 4.5100  
        stockham_dit:core/or#74                                                                                 mgc_or_1_2                                                               0.0000 4.5100  
        stockham_dit:core/or#74.itm                                                                                                                                                      0.0000 4.5100  
        stockham_dit:core/and#493                                                                               mgc_and_1_3                                                              0.5500 5.0600  
        stockham_dit:core/and#493.itm                                                                                                                                                    0.0000 5.0600  
        stockham_dit:core/or#311                                                                                mgc_or_1_3                                                               0.5500 5.6100  
        stockham_dit:core/or#311.rmff                                                                                                                                                    0.0000 5.6100  
        stockham_dit:core:wait_dp/yt:rsc(0)(3).@.cgo_iro                                                                                                                                 0.0000 5.6100  
        stockham_dit:core:wait_dp/for:for:b:or#3                                                                mgc_or_1_2                                                               0.5500 6.1600  
        stockham_dit:core:wait_dp/yt:rsc(0)(3)i.clka_en_d                                                                                                                                0.0000 6.1600  
        stockham_dit:core/yt:rsc(0)(3)i.clka_en_d                                                                                                                                        0.0000 6.1600  
        stockham_dit/yt:rsc(0)(3)i.clka_en_d                                                                                                                                             0.0000 6.1600  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(9,7,32,128,128,32,1)gen/clkb_en_d                                                                                        0.0000 6.1600  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(9,7,32,128,128,32,1)gen/for:for:b:asn(clkb_en)                                                                           0.0000 6.1600  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(9,7,32,128,128,32,1)gen/clkb_en                                                                                          0.0000 6.1600  
        stockham_dit/yt:rsc(0)(3).clkb_en                                                                                                                                                0.0000 6.1600  
        stockham_dit/yt:rsc(0)(3).comp                                                                          BLOCK_DPRAM_RBW_DUAL_9_7_32_128_128_32_1                                 0.0000 6.6600  
                                                                                                                                                                                                        
      6                                                                                                         stockham_dit:core/reg(s(9:0))#1           stockham_dit/yt:rsc(0)(5).comp 6.6600 0.0100  
                                                                                                                                                                                                        
        Instance                                                                                                Component                                                                Delta  Delay   
        --------                                                                                                ---------                                                                -----  -----   
        stockham_dit:core/reg(s(9:0))#1                                                                         mgc_reg_pos_9_0_0_0_0_1_1                                                0.3200 0.3200  
        stockham_dit:core/reg(s(9:0)).ftd#1                                                                                                                                              0.0000 0.3200  
        stockham_dit:core/operator-<32,false>:acc                                                               mgc_addc_9_0_1_1_9                                                       1.0200 1.3400  
        stockham_dit:core/operator-<32,false>:acc.tmp                                                                                                                                    0.0000 1.3400  
        stockham_dit:core/operator&<34,true>#1:and                                                              mgc_and_9_2                                                              0.5500 1.8900  
        stockham_dit:core/operator&<34,true>#1:and.psp.sva#1                                                                                                                             0.0000 1.8900  
        stockham_dit:core/for:for:b:acc                                                                         mgc_addc_10_0_10_0_10                                                    1.0350 2.9250  
        stockham_dit:core/for:for:b:acc.itm                                                                                                                                              0.0000 2.9250  
        stockham_dit:core/for:for:b:for:for:b:acc                                                               mgc_addc_10_0_10_0_10                                                    1.0350 3.9600  
        stockham_dit:core/for:for:b:for:for:b:acc.tmp                                                                                                                                    0.0000 3.9600  
        stockham_dit:core/for:for:b:slc(for:for:b:for:for:b:acc.tmp)(1)#7                                                                                                                0.0000 3.9600  
        stockham_dit:core/for:for:b:slc(for:for:b:for:for:b:acc.tmp)(1)#7.itm                                                                                                            0.0000 3.9600  
        stockham_dit:core/not#309                                                                               mgc_not_1                                                                0.0000 3.9600  
        stockham_dit:core/not#309.itm                                                                                                                                                    0.0000 3.9600  
        stockham_dit:core/and#136                                                                               mgc_and_1_2                                                              0.5500 4.5100  
        stockham_dit:core/and.dcpl#116                                                                                                                                                   0.0000 4.5100  
        stockham_dit:core/and#155                                                                               mgc_and_1_2                                                              0.0000 4.5100  
        stockham_dit:core/and#155.itm                                                                                                                                                    0.0000 4.5100  
        stockham_dit:core/or#108                                                                                mgc_or_1_2                                                               0.0000 4.5100  
        stockham_dit:core/or#108.itm                                                                                                                                                     0.0000 4.5100  
        stockham_dit:core/and#541                                                                               mgc_and_1_3                                                              0.5500 5.0600  
        stockham_dit:core/and#541.itm                                                                                                                                                    0.0000 5.0600  
        stockham_dit:core/or#333                                                                                mgc_or_1_3                                                               0.5500 5.6100  
        stockham_dit:core/or#333.rmff                                                                                                                                                    0.0000 5.6100  
        stockham_dit:core:wait_dp/yt:rsc(0)(5).@.cgo_iro                                                                                                                                 0.0000 5.6100  
        stockham_dit:core:wait_dp/for:for:b:or#5                                                                mgc_or_1_2                                                               0.5500 6.1600  
        stockham_dit:core:wait_dp/yt:rsc(0)(5)i.clka_en_d                                                                                                                                0.0000 6.1600  
        stockham_dit:core/yt:rsc(0)(5)i.clka_en_d                                                                                                                                        0.0000 6.1600  
        stockham_dit/yt:rsc(0)(5)i.clka_en_d                                                                                                                                             0.0000 6.1600  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(11,7,32,128,128,32,1)gen/clkb_en_d                                                                                       0.0000 6.1600  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(11,7,32,128,128,32,1)gen/for:for:b:asn(clkb_en)                                                                          0.0000 6.1600  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(11,7,32,128,128,32,1)gen/clkb_en                                                                                         0.0000 6.1600  
        stockham_dit/yt:rsc(0)(5).clkb_en                                                                                                                                                0.0000 6.1600  
        stockham_dit/yt:rsc(0)(5).comp                                                                          BLOCK_DPRAM_RBW_DUAL_11_7_32_128_128_32_1                                0.0000 6.6600  
                                                                                                                                                                                                        
      7                                                                                                         stockham_dit:core/reg(s(9:0))#1           stockham_dit/yt:rsc(0)(6).comp 6.6600 0.0100  
                                                                                                                                                                                                        
        Instance                                                                                                Component                                                                Delta  Delay   
        --------                                                                                                ---------                                                                -----  -----   
        stockham_dit:core/reg(s(9:0))#1                                                                         mgc_reg_pos_9_0_0_0_0_1_1                                                0.3200 0.3200  
        stockham_dit:core/reg(s(9:0)).ftd#1                                                                                                                                              0.0000 0.3200  
        stockham_dit:core/operator-<32,false>:acc                                                               mgc_addc_9_0_1_1_9                                                       1.0200 1.3400  
        stockham_dit:core/operator-<32,false>:acc.tmp                                                                                                                                    0.0000 1.3400  
        stockham_dit:core/operator&<34,true>#1:and                                                              mgc_and_9_2                                                              0.5500 1.8900  
        stockham_dit:core/operator&<34,true>#1:and.psp.sva#1                                                                                                                             0.0000 1.8900  
        stockham_dit:core/for:for:b:acc                                                                         mgc_addc_10_0_10_0_10                                                    1.0350 2.9250  
        stockham_dit:core/for:for:b:acc.itm                                                                                                                                              0.0000 2.9250  
        stockham_dit:core/for:for:b:for:for:b:acc                                                               mgc_addc_10_0_10_0_10                                                    1.0350 3.9600  
        stockham_dit:core/for:for:b:for:for:b:acc.tmp                                                                                                                                    0.0000 3.9600  
        stockham_dit:core/for:for:b:slc(for:for:b:for:for:b:acc.tmp)(2)                                                                                                                  0.0000 3.9600  
        stockham_dit:core/for:for:b:slc(for:for:b:for:for:b:acc.tmp)(2).itm                                                                                                              0.0000 3.9600  
        stockham_dit:core/and#168                                                                               mgc_and_1_2                                                              0.5500 4.5100  
        stockham_dit:core/and.dcpl#147                                                                                                                                                   0.0000 4.5100  
        stockham_dit:core/and#169                                                                               mgc_and_1_2                                                              0.0000 4.5100  
        stockham_dit:core/and#169.itm                                                                                                                                                    0.0000 4.5100  
        stockham_dit:core/or#124                                                                                mgc_or_1_2                                                               0.0000 4.5100  
        stockham_dit:core/or#124.itm                                                                                                                                                     0.0000 4.5100  
        stockham_dit:core/and#565                                                                               mgc_and_1_3                                                              0.5500 5.0600  
        stockham_dit:core/and#565.itm                                                                                                                                                    0.0000 5.0600  
        stockham_dit:core/or#344                                                                                mgc_or_1_3                                                               0.5500 5.6100  
        stockham_dit:core/or#344.rmff                                                                                                                                                    0.0000 5.6100  
        stockham_dit:core:wait_dp/yt:rsc(0)(6).@.cgo_iro                                                                                                                                 0.0000 5.6100  
        stockham_dit:core:wait_dp/for:for:b:or#6                                                                mgc_or_1_2                                                               0.5500 6.1600  
        stockham_dit:core:wait_dp/yt:rsc(0)(6)i.clka_en_d                                                                                                                                0.0000 6.1600  
        stockham_dit:core/yt:rsc(0)(6)i.clka_en_d                                                                                                                                        0.0000 6.1600  
        stockham_dit/yt:rsc(0)(6)i.clka_en_d                                                                                                                                             0.0000 6.1600  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(12,7,32,128,128,32,1)gen/clkb_en_d                                                                                       0.0000 6.1600  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(12,7,32,128,128,32,1)gen/for:for:b:asn(clkb_en)                                                                          0.0000 6.1600  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(12,7,32,128,128,32,1)gen/clkb_en                                                                                         0.0000 6.1600  
        stockham_dit/yt:rsc(0)(6).clkb_en                                                                                                                                                0.0000 6.1600  
        stockham_dit/yt:rsc(0)(6).comp                                                                          BLOCK_DPRAM_RBW_DUAL_12_7_32_128_128_32_1                                0.0000 6.6600  
                                                                                                                                                                                                        
      8                                                                                                         stockham_dit:core/reg(s(9:0))#1           stockham_dit/yt:rsc(0)(6).comp 6.6600 0.0100  
                                                                                                                                                                                                        
        Instance                                                                                                Component                                                                Delta  Delay   
        --------                                                                                                ---------                                                                -----  -----   
        stockham_dit:core/reg(s(9:0))#1                                                                         mgc_reg_pos_9_0_0_0_0_1_1                                                0.3200 0.3200  
        stockham_dit:core/reg(s(9:0)).ftd#1                                                                                                                                              0.0000 0.3200  
        stockham_dit:core/operator-<32,false>:acc                                                               mgc_addc_9_0_1_1_9                                                       1.0200 1.3400  
        stockham_dit:core/operator-<32,false>:acc.tmp                                                                                                                                    0.0000 1.3400  
        stockham_dit:core/operator&<34,true>#1:and                                                              mgc_and_9_2                                                              0.5500 1.8900  
        stockham_dit:core/operator&<34,true>#1:and.psp.sva#1                                                                                                                             0.0000 1.8900  
        stockham_dit:core/for:for:b:acc                                                                         mgc_addc_10_0_10_0_10                                                    1.0350 2.9250  
        stockham_dit:core/for:for:b:acc.itm                                                                                                                                              0.0000 2.9250  
        stockham_dit:core/for:for:b:for:for:b:acc                                                               mgc_addc_10_0_10_0_10                                                    1.0350 3.9600  
        stockham_dit:core/for:for:b:for:for:b:acc.tmp                                                                                                                                    0.0000 3.9600  
        stockham_dit:core/for:for:b:slc(for:for:b:for:for:b:acc.tmp)(1)                                                                                                                  0.0000 3.9600  
        stockham_dit:core/for:for:b:slc(for:for:b:for:for:b:acc.tmp)(1).itm                                                                                                              0.0000 3.9600  
        stockham_dit:core/and#168                                                                               mgc_and_1_2                                                              0.5500 4.5100  
        stockham_dit:core/and.dcpl#147                                                                                                                                                   0.0000 4.5100  
        stockham_dit:core/and#169                                                                               mgc_and_1_2                                                              0.0000 4.5100  
        stockham_dit:core/and#169.itm                                                                                                                                                    0.0000 4.5100  
        stockham_dit:core/or#124                                                                                mgc_or_1_2                                                               0.0000 4.5100  
        stockham_dit:core/or#124.itm                                                                                                                                                     0.0000 4.5100  
        stockham_dit:core/and#565                                                                               mgc_and_1_3                                                              0.5500 5.0600  
        stockham_dit:core/and#565.itm                                                                                                                                                    0.0000 5.0600  
        stockham_dit:core/or#344                                                                                mgc_or_1_3                                                               0.5500 5.6100  
        stockham_dit:core/or#344.rmff                                                                                                                                                    0.0000 5.6100  
        stockham_dit:core:wait_dp/yt:rsc(0)(6).@.cgo_iro                                                                                                                                 0.0000 5.6100  
        stockham_dit:core:wait_dp/for:for:b:or#6                                                                mgc_or_1_2                                                               0.5500 6.1600  
        stockham_dit:core:wait_dp/yt:rsc(0)(6)i.clka_en_d                                                                                                                                0.0000 6.1600  
        stockham_dit:core/yt:rsc(0)(6)i.clka_en_d                                                                                                                                        0.0000 6.1600  
        stockham_dit/yt:rsc(0)(6)i.clka_en_d                                                                                                                                             0.0000 6.1600  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(12,7,32,128,128,32,1)gen/clkb_en_d                                                                                       0.0000 6.1600  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(12,7,32,128,128,32,1)gen/for:for:b:asn(clkb_en)                                                                          0.0000 6.1600  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(12,7,32,128,128,32,1)gen/clkb_en                                                                                         0.0000 6.1600  
        stockham_dit/yt:rsc(0)(6).clkb_en                                                                                                                                                0.0000 6.1600  
        stockham_dit/yt:rsc(0)(6).comp                                                                          BLOCK_DPRAM_RBW_DUAL_12_7_32_128_128_32_1                                0.0000 6.6600  
                                                                                                                                                                                                        
      9                                                                                                         stockham_dit:core/reg(s(9:0))#1           stockham_dit/yt:rsc(0)(7).comp 6.6600 0.0100  
                                                                                                                                                                                                        
        Instance                                                                                                Component                                                                Delta  Delay   
        --------                                                                                                ---------                                                                -----  -----   
        stockham_dit:core/reg(s(9:0))#1                                                                         mgc_reg_pos_9_0_0_0_0_1_1                                                0.3200 0.3200  
        stockham_dit:core/reg(s(9:0)).ftd#1                                                                                                                                              0.0000 0.3200  
        stockham_dit:core/operator-<32,false>:acc                                                               mgc_addc_9_0_1_1_9                                                       1.0200 1.3400  
        stockham_dit:core/operator-<32,false>:acc.tmp                                                                                                                                    0.0000 1.3400  
        stockham_dit:core/operator&<34,true>#1:and                                                              mgc_and_9_2                                                              0.5500 1.8900  
        stockham_dit:core/operator&<34,true>#1:and.psp.sva#1                                                                                                                             0.0000 1.8900  
        stockham_dit:core/for:for:b:acc                                                                         mgc_addc_10_0_10_0_10                                                    1.0350 2.9250  
        stockham_dit:core/for:for:b:acc.itm                                                                                                                                              0.0000 2.9250  
        stockham_dit:core/for:for:b:for:for:b:acc                                                               mgc_addc_10_0_10_0_10                                                    1.0350 3.9600  
        stockham_dit:core/for:for:b:for:for:b:acc.tmp                                                                                                                                    0.0000 3.9600  
        stockham_dit:core/for:for:b:slc(for:for:b:for:for:b:acc.tmp)(2)                                                                                                                  0.0000 3.9600  
        stockham_dit:core/for:for:b:slc(for:for:b:for:for:b:acc.tmp)(2).itm                                                                                                              0.0000 3.9600  
        stockham_dit:core/and#168                                                                               mgc_and_1_2                                                              0.5500 4.5100  
        stockham_dit:core/and.dcpl#147                                                                                                                                                   0.0000 4.5100  
        stockham_dit:core/and#187                                                                               mgc_and_1_2                                                              0.0000 4.5100  
        stockham_dit:core/and#187.itm                                                                                                                                                    0.0000 4.5100  
        stockham_dit:core/or#139                                                                                mgc_or_1_2                                                               0.0000 4.5100  
        stockham_dit:core/or#139.itm                                                                                                                                                     0.0000 4.5100  
        stockham_dit:core/and#589                                                                               mgc_and_1_3                                                              0.5500 5.0600  
        stockham_dit:core/and#589.itm                                                                                                                                                    0.0000 5.0600  
        stockham_dit:core/or#355                                                                                mgc_or_1_3                                                               0.5500 5.6100  
        stockham_dit:core/or#355.rmff                                                                                                                                                    0.0000 5.6100  
        stockham_dit:core:wait_dp/yt:rsc(0)(7).@.cgo_iro                                                                                                                                 0.0000 5.6100  
        stockham_dit:core:wait_dp/for:for:b:or#7                                                                mgc_or_1_2                                                               0.5500 6.1600  
        stockham_dit:core:wait_dp/yt:rsc(0)(7)i.clka_en_d                                                                                                                                0.0000 6.1600  
        stockham_dit:core/yt:rsc(0)(7)i.clka_en_d                                                                                                                                        0.0000 6.1600  
        stockham_dit/yt:rsc(0)(7)i.clka_en_d                                                                                                                                             0.0000 6.1600  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(13,7,32,128,128,32,1)gen/clkb_en_d                                                                                       0.0000 6.1600  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(13,7,32,128,128,32,1)gen/for:for:b:asn(clkb_en)                                                                          0.0000 6.1600  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(13,7,32,128,128,32,1)gen/clkb_en                                                                                         0.0000 6.1600  
        stockham_dit/yt:rsc(0)(7).clkb_en                                                                                                                                                0.0000 6.1600  
        stockham_dit/yt:rsc(0)(7).comp                                                                          BLOCK_DPRAM_RBW_DUAL_13_7_32_128_128_32_1                                0.0000 6.6600  
                                                                                                                                                                                                        
      10                                                                                                        stockham_dit:core/reg(s(9:0))#1           stockham_dit/yt:rsc(0)(7).comp 6.6600 0.0100  
                                                                                                                                                                                                        
        Instance                                                                                                Component                                                                Delta  Delay   
        --------                                                                                                ---------                                                                -----  -----   
        stockham_dit:core/reg(s(9:0))#1                                                                         mgc_reg_pos_9_0_0_0_0_1_1                                                0.3200 0.3200  
        stockham_dit:core/reg(s(9:0)).ftd#1                                                                                                                                              0.0000 0.3200  
        stockham_dit:core/operator-<32,false>:acc                                                               mgc_addc_9_0_1_1_9                                                       1.0200 1.3400  
        stockham_dit:core/operator-<32,false>:acc.tmp                                                                                                                                    0.0000 1.3400  
        stockham_dit:core/operator&<34,true>#1:and                                                              mgc_and_9_2                                                              0.5500 1.8900  
        stockham_dit:core/operator&<34,true>#1:and.psp.sva#1                                                                                                                             0.0000 1.8900  
        stockham_dit:core/for:for:b:acc                                                                         mgc_addc_10_0_10_0_10                                                    1.0350 2.9250  
        stockham_dit:core/for:for:b:acc.itm                                                                                                                                              0.0000 2.9250  
        stockham_dit:core/for:for:b:for:for:b:acc                                                               mgc_addc_10_0_10_0_10                                                    1.0350 3.9600  
        stockham_dit:core/for:for:b:for:for:b:acc.tmp                                                                                                                                    0.0000 3.9600  
        stockham_dit:core/for:for:b:slc(for:for:b:for:for:b:acc.tmp)(1)                                                                                                                  0.0000 3.9600  
        stockham_dit:core/for:for:b:slc(for:for:b:for:for:b:acc.tmp)(1).itm                                                                                                              0.0000 3.9600  
        stockham_dit:core/and#168                                                                               mgc_and_1_2                                                              0.5500 4.5100  
        stockham_dit:core/and.dcpl#147                                                                                                                                                   0.0000 4.5100  
        stockham_dit:core/and#187                                                                               mgc_and_1_2                                                              0.0000 4.5100  
        stockham_dit:core/and#187.itm                                                                                                                                                    0.0000 4.5100  
        stockham_dit:core/or#139                                                                                mgc_or_1_2                                                               0.0000 4.5100  
        stockham_dit:core/or#139.itm                                                                                                                                                     0.0000 4.5100  
        stockham_dit:core/and#589                                                                               mgc_and_1_3                                                              0.5500 5.0600  
        stockham_dit:core/and#589.itm                                                                                                                                                    0.0000 5.0600  
        stockham_dit:core/or#355                                                                                mgc_or_1_3                                                               0.5500 5.6100  
        stockham_dit:core/or#355.rmff                                                                                                                                                    0.0000 5.6100  
        stockham_dit:core:wait_dp/yt:rsc(0)(7).@.cgo_iro                                                                                                                                 0.0000 5.6100  
        stockham_dit:core:wait_dp/for:for:b:or#7                                                                mgc_or_1_2                                                               0.5500 6.1600  
        stockham_dit:core:wait_dp/yt:rsc(0)(7)i.clka_en_d                                                                                                                                0.0000 6.1600  
        stockham_dit:core/yt:rsc(0)(7)i.clka_en_d                                                                                                                                        0.0000 6.1600  
        stockham_dit/yt:rsc(0)(7)i.clka_en_d                                                                                                                                             0.0000 6.1600  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(13,7,32,128,128,32,1)gen/clkb_en_d                                                                                       0.0000 6.1600  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(13,7,32,128,128,32,1)gen/for:for:b:asn(clkb_en)                                                                          0.0000 6.1600  
        stockham_dit:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport_en(13,7,32,128,128,32,1)gen/clkb_en                                                                                         0.0000 6.1600  
        stockham_dit/yt:rsc(0)(7).clkb_en                                                                                                                                                0.0000 6.1600  
        stockham_dit/yt:rsc(0)(7).comp                                                                          BLOCK_DPRAM_RBW_DUAL_13_7_32_128_128_32_1                                0.0000 6.6600  
                                                                                                                                                                                                        
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 6.67
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                Port                                                                  Slack (Delay) Messages                
      ----------------------------------------------------------------------- ------------------------------------------------------------------- ------- ------- -----------------------
      stockham_dit:core/reg(mult:res.lpi#3.dfm.1)                             mult:res:mux.itm                                                     3.3650  3.3050                         
      stockham_dit:core/reg(for:for:a:for:for:a:nor.itm.2)                    for:for:a:for:for:a:nor.itm.1                                        6.3500  0.3200                         
      stockham_dit:core/reg(for:for:a:for:for:a:and.itm.2)                    for:for:a:for:for:a:and.itm.1                                        6.3500  0.3200                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#1.itm.2)                  for:for:a:for:for:a:mux.itm                                          3.1300  3.5400                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#2.itm.2)                  for:for:a:for:for:a:mux#1.itm                                        3.1300  3.5400                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#3.itm.2)                  for:for:a:for:for:a:mux#2.itm                                        3.1300  3.5400                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#4.itm.2)                  for:for:a:for:for:a:mux#3.itm                                        3.1300  3.5400                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#5.itm.2)                  for:for:a:for:for:a:mux#4.itm                                        3.1300  3.5400                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#6.itm.2)                  for:for:a:for:for:a:mux#5.itm                                        3.1300  3.5400                         
      stockham_dit:core/reg(for:for:a:for:for:a:nor#1.itm.2)                  for:for:a:for:for:a:nor#1.itm.1                                      6.3500  0.3200                         
      stockham_dit:core/reg(y(3))                                             y:y:and.itm                                                          5.8000  0.8700                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#7.itm.2)                  for:for:a:for:for:a:and#7.itm.1                                      6.3500  0.3200                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#8.itm.2)                  for:for:a:for:for:a:and#8.itm.1                                      6.3500  0.3200                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#9.itm.2)                  for:for:a:for:for:a:and#9.itm.1                                      6.3500  0.3200                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#10.itm.2)                 for:for:a:for:for:a:mux#6.itm                                        3.1300  3.5400                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#11.itm.2)                 for:for:a:for:for:a:mux#7.itm                                        3.1300  3.5400                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#12.itm.2)                 for:for:a:for:for:a:mux#8.itm                                        3.1300  3.5400                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#13.itm.2)                 for:for:a:for:for:a:mux#9.itm                                        3.1300  3.5400                         
      stockham_dit:core/reg(for:for:a:asn.itm.2)                              for:for:a:for:for:a:mux#10.itm                                       6.6700  0.0000                         
      stockham_dit:core/reg(idx(3:0))                                         for:for:and.itm                                                      4.8550  1.8150                         
      stockham_dit:core/reg(for:for.stage_0)                                  for:for:for:for:and.itm                                              3.7550  2.9150                         
      stockham_dit:core/reg(for:for:t(9:0).sva(8:0))                          for:for:t:for:for:t:and.itm                                          3.7550  2.9150                         
      stockham_dit:core/reg(x(3))                                             x:x:or.itm                                                           5.8000  0.8700                         
      stockham_dit:core/reg(s(9:0))                                           s:s:s:not.itm                                                        6.6700  0.0000                         
      stockham_dit:core/reg(s(9:0))#1                                         s:s:s:and.itm                                                        5.8000  0.8700                         
      stockham_dit:core/reg(shift(3:0))                                       shift:shift:mux.itm                                                  5.3250  1.3450                         
      stockham_dit:core/reg(p)                                                p:rsci.idat                                                          6.6700  0.0000                         
      stockham_dit:core/reg(for:for:acc.tdx(9:0).sva.2(9:3))                  for:for:acc.tdx(9:0).sva.1(9:3)                                      6.3500  0.3200                         
      stockham_dit:core/reg(for:for:slc(for:for:acc.tdx(9:0))(2-0)#1.itm.2)   for:for:slc(for:for:acc.tdx(9:0))(2-0)#1.itm.1                       6.3500  0.3200                         
      stockham_dit:core/reg(for:for:acc.tdx#1(9:0).sva.2(9:3))                for:for:acc.tdx#1(9:0).sva.1(9:3)                                    6.3500  0.3200                         
      stockham_dit:core/reg(for:for:slc(for:for:acc.tdx#1(9:0))(2-0)#1.itm.2) for:for:slc(for:for:acc.tdx#1(9:0))(2-0)#1.itm.1                     6.3500  0.3200                         
      stockham_dit:core/reg(for:for:asn#5.itm.2)                              for:for:asn#5.itm.1                                                  6.3500  0.3200                         
      stockham_dit:core/reg(for:for:asn.itm.2)                                for:for:asn.itm.1                                                    6.3500  0.3200                         
      stockham_dit:core/reg(for:for:a:conc#2.itm.1(2:1))                      for:for:a:conc#2.itm(2:1)                                            6.6700  0.0000                         
      stockham_dit:core/reg(for:for:a:conc#2.itm.1(0))                        for:for:a:asn.itm.2                                                  6.6700  0.0000                         
      stockham_dit:core/reg(mult:z:mul.itm.1)                                 mult:z:mul.itm                                                       1.5825  5.0875                         
      stockham_dit:core/reg(for:for:a:asn.itm.1)                              for:for:a:asn.itm                                                    6.6700  0.0000                         
      stockham_dit:core/reg(for:for.stage_0.1)                                for:for:mux#18.cse                                                   5.0200  1.6500                         
      stockham_dit:core/reg(for:for.stage_0.2)                                for:for:for:for:for:for:and#1.itm                                    5.5700  1.1000                         
      stockham_dit:core/reg(for:for.stage_0.3)                                for:for:for:for:for:for:and.itm                                      5.5700  1.1000                         
      stockham_dit:core/reg(yt:rsc(0)(0).@.cgo)                               or#278.rmff                                                         -0.0400  6.7100 (clock period exceeded) 
      stockham_dit:core/reg(yt:rsc(0)(1).@.cgo)                               or#289.rmff                                                          0.5100  6.1600                         
      stockham_dit:core/reg(yt:rsc(0)(2).@.cgo)                               or#300.rmff                                                          0.5100  6.1600                         
      stockham_dit:core/reg(yt:rsc(0)(3).@.cgo)                               or#311.rmff                                                          0.5100  6.1600                         
      stockham_dit:core/reg(yt:rsc(0)(4).@.cgo)                               or#322.rmff                                                          0.5100  6.1600                         
      stockham_dit:core/reg(yt:rsc(0)(5).@.cgo)                               or#333.rmff                                                          0.5100  6.1600                         
      stockham_dit:core/reg(yt:rsc(0)(6).@.cgo)                               or#344.rmff                                                          0.5100  6.1600                         
      stockham_dit:core/reg(yt:rsc(0)(7).@.cgo)                               or#355.rmff                                                          0.5100  6.1600                         
      stockham_dit:core/reg(xt:rsc.triosy(0)(7):obj.ld)                       and#771.itm                                                          3.7550  2.9150                         
      stockham_dit:core/reg(mult:t:mul:cmp.a)                                 for:for:b:for:for:b:mux1h.itm                                        2.7700  3.9000                         
      stockham_dit:core/reg(mult:t:mul:cmp.b)                                 twiddle_h:rsci.q_d                                                   4.2700  2.4000                         
      stockham_dit:core/reg(for:for:a:conc#2.itm(2:1))                        for:for:a:for:for:a:mux#11.itm                                       6.6700  0.0000                         
      stockham_dit:core/reg(for:for:a:asn)                                    for:for:a:and.itm                                                    6.6700  0.0000                         
      stockham_dit:core/reg(for:for:a:acc.psp.sva.1(8:2))                     for:for:a:acc.psp.sva(8:2)                                           6.3500  0.3200                         
      stockham_dit:core/reg(for:for:slc(for:for:acc.tdx#1(9:0))(2-0)#1.itm.1) for:for:slc(for:for:acc.tdx#1(9:0))(2-0)#1.itm                       6.3500  0.3200                         
      stockham_dit:core/reg(for:for:asn#5.itm.1)                              for:for:asn#5.itm                                                    5.2500  1.4200                         
      stockham_dit:core/reg(for:for:slc(for:for:acc.tdx(9:0))(2-0)#1.itm.1)   for:for:slc(for:for:acc.tdx(9:0))(2-0)#1.itm                         6.3500  0.3200                         
      stockham_dit:core/reg(for:for:asn.itm.1)                                for:for:asn.itm                                                      5.2500  1.4200                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#13.itm.1)                 for:for:a:for:for:a:and#11.itm.2                                     3.4850  3.1850                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#12.itm.1)                 for:for:a:for:for:a:and#10.itm.2                                     3.4850  3.1850                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#11.itm.1)                 for:for:a:for:for:a:and#1.itm.2                                      3.4850  3.1850                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#10.itm.1)                 for:for:a:for:for:a:and#10.itm                                       6.3500  0.3200                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#9.itm.1)                  for:for:a:for:for:a:and#4.itm.2                                      3.4850  3.1850                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#8.itm.1)                  for:for:a:for:for:a:and#8.itm                                        6.3500  0.3200                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#7.itm.1)                  for:for:a:for:for:a:and#7.itm                                        6.3500  0.3200                         
      stockham_dit:core/reg(for:for:a:for:for:a:nor#1.itm.1)                  for:for:a:for:for:a:and#5.itm.2                                      3.4850  3.1850                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#6.itm.1)                  for:for:a:for:for:a:and#3.itm.2                                      3.4850  3.1850                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#5.itm.1)                  for:for:a:for:for:a:and#2.itm.2                                      3.4850  3.1850                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#4.itm.1)                  for:for:a:for:for:a:and#13.itm.2                                     3.4850  3.1850                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#3.itm.1)                  for:for:a:for:for:a:and#3.itm                                        6.3500  0.3200                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#2.itm.1)                  for:for:a:for:for:a:and#12.itm.2                                     3.4850  3.1850                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#1.itm.1)                  for:for:a:for:for:a:and#1.itm                                        6.3500  0.3200                         
      stockham_dit:core/reg(for:for:a:for:for:a:and.itm.1)                    for:for:a:for:for:a:and.itm                                          6.3500  0.3200                         
      stockham_dit:core/reg(for:for:a:for:for:a:nor.itm.1)                    for:for:a:for:for:a:and#6.itm.2                                      3.4850  3.1850                         
      stockham_dit:core/reg(for:for:acc.tdx#1(9:0).sva.1(9:3))                reg(for:for:acc.tdx#1(9:0)).ftd                                      6.3500  0.3200                         
      stockham_dit:core/reg(for:for:acc.tdx(9:0).sva.1(9:3))                  for:for:acc.tdx(9:0).sva(9:3)                                        5.3150  1.3550                         
      stockham_dit:core/reg(tmp#2.sva#1.1)                                    tmp#2.sva#1                                                          1.5025  5.1675                         
      stockham_dit:core/reg(tmp#2.sva#2.1)                                    tmp#2.sva#2                                                          3.4850  3.1850                         
      stockham_dit:core/reg(tmp#2.sva#3.1)                                    tmp#2.sva#3                                                          3.4850  3.1850                         
      stockham_dit:core/reg(tmp#2.sva#4.1)                                    tmp#2.sva#4                                                          3.4850  3.1850                         
      stockham_dit:core/reg(tmp#2.sva#5.1)                                    tmp#2.sva#5                                                          3.4850  3.1850                         
      stockham_dit:core/reg(tmp#2.sva#6.1)                                    tmp#2.sva#6                                                          3.4850  3.1850                         
      stockham_dit:core/reg(tmp#2.sva#7.1)                                    tmp#2.sva#7                                                          3.4850  3.1850                         
      stockham_dit:core/reg(tmp.sva.1)                                        tmp.sva                                                              3.4850  3.1850                         
      stockham_dit:core/reg(tmp.sva#1.1)                                      tmp.sva#1                                                            3.4850  3.1850                         
      stockham_dit:core/reg(tmp.sva#2.1)                                      tmp.sva#2                                                            3.4850  3.1850                         
      stockham_dit:core/reg(tmp.sva#3.1)                                      tmp.sva#3                                                            3.4850  3.1850                         
      stockham_dit:core/reg(tmp.sva#4.1)                                      tmp.sva#4                                                            3.4850  3.1850                         
      stockham_dit:core/reg(tmp.sva#5.1)                                      tmp.sva#5                                                            3.4850  3.1850                         
      stockham_dit:core/reg(tmp.sva#6.1)                                      tmp.sva#6                                                            3.4850  3.1850                         
      stockham_dit:core/reg(tmp.sva#7.1)                                      tmp.sva#7                                                            3.4850  3.1850                         
      stockham_dit:core/reg(for:for:slc(for:for:acc.tdx#1(9:0))(2-0)#1)       for:for:slc(for:for:acc.tdx#1(9:0).sva#1)(2-0).itm                   5.3150  1.3550                         
      stockham_dit:core/reg(for:for:asn#5)                                    for:for:or#3.itm                                                     5.0200  1.6500                         
      stockham_dit:core/reg(for:for:slc(for:for:acc.tdx(9:0))(2-0)#1)         for:for:slc(for:for:acc.tdx(9:0).sva#1)(2-0).itm                     3.7600  2.9100                         
      stockham_dit:core/reg(for:for:asn)                                      for:for:or#4.itm                                                     5.0200  1.6500                         
      stockham_dit:core/reg(nn(10))                                           nn:nn:and.itm                                                        5.5700  1.1000                         
      stockham_dit:core/reg(nn(9))                                            nn:nn:and#1.itm                                                      5.8000  0.8700                         
      stockham_dit:core/reg(nn(8))                                            nn:nn:and#2.itm                                                      5.8000  0.8700                         
      stockham_dit:core/reg(nn(7))                                            nn:nn:and#3.itm                                                      5.8000  0.8700                         
      stockham_dit:core/reg(nn(6))                                            nn:nn:and#4.itm                                                      5.8000  0.8700                         
      stockham_dit:core/reg(nn(5))                                            nn:nn:and#5.itm                                                      5.8000  0.8700                         
      stockham_dit:core/reg(nn(4))                                            nn:nn:and#6.itm                                                      5.8000  0.8700                         
      stockham_dit:core/reg(nn(3))                                            nn:nn:and#7.itm                                                      5.8000  0.8700                         
      stockham_dit:core/reg(nn(2))                                            nn:nn:and#8.itm                                                      5.8000  0.8700                         
      stockham_dit:core/reg(nn(1))                                            slc(fsm_output)(0)#10.itm                                            6.6700  0.0000                         
      stockham_dit:core/reg                                                   for:for:a:mux1h#101.itm                                              3.7200  2.9500                         
      stockham_dit:core/reg#1                                                 for:for:a:mux#63.itm                                                 4.1900  2.4800                         
      stockham_dit:core/reg#2                                                 for:for:a:mux#64.itm                                                 4.1900  2.4800                         
      stockham_dit:core/reg#3                                                 for:for:a:mux#65.itm                                                 4.1900  2.4800                         
      stockham_dit:core/reg#4                                                 for:for:a:mux#66.itm                                                 4.1900  2.4800                         
      stockham_dit:core/reg#5                                                 for:for:a:mux#67.itm                                                 4.1900  2.4800                         
      stockham_dit:core/reg#6                                                 for:for:a:mux#68.itm                                                 4.1900  2.4800                         
      stockham_dit:core/reg#7                                                 for:for:a:mux#69.itm                                                 4.1900  2.4800                         
      stockham_dit:core/reg#8                                                 for:for:a:mux#70.itm                                                 4.1900  2.4800                         
      stockham_dit:core/reg#9                                                 for:for:a:mux#71.itm                                                 4.1900  2.4800                         
      stockham_dit:core/reg#10                                                for:for:a:mux#72.itm                                                 4.1900  2.4800                         
      stockham_dit:core/reg#11                                                for:for:a:mux#73.itm                                                 4.1900  2.4800                         
      stockham_dit:core/reg#12                                                for:for:a:mux#74.itm                                                 4.1900  2.4800                         
      stockham_dit:core/reg#13                                                for:for:a:mux#75.itm                                                 4.1900  2.4800                         
      stockham_dit:core/reg#14                                                for:for:a:mux#76.itm                                                 4.1900  2.4800                         
      stockham_dit:core/reg(modulo_sub:base)                                  for:for:acc#5.itm                                                    1.4050  5.2650                         
      stockham_dit:core/reg(modulo_add:base)                                  for:for:acc#2.itm                                                    1.4050  5.2650                         
      stockham_dit:core/reg(for:for:a:acc.psp)                                slc(for:for:a:mux#77.rgt)(8-2).itm                                   3.7600  2.9100                         
      stockham_dit:core/reg(for:for:a:acc.psp)#1                              slc(for:for:a:mux#77.rgt)(1-0).itm                                   3.7600  2.9100                         
      stockham_dit:core/reg(operator&<34,true>#1:and.psp)                     operator&<34,true>#1:slc(operator&<34,true>#1:and.psp.sva#1)(0).itm  4.7800  1.8900                         
      stockham_dit:core/reg(for:for:b:for:for:b:and#13)                       for:for:b:for:for:b:and#13.itm#4                                     2.1600  4.5100                         
      stockham_dit:core/reg(for:for:b:for:for:b:and#12)                       for:for:b:for:for:b:and#12.itm#4                                     2.1600  4.5100                         
      stockham_dit:core/reg(for:for:b:for:for:b:and#11)                       for:for:b:for:for:b:and#11.itm#4                                     2.1600  4.5100                         
      stockham_dit:core/reg(for:for:b:for:for:b:and#10)                       for:for:b:for:for:b:and#10.itm#4                                     2.1600  4.5100                         
      stockham_dit:core/reg(for:for:b:for:for:b:and#9)                        for:for:b:for:for:b:and#9.itm#4                                      2.1600  4.5100                         
      stockham_dit:core/reg(for:for:b:for:for:b:and#8)                        for:for:b:for:for:b:and#8.itm#4                                      2.1600  4.5100                         
      stockham_dit:core/reg(for:for:b:for:for:b:and#7)                        for:for:b:for:for:b:and#7.itm#4                                      1.6100  5.0600                         
      stockham_dit:core/reg(for:for:b:for:for:b:nor#1)                        for:for:b:for:for:b:nor#1.itm#4                                      2.1600  4.5100                         
      stockham_dit:core/reg(for:for:b:for:for:b:and#6)                        for:for:b:for:for:b:and#6.itm#4                                      2.1600  4.5100                         
      stockham_dit:core/reg(for:for:b:for:for:b:and#5)                        for:for:b:for:for:b:and#5.itm#4                                      2.1600  4.5100                         
      stockham_dit:core/reg(for:for:b:for:for:b:and#4)                        for:for:b:for:for:b:and#4.itm#4                                      2.1600  4.5100                         
      stockham_dit:core/reg(for:for:b:for:for:b:and#3)                        for:for:b:for:for:b:and#3.itm#4                                      2.1600  4.5100                         
      stockham_dit:core/reg(for:for:b:for:for:b:and#2)                        for:for:b:for:for:b:and#2.itm#4                                      2.1600  4.5100                         
      stockham_dit:core/reg(for:for:b:for:for:b:and#1)                        for:for:b:for:for:b:and#1.itm#4                                      2.1600  4.5100                         
      stockham_dit:core/reg(for:for:b:for:for:b:and)                          for:for:b:for:for:b:and.itm#4                                        1.6100  5.0600                         
      stockham_dit:core/reg(for:for:b:for:for:b:nor)                          for:for:b:for:for:b:nor.itm#4                                        2.1600  4.5100                         
      stockham_dit:core/reg(for:for:acc.tdx(9:0))                             slc(for:for:mux#16.rgt)(9-3).itm                                     3.7600  2.9100                         
      stockham_dit:core/reg(for:for:acc.tdx(9:0))#1                           slc(for:for:mux#16.rgt)(2-0).itm                                     3.7600  2.9100                         
      stockham_dit:core/reg(for:for:mul)                                      for:for:slc(z.out#3)(9-0).itm                                        1.5025  5.1675                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#10)                       for:for:a:for:for:a:and#10.itm#3                                     3.2100  3.4600                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#8)                        for:for:a:for:for:a:and#8.itm#3                                      3.2100  3.4600                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#7)                        for:for:a:for:for:a:and#7.itm#3                                      2.6600  4.0100                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#3)                        for:for:a:for:for:a:and#3.itm#3                                      3.2100  3.4600                         
      stockham_dit:core/reg(for:for:a:for:for:a:and#1)                        for:for:a:for:for:a:and#1.itm#3                                      3.2100  3.4600                         
      stockham_dit:core/reg(for:for:a:for:for:a:and)                          for:for:a:for:for:a:and.itm#3                                        2.6600  4.0100                         
      stockham_dit:core/reg(mult:z_:mul)                                      z.out#3                                                              1.5025  5.1675                         
      stockham_dit:core/reg(for:for:w:asn#2)                                  twiddle:rsci.q_d                                                     4.2700  2.4000                         
      stockham_dit:core/reg(for:for:acc.tdx#1(9:0))                           for:for:slc(for:for:acc.tdx#1(9:0).sva#1)(9-3).itm                   5.3150  1.3550                         
      stockham_dit:core/reg(for:for:acc.tdx#1(9:0))#1                         for:for:b:slc(for:for:b:acc.tdx(9:0).sva#1)(2-0).itm                 2.7100  3.9600                         
      stockham_dit:core:wait_dp/reg(mult:t:mul:cmp.z.oreg)                    mult:t:slc(mult:t:mul:cmp.z)(63-32).itm                              0.2543  6.4157                         
      stockham_dit                                                            xt:rsc(0)(0).adra                                                    1.6600  5.0100                         
      stockham_dit                                                            xt:rsc(0)(0).da                                                      2.8650  3.8050                         
      stockham_dit                                                            xt:rsc(0)(0).wea                                                     3.5700  3.1000                         
      stockham_dit                                                            xt:rsc(0)(0).adrb                                                    1.6600  5.0100                         
      stockham_dit                                                            xt:rsc(0)(0).db                                                      2.8650  3.8050                         
      stockham_dit                                                            xt:rsc(0)(0).web                                                     3.5700  3.1000                         
      stockham_dit                                                            xt:rsc.triosy(0)(0).lz                                               6.3500  0.3200                         
      stockham_dit                                                            xt:rsc(0)(1).adra                                                    2.1300  4.5400                         
      stockham_dit                                                            xt:rsc(0)(1).da                                                      2.8650  3.8050                         
      stockham_dit                                                            xt:rsc(0)(1).wea                                                     3.5700  3.1000                         
      stockham_dit                                                            xt:rsc(0)(1).adrb                                                    2.1300  4.5400                         
      stockham_dit                                                            xt:rsc(0)(1).db                                                      2.8650  3.8050                         
      stockham_dit                                                            xt:rsc(0)(1).web                                                     3.5700  3.1000                         
      stockham_dit                                                            xt:rsc.triosy(0)(1).lz                                               6.3500  0.3200                         
      stockham_dit                                                            xt:rsc(0)(2).adra                                                    2.1300  4.5400                         
      stockham_dit                                                            xt:rsc(0)(2).da                                                      2.8650  3.8050                         
      stockham_dit                                                            xt:rsc(0)(2).wea                                                     3.5700  3.1000                         
      stockham_dit                                                            xt:rsc(0)(2).adrb                                                    2.1300  4.5400                         
      stockham_dit                                                            xt:rsc(0)(2).db                                                      2.8650  3.8050                         
      stockham_dit                                                            xt:rsc(0)(2).web                                                     3.5700  3.1000                         
      stockham_dit                                                            xt:rsc.triosy(0)(2).lz                                               6.3500  0.3200                         
      stockham_dit                                                            xt:rsc(0)(3).adra                                                    2.1300  4.5400                         
      stockham_dit                                                            xt:rsc(0)(3).da                                                      2.8650  3.8050                         
      stockham_dit                                                            xt:rsc(0)(3).wea                                                     3.5700  3.1000                         
      stockham_dit                                                            xt:rsc(0)(3).adrb                                                    2.1300  4.5400                         
      stockham_dit                                                            xt:rsc(0)(3).db                                                      2.8650  3.8050                         
      stockham_dit                                                            xt:rsc(0)(3).web                                                     3.5700  3.1000                         
      stockham_dit                                                            xt:rsc.triosy(0)(3).lz                                               6.3500  0.3200                         
      stockham_dit                                                            xt:rsc(0)(4).adra                                                    2.1300  4.5400                         
      stockham_dit                                                            xt:rsc(0)(4).da                                                      2.8650  3.8050                         
      stockham_dit                                                            xt:rsc(0)(4).wea                                                     3.5700  3.1000                         
      stockham_dit                                                            xt:rsc(0)(4).adrb                                                    2.1300  4.5400                         
      stockham_dit                                                            xt:rsc(0)(4).db                                                      2.8650  3.8050                         
      stockham_dit                                                            xt:rsc(0)(4).web                                                     3.5700  3.1000                         
      stockham_dit                                                            xt:rsc.triosy(0)(4).lz                                               6.3500  0.3200                         
      stockham_dit                                                            xt:rsc(0)(5).adra                                                    2.1300  4.5400                         
      stockham_dit                                                            xt:rsc(0)(5).da                                                      2.8650  3.8050                         
      stockham_dit                                                            xt:rsc(0)(5).wea                                                     3.5700  3.1000                         
      stockham_dit                                                            xt:rsc(0)(5).adrb                                                    2.1300  4.5400                         
      stockham_dit                                                            xt:rsc(0)(5).db                                                      2.8650  3.8050                         
      stockham_dit                                                            xt:rsc(0)(5).web                                                     3.5700  3.1000                         
      stockham_dit                                                            xt:rsc.triosy(0)(5).lz                                               6.3500  0.3200                         
      stockham_dit                                                            xt:rsc(0)(6).adra                                                    2.1300  4.5400                         
      stockham_dit                                                            xt:rsc(0)(6).da                                                      2.8650  3.8050                         
      stockham_dit                                                            xt:rsc(0)(6).wea                                                     3.5700  3.1000                         
      stockham_dit                                                            xt:rsc(0)(6).adrb                                                    2.1300  4.5400                         
      stockham_dit                                                            xt:rsc(0)(6).db                                                      2.8650  3.8050                         
      stockham_dit                                                            xt:rsc(0)(6).web                                                     3.5700  3.1000                         
      stockham_dit                                                            xt:rsc.triosy(0)(6).lz                                               6.3500  0.3200                         
      stockham_dit                                                            xt:rsc(0)(7).adra                                                    2.1300  4.5400                         
      stockham_dit                                                            xt:rsc(0)(7).da                                                      2.8650  3.8050                         
      stockham_dit                                                            xt:rsc(0)(7).wea                                                     3.5700  3.1000                         
      stockham_dit                                                            xt:rsc(0)(7).adrb                                                    2.1300  4.5400                         
      stockham_dit                                                            xt:rsc(0)(7).db                                                      2.8650  3.8050                         
      stockham_dit                                                            xt:rsc(0)(7).web                                                     3.5700  3.1000                         
      stockham_dit                                                            xt:rsc.triosy(0)(7).lz                                               6.3500  0.3200                         
      stockham_dit                                                            p:rsc.triosy.lz                                                      6.3500  0.3200                         
      stockham_dit                                                            twiddle:rsc.radr                                                     1.2800  5.3900                         
      stockham_dit                                                            twiddle:rsc.triosy.lz                                                6.3500  0.3200                         
      stockham_dit                                                            twiddle_h:rsc.radr                                                   1.2800  5.3900                         
      stockham_dit                                                            twiddle_h:rsc.triosy.lz                                              6.3500  0.3200                         
      
  Operator Bitwidth Summary
    Operation Size (bits) Count 
    --------- ----------- -----
    add                         
    -                   9     2 
    -                   4     2 
    -                  33     1 
    -                  32     4 
    -                  10     5 
    and                         
    -                   9     4 
    -                   4     1 
    -                   1   227 
    lshift                      
    -                  10     1 
    mul                         
    -                  64     1 
    -                  32     2 
    mux                         
    -                   9     1 
    -                   7    30 
    -                   4     1 
    -                  32    25 
    -                   3     1 
    -                   2     1 
    -                   1    58 
    mux1h                       
    -                   7     1 
    -                  32     3 
    -                   1     3 
    nand                        
    -                   1    17 
    nor                         
    -                   1    90 
    not                         
    -                   9     1 
    -                  32     6 
    -                   1   229 
    or                          
    -                   1   165 
    read_port                   
    -                  32     1 
    read_ram                    
    -                  32     8 
    read_sync                   
    -                   0    11 
    reg                         
    -                   9     2 
    -                   7     8 
    -                   4     2 
    -                  32    40 
    -                   3     8 
    -                   2     3 
    -                  10     1 
    -                   1    91 
    rshift                      
    -                   9     1 
    xnor                        
    -                   1     1 
    xor                         
    -                   1     1 
    
  End of Report
