#s(hash-table test equal data
	      (("ieee" :file "../files/common/hierarchy.vhd" :line 22)
	       (:desc "library ieee;" :col 8)
	       ("xil_defaultlib" :file "../files/common/hierarchy.vhd" :line 23)
	       (:desc "library xil_defaultlib;" :col 8)
	       ("ieee" :file "../files/common/hierarchy.vhd" :line 24)
	       (:desc "use ieee.std_logic_1164.all;" :col 4)
	       ("std_logic_1164" :file "../files/common/hierarchy.vhd" :line 24)
	       (:desc "use ieee.std_logic_1164.all;" :col 9)
	       ("ieee" :file "../files/common/hierarchy.vhd" :line 25)
	       (:desc "use ieee.numeric_std.all;" :col 4)
	       ("numeric_std" :file "../files/common/hierarchy.vhd" :line 25)
	       (:desc "use ieee.numeric_std.all;" :col 9)
	       ("xil_defaultlib" :file "../files/common/hierarchy.vhd" :line 26)
	       (:desc "use xil_defaultlib.global.all;" :col 4)
	       ("global" :file "../files/common/hierarchy.vhd" :line 26)
	       (:desc "use xil_defaultlib.global.all;" :col 19)
	       ("xil_defaultlib" :file "../files/common/hierarchy.vhd" :line 27)
	       (:desc "use xil_defaultlib.input_buffer_types.all;" :col 4)
	       ("input_buffer_types" :file "../files/common/hierarchy.vhd" :line 27)
	       (:desc "use xil_defaultlib.input_buffer_types.all;" :col 19)
	       ("axi_if_converter" :file "../files/common/hierarchy.vhd" :line 29)
	       (:desc "entity axi_if_converter is" :col 7)
	       ("clk" :file "../files/common/hierarchy.vhd" :line 33)
	       (:desc "        clk        : in std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 33)
	       (:desc "        clk        : in std_logic;" :col 24)
	       ("resetn" :file "../files/common/hierarchy.vhd" :line 34)
	       (:desc "        resetn     : in std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 34)
	       (:desc "        resetn     : in std_logic;" :col 24)
	       ("clk_fs_ext" :file "../files/common/hierarchy.vhd" :line 35)
	       (:desc "        clk_fs_ext : in std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 35)
	       (:desc "        clk_fs_ext : in std_logic;" :col 24)
	       ("s_axi_aclk" :file "../files/common/hierarchy.vhd" :line 38)
	       (:desc "        s_axi_aclk    : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 38)
	       (:desc "        s_axi_aclk    : in  std_logic;" :col 28)
	       ("s_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 39)
	       (:desc "        s_axi_aresetn : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 39)
	       (:desc "        s_axi_aresetn : in  std_logic;" :col 28)
	       ("s_axi_awaddr" :file "../files/common/hierarchy.vhd" :line 40)
	       (:desc "        s_axi_awaddr  : in  std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 40)
	       (:desc "        s_axi_awaddr  : in  std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);" :col 28)
	       ("C_S_AXI_ADDR_WIDTH" :file "../files/common/hierarchy.vhd" :line 40)
	       (:desc "        s_axi_awaddr  : in  std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);" :col 45)
	       ("s_axi_awprot" :file "../files/common/hierarchy.vhd" :line 41)
	       (:desc "        s_axi_awprot  : in  std_logic_vector(2 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 41)
	       (:desc "        s_axi_awprot  : in  std_logic_vector(2 downto 0);" :col 28)
	       ("s_axi_awvalid" :file "../files/common/hierarchy.vhd" :line 42)
	       (:desc "        s_axi_awvalid : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 42)
	       (:desc "        s_axi_awvalid : in  std_logic;" :col 28)
	       ("s_axi_awready" :file "../files/common/hierarchy.vhd" :line 43)
	       (:desc "        s_axi_awready : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 43)
	       (:desc "        s_axi_awready : out std_logic;" :col 28)
	       ("s_axi_wdata" :file "../files/common/hierarchy.vhd" :line 44)
	       (:desc "        s_axi_wdata   : in  std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 44)
	       (:desc "        s_axi_wdata   : in  std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 28)
	       ("C_S_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 44)
	       (:desc "        s_axi_wdata   : in  std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 45)
	       ("s_axi_wstrb" :file "../files/common/hierarchy.vhd" :line 45)
	       (:desc "        s_axi_wstrb   : in  std_logic_vector((C_S_AXI_DATA_WIDTH/8)-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 45)
	       (:desc "        s_axi_wstrb   : in  std_logic_vector((C_S_AXI_DATA_WIDTH/8)-1 downto 0);" :col 28)
	       ("C_S_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 45)
	       (:desc "        s_axi_wstrb   : in  std_logic_vector((C_S_AXI_DATA_WIDTH/8)-1 downto 0);" :col 46)
	       ("s_axi_wvalid" :file "../files/common/hierarchy.vhd" :line 46)
	       (:desc "        s_axi_wvalid  : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 46)
	       (:desc "        s_axi_wvalid  : in  std_logic;" :col 28)
	       ("s_axi_wready" :file "../files/common/hierarchy.vhd" :line 47)
	       (:desc "        s_axi_wready  : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 47)
	       (:desc "        s_axi_wready  : out std_logic;" :col 28)
	       ("s_axi_bresp" :file "../files/common/hierarchy.vhd" :line 48)
	       (:desc "        s_axi_bresp   : out std_logic_vector(1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 48)
	       (:desc "        s_axi_bresp   : out std_logic_vector(1 downto 0);" :col 28)
	       ("s_axi_bvalid" :file "../files/common/hierarchy.vhd" :line 49)
	       (:desc "        s_axi_bvalid  : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 49)
	       (:desc "        s_axi_bvalid  : out std_logic;" :col 28)
	       ("s_axi_bready" :file "../files/common/hierarchy.vhd" :line 50)
	       (:desc "        s_axi_bready  : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 50)
	       (:desc "        s_axi_bready  : in  std_logic;" :col 28)
	       ("s_axi_araddr" :file "../files/common/hierarchy.vhd" :line 51)
	       (:desc "        s_axi_araddr  : in  std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 51)
	       (:desc "        s_axi_araddr  : in  std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);" :col 28)
	       ("C_S_AXI_ADDR_WIDTH" :file "../files/common/hierarchy.vhd" :line 51)
	       (:desc "        s_axi_araddr  : in  std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);" :col 45)
	       ("s_axi_arprot" :file "../files/common/hierarchy.vhd" :line 52)
	       (:desc "        s_axi_arprot  : in  std_logic_vector(2 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 52)
	       (:desc "        s_axi_arprot  : in  std_logic_vector(2 downto 0);" :col 28)
	       ("s_axi_arvalid" :file "../files/common/hierarchy.vhd" :line 53)
	       (:desc "        s_axi_arvalid : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 53)
	       (:desc "        s_axi_arvalid : in  std_logic;" :col 28)
	       ("s_axi_arready" :file "../files/common/hierarchy.vhd" :line 54)
	       (:desc "        s_axi_arready : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 54)
	       (:desc "        s_axi_arready : out std_logic;" :col 28)
	       ("s_axi_rdata" :file "../files/common/hierarchy.vhd" :line 55)
	       (:desc "        s_axi_rdata   : out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 55)
	       (:desc "        s_axi_rdata   : out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 28)
	       ("C_S_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 55)
	       (:desc "        s_axi_rdata   : out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 45)
	       ("s_axi_rresp" :file "../files/common/hierarchy.vhd" :line 56)
	       (:desc "        s_axi_rresp   : out std_logic_vector(1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 56)
	       (:desc "        s_axi_rresp   : out std_logic_vector(1 downto 0);" :col 28)
	       ("s_axi_rvalid" :file "../files/common/hierarchy.vhd" :line 57)
	       (:desc "        s_axi_rvalid  : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 57)
	       (:desc "        s_axi_rvalid  : out std_logic;" :col 28)
	       ("s_axi_rready" :file "../files/common/hierarchy.vhd" :line 58)
	       (:desc "        s_axi_rready  : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 58)
	       (:desc "        s_axi_rready  : in  std_logic;" :col 28)
	       ("s_axis_lch_aclk" :file "../files/common/hierarchy.vhd" :line 61)
	       (:desc "        s_axis_lch_aclk    : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 61)
	       (:desc "        s_axis_lch_aclk    : in  std_logic;" :col 33)
	       ("s_axis_lch_aresetn" :file "../files/common/hierarchy.vhd" :line 62)
	       (:desc "        s_axis_lch_aresetn : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 62)
	       (:desc "        s_axis_lch_aresetn : in  std_logic;" :col 33)
	       ("s_axis_lch_tdata" :file "../files/common/hierarchy.vhd" :line 63)
	       (:desc "        s_axis_lch_tdata   : in  std_logic_vector(63 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 63)
	       (:desc "        s_axis_lch_tdata   : in  std_logic_vector(63 downto 0);" :col 33)
	       ("s_axis_lch_tvalid" :file "../files/common/hierarchy.vhd" :line 64)
	       (:desc "        s_axis_lch_tvalid  : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 64)
	       (:desc "        s_axis_lch_tvalid  : in  std_logic;" :col 33)
	       ("s_axis_lch_tkeep" :file "../files/common/hierarchy.vhd" :line 65)
	       (:desc "        s_axis_lch_tkeep   : in  std_logic_vector(7 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 65)
	       (:desc "        s_axis_lch_tkeep   : in  std_logic_vector(7 downto 0);" :col 33)
	       ("s_axis_lch_tlast" :file "../files/common/hierarchy.vhd" :line 66)
	       (:desc "        s_axis_lch_tlast   : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 66)
	       (:desc "        s_axis_lch_tlast   : in  std_logic;" :col 33)
	       ("s_axis_lch_tready" :file "../files/common/hierarchy.vhd" :line 67)
	       (:desc "        s_axis_lch_tready  : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 67)
	       (:desc "        s_axis_lch_tready  : out std_logic;" :col 33)
	       ("s_axis_rch_aclk" :file "../files/common/hierarchy.vhd" :line 69)
	       (:desc "        s_axis_rch_aclk    : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 69)
	       (:desc "        s_axis_rch_aclk    : in  std_logic;" :col 33)
	       ("s_axis_rch_aresetn" :file "../files/common/hierarchy.vhd" :line 70)
	       (:desc "        s_axis_rch_aresetn : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 70)
	       (:desc "        s_axis_rch_aresetn : in  std_logic;" :col 33)
	       ("s_axis_rch_tdata" :file "../files/common/hierarchy.vhd" :line 71)
	       (:desc "        s_axis_rch_tdata   : in  std_logic_vector(63 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 71)
	       (:desc "        s_axis_rch_tdata   : in  std_logic_vector(63 downto 0);" :col 33)
	       ("s_axis_rch_tvalid" :file "../files/common/hierarchy.vhd" :line 72)
	       (:desc "        s_axis_rch_tvalid  : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 72)
	       (:desc "        s_axis_rch_tvalid  : in  std_logic;" :col 33)
	       ("s_axis_rch_tkeep" :file "../files/common/hierarchy.vhd" :line 73)
	       (:desc "        s_axis_rch_tkeep   : in  std_logic_vector(7 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 73)
	       (:desc "        s_axis_rch_tkeep   : in  std_logic_vector(7 downto 0);" :col 33)
	       ("s_axis_rch_tlast" :file "../files/common/hierarchy.vhd" :line 74)
	       (:desc "        s_axis_rch_tlast   : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 74)
	       (:desc "        s_axis_rch_tlast   : in  std_logic;" :col 33)
	       ("s_axis_rch_tready" :file "../files/common/hierarchy.vhd" :line 75)
	       (:desc "        s_axis_rch_tready  : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 75)
	       (:desc "        s_axis_rch_tready  : out std_logic;" :col 33)
	       ("m_axis_lch_aclk" :file "../files/common/hierarchy.vhd" :line 78)
	       (:desc "        m_axis_lch_aclk    : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 78)
	       (:desc "        m_axis_lch_aclk    : in  std_logic;" :col 33)
	       ("m_axis_lch_aresetn" :file "../files/common/hierarchy.vhd" :line 79)
	       (:desc "        m_axis_lch_aresetn : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 79)
	       (:desc "        m_axis_lch_aresetn : in  std_logic;" :col 33)
	       ("m_axis_lch_tdata" :file "../files/common/hierarchy.vhd" :line 80)
	       (:desc "        m_axis_lch_tdata   : out std_logic_vector(63 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 80)
	       (:desc "        m_axis_lch_tdata   : out std_logic_vector(63 downto 0);" :col 33)
	       ("m_axis_lch_tvalid" :file "../files/common/hierarchy.vhd" :line 81)
	       (:desc "        m_axis_lch_tvalid  : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 81)
	       (:desc "        m_axis_lch_tvalid  : out std_logic;" :col 33)
	       ("m_axis_lch_tkeep" :file "../files/common/hierarchy.vhd" :line 82)
	       (:desc "        m_axis_lch_tkeep   : out std_logic_vector(7 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 82)
	       (:desc "        m_axis_lch_tkeep   : out std_logic_vector(7 downto 0);" :col 33)
	       ("m_axis_lch_tlast" :file "../files/common/hierarchy.vhd" :line 83)
	       (:desc "        m_axis_lch_tlast   : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 83)
	       (:desc "        m_axis_lch_tlast   : out std_logic;" :col 33)
	       ("m_axis_lch_tready" :file "../files/common/hierarchy.vhd" :line 84)
	       (:desc "        m_axis_lch_tready  : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 84)
	       (:desc "        m_axis_lch_tready  : in  std_logic;" :col 33)
	       ("m_axis_lch_tdest" :file "../files/common/hierarchy.vhd" :line 85)
	       (:desc "        m_axis_lch_tdest   : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 85)
	       (:desc "        m_axis_lch_tdest   : out std_logic;" :col 33)
	       ("m_axis_rch_aclk" :file "../files/common/hierarchy.vhd" :line 87)
	       (:desc "        m_axis_rch_aclk    : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 87)
	       (:desc "        m_axis_rch_aclk    : in  std_logic;" :col 33)
	       ("m_axis_rch_aresetn" :file "../files/common/hierarchy.vhd" :line 88)
	       (:desc "        m_axis_rch_aresetn : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 88)
	       (:desc "        m_axis_rch_aresetn : in  std_logic;" :col 33)
	       ("m_axis_rch_tdata" :file "../files/common/hierarchy.vhd" :line 89)
	       (:desc "        m_axis_rch_tdata   : out std_logic_vector(63 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 89)
	       (:desc "        m_axis_rch_tdata   : out std_logic_vector(63 downto 0);" :col 33)
	       ("m_axis_rch_tvalid" :file "../files/common/hierarchy.vhd" :line 90)
	       (:desc "        m_axis_rch_tvalid  : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 90)
	       (:desc "        m_axis_rch_tvalid  : out std_logic;" :col 33)
	       ("m_axis_rch_tkeep" :file "../files/common/hierarchy.vhd" :line 91)
	       (:desc "        m_axis_rch_tkeep   : out std_logic_vector(7 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 91)
	       (:desc "        m_axis_rch_tkeep   : out std_logic_vector(7 downto 0);" :col 33)
	       ("m_axis_rch_tlast" :file "../files/common/hierarchy.vhd" :line 92)
	       (:desc "        m_axis_rch_tlast   : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 92)
	       (:desc "        m_axis_rch_tlast   : out std_logic;" :col 33)
	       ("m_axis_rch_tready" :file "../files/common/hierarchy.vhd" :line 93)
	       (:desc "        m_axis_rch_tready  : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 93)
	       (:desc "        m_axis_rch_tready  : in  std_logic;" :col 33)
	       ("m_axis_rch_tdest" :file "../files/common/hierarchy.vhd" :line 94)
	       (:desc "        m_axis_rch_tdest   : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 94)
	       (:desc "        m_axis_rch_tdest   : out std_logic;" :col 33)
	       ("m_axi_lch_aclk" :file "../files/common/hierarchy.vhd" :line 97)
	       (:desc "        m_axi_lch_aclk    : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 97)
	       (:desc "        m_axi_lch_aclk    : in  std_logic;" :col 32)
	       ("m_axi_lch_aresetn" :file "../files/common/hierarchy.vhd" :line 98)
	       (:desc "        m_axi_lch_aresetn : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 98)
	       (:desc "        m_axi_lch_aresetn : in  std_logic;" :col 32)
	       ("m_axi_lch_awid" :file "../files/common/hierarchy.vhd" :line 99)
	       (:desc "        m_axi_lch_awid    : out std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 99)
	       (:desc "        m_axi_lch_awid    : out std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 32)
	       ("C_M_AXI_ID_WIDTH" :file "../files/common/hierarchy.vhd" :line 99)
	       (:desc "        m_axi_lch_awid    : out std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 49)
	       ("m_axi_lch_awaddr" :file "../files/common/hierarchy.vhd" :line 100)
	       (:desc "        m_axi_lch_awaddr  : out std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 100)
	       (:desc "        m_axi_lch_awaddr  : out std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 32)
	       ("C_M_AXI_ADDR_WIDTH" :file "../files/common/hierarchy.vhd" :line 100)
	       (:desc "        m_axi_lch_awaddr  : out std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 49)
	       ("m_axi_lch_awlen" :file "../files/common/hierarchy.vhd" :line 101)
	       (:desc "        m_axi_lch_awlen   : out std_logic_vector(7 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 101)
	       (:desc "        m_axi_lch_awlen   : out std_logic_vector(7 downto 0);" :col 32)
	       ("m_axi_lch_awsize" :file "../files/common/hierarchy.vhd" :line 102)
	       (:desc "        m_axi_lch_awsize  : out std_logic_vector(2 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 102)
	       (:desc "        m_axi_lch_awsize  : out std_logic_vector(2 downto 0);" :col 32)
	       ("m_axi_lch_awburst" :file "../files/common/hierarchy.vhd" :line 103)
	       (:desc "        m_axi_lch_awburst : out std_logic_vector(1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 103)
	       (:desc "        m_axi_lch_awburst : out std_logic_vector(1 downto 0);" :col 32)
	       ("m_axi_lch_awlock" :file "../files/common/hierarchy.vhd" :line 104)
	       (:desc "        m_axi_lch_awlock  : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 104)
	       (:desc "        m_axi_lch_awlock  : out std_logic;" :col 32)
	       ("m_axi_lch_awcache" :file "../files/common/hierarchy.vhd" :line 105)
	       (:desc "        m_axi_lch_awcache : out std_logic_vector(3 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 105)
	       (:desc "        m_axi_lch_awcache : out std_logic_vector(3 downto 0);" :col 32)
	       ("m_axi_lch_awprot" :file "../files/common/hierarchy.vhd" :line 106)
	       (:desc "        m_axi_lch_awprot  : out std_logic_vector(2 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 106)
	       (:desc "        m_axi_lch_awprot  : out std_logic_vector(2 downto 0);" :col 32)
	       ("m_axi_lch_awqos" :file "../files/common/hierarchy.vhd" :line 107)
	       (:desc "        m_axi_lch_awqos   : out std_logic_vector(3 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 107)
	       (:desc "        m_axi_lch_awqos   : out std_logic_vector(3 downto 0);" :col 32)
	       ("m_axi_lch_awuser" :file "../files/common/hierarchy.vhd" :line 108)
	       (:desc "        m_axi_lch_awuser  : out std_logic_vector(C_M_AXI_AWUSER_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 108)
	       (:desc "        m_axi_lch_awuser  : out std_logic_vector(C_M_AXI_AWUSER_WIDTH-1 downto 0);" :col 32)
	       ("C_M_AXI_AWUSER_WIDTH" :file "../files/common/hierarchy.vhd" :line 108)
	       (:desc "        m_axi_lch_awuser  : out std_logic_vector(C_M_AXI_AWUSER_WIDTH-1 downto 0);" :col 49)
	       ("m_axi_lch_awvalid" :file "../files/common/hierarchy.vhd" :line 109)
	       (:desc "        m_axi_lch_awvalid : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 109)
	       (:desc "        m_axi_lch_awvalid : out std_logic;" :col 32)
	       ("m_axi_lch_awready" :file "../files/common/hierarchy.vhd" :line 110)
	       (:desc "        m_axi_lch_awready : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 110)
	       (:desc "        m_axi_lch_awready : in  std_logic;" :col 32)
	       ("m_axi_lch_wdata" :file "../files/common/hierarchy.vhd" :line 111)
	       (:desc "        m_axi_lch_wdata   : out std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 111)
	       (:desc "        m_axi_lch_wdata   : out std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :col 32)
	       ("C_M_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 111)
	       (:desc "        m_axi_lch_wdata   : out std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :col 49)
	       ("m_axi_lch_wstrb" :file "../files/common/hierarchy.vhd" :line 112)
	       (:desc "        m_axi_lch_wstrb   : out std_logic_vector(C_M_AXI_DATA_WIDTH/8-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 112)
	       (:desc "        m_axi_lch_wstrb   : out std_logic_vector(C_M_AXI_DATA_WIDTH/8-1 downto 0);" :col 32)
	       ("C_M_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 112)
	       (:desc "        m_axi_lch_wstrb   : out std_logic_vector(C_M_AXI_DATA_WIDTH/8-1 downto 0);" :col 49)
	       ("m_axi_lch_wlast" :file "../files/common/hierarchy.vhd" :line 113)
	       (:desc "        m_axi_lch_wlast   : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 113)
	       (:desc "        m_axi_lch_wlast   : out std_logic;" :col 32)
	       ("m_axi_lch_wuser" :file "../files/common/hierarchy.vhd" :line 114)
	       (:desc "        m_axi_lch_wuser   : out std_logic_vector(C_M_AXI_WUSER_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 114)
	       (:desc "        m_axi_lch_wuser   : out std_logic_vector(C_M_AXI_WUSER_WIDTH-1 downto 0);" :col 32)
	       ("C_M_AXI_WUSER_WIDTH" :file "../files/common/hierarchy.vhd" :line 114)
	       (:desc "        m_axi_lch_wuser   : out std_logic_vector(C_M_AXI_WUSER_WIDTH-1 downto 0);" :col 49)
	       ("m_axi_lch_wvalid" :file "../files/common/hierarchy.vhd" :line 115)
	       (:desc "        m_axi_lch_wvalid  : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 115)
	       (:desc "        m_axi_lch_wvalid  : out std_logic;" :col 32)
	       ("m_axi_lch_wready" :file "../files/common/hierarchy.vhd" :line 116)
	       (:desc "        m_axi_lch_wready  : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 116)
	       (:desc "        m_axi_lch_wready  : in  std_logic;" :col 32)
	       ("m_axi_lch_bid" :file "../files/common/hierarchy.vhd" :line 117)
	       (:desc "        m_axi_lch_bid     : in  std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 117)
	       (:desc "        m_axi_lch_bid     : in  std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 32)
	       ("C_M_AXI_ID_WIDTH" :file "../files/common/hierarchy.vhd" :line 117)
	       (:desc "        m_axi_lch_bid     : in  std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 49)
	       ("m_axi_lch_bresp" :file "../files/common/hierarchy.vhd" :line 118)
	       (:desc "        m_axi_lch_bresp   : in  std_logic_vector(1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 118)
	       (:desc "        m_axi_lch_bresp   : in  std_logic_vector(1 downto 0);" :col 32)
	       ("m_axi_lch_buser" :file "../files/common/hierarchy.vhd" :line 119)
	       (:desc "        m_axi_lch_buser   : in  std_logic_vector(C_M_AXI_BUSER_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 119)
	       (:desc "        m_axi_lch_buser   : in  std_logic_vector(C_M_AXI_BUSER_WIDTH-1 downto 0);" :col 32)
	       ("C_M_AXI_BUSER_WIDTH" :file "../files/common/hierarchy.vhd" :line 119)
	       (:desc "        m_axi_lch_buser   : in  std_logic_vector(C_M_AXI_BUSER_WIDTH-1 downto 0);" :col 49)
	       ("m_axi_lch_bvalid" :file "../files/common/hierarchy.vhd" :line 120)
	       (:desc "        m_axi_lch_bvalid  : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 120)
	       (:desc "        m_axi_lch_bvalid  : in  std_logic;" :col 32)
	       ("m_axi_lch_bready" :file "../files/common/hierarchy.vhd" :line 121)
	       (:desc "        m_axi_lch_bready  : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 121)
	       (:desc "        m_axi_lch_bready  : out std_logic;" :col 32)
	       ("m_axi_lch_arid" :file "../files/common/hierarchy.vhd" :line 122)
	       (:desc "        m_axi_lch_arid    : out std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 122)
	       (:desc "        m_axi_lch_arid    : out std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 32)
	       ("C_M_AXI_ID_WIDTH" :file "../files/common/hierarchy.vhd" :line 122)
	       (:desc "        m_axi_lch_arid    : out std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 49)
	       ("m_axi_lch_araddr" :file "../files/common/hierarchy.vhd" :line 123)
	       (:desc "        m_axi_lch_araddr  : out std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 123)
	       (:desc "        m_axi_lch_araddr  : out std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 32)
	       ("C_M_AXI_ADDR_WIDTH" :file "../files/common/hierarchy.vhd" :line 123)
	       (:desc "        m_axi_lch_araddr  : out std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 49)
	       ("m_axi_lch_arlen" :file "../files/common/hierarchy.vhd" :line 124)
	       (:desc "        m_axi_lch_arlen   : out std_logic_vector(7 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 124)
	       (:desc "        m_axi_lch_arlen   : out std_logic_vector(7 downto 0);" :col 32)
	       ("m_axi_lch_arsize" :file "../files/common/hierarchy.vhd" :line 125)
	       (:desc "        m_axi_lch_arsize  : out std_logic_vector(2 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 125)
	       (:desc "        m_axi_lch_arsize  : out std_logic_vector(2 downto 0);" :col 32)
	       ("m_axi_lch_arburst" :file "../files/common/hierarchy.vhd" :line 126)
	       (:desc "        m_axi_lch_arburst : out std_logic_vector(1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 126)
	       (:desc "        m_axi_lch_arburst : out std_logic_vector(1 downto 0);" :col 32)
	       ("m_axi_lch_arlock" :file "../files/common/hierarchy.vhd" :line 127)
	       (:desc "        m_axi_lch_arlock  : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 127)
	       (:desc "        m_axi_lch_arlock  : out std_logic;" :col 32)
	       ("m_axi_lch_arcache" :file "../files/common/hierarchy.vhd" :line 128)
	       (:desc "        m_axi_lch_arcache : out std_logic_vector(3 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 128)
	       (:desc "        m_axi_lch_arcache : out std_logic_vector(3 downto 0);" :col 32)
	       ("m_axi_lch_arprot" :file "../files/common/hierarchy.vhd" :line 129)
	       (:desc "        m_axi_lch_arprot  : out std_logic_vector(2 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 129)
	       (:desc "        m_axi_lch_arprot  : out std_logic_vector(2 downto 0);" :col 32)
	       ("m_axi_lch_arqos" :file "../files/common/hierarchy.vhd" :line 130)
	       (:desc "        m_axi_lch_arqos   : out std_logic_vector(3 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 130)
	       (:desc "        m_axi_lch_arqos   : out std_logic_vector(3 downto 0);" :col 32)
	       ("m_axi_lch_aruser" :file "../files/common/hierarchy.vhd" :line 131)
	       (:desc "        m_axi_lch_aruser  : out std_logic_vector(C_M_AXI_ARUSER_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 131)
	       (:desc "        m_axi_lch_aruser  : out std_logic_vector(C_M_AXI_ARUSER_WIDTH-1 downto 0);" :col 32)
	       ("C_M_AXI_ARUSER_WIDTH" :file "../files/common/hierarchy.vhd" :line 131)
	       (:desc "        m_axi_lch_aruser  : out std_logic_vector(C_M_AXI_ARUSER_WIDTH-1 downto 0);" :col 49)
	       ("m_axi_lch_arvalid" :file "../files/common/hierarchy.vhd" :line 132)
	       (:desc "        m_axi_lch_arvalid : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 132)
	       (:desc "        m_axi_lch_arvalid : out std_logic;" :col 32)
	       ("m_axi_lch_arready" :file "../files/common/hierarchy.vhd" :line 133)
	       (:desc "        m_axi_lch_arready : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 133)
	       (:desc "        m_axi_lch_arready : in  std_logic;" :col 32)
	       ("m_axi_lch_rid" :file "../files/common/hierarchy.vhd" :line 134)
	       (:desc "        m_axi_lch_rid     : in  std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 134)
	       (:desc "        m_axi_lch_rid     : in  std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 32)
	       ("C_M_AXI_ID_WIDTH" :file "../files/common/hierarchy.vhd" :line 134)
	       (:desc "        m_axi_lch_rid     : in  std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 49)
	       ("m_axi_lch_rdata" :file "../files/common/hierarchy.vhd" :line 135)
	       (:desc "        m_axi_lch_rdata   : in  std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 135)
	       (:desc "        m_axi_lch_rdata   : in  std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :col 32)
	       ("C_M_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 135)
	       (:desc "        m_axi_lch_rdata   : in  std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :col 49)
	       ("m_axi_lch_rresp" :file "../files/common/hierarchy.vhd" :line 136)
	       (:desc "        m_axi_lch_rresp   : in  std_logic_vector(1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 136)
	       (:desc "        m_axi_lch_rresp   : in  std_logic_vector(1 downto 0);" :col 32)
	       ("m_axi_lch_rlast" :file "../files/common/hierarchy.vhd" :line 137)
	       (:desc "        m_axi_lch_rlast   : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 137)
	       (:desc "        m_axi_lch_rlast   : in  std_logic;" :col 32)
	       ("m_axi_lch_ruser" :file "../files/common/hierarchy.vhd" :line 138)
	       (:desc "        m_axi_lch_ruser   : in  std_logic_vector(C_M_AXI_RUSER_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 138)
	       (:desc "        m_axi_lch_ruser   : in  std_logic_vector(C_M_AXI_RUSER_WIDTH-1 downto 0);" :col 32)
	       ("C_M_AXI_RUSER_WIDTH" :file "../files/common/hierarchy.vhd" :line 138)
	       (:desc "        m_axi_lch_ruser   : in  std_logic_vector(C_M_AXI_RUSER_WIDTH-1 downto 0);" :col 49)
	       ("m_axi_lch_rvalid" :file "../files/common/hierarchy.vhd" :line 139)
	       (:desc "        m_axi_lch_rvalid  : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 139)
	       (:desc "        m_axi_lch_rvalid  : in  std_logic;" :col 32)
	       ("m_axi_lch_rready" :file "../files/common/hierarchy.vhd" :line 140)
	       (:desc "        m_axi_lch_rready  : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 140)
	       (:desc "        m_axi_lch_rready  : out std_logic;" :col 32)
	       ("m_axi_rch_aclk" :file "../files/common/hierarchy.vhd" :line 142)
	       (:desc "        m_axi_rch_aclk    : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 142)
	       (:desc "        m_axi_rch_aclk    : in  std_logic;" :col 32)
	       ("m_axi_rch_aresetn" :file "../files/common/hierarchy.vhd" :line 143)
	       (:desc "        m_axi_rch_aresetn : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 143)
	       (:desc "        m_axi_rch_aresetn : in  std_logic;" :col 32)
	       ("m_axi_rch_awid" :file "../files/common/hierarchy.vhd" :line 144)
	       (:desc "        m_axi_rch_awid    : out std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 144)
	       (:desc "        m_axi_rch_awid    : out std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 32)
	       ("C_M_AXI_ID_WIDTH" :file "../files/common/hierarchy.vhd" :line 144)
	       (:desc "        m_axi_rch_awid    : out std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 49)
	       ("m_axi_rch_awaddr" :file "../files/common/hierarchy.vhd" :line 145)
	       (:desc "        m_axi_rch_awaddr  : out std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 145)
	       (:desc "        m_axi_rch_awaddr  : out std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 32)
	       ("C_M_AXI_ADDR_WIDTH" :file "../files/common/hierarchy.vhd" :line 145)
	       (:desc "        m_axi_rch_awaddr  : out std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 49)
	       ("m_axi_rch_awlen" :file "../files/common/hierarchy.vhd" :line 146)
	       (:desc "        m_axi_rch_awlen   : out std_logic_vector(7 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 146)
	       (:desc "        m_axi_rch_awlen   : out std_logic_vector(7 downto 0);" :col 32)
	       ("m_axi_rch_awsize" :file "../files/common/hierarchy.vhd" :line 147)
	       (:desc "        m_axi_rch_awsize  : out std_logic_vector(2 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 147)
	       (:desc "        m_axi_rch_awsize  : out std_logic_vector(2 downto 0);" :col 32)
	       ("m_axi_rch_awburst" :file "../files/common/hierarchy.vhd" :line 148)
	       (:desc "        m_axi_rch_awburst : out std_logic_vector(1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 148)
	       (:desc "        m_axi_rch_awburst : out std_logic_vector(1 downto 0);" :col 32)
	       ("m_axi_rch_awlock" :file "../files/common/hierarchy.vhd" :line 149)
	       (:desc "        m_axi_rch_awlock  : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 149)
	       (:desc "        m_axi_rch_awlock  : out std_logic;" :col 32)
	       ("m_axi_rch_awcache" :file "../files/common/hierarchy.vhd" :line 150)
	       (:desc "        m_axi_rch_awcache : out std_logic_vector(3 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 150)
	       (:desc "        m_axi_rch_awcache : out std_logic_vector(3 downto 0);" :col 32)
	       ("m_axi_rch_awprot" :file "../files/common/hierarchy.vhd" :line 151)
	       (:desc "        m_axi_rch_awprot  : out std_logic_vector(2 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 151)
	       (:desc "        m_axi_rch_awprot  : out std_logic_vector(2 downto 0);" :col 32)
	       ("m_axi_rch_awqos" :file "../files/common/hierarchy.vhd" :line 152)
	       (:desc "        m_axi_rch_awqos   : out std_logic_vector(3 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 152)
	       (:desc "        m_axi_rch_awqos   : out std_logic_vector(3 downto 0);" :col 32)
	       ("m_axi_rch_awuser" :file "../files/common/hierarchy.vhd" :line 153)
	       (:desc "        m_axi_rch_awuser  : out std_logic_vector(C_M_AXI_AWUSER_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 153)
	       (:desc "        m_axi_rch_awuser  : out std_logic_vector(C_M_AXI_AWUSER_WIDTH-1 downto 0);" :col 32)
	       ("C_M_AXI_AWUSER_WIDTH" :file "../files/common/hierarchy.vhd" :line 153)
	       (:desc "        m_axi_rch_awuser  : out std_logic_vector(C_M_AXI_AWUSER_WIDTH-1 downto 0);" :col 49)
	       ("m_axi_rch_awvalid" :file "../files/common/hierarchy.vhd" :line 154)
	       (:desc "        m_axi_rch_awvalid : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 154)
	       (:desc "        m_axi_rch_awvalid : out std_logic;" :col 32)
	       ("m_axi_rch_awready" :file "../files/common/hierarchy.vhd" :line 155)
	       (:desc "        m_axi_rch_awready : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 155)
	       (:desc "        m_axi_rch_awready : in  std_logic;" :col 32)
	       ("m_axi_rch_wdata" :file "../files/common/hierarchy.vhd" :line 156)
	       (:desc "        m_axi_rch_wdata   : out std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 156)
	       (:desc "        m_axi_rch_wdata   : out std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :col 32)
	       ("C_M_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 156)
	       (:desc "        m_axi_rch_wdata   : out std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :col 49)
	       ("m_axi_rch_wstrb" :file "../files/common/hierarchy.vhd" :line 157)
	       (:desc "        m_axi_rch_wstrb   : out std_logic_vector(C_M_AXI_DATA_WIDTH/8-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 157)
	       (:desc "        m_axi_rch_wstrb   : out std_logic_vector(C_M_AXI_DATA_WIDTH/8-1 downto 0);" :col 32)
	       ("C_M_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 157)
	       (:desc "        m_axi_rch_wstrb   : out std_logic_vector(C_M_AXI_DATA_WIDTH/8-1 downto 0);" :col 49)
	       ("m_axi_rch_wlast" :file "../files/common/hierarchy.vhd" :line 158)
	       (:desc "        m_axi_rch_wlast   : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 158)
	       (:desc "        m_axi_rch_wlast   : out std_logic;" :col 32)
	       ("m_axi_rch_wuser" :file "../files/common/hierarchy.vhd" :line 159)
	       (:desc "        m_axi_rch_wuser   : out std_logic_vector(C_M_AXI_WUSER_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 159)
	       (:desc "        m_axi_rch_wuser   : out std_logic_vector(C_M_AXI_WUSER_WIDTH-1 downto 0);" :col 32)
	       ("C_M_AXI_WUSER_WIDTH" :file "../files/common/hierarchy.vhd" :line 159)
	       (:desc "        m_axi_rch_wuser   : out std_logic_vector(C_M_AXI_WUSER_WIDTH-1 downto 0);" :col 49)
	       ("m_axi_rch_wvalid" :file "../files/common/hierarchy.vhd" :line 160)
	       (:desc "        m_axi_rch_wvalid  : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 160)
	       (:desc "        m_axi_rch_wvalid  : out std_logic;" :col 32)
	       ("m_axi_rch_wready" :file "../files/common/hierarchy.vhd" :line 161)
	       (:desc "        m_axi_rch_wready  : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 161)
	       (:desc "        m_axi_rch_wready  : in  std_logic;" :col 32)
	       ("m_axi_rch_bid" :file "../files/common/hierarchy.vhd" :line 162)
	       (:desc "        m_axi_rch_bid     : in  std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 162)
	       (:desc "        m_axi_rch_bid     : in  std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 32)
	       ("C_M_AXI_ID_WIDTH" :file "../files/common/hierarchy.vhd" :line 162)
	       (:desc "        m_axi_rch_bid     : in  std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 49)
	       ("m_axi_rch_bresp" :file "../files/common/hierarchy.vhd" :line 163)
	       (:desc "        m_axi_rch_bresp   : in  std_logic_vector(1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 163)
	       (:desc "        m_axi_rch_bresp   : in  std_logic_vector(1 downto 0);" :col 32)
	       ("m_axi_rch_buser" :file "../files/common/hierarchy.vhd" :line 164)
	       (:desc "        m_axi_rch_buser   : in  std_logic_vector(C_M_AXI_BUSER_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 164)
	       (:desc "        m_axi_rch_buser   : in  std_logic_vector(C_M_AXI_BUSER_WIDTH-1 downto 0);" :col 32)
	       ("C_M_AXI_BUSER_WIDTH" :file "../files/common/hierarchy.vhd" :line 164)
	       (:desc "        m_axi_rch_buser   : in  std_logic_vector(C_M_AXI_BUSER_WIDTH-1 downto 0);" :col 49)
	       ("m_axi_rch_bvalid" :file "../files/common/hierarchy.vhd" :line 165)
	       (:desc "        m_axi_rch_bvalid  : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 165)
	       (:desc "        m_axi_rch_bvalid  : in  std_logic;" :col 32)
	       ("m_axi_rch_bready" :file "../files/common/hierarchy.vhd" :line 166)
	       (:desc "        m_axi_rch_bready  : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 166)
	       (:desc "        m_axi_rch_bready  : out std_logic;" :col 32)
	       ("m_axi_rch_arid" :file "../files/common/hierarchy.vhd" :line 167)
	       (:desc "        m_axi_rch_arid    : out std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 167)
	       (:desc "        m_axi_rch_arid    : out std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 32)
	       ("C_M_AXI_ID_WIDTH" :file "../files/common/hierarchy.vhd" :line 167)
	       (:desc "        m_axi_rch_arid    : out std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 49)
	       ("m_axi_rch_araddr" :file "../files/common/hierarchy.vhd" :line 168)
	       (:desc "        m_axi_rch_araddr  : out std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 168)
	       (:desc "        m_axi_rch_araddr  : out std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 32)
	       ("C_M_AXI_ADDR_WIDTH" :file "../files/common/hierarchy.vhd" :line 168)
	       (:desc "        m_axi_rch_araddr  : out std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 49)
	       ("m_axi_rch_arlen" :file "../files/common/hierarchy.vhd" :line 169)
	       (:desc "        m_axi_rch_arlen   : out std_logic_vector(7 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 169)
	       (:desc "        m_axi_rch_arlen   : out std_logic_vector(7 downto 0);" :col 32)
	       ("m_axi_rch_arsize" :file "../files/common/hierarchy.vhd" :line 170)
	       (:desc "        m_axi_rch_arsize  : out std_logic_vector(2 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 170)
	       (:desc "        m_axi_rch_arsize  : out std_logic_vector(2 downto 0);" :col 32)
	       ("m_axi_rch_arburst" :file "../files/common/hierarchy.vhd" :line 171)
	       (:desc "        m_axi_rch_arburst : out std_logic_vector(1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 171)
	       (:desc "        m_axi_rch_arburst : out std_logic_vector(1 downto 0);" :col 32)
	       ("m_axi_rch_arlock" :file "../files/common/hierarchy.vhd" :line 172)
	       (:desc "        m_axi_rch_arlock  : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 172)
	       (:desc "        m_axi_rch_arlock  : out std_logic;" :col 32)
	       ("m_axi_rch_arcache" :file "../files/common/hierarchy.vhd" :line 173)
	       (:desc "        m_axi_rch_arcache : out std_logic_vector(3 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 173)
	       (:desc "        m_axi_rch_arcache : out std_logic_vector(3 downto 0);" :col 32)
	       ("m_axi_rch_arprot" :file "../files/common/hierarchy.vhd" :line 174)
	       (:desc "        m_axi_rch_arprot  : out std_logic_vector(2 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 174)
	       (:desc "        m_axi_rch_arprot  : out std_logic_vector(2 downto 0);" :col 32)
	       ("m_axi_rch_arqos" :file "../files/common/hierarchy.vhd" :line 175)
	       (:desc "        m_axi_rch_arqos   : out std_logic_vector(3 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 175)
	       (:desc "        m_axi_rch_arqos   : out std_logic_vector(3 downto 0);" :col 32)
	       ("m_axi_rch_aruser" :file "../files/common/hierarchy.vhd" :line 176)
	       (:desc "        m_axi_rch_aruser  : out std_logic_vector(C_M_AXI_ARUSER_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 176)
	       (:desc "        m_axi_rch_aruser  : out std_logic_vector(C_M_AXI_ARUSER_WIDTH-1 downto 0);" :col 32)
	       ("C_M_AXI_ARUSER_WIDTH" :file "../files/common/hierarchy.vhd" :line 176)
	       (:desc "        m_axi_rch_aruser  : out std_logic_vector(C_M_AXI_ARUSER_WIDTH-1 downto 0);" :col 49)
	       ("m_axi_rch_arvalid" :file "../files/common/hierarchy.vhd" :line 177)
	       (:desc "        m_axi_rch_arvalid : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 177)
	       (:desc "        m_axi_rch_arvalid : out std_logic;" :col 32)
	       ("m_axi_rch_arready" :file "../files/common/hierarchy.vhd" :line 178)
	       (:desc "        m_axi_rch_arready : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 178)
	       (:desc "        m_axi_rch_arready : in  std_logic;" :col 32)
	       ("m_axi_rch_rid" :file "../files/common/hierarchy.vhd" :line 179)
	       (:desc "        m_axi_rch_rid     : in  std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 179)
	       (:desc "        m_axi_rch_rid     : in  std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 32)
	       ("C_M_AXI_ID_WIDTH" :file "../files/common/hierarchy.vhd" :line 179)
	       (:desc "        m_axi_rch_rid     : in  std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 49)
	       ("m_axi_rch_rdata" :file "../files/common/hierarchy.vhd" :line 180)
	       (:desc "        m_axi_rch_rdata   : in  std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 180)
	       (:desc "        m_axi_rch_rdata   : in  std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :col 32)
	       ("C_M_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 180)
	       (:desc "        m_axi_rch_rdata   : in  std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :col 49)
	       ("m_axi_rch_rresp" :file "../files/common/hierarchy.vhd" :line 181)
	       (:desc "        m_axi_rch_rresp   : in  std_logic_vector(1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 181)
	       (:desc "        m_axi_rch_rresp   : in  std_logic_vector(1 downto 0);" :col 32)
	       ("m_axi_rch_rlast" :file "../files/common/hierarchy.vhd" :line 182)
	       (:desc "        m_axi_rch_rlast   : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 182)
	       (:desc "        m_axi_rch_rlast   : in  std_logic;" :col 32)
	       ("m_axi_rch_ruser" :file "../files/common/hierarchy.vhd" :line 183)
	       (:desc "        m_axi_rch_ruser   : in  std_logic_vector(C_M_AXI_RUSER_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 183)
	       (:desc "        m_axi_rch_ruser   : in  std_logic_vector(C_M_AXI_RUSER_WIDTH-1 downto 0);" :col 32)
	       ("C_M_AXI_RUSER_WIDTH" :file "../files/common/hierarchy.vhd" :line 183)
	       (:desc "        m_axi_rch_ruser   : in  std_logic_vector(C_M_AXI_RUSER_WIDTH-1 downto 0);" :col 49)
	       ("m_axi_rch_rvalid" :file "../files/common/hierarchy.vhd" :line 184)
	       (:desc "        m_axi_rch_rvalid  : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 184)
	       (:desc "        m_axi_rch_rvalid  : in  std_logic;" :col 32)
	       ("m_axi_rch_rready" :file "../files/common/hierarchy.vhd" :line 185)
	       (:desc "        m_axi_rch_rready  : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 185)
	       (:desc "        m_axi_rch_rready  : out std_logic;" :col 32)
	       ("m_axi_conf_aclk" :file "../files/common/hierarchy.vhd" :line 188)
	       (:desc "        m_axi_conf_aclk    : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 188)
	       (:desc "        m_axi_conf_aclk    : in  std_logic;" :col 33)
	       ("m_axi_conf_aresetn" :file "../files/common/hierarchy.vhd" :line 189)
	       (:desc "        m_axi_conf_aresetn : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 189)
	       (:desc "        m_axi_conf_aresetn : in  std_logic;" :col 33)
	       ("m_axi_conf_awaddr" :file "../files/common/hierarchy.vhd" :line 190)
	       (:desc "        m_axi_conf_awaddr  : out std_logic_vector(C_M_AXIL_MASTER_ADDR_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 190)
	       (:desc "        m_axi_conf_awaddr  : out std_logic_vector(C_M_AXIL_MASTER_ADDR_WIDTH-1 downto 0);" :col 33)
	       ("C_M_AXIL_MASTER_ADDR_WIDTH" :file "../files/common/hierarchy.vhd" :line 190)
	       (:desc "        m_axi_conf_awaddr  : out std_logic_vector(C_M_AXIL_MASTER_ADDR_WIDTH-1 downto 0);" :col 50)
	       ("m_axi_conf_awprot" :file "../files/common/hierarchy.vhd" :line 191)
	       (:desc "        m_axi_conf_awprot  : out std_logic_vector(2 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 191)
	       (:desc "        m_axi_conf_awprot  : out std_logic_vector(2 downto 0);" :col 33)
	       ("m_axi_conf_awvalid" :file "../files/common/hierarchy.vhd" :line 192)
	       (:desc "        m_axi_conf_awvalid : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 192)
	       (:desc "        m_axi_conf_awvalid : out std_logic;" :col 33)
	       ("m_axi_conf_awready" :file "../files/common/hierarchy.vhd" :line 193)
	       (:desc "        m_axi_conf_awready : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 193)
	       (:desc "        m_axi_conf_awready : in  std_logic;" :col 33)
	       ("m_axi_conf_wdata" :file "../files/common/hierarchy.vhd" :line 194)
	       (:desc "        m_axi_conf_wdata   : out std_logic_vector(C_M_AXIL_MASTER_DATA_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 194)
	       (:desc "        m_axi_conf_wdata   : out std_logic_vector(C_M_AXIL_MASTER_DATA_WIDTH-1 downto 0);" :col 33)
	       ("C_M_AXIL_MASTER_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 194)
	       (:desc "        m_axi_conf_wdata   : out std_logic_vector(C_M_AXIL_MASTER_DATA_WIDTH-1 downto 0);" :col 50)
	       ("m_axi_conf_wstrb" :file "../files/common/hierarchy.vhd" :line 195)
	       (:desc "        m_axi_conf_wstrb   : out std_logic_vector(C_M_AXIL_MASTER_DATA_WIDTH/8-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 195)
	       (:desc "        m_axi_conf_wstrb   : out std_logic_vector(C_M_AXIL_MASTER_DATA_WIDTH/8-1 downto 0);" :col 33)
	       ("C_M_AXIL_MASTER_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 195)
	       (:desc "        m_axi_conf_wstrb   : out std_logic_vector(C_M_AXIL_MASTER_DATA_WIDTH/8-1 downto 0);" :col 50)
	       ("m_axi_conf_wvalid" :file "../files/common/hierarchy.vhd" :line 196)
	       (:desc "        m_axi_conf_wvalid  : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 196)
	       (:desc "        m_axi_conf_wvalid  : out std_logic;" :col 33)
	       ("m_axi_conf_wready" :file "../files/common/hierarchy.vhd" :line 197)
	       (:desc "        m_axi_conf_wready  : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 197)
	       (:desc "        m_axi_conf_wready  : in  std_logic;" :col 33)
	       ("m_axi_conf_bresp" :file "../files/common/hierarchy.vhd" :line 198)
	       (:desc "        m_axi_conf_bresp   : in  std_logic_vector(1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 198)
	       (:desc "        m_axi_conf_bresp   : in  std_logic_vector(1 downto 0);" :col 33)
	       ("m_axi_conf_bvalid" :file "../files/common/hierarchy.vhd" :line 199)
	       (:desc "        m_axi_conf_bvalid  : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 199)
	       (:desc "        m_axi_conf_bvalid  : in  std_logic;" :col 33)
	       ("m_axi_conf_bready" :file "../files/common/hierarchy.vhd" :line 200)
	       (:desc "        m_axi_conf_bready  : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 200)
	       (:desc "        m_axi_conf_bready  : out std_logic;" :col 33)
	       ("m_axi_conf_araddr" :file "../files/common/hierarchy.vhd" :line 201)
	       (:desc "        m_axi_conf_araddr  : out std_logic_vector(C_M_AXIL_MASTER_ADDR_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 201)
	       (:desc "        m_axi_conf_araddr  : out std_logic_vector(C_M_AXIL_MASTER_ADDR_WIDTH-1 downto 0);" :col 33)
	       ("C_M_AXIL_MASTER_ADDR_WIDTH" :file "../files/common/hierarchy.vhd" :line 201)
	       (:desc "        m_axi_conf_araddr  : out std_logic_vector(C_M_AXIL_MASTER_ADDR_WIDTH-1 downto 0);" :col 50)
	       ("m_axi_conf_arprot" :file "../files/common/hierarchy.vhd" :line 202)
	       (:desc "        m_axi_conf_arprot  : out std_logic_vector(2 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 202)
	       (:desc "        m_axi_conf_arprot  : out std_logic_vector(2 downto 0);" :col 33)
	       ("m_axi_conf_arvalid" :file "../files/common/hierarchy.vhd" :line 203)
	       (:desc "        m_axi_conf_arvalid : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 203)
	       (:desc "        m_axi_conf_arvalid : out std_logic;" :col 33)
	       ("m_axi_conf_arready" :file "../files/common/hierarchy.vhd" :line 204)
	       (:desc "        m_axi_conf_arready : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 204)
	       (:desc "        m_axi_conf_arready : in  std_logic;" :col 33)
	       ("m_axi_conf_rdata" :file "../files/common/hierarchy.vhd" :line 205)
	       (:desc "        m_axi_conf_rdata   : in  std_logic_vector(C_M_AXIL_MASTER_DATA_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 205)
	       (:desc "        m_axi_conf_rdata   : in  std_logic_vector(C_M_AXIL_MASTER_DATA_WIDTH-1 downto 0);" :col 33)
	       ("C_M_AXIL_MASTER_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 205)
	       (:desc "        m_axi_conf_rdata   : in  std_logic_vector(C_M_AXIL_MASTER_DATA_WIDTH-1 downto 0);" :col 50)
	       ("m_axi_conf_rresp" :file "../files/common/hierarchy.vhd" :line 206)
	       (:desc "        m_axi_conf_rresp   : in  std_logic_vector(1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 206)
	       (:desc "        m_axi_conf_rresp   : in  std_logic_vector(1 downto 0);" :col 33)
	       ("m_axi_conf_rvalid" :file "../files/common/hierarchy.vhd" :line 207)
	       (:desc "        m_axi_conf_rvalid  : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 207)
	       (:desc "        m_axi_conf_rvalid  : in  std_logic;" :col 33)
	       ("m_axi_conf_rready" :file "../files/common/hierarchy.vhd" :line 208)
	       (:desc "        m_axi_conf_rready  : out std_logic" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 208)
	       (:desc "        m_axi_conf_rready  : out std_logic" :col 33)
	       ("axi_if_converter" :file "../files/common/hierarchy.vhd" :line 211)
	       (:desc "end entity axi_if_converter;" :col 11)
	       ("RTL" :file "../files/common/hierarchy.vhd" :line 214)
	       (:desc "architecture RTL of axi_if_converter is" :col 13)
	       ("axi_if_converter" :file "../files/common/hierarchy.vhd" :line 214)
	       (:desc "architecture RTL of axi_if_converter is" :col 20)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 217)
	       (:desc "    signal soft_reset : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 217)
	       (:desc "    signal soft_reset : std_logic;" :col 24)
	       ("m_axis_lch_inbuf_aclk" :file "../files/common/hierarchy.vhd" :line 220)
	       (:desc "    signal m_axis_lch_inbuf_aclk    : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 220)
	       (:desc "    signal m_axis_lch_inbuf_aclk    : std_logic;" :col 38)
	       ("m_axis_lch_inbuf_aresetn" :file "../files/common/hierarchy.vhd" :line 221)
	       (:desc "    signal m_axis_lch_inbuf_aresetn : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 221)
	       (:desc "    signal m_axis_lch_inbuf_aresetn : std_logic;" :col 38)
	       ("m_axis_lch_inbuf_tdata" :file "../files/common/hierarchy.vhd" :line 222)
	       (:desc "    signal m_axis_lch_inbuf_tdata   : std_logic_vector(63 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 222)
	       (:desc "    signal m_axis_lch_inbuf_tdata   : std_logic_vector(63 downto 0);" :col 38)
	       ("m_axis_lch_inbuf_tvalid" :file "../files/common/hierarchy.vhd" :line 223)
	       (:desc "    signal m_axis_lch_inbuf_tvalid  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 223)
	       (:desc "    signal m_axis_lch_inbuf_tvalid  : std_logic;" :col 38)
	       ("m_axis_lch_inbuf_tkeep" :file "../files/common/hierarchy.vhd" :line 224)
	       (:desc "    signal m_axis_lch_inbuf_tkeep   : std_logic_vector(7 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 224)
	       (:desc "    signal m_axis_lch_inbuf_tkeep   : std_logic_vector(7 downto 0);" :col 38)
	       ("m_axis_lch_inbuf_tlast" :file "../files/common/hierarchy.vhd" :line 225)
	       (:desc "    signal m_axis_lch_inbuf_tlast   : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 225)
	       (:desc "    signal m_axis_lch_inbuf_tlast   : std_logic;" :col 38)
	       ("m_axis_lch_inbuf_tready" :file "../files/common/hierarchy.vhd" :line 226)
	       (:desc "    signal m_axis_lch_inbuf_tready  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 226)
	       (:desc "    signal m_axis_lch_inbuf_tready  : std_logic;" :col 38)
	       ("m_axis_rch_inbuf_aclk" :file "../files/common/hierarchy.vhd" :line 228)
	       (:desc "    signal m_axis_rch_inbuf_aclk    : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 228)
	       (:desc "    signal m_axis_rch_inbuf_aclk    : std_logic;" :col 38)
	       ("m_axis_rch_inbuf_aresetn" :file "../files/common/hierarchy.vhd" :line 229)
	       (:desc "    signal m_axis_rch_inbuf_aresetn : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 229)
	       (:desc "    signal m_axis_rch_inbuf_aresetn : std_logic;" :col 38)
	       ("m_axis_rch_inbuf_tdata" :file "../files/common/hierarchy.vhd" :line 230)
	       (:desc "    signal m_axis_rch_inbuf_tdata   : std_logic_vector(63 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 230)
	       (:desc "    signal m_axis_rch_inbuf_tdata   : std_logic_vector(63 downto 0);" :col 38)
	       ("m_axis_rch_inbuf_tvalid" :file "../files/common/hierarchy.vhd" :line 231)
	       (:desc "    signal m_axis_rch_inbuf_tvalid  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 231)
	       (:desc "    signal m_axis_rch_inbuf_tvalid  : std_logic;" :col 38)
	       ("m_axis_rch_inbuf_tkeep" :file "../files/common/hierarchy.vhd" :line 232)
	       (:desc "    signal m_axis_rch_inbuf_tkeep   : std_logic_vector(7 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 232)
	       (:desc "    signal m_axis_rch_inbuf_tkeep   : std_logic_vector(7 downto 0);" :col 38)
	       ("m_axis_rch_inbuf_tlast" :file "../files/common/hierarchy.vhd" :line 233)
	       (:desc "    signal m_axis_rch_inbuf_tlast   : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 233)
	       (:desc "    signal m_axis_rch_inbuf_tlast   : std_logic;" :col 38)
	       ("m_axis_rch_inbuf_tready" :file "../files/common/hierarchy.vhd" :line 234)
	       (:desc "    signal m_axis_rch_inbuf_tready  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 234)
	       (:desc "    signal m_axis_rch_inbuf_tready  : std_logic;" :col 38)
	       ("fb_wr_burst_start_lch" :file "../files/common/hierarchy.vhd" :line 237)
	       (:desc "    signal fb_wr_burst_start_lch : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 237)
	       (:desc "    signal fb_wr_burst_start_lch : std_logic;" :col 35)
	       ("fb_bw_counter_lch" :file "../files/common/hierarchy.vhd" :line 238)
	       (:desc "    signal fb_bw_counter_lch     : std_logic_vector(7 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 238)
	       (:desc "    signal fb_bw_counter_lch     : std_logic_vector(7 downto 0);" :col 35)
	       ("fb_wlast_lch" :file "../files/common/hierarchy.vhd" :line 239)
	       (:desc "    signal fb_wlast_lch          : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 239)
	       (:desc "    signal fb_wlast_lch          : std_logic;" :col 35)
	       ("fb_reduced_burst_lch" :file "../files/common/hierarchy.vhd" :line 240)
	       (:desc "    signal fb_reduced_burst_lch  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 240)
	       (:desc "    signal fb_reduced_burst_lch  : std_logic;" :col 35)
	       ("fb_awlen_lch" :file "../files/common/hierarchy.vhd" :line 241)
	       (:desc "    signal fb_awlen_lch          : std_logic_vector(7 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 241)
	       (:desc "    signal fb_awlen_lch          : std_logic_vector(7 downto 0);" :col 35)
	       ("fb_burst_done_lch" :file "../files/common/hierarchy.vhd" :line 242)
	       (:desc "    signal fb_burst_done_lch     : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 242)
	       (:desc "    signal fb_burst_done_lch     : std_logic;" :col 35)
	       ("fb_send_size_l" :file "../files/common/hierarchy.vhd" :line 243)
	       (:desc "    signal fb_send_size_l        : unsigned(9 downto 0);" :col 11)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 243)
	       (:desc "    signal fb_send_size_l        : unsigned(9 downto 0);" :col 35)
	       ("fb_wr_burst_start_rch" :file "../files/common/hierarchy.vhd" :line 245)
	       (:desc "    signal fb_wr_burst_start_rch : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 245)
	       (:desc "    signal fb_wr_burst_start_rch : std_logic;" :col 35)
	       ("fb_bw_counter_rch" :file "../files/common/hierarchy.vhd" :line 246)
	       (:desc "    signal fb_bw_counter_rch     : std_logic_vector(7 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 246)
	       (:desc "    signal fb_bw_counter_rch     : std_logic_vector(7 downto 0);" :col 35)
	       ("fb_wlast_rch" :file "../files/common/hierarchy.vhd" :line 247)
	       (:desc "    signal fb_wlast_rch          : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 247)
	       (:desc "    signal fb_wlast_rch          : std_logic;" :col 35)
	       ("fb_reduced_burst_rch" :file "../files/common/hierarchy.vhd" :line 248)
	       (:desc "    signal fb_reduced_burst_rch  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 248)
	       (:desc "    signal fb_reduced_burst_rch  : std_logic;" :col 35)
	       ("fb_awlen_rch" :file "../files/common/hierarchy.vhd" :line 249)
	       (:desc "    signal fb_awlen_rch          : std_logic_vector(7 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 249)
	       (:desc "    signal fb_awlen_rch          : std_logic_vector(7 downto 0);" :col 35)
	       ("fb_burst_done_rch" :file "../files/common/hierarchy.vhd" :line 250)
	       (:desc "    signal fb_burst_done_rch     : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 250)
	       (:desc "    signal fb_burst_done_rch     : std_logic;" :col 35)
	       ("fb_send_size_r" :file "../files/common/hierarchy.vhd" :line 251)
	       (:desc "    signal fb_send_size_r        : unsigned(9 downto 0);" :col 11)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 251)
	       (:desc "    signal fb_send_size_r        : unsigned(9 downto 0);" :col 35)
	       ("bram_overflow_error" :file "../files/common/hierarchy.vhd" :line 254)
	       (:desc "    signal bram_overflow_error       : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 254)
	       (:desc "    signal bram_overflow_error       : std_logic;" :col 39)
	       ("out_reg_underflow_error_l" :file "../files/common/hierarchy.vhd" :line 255)
	       (:desc "    signal out_reg_underflow_error_l : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 255)
	       (:desc "    signal out_reg_underflow_error_l : std_logic;" :col 39)
	       ("out_reg_overflow_error_l" :file "../files/common/hierarchy.vhd" :line 256)
	       (:desc "    signal out_reg_overflow_error_l  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 256)
	       (:desc "    signal out_reg_overflow_error_l  : std_logic;" :col 39)
	       ("out_reg_underflow_error_r" :file "../files/common/hierarchy.vhd" :line 257)
	       (:desc "    signal out_reg_underflow_error_r : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 257)
	       (:desc "    signal out_reg_underflow_error_r : std_logic;" :col 39)
	       ("out_reg_overflow_error_r" :file "../files/common/hierarchy.vhd" :line 258)
	       (:desc "    signal out_reg_overflow_error_r  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 258)
	       (:desc "    signal out_reg_overflow_error_r  : std_logic;" :col 39)
	       ("transaction_error" :file "../files/common/hierarchy.vhd" :line 261)
	       (:desc "    signal transaction_error : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 261)
	       (:desc "    signal transaction_error : std_logic;" :col 31)
	       ("write_request" :file "../files/common/hierarchy.vhd" :line 263)
	       (:desc "    signal write_request : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 263)
	       (:desc "    signal write_request : std_logic;" :col 27)
	       ("write_data" :file "../files/common/hierarchy.vhd" :line 264)
	       (:desc "    signal write_data    : std_logic_vector(31 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 264)
	       (:desc "    signal write_data    : std_logic_vector(31 downto 0);" :col 27)
	       ("write_address" :file "../files/common/hierarchy.vhd" :line 265)
	       (:desc "    signal write_address : std_logic_vector(31 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 265)
	       (:desc "    signal write_address : std_logic_vector(31 downto 0);" :col 27)
	       ("write_done" :file "../files/common/hierarchy.vhd" :line 266)
	       (:desc "    signal write_done    : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 266)
	       (:desc "    signal write_done    : std_logic;" :col 27)
	       ("read_request" :file "../files/common/hierarchy.vhd" :line 268)
	       (:desc "    signal read_request    : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 268)
	       (:desc "    signal read_request    : std_logic;" :col 29)
	       ("read_address" :file "../files/common/hierarchy.vhd" :line 269)
	       (:desc "    signal read_address    : std_logic_vector(31 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 269)
	       (:desc "    signal read_address    : std_logic_vector(31 downto 0);" :col 29)
	       ("read_data" :file "../files/common/hierarchy.vhd" :line 270)
	       (:desc "    signal read_data       : std_logic_vector (31 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 270)
	       (:desc "    signal read_data       : std_logic_vector (31 downto 0);" :col 29)
	       ("read_data_valid" :file "../files/common/hierarchy.vhd" :line 271)
	       (:desc "    signal read_data_valid : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 271)
	       (:desc "    signal read_data_valid : std_logic;" :col 29)
	       ("count_lch" :file "../files/common/hierarchy.vhd" :line 274)
	       (:desc "    signal count_lch         : unsigned(31 downto 0);" :col 11)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 274)
	       (:desc "    signal count_lch         : unsigned(31 downto 0);" :col 31)
	       ("pattern_count_lch" :file "../files/common/hierarchy.vhd" :line 275)
	       (:desc "    signal pattern_count_lch : unsigned(31 downto 0);" :col 11)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 275)
	       (:desc "    signal pattern_count_lch : unsigned(31 downto 0);" :col 31)
	       ("count_rch" :file "../files/common/hierarchy.vhd" :line 276)
	       (:desc "    signal count_rch         : unsigned(31 downto 0);" :col 11)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 276)
	       (:desc "    signal count_rch         : unsigned(31 downto 0);" :col 31)
	       ("pattern_count_rch" :file "../files/common/hierarchy.vhd" :line 277)
	       (:desc "    signal pattern_count_rch : unsigned(31 downto 0);" :col 11)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 277)
	       (:desc "    signal pattern_count_rch : unsigned(31 downto 0);" :col 31)
	       ("system_enable" :file "../files/common/hierarchy.vhd" :line 280)
	       (:desc "    signal system_enable      : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 280)
	       (:desc "    signal system_enable      : std_logic;" :col 32)
	       ("system_running" :file "../files/common/hierarchy.vhd" :line 281)
	       (:desc "    signal system_running     : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 281)
	       (:desc "    signal system_running     : std_logic;" :col 32)
	       ("system_running_lch" :file "../files/common/hierarchy.vhd" :line 282)
	       (:desc "    signal system_running_lch : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 282)
	       (:desc "    signal system_running_lch : std_logic;" :col 32)
	       ("system_running_rch" :file "../files/common/hierarchy.vhd" :line 283)
	       (:desc "    signal system_running_rch : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 283)
	       (:desc "    signal system_running_rch : std_logic;" :col 32)
	       ("conv_op_lch" :file "../files/common/hierarchy.vhd" :line 284)
	       (:desc "    signal conv_op_lch        : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 284)
	       (:desc "    signal conv_op_lch        : std_logic;" :col 32)
	       ("conv_op_rch" :file "../files/common/hierarchy.vhd" :line 285)
	       (:desc "    signal conv_op_rch        : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 285)
	       (:desc "    signal conv_op_rch        : std_logic;" :col 32)
	       ("read_size_l" :file "../files/common/hierarchy.vhd" :line 286)
	       (:desc "    signal read_size_l        : unsigned(15 downto 0);" :col 11)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 286)
	       (:desc "    signal read_size_l        : unsigned(15 downto 0);" :col 32)
	       ("read_size_r" :file "../files/common/hierarchy.vhd" :line 287)
	       (:desc "    signal read_size_r        : unsigned(15 downto 0);" :col 11)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 287)
	       (:desc "    signal read_size_r        : unsigned(15 downto 0);" :col 32)
	       ("conv_req_lch" :file "../files/common/hierarchy.vhd" :line 291)
	       (:desc "    signal conv_req_lch         : conversion_req_t;" :col 11)
	       ("conversion_req_t" :file "../files/common/hierarchy.vhd" :line 291)
	       (:desc "    signal conv_req_lch         : conversion_req_t;" :col 34)
	       ("conv_rsp_lch" :file "../files/common/hierarchy.vhd" :line 292)
	       (:desc "    signal conv_rsp_lch         : conversion_rsp_t;" :col 11)
	       ("conversion_rsp_t" :file "../files/common/hierarchy.vhd" :line 292)
	       (:desc "    signal conv_rsp_lch         : conversion_rsp_t;" :col 34)
	       ("internal_error_lch" :file "../files/common/hierarchy.vhd" :line 293)
	       (:desc "    signal internal_error_lch   : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 293)
	       (:desc "    signal internal_error_lch   : std_logic;" :col 34)
	       ("pattern_req_lch" :file "../files/common/hierarchy.vhd" :line 294)
	       (:desc "    signal pattern_req_lch      : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 294)
	       (:desc "    signal pattern_req_lch      : std_logic;" :col 34)
	       ("pattern_len_lch" :file "../files/common/hierarchy.vhd" :line 295)
	       (:desc "    signal pattern_len_lch      : unsigned(9 downto 0);" :col 11)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 295)
	       (:desc "    signal pattern_len_lch      : unsigned(9 downto 0);" :col 34)
	       ("pattern_finished_lch" :file "../files/common/hierarchy.vhd" :line 296)
	       (:desc "    signal pattern_finished_lch : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 296)
	       (:desc "    signal pattern_finished_lch : std_logic;" :col 34)
	       ("pattern_tlast_lch" :file "../files/common/hierarchy.vhd" :line 297)
	       (:desc "    signal pattern_tlast_lch    : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 297)
	       (:desc "    signal pattern_tlast_lch    : std_logic;" :col 34)
	       ("conv_req_rch" :file "../files/common/hierarchy.vhd" :line 299)
	       (:desc "    signal conv_req_rch         : conversion_req_t;" :col 11)
	       ("conversion_req_t" :file "../files/common/hierarchy.vhd" :line 299)
	       (:desc "    signal conv_req_rch         : conversion_req_t;" :col 34)
	       ("conv_rsp_rch" :file "../files/common/hierarchy.vhd" :line 300)
	       (:desc "    signal conv_rsp_rch         : conversion_rsp_t;" :col 11)
	       ("conversion_rsp_t" :file "../files/common/hierarchy.vhd" :line 300)
	       (:desc "    signal conv_rsp_rch         : conversion_rsp_t;" :col 34)
	       ("internal_error_rch" :file "../files/common/hierarchy.vhd" :line 301)
	       (:desc "    signal internal_error_rch   : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 301)
	       (:desc "    signal internal_error_rch   : std_logic;" :col 34)
	       ("pattern_req_rch" :file "../files/common/hierarchy.vhd" :line 302)
	       (:desc "    signal pattern_req_rch      : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 302)
	       (:desc "    signal pattern_req_rch      : std_logic;" :col 34)
	       ("pattern_len_rch" :file "../files/common/hierarchy.vhd" :line 303)
	       (:desc "    signal pattern_len_rch      : unsigned(9 downto 0);" :col 11)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 303)
	       (:desc "    signal pattern_len_rch      : unsigned(9 downto 0);" :col 34)
	       ("pattern_finished_rch" :file "../files/common/hierarchy.vhd" :line 304)
	       (:desc "    signal pattern_finished_rch : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 304)
	       (:desc "    signal pattern_finished_rch : std_logic;" :col 34)
	       ("pattern_tlast_rch" :file "../files/common/hierarchy.vhd" :line 305)
	       (:desc "    signal pattern_tlast_rch    : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 305)
	       (:desc "    signal pattern_tlast_rch    : std_logic;" :col 34)
	       ("buffer_size_l" :file "../files/common/hierarchy.vhd" :line 308)
	       (:desc "    signal buffer_size_l : unsigned(10 downto 0);" :col 11)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 308)
	       (:desc "    signal buffer_size_l : unsigned(10 downto 0);" :col 27)
	       ("bram_ptr_l" :file "../files/common/hierarchy.vhd" :line 309)
	       (:desc "    signal bram_ptr_l    : std_logic_vector(31 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 309)
	       (:desc "    signal bram_ptr_l    : std_logic_vector(31 downto 0);" :col 27)
	       ("buffer_size_r" :file "../files/common/hierarchy.vhd" :line 310)
	       (:desc "    signal buffer_size_r : unsigned(10 downto 0);" :col 11)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 310)
	       (:desc "    signal buffer_size_r : unsigned(10 downto 0);" :col 27)
	       ("bram_ptr_r" :file "../files/common/hierarchy.vhd" :line 311)
	       (:desc "    signal bram_ptr_r    : std_logic_vector(31 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 311)
	       (:desc "    signal bram_ptr_r    : std_logic_vector(31 downto 0);" :col 27)
	       ("clk_fs" :file "../files/common/hierarchy.vhd" :line 314)
	       (:desc "    signal clk_fs      : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 314)
	       (:desc "    signal clk_fs      : std_logic;" :col 25)
	       ("clk_fs_sync" :file "../files/common/hierarchy.vhd" :line 315)
	       (:desc "    signal clk_fs_sync : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 315)
	       (:desc "    signal clk_fs_sync : std_logic;" :col 25)
	       ("fb_send_size_l" :file "../files/common/hierarchy.vhd" :line 321)
	       (:desc "    fb_send_size_l <= b\"00\" & unsigned(fb_awlen_lch);" :col 4)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 321)
	       (:desc "    fb_send_size_l <= b\"00\" & unsigned(fb_awlen_lch);" :col 30)
	       ("fb_awlen_lch" :file "../files/common/hierarchy.vhd" :line 321)
	       (:desc "    fb_send_size_l <= b\"00\" & unsigned(fb_awlen_lch);" :col 39)
	       ("fb_send_size_r" :file "../files/common/hierarchy.vhd" :line 322)
	       (:desc "    fb_send_size_r <= b\"00\" & unsigned(fb_awlen_rch);" :col 4)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 322)
	       (:desc "    fb_send_size_r <= b\"00\" & unsigned(fb_awlen_rch);" :col 30)
	       ("fb_awlen_rch" :file "../files/common/hierarchy.vhd" :line 322)
	       (:desc "    fb_send_size_r <= b\"00\" & unsigned(fb_awlen_rch);" :col 39)
	       ("system_running" :file "../files/common/hierarchy.vhd" :line 323)
	       (:desc "    system_running <= system_running_lch or system_running_rch;" :col 4)
	       ("system_running_lch" :file "../files/common/hierarchy.vhd" :line 323)
	       (:desc "    system_running <= system_running_lch or system_running_rch;" :col 22)
	       ("system_running_rch" :file "../files/common/hierarchy.vhd" :line 323)
	       (:desc "    system_running <= system_running_lch or system_running_rch;" :col 44)
	       ("I_AXI_LITE_REGS" :file "../files/common/hierarchy.vhd" :line 326)
	       (:desc "    I_AXI_LITE_REGS : entity xil_defaultlib.axi_lite_regs" :col 4)
	       ("xil_defaultlib" :file "../files/common/hierarchy.vhd" :line 326)
	       (:desc "    I_AXI_LITE_REGS : entity xil_defaultlib.axi_lite_regs" :col 29)
	       ("axi_lite_regs" :file "../files/common/hierarchy.vhd" :line 326)
	       (:desc "    I_AXI_LITE_REGS : entity xil_defaultlib.axi_lite_regs" :col 44)
	       ("C_S_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 328)
	       (:desc "            C_S_AXI_DATA_WIDTH => C_S_AXI_DATA_WIDTH," :col 34)
	       ("C_S_AXI_ADDR_WIDTH" :file "../files/common/hierarchy.vhd" :line 329)
	       (:desc "            C_S_AXI_ADDR_WIDTH => C_S_AXI_ADDR_WIDTH" :col 34)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 332)
	       (:desc "            soft_reset => soft_reset," :col 26)
	       ("system_enable" :file "../files/common/hierarchy.vhd" :line 335)
	       (:desc "            system_enable  => system_enable," :col 30)
	       ("system_running" :file "../files/common/hierarchy.vhd" :line 336)
	       (:desc "            system_running => system_running," :col 30)
	       ("conv_op_lch" :file "../files/common/hierarchy.vhd" :line 337)
	       (:desc "            conv_op_lch    => conv_op_lch," :col 30)
	       ("conv_op_rch" :file "../files/common/hierarchy.vhd" :line 338)
	       (:desc "            conv_op_rch    => conv_op_rch," :col 30)
	       ("read_size_l" :file "../files/common/hierarchy.vhd" :line 339)
	       (:desc "            read_size_l    => read_size_l," :col 30)
	       ("read_size_r" :file "../files/common/hierarchy.vhd" :line 340)
	       (:desc "            read_size_r    => read_size_r," :col 30)
	       ("write_request" :file "../files/common/hierarchy.vhd" :line 343)
	       (:desc "            write_request => write_request," :col 29)
	       ("write_data" :file "../files/common/hierarchy.vhd" :line 344)
	       (:desc "            write_data    => write_data," :col 29)
	       ("write_address" :file "../files/common/hierarchy.vhd" :line 345)
	       (:desc "            write_address => write_address," :col 29)
	       ("write_done" :file "../files/common/hierarchy.vhd" :line 346)
	       (:desc "            write_done    => write_done," :col 29)
	       ("read_request" :file "../files/common/hierarchy.vhd" :line 348)
	       (:desc "            read_request    => read_request," :col 31)
	       ("read_address" :file "../files/common/hierarchy.vhd" :line 349)
	       (:desc "            read_address    => read_address," :col 31)
	       ("read_data" :file "../files/common/hierarchy.vhd" :line 350)
	       (:desc "            read_data       => read_data," :col 31)
	       ("read_data_valid" :file "../files/common/hierarchy.vhd" :line 351)
	       (:desc "            read_data_valid => read_data_valid," :col 31)
	       ("transaction_error" :file "../files/common/hierarchy.vhd" :line 353)
	       (:desc "            transaction_error => transaction_error," :col 33)
	       ("count_lch" :file "../files/common/hierarchy.vhd" :line 356)
	       (:desc "            count_lch         => count_lch," :col 33)
	       ("pattern_count_lch" :file "../files/common/hierarchy.vhd" :line 357)
	       (:desc "            pattern_count_lch => pattern_count_lch," :col 33)
	       ("count_rch" :file "../files/common/hierarchy.vhd" :line 358)
	       (:desc "            count_rch         => count_rch," :col 33)
	       ("pattern_count_rch" :file "../files/common/hierarchy.vhd" :line 359)
	       (:desc "            pattern_count_rch => pattern_count_rch," :col 33)
	       ("bram_overflow_error" :file "../files/common/hierarchy.vhd" :line 362)
	       (:desc "            bram_overflow_error       => bram_overflow_error," :col 41)
	       ("out_reg_underflow_error_l" :file "../files/common/hierarchy.vhd" :line 363)
	       (:desc "            out_reg_underflow_error_l => out_reg_underflow_error_l," :col 41)
	       ("out_reg_overflow_error_l" :file "../files/common/hierarchy.vhd" :line 364)
	       (:desc "            out_reg_overflow_error_l  => out_reg_overflow_error_l," :col 41)
	       ("out_reg_underflow_error_r" :file "../files/common/hierarchy.vhd" :line 365)
	       (:desc "            out_reg_underflow_error_r => out_reg_underflow_error_r," :col 41)
	       ("out_reg_overflow_error_r" :file "../files/common/hierarchy.vhd" :line 366)
	       (:desc "            out_reg_overflow_error_r  => out_reg_overflow_error_r," :col 41)
	       ("s_axi_aclk" :file "../files/common/hierarchy.vhd" :line 368)
	       (:desc "            s_axi_aclk    => s_axi_aclk," :col 29)
	       ("s_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 369)
	       (:desc "            s_axi_aresetn => s_axi_aresetn," :col 29)
	       ("s_axi_awaddr" :file "../files/common/hierarchy.vhd" :line 370)
	       (:desc "            s_axi_awaddr  => s_axi_awaddr," :col 29)
	       ("s_axi_awprot" :file "../files/common/hierarchy.vhd" :line 371)
	       (:desc "            s_axi_awprot  => s_axi_awprot," :col 29)
	       ("s_axi_awvalid" :file "../files/common/hierarchy.vhd" :line 372)
	       (:desc "            s_axi_awvalid => s_axi_awvalid," :col 29)
	       ("s_axi_awready" :file "../files/common/hierarchy.vhd" :line 373)
	       (:desc "            s_axi_awready => s_axi_awready," :col 29)
	       ("s_axi_wdata" :file "../files/common/hierarchy.vhd" :line 374)
	       (:desc "            s_axi_wdata   => s_axi_wdata," :col 29)
	       ("s_axi_wstrb" :file "../files/common/hierarchy.vhd" :line 375)
	       (:desc "            s_axi_wstrb   => s_axi_wstrb," :col 29)
	       ("s_axi_wvalid" :file "../files/common/hierarchy.vhd" :line 376)
	       (:desc "            s_axi_wvalid  => s_axi_wvalid," :col 29)
	       ("s_axi_wready" :file "../files/common/hierarchy.vhd" :line 377)
	       (:desc "            s_axi_wready  => s_axi_wready," :col 29)
	       ("s_axi_bresp" :file "../files/common/hierarchy.vhd" :line 378)
	       (:desc "            s_axi_bresp   => s_axi_bresp," :col 29)
	       ("s_axi_bvalid" :file "../files/common/hierarchy.vhd" :line 379)
	       (:desc "            s_axi_bvalid  => s_axi_bvalid," :col 29)
	       ("s_axi_bready" :file "../files/common/hierarchy.vhd" :line 380)
	       (:desc "            s_axi_bready  => s_axi_bready," :col 29)
	       ("s_axi_araddr" :file "../files/common/hierarchy.vhd" :line 381)
	       (:desc "            s_axi_araddr  => s_axi_araddr," :col 29)
	       ("s_axi_arprot" :file "../files/common/hierarchy.vhd" :line 382)
	       (:desc "            s_axi_arprot  => s_axi_arprot," :col 29)
	       ("s_axi_arvalid" :file "../files/common/hierarchy.vhd" :line 383)
	       (:desc "            s_axi_arvalid => s_axi_arvalid," :col 29)
	       ("s_axi_arready" :file "../files/common/hierarchy.vhd" :line 384)
	       (:desc "            s_axi_arready => s_axi_arready," :col 29)
	       ("s_axi_rdata" :file "../files/common/hierarchy.vhd" :line 385)
	       (:desc "            s_axi_rdata   => s_axi_rdata," :col 29)
	       ("s_axi_rresp" :file "../files/common/hierarchy.vhd" :line 386)
	       (:desc "            s_axi_rresp   => s_axi_rresp," :col 29)
	       ("s_axi_rvalid" :file "../files/common/hierarchy.vhd" :line 387)
	       (:desc "            s_axi_rvalid  => s_axi_rvalid," :col 29)
	       ("s_axi_rready" :file "../files/common/hierarchy.vhd" :line 388)
	       (:desc "            s_axi_rready  => s_axi_rready" :col 29)
	       ("I_INPUT_BUFFER" :file "../files/common/hierarchy.vhd" :line 392)
	       (:desc "    I_INPUT_BUFFER : entity xil_defaultlib.input_buffer" :col 4)
	       ("xil_defaultlib" :file "../files/common/hierarchy.vhd" :line 392)
	       (:desc "    I_INPUT_BUFFER : entity xil_defaultlib.input_buffer" :col 28)
	       ("input_buffer" :file "../files/common/hierarchy.vhd" :line 392)
	       (:desc "    I_INPUT_BUFFER : entity xil_defaultlib.input_buffer" :col 43)
	       ("C_M_AXI_BURST_LEN" :file "../files/common/hierarchy.vhd" :line 394)
	       (:desc "            C_M_AXI_BURST_LEN     => C_M_AXI_BURST_LEN," :col 37)
	       ("LEFT_CH_BASE_ADDRESS" :file "../files/common/hierarchy.vhd" :line 395)
	       (:desc "            LEFT_CH_BASE_ADDRESS  => LEFT_CH_ST_BASE_ADDRESS," :col 12)
	       ("LEFT_CH_ST_BASE_ADDRESS" :file "../files/common/hierarchy.vhd" :line 395)
	       (:desc "            LEFT_CH_BASE_ADDRESS  => LEFT_CH_ST_BASE_ADDRESS," :col 37)
	       ("RIGHT_CH_BASE_ADDRESS" :file "../files/common/hierarchy.vhd" :line 396)
	       (:desc "            RIGHT_CH_BASE_ADDRESS => RIGHT_CH_ST_BASE_ADDRESS" :col 12)
	       ("RIGHT_CH_ST_BASE_ADDRESS" :file "../files/common/hierarchy.vhd" :line 396)
	       (:desc "            RIGHT_CH_BASE_ADDRESS => RIGHT_CH_ST_BASE_ADDRESS" :col 37)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 399)
	       (:desc "            soft_reset => soft_reset," :col 26)
	       ("inputs" :file "../files/common/hierarchy.vhd" :line 402)
	       (:desc "            inputs.start_burst_master_l => fb_wr_burst_start_lch," :col 12)
	       ("start_burst_master_l" :file "../files/common/hierarchy.vhd" :line 402)
	       (:desc "            inputs.start_burst_master_l => fb_wr_burst_start_lch," :col 19)
	       ("fb_wr_burst_start_lch" :file "../files/common/hierarchy.vhd" :line 402)
	       (:desc "            inputs.start_burst_master_l => fb_wr_burst_start_lch," :col 43)
	       ("inputs" :file "../files/common/hierarchy.vhd" :line 403)
	       (:desc "            inputs.bw_counter_l         => fb_bw_counter_lch," :col 12)
	       ("bw_counter_l" :file "../files/common/hierarchy.vhd" :line 403)
	       (:desc "            inputs.bw_counter_l         => fb_bw_counter_lch," :col 19)
	       ("fb_bw_counter_lch" :file "../files/common/hierarchy.vhd" :line 403)
	       (:desc "            inputs.bw_counter_l         => fb_bw_counter_lch," :col 43)
	       ("inputs" :file "../files/common/hierarchy.vhd" :line 404)
	       (:desc "            inputs.wlast_l              => fb_wlast_lch," :col 12)
	       ("wlast_l" :file "../files/common/hierarchy.vhd" :line 404)
	       (:desc "            inputs.wlast_l              => fb_wlast_lch," :col 19)
	       ("fb_wlast_lch" :file "../files/common/hierarchy.vhd" :line 404)
	       (:desc "            inputs.wlast_l              => fb_wlast_lch," :col 43)
	       ("inputs" :file "../files/common/hierarchy.vhd" :line 405)
	       (:desc "            inputs.short_burst_l        => fb_reduced_burst_lch," :col 12)
	       ("short_burst_l" :file "../files/common/hierarchy.vhd" :line 405)
	       (:desc "            inputs.short_burst_l        => fb_reduced_burst_lch," :col 19)
	       ("fb_reduced_burst_lch" :file "../files/common/hierarchy.vhd" :line 405)
	       (:desc "            inputs.short_burst_l        => fb_reduced_burst_lch," :col 43)
	       ("inputs" :file "../files/common/hierarchy.vhd" :line 406)
	       (:desc "            inputs.write_done_l         => fb_burst_done_lch," :col 12)
	       ("write_done_l" :file "../files/common/hierarchy.vhd" :line 406)
	       (:desc "            inputs.write_done_l         => fb_burst_done_lch," :col 19)
	       ("fb_burst_done_lch" :file "../files/common/hierarchy.vhd" :line 406)
	       (:desc "            inputs.write_done_l         => fb_burst_done_lch," :col 43)
	       ("inputs" :file "../files/common/hierarchy.vhd" :line 407)
	       (:desc "            inputs.send_size_l          => fb_send_size_l," :col 12)
	       ("send_size_l" :file "../files/common/hierarchy.vhd" :line 407)
	       (:desc "            inputs.send_size_l          => fb_send_size_l," :col 19)
	       ("fb_send_size_l" :file "../files/common/hierarchy.vhd" :line 407)
	       (:desc "            inputs.send_size_l          => fb_send_size_l," :col 43)
	       ("inputs" :file "../files/common/hierarchy.vhd" :line 409)
	       (:desc "            inputs.start_burst_master_r => fb_wr_burst_start_rch," :col 12)
	       ("start_burst_master_r" :file "../files/common/hierarchy.vhd" :line 409)
	       (:desc "            inputs.start_burst_master_r => fb_wr_burst_start_rch," :col 19)
	       ("fb_wr_burst_start_rch" :file "../files/common/hierarchy.vhd" :line 409)
	       (:desc "            inputs.start_burst_master_r => fb_wr_burst_start_rch," :col 43)
	       ("inputs" :file "../files/common/hierarchy.vhd" :line 410)
	       (:desc "            inputs.bw_counter_r         => fb_bw_counter_rch," :col 12)
	       ("bw_counter_r" :file "../files/common/hierarchy.vhd" :line 410)
	       (:desc "            inputs.bw_counter_r         => fb_bw_counter_rch," :col 19)
	       ("fb_bw_counter_rch" :file "../files/common/hierarchy.vhd" :line 410)
	       (:desc "            inputs.bw_counter_r         => fb_bw_counter_rch," :col 43)
	       ("inputs" :file "../files/common/hierarchy.vhd" :line 411)
	       (:desc "            inputs.wlast_r              => fb_wlast_rch," :col 12)
	       ("wlast_r" :file "../files/common/hierarchy.vhd" :line 411)
	       (:desc "            inputs.wlast_r              => fb_wlast_rch," :col 19)
	       ("fb_wlast_rch" :file "../files/common/hierarchy.vhd" :line 411)
	       (:desc "            inputs.wlast_r              => fb_wlast_rch," :col 43)
	       ("inputs" :file "../files/common/hierarchy.vhd" :line 412)
	       (:desc "            inputs.short_burst_r        => fb_reduced_burst_rch," :col 12)
	       ("short_burst_r" :file "../files/common/hierarchy.vhd" :line 412)
	       (:desc "            inputs.short_burst_r        => fb_reduced_burst_rch," :col 19)
	       ("fb_reduced_burst_rch" :file "../files/common/hierarchy.vhd" :line 412)
	       (:desc "            inputs.short_burst_r        => fb_reduced_burst_rch," :col 43)
	       ("inputs" :file "../files/common/hierarchy.vhd" :line 413)
	       (:desc "            inputs.write_done_r         => fb_burst_done_rch," :col 12)
	       ("write_done_r" :file "../files/common/hierarchy.vhd" :line 413)
	       (:desc "            inputs.write_done_r         => fb_burst_done_rch," :col 19)
	       ("fb_burst_done_rch" :file "../files/common/hierarchy.vhd" :line 413)
	       (:desc "            inputs.write_done_r         => fb_burst_done_rch," :col 43)
	       ("inputs" :file "../files/common/hierarchy.vhd" :line 414)
	       (:desc "            inputs.send_size_r          => fb_send_size_r," :col 12)
	       ("send_size_r" :file "../files/common/hierarchy.vhd" :line 414)
	       (:desc "            inputs.send_size_r          => fb_send_size_r," :col 19)
	       ("fb_send_size_r" :file "../files/common/hierarchy.vhd" :line 414)
	       (:desc "            inputs.send_size_r          => fb_send_size_r," :col 43)
	       ("outputs" :file "../files/common/hierarchy.vhd" :line 416)
	       (:desc "            outputs.buffer_size_l => buffer_size_l," :col 12)
	       ("buffer_size_l" :file "../files/common/hierarchy.vhd" :line 416)
	       (:desc "            outputs.buffer_size_l => buffer_size_l," :col 37)
	       ("outputs" :file "../files/common/hierarchy.vhd" :line 417)
	       (:desc "            outputs.bram_ptr_l    => bram_ptr_l," :col 12)
	       ("bram_ptr_l" :file "../files/common/hierarchy.vhd" :line 417)
	       (:desc "            outputs.bram_ptr_l    => bram_ptr_l," :col 37)
	       ("outputs" :file "../files/common/hierarchy.vhd" :line 418)
	       (:desc "            outputs.buffer_size_r => buffer_size_r," :col 12)
	       ("buffer_size_r" :file "../files/common/hierarchy.vhd" :line 418)
	       (:desc "            outputs.buffer_size_r => buffer_size_r," :col 37)
	       ("outputs" :file "../files/common/hierarchy.vhd" :line 419)
	       (:desc "            outputs.bram_ptr_r    => bram_ptr_r," :col 12)
	       ("bram_ptr_r" :file "../files/common/hierarchy.vhd" :line 419)
	       (:desc "            outputs.bram_ptr_r    => bram_ptr_r," :col 37)
	       ("s_axis_lch_aclk" :file "../files/common/hierarchy.vhd" :line 421)
	       (:desc "            s_axis_lch_aclk    => s_axis_lch_aclk," :col 34)
	       ("s_axis_lch_aresetn" :file "../files/common/hierarchy.vhd" :line 422)
	       (:desc "            s_axis_lch_aresetn => s_axis_lch_aresetn," :col 34)
	       ("s_axis_lch_tdata" :file "../files/common/hierarchy.vhd" :line 423)
	       (:desc "            s_axis_lch_tdata   => s_axis_lch_tdata," :col 34)
	       ("s_axis_lch_tvalid" :file "../files/common/hierarchy.vhd" :line 424)
	       (:desc "            s_axis_lch_tvalid  => s_axis_lch_tvalid," :col 34)
	       ("s_axis_lch_tkeep" :file "../files/common/hierarchy.vhd" :line 425)
	       (:desc "            s_axis_lch_tkeep   => s_axis_lch_tkeep," :col 34)
	       ("s_axis_lch_tlast" :file "../files/common/hierarchy.vhd" :line 426)
	       (:desc "            s_axis_lch_tlast   => s_axis_lch_tlast," :col 34)
	       ("s_axis_lch_tready" :file "../files/common/hierarchy.vhd" :line 427)
	       (:desc "            s_axis_lch_tready  => s_axis_lch_tready," :col 34)
	       ("s_axis_rch_aclk" :file "../files/common/hierarchy.vhd" :line 429)
	       (:desc "            s_axis_rch_aclk    => s_axis_rch_aclk," :col 34)
	       ("s_axis_rch_aresetn" :file "../files/common/hierarchy.vhd" :line 430)
	       (:desc "            s_axis_rch_aresetn => s_axis_rch_aresetn," :col 34)
	       ("s_axis_rch_tdata" :file "../files/common/hierarchy.vhd" :line 431)
	       (:desc "            s_axis_rch_tdata   => s_axis_rch_tdata," :col 34)
	       ("s_axis_rch_tvalid" :file "../files/common/hierarchy.vhd" :line 432)
	       (:desc "            s_axis_rch_tvalid  => s_axis_rch_tvalid," :col 34)
	       ("s_axis_rch_tkeep" :file "../files/common/hierarchy.vhd" :line 433)
	       (:desc "            s_axis_rch_tkeep   => s_axis_rch_tkeep," :col 34)
	       ("s_axis_rch_tlast" :file "../files/common/hierarchy.vhd" :line 434)
	       (:desc "            s_axis_rch_tlast   => s_axis_rch_tlast," :col 34)
	       ("s_axis_rch_tready" :file "../files/common/hierarchy.vhd" :line 435)
	       (:desc "            s_axis_rch_tready  => s_axis_rch_tready," :col 34)
	       ("m_axis_lch_aclk" :file "../files/common/hierarchy.vhd" :line 437)
	       (:desc "            m_axis_lch_aclk    => m_axis_lch_inbuf_aclk," :col 12)
	       ("m_axis_lch_inbuf_aclk" :file "../files/common/hierarchy.vhd" :line 437)
	       (:desc "            m_axis_lch_aclk    => m_axis_lch_inbuf_aclk," :col 34)
	       ("m_axis_lch_aresetn" :file "../files/common/hierarchy.vhd" :line 438)
	       (:desc "            m_axis_lch_aresetn => m_axis_lch_inbuf_aresetn," :col 12)
	       ("m_axis_lch_inbuf_aresetn" :file "../files/common/hierarchy.vhd" :line 438)
	       (:desc "            m_axis_lch_aresetn => m_axis_lch_inbuf_aresetn," :col 34)
	       ("m_axis_lch_tdata" :file "../files/common/hierarchy.vhd" :line 439)
	       (:desc "            m_axis_lch_tdata   => m_axis_lch_inbuf_tdata," :col 12)
	       ("m_axis_lch_inbuf_tdata" :file "../files/common/hierarchy.vhd" :line 439)
	       (:desc "            m_axis_lch_tdata   => m_axis_lch_inbuf_tdata," :col 34)
	       ("m_axis_lch_tvalid" :file "../files/common/hierarchy.vhd" :line 440)
	       (:desc "            m_axis_lch_tvalid  => m_axis_lch_inbuf_tvalid," :col 12)
	       ("m_axis_lch_inbuf_tvalid" :file "../files/common/hierarchy.vhd" :line 440)
	       (:desc "            m_axis_lch_tvalid  => m_axis_lch_inbuf_tvalid," :col 34)
	       ("m_axis_lch_tkeep" :file "../files/common/hierarchy.vhd" :line 441)
	       (:desc "            m_axis_lch_tkeep   => m_axis_lch_inbuf_tkeep," :col 12)
	       ("m_axis_lch_inbuf_tkeep" :file "../files/common/hierarchy.vhd" :line 441)
	       (:desc "            m_axis_lch_tkeep   => m_axis_lch_inbuf_tkeep," :col 34)
	       ("m_axis_lch_tlast" :file "../files/common/hierarchy.vhd" :line 442)
	       (:desc "            m_axis_lch_tlast   => m_axis_lch_inbuf_tlast," :col 12)
	       ("m_axis_lch_inbuf_tlast" :file "../files/common/hierarchy.vhd" :line 442)
	       (:desc "            m_axis_lch_tlast   => m_axis_lch_inbuf_tlast," :col 34)
	       ("m_axis_lch_tready" :file "../files/common/hierarchy.vhd" :line 443)
	       (:desc "            m_axis_lch_tready  => m_axis_lch_inbuf_tready," :col 12)
	       ("m_axis_lch_inbuf_tready" :file "../files/common/hierarchy.vhd" :line 443)
	       (:desc "            m_axis_lch_tready  => m_axis_lch_inbuf_tready," :col 34)
	       ("m_axis_rch_aclk" :file "../files/common/hierarchy.vhd" :line 445)
	       (:desc "            m_axis_rch_aclk    => m_axis_rch_inbuf_aclk," :col 12)
	       ("m_axis_rch_inbuf_aclk" :file "../files/common/hierarchy.vhd" :line 445)
	       (:desc "            m_axis_rch_aclk    => m_axis_rch_inbuf_aclk," :col 34)
	       ("m_axis_rch_aresetn" :file "../files/common/hierarchy.vhd" :line 446)
	       (:desc "            m_axis_rch_aresetn => m_axis_rch_inbuf_aresetn," :col 12)
	       ("m_axis_rch_inbuf_aresetn" :file "../files/common/hierarchy.vhd" :line 446)
	       (:desc "            m_axis_rch_aresetn => m_axis_rch_inbuf_aresetn," :col 34)
	       ("m_axis_rch_tdata" :file "../files/common/hierarchy.vhd" :line 447)
	       (:desc "            m_axis_rch_tdata   => m_axis_rch_inbuf_tdata," :col 12)
	       ("m_axis_rch_inbuf_tdata" :file "../files/common/hierarchy.vhd" :line 447)
	       (:desc "            m_axis_rch_tdata   => m_axis_rch_inbuf_tdata," :col 34)
	       ("m_axis_rch_tvalid" :file "../files/common/hierarchy.vhd" :line 448)
	       (:desc "            m_axis_rch_tvalid  => m_axis_rch_inbuf_tvalid," :col 12)
	       ("m_axis_rch_inbuf_tvalid" :file "../files/common/hierarchy.vhd" :line 448)
	       (:desc "            m_axis_rch_tvalid  => m_axis_rch_inbuf_tvalid," :col 34)
	       ("m_axis_rch_tkeep" :file "../files/common/hierarchy.vhd" :line 449)
	       (:desc "            m_axis_rch_tkeep   => m_axis_rch_inbuf_tkeep," :col 12)
	       ("m_axis_rch_inbuf_tkeep" :file "../files/common/hierarchy.vhd" :line 449)
	       (:desc "            m_axis_rch_tkeep   => m_axis_rch_inbuf_tkeep," :col 34)
	       ("m_axis_rch_tlast" :file "../files/common/hierarchy.vhd" :line 450)
	       (:desc "            m_axis_rch_tlast   => m_axis_rch_inbuf_tlast," :col 12)
	       ("m_axis_rch_inbuf_tlast" :file "../files/common/hierarchy.vhd" :line 450)
	       (:desc "            m_axis_rch_tlast   => m_axis_rch_inbuf_tlast," :col 34)
	       ("m_axis_rch_tready" :file "../files/common/hierarchy.vhd" :line 451)
	       (:desc "            m_axis_rch_tready  => m_axis_rch_inbuf_tready," :col 12)
	       ("m_axis_rch_inbuf_tready" :file "../files/common/hierarchy.vhd" :line 451)
	       (:desc "            m_axis_rch_tready  => m_axis_rch_inbuf_tready," :col 34)
	       ("bram_overflow_error" :file "../files/common/hierarchy.vhd" :line 453)
	       (:desc "            bram_overflow_error       => bram_overflow_error," :col 41)
	       ("out_reg_underflow_error_l" :file "../files/common/hierarchy.vhd" :line 454)
	       (:desc "            out_reg_underflow_error_l => out_reg_underflow_error_l," :col 41)
	       ("out_reg_overflow_error_l" :file "../files/common/hierarchy.vhd" :line 455)
	       (:desc "            out_reg_overflow_error_l  => out_reg_overflow_error_l," :col 41)
	       ("out_reg_underflow_error_r" :file "../files/common/hierarchy.vhd" :line 456)
	       (:desc "            out_reg_underflow_error_r => out_reg_underflow_error_r," :col 41)
	       ("out_reg_overflow_error_r" :file "../files/common/hierarchy.vhd" :line 457)
	       (:desc "            out_reg_overflow_error_r  => out_reg_overflow_error_r" :col 41)
	       ("I_CORE_CONVERTER_L" :file "../files/common/hierarchy.vhd" :line 462)
	       (:desc "    I_CORE_CONVERTER_L : entity xil_defaultlib.core_converter" :col 4)
	       ("xil_defaultlib" :file "../files/common/hierarchy.vhd" :line 462)
	       (:desc "    I_CORE_CONVERTER_L : entity xil_defaultlib.core_converter" :col 32)
	       ("core_converter" :file "../files/common/hierarchy.vhd" :line 462)
	       (:desc "    I_CORE_CONVERTER_L : entity xil_defaultlib.core_converter" :col 47)
	       ("C_M_AXI_BURST_LEN" :file "../files/common/hierarchy.vhd" :line 464)
	       (:desc "            C_M_AXI_BURST_LEN    => C_M_AXI_BURST_LEN," :col 36)
	       ("C_M_AXI_ID_WIDTH" :file "../files/common/hierarchy.vhd" :line 465)
	       (:desc "            C_M_AXI_ID_WIDTH     => C_M_AXI_ID_WIDTH," :col 36)
	       ("C_M_AXI_ADDR_WIDTH" :file "../files/common/hierarchy.vhd" :line 466)
	       (:desc "            C_M_AXI_ADDR_WIDTH   => C_M_AXI_ADDR_WIDTH," :col 36)
	       ("C_M_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 467)
	       (:desc "            C_M_AXI_DATA_WIDTH   => C_M_AXI_DATA_WIDTH," :col 36)
	       ("C_M_AXI_AWUSER_WIDTH" :file "../files/common/hierarchy.vhd" :line 468)
	       (:desc "            C_M_AXI_AWUSER_WIDTH => C_M_AXI_AWUSER_WIDTH," :col 36)
	       ("C_M_AXI_ARUSER_WIDTH" :file "../files/common/hierarchy.vhd" :line 469)
	       (:desc "            C_M_AXI_ARUSER_WIDTH => C_M_AXI_ARUSER_WIDTH," :col 36)
	       ("C_M_AXI_WUSER_WIDTH" :file "../files/common/hierarchy.vhd" :line 470)
	       (:desc "            C_M_AXI_WUSER_WIDTH  => C_M_AXI_WUSER_WIDTH," :col 36)
	       ("C_M_AXI_RUSER_WIDTH" :file "../files/common/hierarchy.vhd" :line 471)
	       (:desc "            C_M_AXI_RUSER_WIDTH  => C_M_AXI_RUSER_WIDTH," :col 36)
	       ("C_M_AXI_BUSER_WIDTH" :file "../files/common/hierarchy.vhd" :line 472)
	       (:desc "            C_M_AXI_BUSER_WIDTH  => C_M_AXI_BUSER_WIDTH" :col 36)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 475)
	       (:desc "            soft_reset => soft_reset," :col 26)
	       ("conv_req" :file "../files/common/hierarchy.vhd" :line 477)
	       (:desc "            conv_req       => conv_req_lch," :col 12)
	       ("conv_req_lch" :file "../files/common/hierarchy.vhd" :line 477)
	       (:desc "            conv_req       => conv_req_lch," :col 30)
	       ("conv_rsp" :file "../files/common/hierarchy.vhd" :line 478)
	       (:desc "            conv_rsp       => conv_rsp_lch," :col 12)
	       ("conv_rsp_lch" :file "../files/common/hierarchy.vhd" :line 478)
	       (:desc "            conv_rsp       => conv_rsp_lch," :col 30)
	       ("internal_error" :file "../files/common/hierarchy.vhd" :line 479)
	       (:desc "            internal_error => internal_error_lch," :col 12)
	       ("internal_error_lch" :file "../files/common/hierarchy.vhd" :line 479)
	       (:desc "            internal_error => internal_error_lch," :col 30)
	       ("fb_wr_burst_start" :file "../files/common/hierarchy.vhd" :line 481)
	       (:desc "            fb_wr_burst_start => fb_wr_burst_start_lch," :col 12)
	       ("fb_wr_burst_start_lch" :file "../files/common/hierarchy.vhd" :line 481)
	       (:desc "            fb_wr_burst_start => fb_wr_burst_start_lch," :col 33)
	       ("fb_bw_counter" :file "../files/common/hierarchy.vhd" :line 482)
	       (:desc "            fb_bw_counter     => fb_bw_counter_lch," :col 12)
	       ("fb_bw_counter_lch" :file "../files/common/hierarchy.vhd" :line 482)
	       (:desc "            fb_bw_counter     => fb_bw_counter_lch," :col 33)
	       ("fb_wlast" :file "../files/common/hierarchy.vhd" :line 483)
	       (:desc "            fb_wlast          => fb_wlast_lch," :col 12)
	       ("fb_wlast_lch" :file "../files/common/hierarchy.vhd" :line 483)
	       (:desc "            fb_wlast          => fb_wlast_lch," :col 33)
	       ("fb_reduced_burst" :file "../files/common/hierarchy.vhd" :line 484)
	       (:desc "            fb_reduced_burst  => fb_reduced_burst_lch," :col 12)
	       ("fb_reduced_burst_lch" :file "../files/common/hierarchy.vhd" :line 484)
	       (:desc "            fb_reduced_burst  => fb_reduced_burst_lch," :col 33)
	       ("fb_awlen" :file "../files/common/hierarchy.vhd" :line 485)
	       (:desc "            fb_awlen          => fb_awlen_lch," :col 12)
	       ("fb_awlen_lch" :file "../files/common/hierarchy.vhd" :line 485)
	       (:desc "            fb_awlen          => fb_awlen_lch," :col 33)
	       ("fb_burst_done" :file "../files/common/hierarchy.vhd" :line 486)
	       (:desc "            fb_burst_done     => fb_burst_done_lch," :col 12)
	       ("fb_burst_done_lch" :file "../files/common/hierarchy.vhd" :line 486)
	       (:desc "            fb_burst_done     => fb_burst_done_lch," :col 33)
	       ("pattern_req" :file "../files/common/hierarchy.vhd" :line 488)
	       (:desc "            pattern_req      => pattern_req_lch," :col 12)
	       ("pattern_req_lch" :file "../files/common/hierarchy.vhd" :line 488)
	       (:desc "            pattern_req      => pattern_req_lch," :col 32)
	       ("pattern_len" :file "../files/common/hierarchy.vhd" :line 489)
	       (:desc "            pattern_len      => pattern_len_lch," :col 12)
	       ("pattern_len_lch" :file "../files/common/hierarchy.vhd" :line 489)
	       (:desc "            pattern_len      => pattern_len_lch," :col 32)
	       ("pattern_finished" :file "../files/common/hierarchy.vhd" :line 490)
	       (:desc "            pattern_finished => pattern_finished_lch," :col 12)
	       ("pattern_finished_lch" :file "../files/common/hierarchy.vhd" :line 490)
	       (:desc "            pattern_finished => pattern_finished_lch," :col 32)
	       ("pattern_tlast" :file "../files/common/hierarchy.vhd" :line 491)
	       (:desc "            pattern_tlast    => pattern_tlast_lch," :col 12)
	       ("pattern_tlast_lch" :file "../files/common/hierarchy.vhd" :line 491)
	       (:desc "            pattern_tlast    => pattern_tlast_lch," :col 32)
	       ("s_axis_aclk" :file "../files/common/hierarchy.vhd" :line 493)
	       (:desc "            s_axis_aclk    => m_axis_lch_inbuf_aclk," :col 12)
	       ("m_axis_lch_inbuf_aclk" :file "../files/common/hierarchy.vhd" :line 493)
	       (:desc "            s_axis_aclk    => m_axis_lch_inbuf_aclk," :col 30)
	       ("s_axis_aresetn" :file "../files/common/hierarchy.vhd" :line 494)
	       (:desc "            s_axis_aresetn => m_axis_lch_inbuf_aresetn," :col 12)
	       ("m_axis_lch_inbuf_aresetn" :file "../files/common/hierarchy.vhd" :line 494)
	       (:desc "            s_axis_aresetn => m_axis_lch_inbuf_aresetn," :col 30)
	       ("s_axis_tready" :file "../files/common/hierarchy.vhd" :line 495)
	       (:desc "            s_axis_tready  => m_axis_lch_inbuf_tready," :col 12)
	       ("m_axis_lch_inbuf_tready" :file "../files/common/hierarchy.vhd" :line 495)
	       (:desc "            s_axis_tready  => m_axis_lch_inbuf_tready," :col 30)
	       ("s_axis_tdata" :file "../files/common/hierarchy.vhd" :line 496)
	       (:desc "            s_axis_tdata   => m_axis_lch_inbuf_tdata," :col 12)
	       ("m_axis_lch_inbuf_tdata" :file "../files/common/hierarchy.vhd" :line 496)
	       (:desc "            s_axis_tdata   => m_axis_lch_inbuf_tdata," :col 30)
	       ("s_axis_tvalid" :file "../files/common/hierarchy.vhd" :line 497)
	       (:desc "            s_axis_tvalid  => m_axis_lch_inbuf_tvalid," :col 12)
	       ("m_axis_lch_inbuf_tvalid" :file "../files/common/hierarchy.vhd" :line 497)
	       (:desc "            s_axis_tvalid  => m_axis_lch_inbuf_tvalid," :col 30)
	       ("s_axis_tkeep" :file "../files/common/hierarchy.vhd" :line 498)
	       (:desc "            s_axis_tkeep   => m_axis_lch_inbuf_tkeep," :col 12)
	       ("m_axis_lch_inbuf_tkeep" :file "../files/common/hierarchy.vhd" :line 498)
	       (:desc "            s_axis_tkeep   => m_axis_lch_inbuf_tkeep," :col 30)
	       ("s_axis_tlast" :file "../files/common/hierarchy.vhd" :line 499)
	       (:desc "            s_axis_tlast   => m_axis_lch_inbuf_tlast," :col 12)
	       ("m_axis_lch_inbuf_tlast" :file "../files/common/hierarchy.vhd" :line 499)
	       (:desc "            s_axis_tlast   => m_axis_lch_inbuf_tlast," :col 30)
	       ("m_axis_aclk" :file "../files/common/hierarchy.vhd" :line 501)
	       (:desc "            m_axis_aclk    => m_axis_lch_aclk," :col 12)
	       ("m_axis_lch_aclk" :file "../files/common/hierarchy.vhd" :line 501)
	       (:desc "            m_axis_aclk    => m_axis_lch_aclk," :col 30)
	       ("m_axis_aresetn" :file "../files/common/hierarchy.vhd" :line 502)
	       (:desc "            m_axis_aresetn => m_axis_lch_aresetn," :col 12)
	       ("m_axis_lch_aresetn" :file "../files/common/hierarchy.vhd" :line 502)
	       (:desc "            m_axis_aresetn => m_axis_lch_aresetn," :col 30)
	       ("m_axis_tdata" :file "../files/common/hierarchy.vhd" :line 503)
	       (:desc "            m_axis_tdata   => m_axis_lch_tdata," :col 12)
	       ("m_axis_lch_tdata" :file "../files/common/hierarchy.vhd" :line 503)
	       (:desc "            m_axis_tdata   => m_axis_lch_tdata," :col 30)
	       ("m_axis_tvalid" :file "../files/common/hierarchy.vhd" :line 504)
	       (:desc "            m_axis_tvalid  => m_axis_lch_tvalid," :col 12)
	       ("m_axis_lch_tvalid" :file "../files/common/hierarchy.vhd" :line 504)
	       (:desc "            m_axis_tvalid  => m_axis_lch_tvalid," :col 30)
	       ("m_axis_tkeep" :file "../files/common/hierarchy.vhd" :line 505)
	       (:desc "            m_axis_tkeep   => m_axis_lch_tkeep," :col 12)
	       ("m_axis_lch_tkeep" :file "../files/common/hierarchy.vhd" :line 505)
	       (:desc "            m_axis_tkeep   => m_axis_lch_tkeep," :col 30)
	       ("m_axis_tlast" :file "../files/common/hierarchy.vhd" :line 506)
	       (:desc "            m_axis_tlast   => m_axis_lch_tlast," :col 12)
	       ("m_axis_lch_tlast" :file "../files/common/hierarchy.vhd" :line 506)
	       (:desc "            m_axis_tlast   => m_axis_lch_tlast," :col 30)
	       ("m_axis_tready" :file "../files/common/hierarchy.vhd" :line 507)
	       (:desc "            m_axis_tready  => m_axis_lch_tready," :col 12)
	       ("m_axis_lch_tready" :file "../files/common/hierarchy.vhd" :line 507)
	       (:desc "            m_axis_tready  => m_axis_lch_tready," :col 30)
	       ("m_axis_tdest" :file "../files/common/hierarchy.vhd" :line 508)
	       (:desc "            m_axis_tdest   => m_axis_lch_tdest," :col 12)
	       ("m_axis_lch_tdest" :file "../files/common/hierarchy.vhd" :line 508)
	       (:desc "            m_axis_tdest   => m_axis_lch_tdest," :col 30)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 510)
	       (:desc "            m_axi_aclk    => m_axi_lch_aclk," :col 12)
	       ("m_axi_lch_aclk" :file "../files/common/hierarchy.vhd" :line 510)
	       (:desc "            m_axi_aclk    => m_axi_lch_aclk," :col 29)
	       ("m_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 511)
	       (:desc "            m_axi_aresetn => m_axi_lch_aresetn," :col 12)
	       ("m_axi_lch_aresetn" :file "../files/common/hierarchy.vhd" :line 511)
	       (:desc "            m_axi_aresetn => m_axi_lch_aresetn," :col 29)
	       ("m_axi_awid" :file "../files/common/hierarchy.vhd" :line 512)
	       (:desc "            m_axi_awid    => m_axi_lch_awid," :col 12)
	       ("m_axi_lch_awid" :file "../files/common/hierarchy.vhd" :line 512)
	       (:desc "            m_axi_awid    => m_axi_lch_awid," :col 29)
	       ("m_axi_awaddr" :file "../files/common/hierarchy.vhd" :line 513)
	       (:desc "            m_axi_awaddr  => m_axi_lch_awaddr," :col 12)
	       ("m_axi_lch_awaddr" :file "../files/common/hierarchy.vhd" :line 513)
	       (:desc "            m_axi_awaddr  => m_axi_lch_awaddr," :col 29)
	       ("m_axi_awlen" :file "../files/common/hierarchy.vhd" :line 514)
	       (:desc "            m_axi_awlen   => m_axi_lch_awlen," :col 12)
	       ("m_axi_lch_awlen" :file "../files/common/hierarchy.vhd" :line 514)
	       (:desc "            m_axi_awlen   => m_axi_lch_awlen," :col 29)
	       ("m_axi_awsize" :file "../files/common/hierarchy.vhd" :line 515)
	       (:desc "            m_axi_awsize  => m_axi_lch_awsize," :col 12)
	       ("m_axi_lch_awsize" :file "../files/common/hierarchy.vhd" :line 515)
	       (:desc "            m_axi_awsize  => m_axi_lch_awsize," :col 29)
	       ("m_axi_awburst" :file "../files/common/hierarchy.vhd" :line 516)
	       (:desc "            m_axi_awburst => m_axi_lch_awburst," :col 12)
	       ("m_axi_lch_awburst" :file "../files/common/hierarchy.vhd" :line 516)
	       (:desc "            m_axi_awburst => m_axi_lch_awburst," :col 29)
	       ("m_axi_awlock" :file "../files/common/hierarchy.vhd" :line 517)
	       (:desc "            m_axi_awlock  => m_axi_lch_awlock," :col 12)
	       ("m_axi_lch_awlock" :file "../files/common/hierarchy.vhd" :line 517)
	       (:desc "            m_axi_awlock  => m_axi_lch_awlock," :col 29)
	       ("m_axi_awcache" :file "../files/common/hierarchy.vhd" :line 518)
	       (:desc "            m_axi_awcache => m_axi_lch_awcache," :col 12)
	       ("m_axi_lch_awcache" :file "../files/common/hierarchy.vhd" :line 518)
	       (:desc "            m_axi_awcache => m_axi_lch_awcache," :col 29)
	       ("m_axi_awprot" :file "../files/common/hierarchy.vhd" :line 519)
	       (:desc "            m_axi_awprot  => m_axi_lch_awprot," :col 12)
	       ("m_axi_lch_awprot" :file "../files/common/hierarchy.vhd" :line 519)
	       (:desc "            m_axi_awprot  => m_axi_lch_awprot," :col 29)
	       ("m_axi_awqos" :file "../files/common/hierarchy.vhd" :line 520)
	       (:desc "            m_axi_awqos   => m_axi_lch_awqos," :col 12)
	       ("m_axi_lch_awqos" :file "../files/common/hierarchy.vhd" :line 520)
	       (:desc "            m_axi_awqos   => m_axi_lch_awqos," :col 29)
	       ("m_axi_awuser" :file "../files/common/hierarchy.vhd" :line 521)
	       (:desc "            m_axi_awuser  => m_axi_lch_awuser," :col 12)
	       ("m_axi_lch_awuser" :file "../files/common/hierarchy.vhd" :line 521)
	       (:desc "            m_axi_awuser  => m_axi_lch_awuser," :col 29)
	       ("m_axi_awvalid" :file "../files/common/hierarchy.vhd" :line 522)
	       (:desc "            m_axi_awvalid => m_axi_lch_awvalid," :col 12)
	       ("m_axi_lch_awvalid" :file "../files/common/hierarchy.vhd" :line 522)
	       (:desc "            m_axi_awvalid => m_axi_lch_awvalid," :col 29)
	       ("m_axi_awready" :file "../files/common/hierarchy.vhd" :line 523)
	       (:desc "            m_axi_awready => m_axi_lch_awready," :col 12)
	       ("m_axi_lch_awready" :file "../files/common/hierarchy.vhd" :line 523)
	       (:desc "            m_axi_awready => m_axi_lch_awready," :col 29)
	       ("m_axi_wdata" :file "../files/common/hierarchy.vhd" :line 524)
	       (:desc "            m_axi_wdata   => m_axi_lch_wdata," :col 12)
	       ("m_axi_lch_wdata" :file "../files/common/hierarchy.vhd" :line 524)
	       (:desc "            m_axi_wdata   => m_axi_lch_wdata," :col 29)
	       ("m_axi_wstrb" :file "../files/common/hierarchy.vhd" :line 525)
	       (:desc "            m_axi_wstrb   => m_axi_lch_wstrb," :col 12)
	       ("m_axi_lch_wstrb" :file "../files/common/hierarchy.vhd" :line 525)
	       (:desc "            m_axi_wstrb   => m_axi_lch_wstrb," :col 29)
	       ("m_axi_wlast" :file "../files/common/hierarchy.vhd" :line 526)
	       (:desc "            m_axi_wlast   => m_axi_lch_wlast," :col 12)
	       ("m_axi_lch_wlast" :file "../files/common/hierarchy.vhd" :line 526)
	       (:desc "            m_axi_wlast   => m_axi_lch_wlast," :col 29)
	       ("m_axi_wuser" :file "../files/common/hierarchy.vhd" :line 527)
	       (:desc "            m_axi_wuser   => m_axi_lch_wuser," :col 12)
	       ("m_axi_lch_wuser" :file "../files/common/hierarchy.vhd" :line 527)
	       (:desc "            m_axi_wuser   => m_axi_lch_wuser," :col 29)
	       ("m_axi_wvalid" :file "../files/common/hierarchy.vhd" :line 528)
	       (:desc "            m_axi_wvalid  => m_axi_lch_wvalid," :col 12)
	       ("m_axi_lch_wvalid" :file "../files/common/hierarchy.vhd" :line 528)
	       (:desc "            m_axi_wvalid  => m_axi_lch_wvalid," :col 29)
	       ("m_axi_wready" :file "../files/common/hierarchy.vhd" :line 529)
	       (:desc "            m_axi_wready  => m_axi_lch_wready," :col 12)
	       ("m_axi_lch_wready" :file "../files/common/hierarchy.vhd" :line 529)
	       (:desc "            m_axi_wready  => m_axi_lch_wready," :col 29)
	       ("m_axi_bid" :file "../files/common/hierarchy.vhd" :line 530)
	       (:desc "            m_axi_bid     => m_axi_lch_bid," :col 12)
	       ("m_axi_lch_bid" :file "../files/common/hierarchy.vhd" :line 530)
	       (:desc "            m_axi_bid     => m_axi_lch_bid," :col 29)
	       ("m_axi_bresp" :file "../files/common/hierarchy.vhd" :line 531)
	       (:desc "            m_axi_bresp   => m_axi_lch_bresp," :col 12)
	       ("m_axi_lch_bresp" :file "../files/common/hierarchy.vhd" :line 531)
	       (:desc "            m_axi_bresp   => m_axi_lch_bresp," :col 29)
	       ("m_axi_buser" :file "../files/common/hierarchy.vhd" :line 532)
	       (:desc "            m_axi_buser   => m_axi_lch_buser," :col 12)
	       ("m_axi_lch_buser" :file "../files/common/hierarchy.vhd" :line 532)
	       (:desc "            m_axi_buser   => m_axi_lch_buser," :col 29)
	       ("m_axi_bvalid" :file "../files/common/hierarchy.vhd" :line 533)
	       (:desc "            m_axi_bvalid  => m_axi_lch_bvalid," :col 12)
	       ("m_axi_lch_bvalid" :file "../files/common/hierarchy.vhd" :line 533)
	       (:desc "            m_axi_bvalid  => m_axi_lch_bvalid," :col 29)
	       ("m_axi_bready" :file "../files/common/hierarchy.vhd" :line 534)
	       (:desc "            m_axi_bready  => m_axi_lch_bready," :col 12)
	       ("m_axi_lch_bready" :file "../files/common/hierarchy.vhd" :line 534)
	       (:desc "            m_axi_bready  => m_axi_lch_bready," :col 29)
	       ("m_axi_arid" :file "../files/common/hierarchy.vhd" :line 535)
	       (:desc "            m_axi_arid    => m_axi_lch_arid," :col 12)
	       ("m_axi_lch_arid" :file "../files/common/hierarchy.vhd" :line 535)
	       (:desc "            m_axi_arid    => m_axi_lch_arid," :col 29)
	       ("m_axi_araddr" :file "../files/common/hierarchy.vhd" :line 536)
	       (:desc "            m_axi_araddr  => m_axi_lch_araddr," :col 12)
	       ("m_axi_lch_araddr" :file "../files/common/hierarchy.vhd" :line 536)
	       (:desc "            m_axi_araddr  => m_axi_lch_araddr," :col 29)
	       ("m_axi_arlen" :file "../files/common/hierarchy.vhd" :line 537)
	       (:desc "            m_axi_arlen   => m_axi_lch_arlen," :col 12)
	       ("m_axi_lch_arlen" :file "../files/common/hierarchy.vhd" :line 537)
	       (:desc "            m_axi_arlen   => m_axi_lch_arlen," :col 29)
	       ("m_axi_arsize" :file "../files/common/hierarchy.vhd" :line 538)
	       (:desc "            m_axi_arsize  => m_axi_lch_arsize," :col 12)
	       ("m_axi_lch_arsize" :file "../files/common/hierarchy.vhd" :line 538)
	       (:desc "            m_axi_arsize  => m_axi_lch_arsize," :col 29)
	       ("m_axi_arburst" :file "../files/common/hierarchy.vhd" :line 539)
	       (:desc "            m_axi_arburst => m_axi_lch_arburst," :col 12)
	       ("m_axi_lch_arburst" :file "../files/common/hierarchy.vhd" :line 539)
	       (:desc "            m_axi_arburst => m_axi_lch_arburst," :col 29)
	       ("m_axi_arlock" :file "../files/common/hierarchy.vhd" :line 540)
	       (:desc "            m_axi_arlock  => m_axi_lch_arlock," :col 12)
	       ("m_axi_lch_arlock" :file "../files/common/hierarchy.vhd" :line 540)
	       (:desc "            m_axi_arlock  => m_axi_lch_arlock," :col 29)
	       ("m_axi_arcache" :file "../files/common/hierarchy.vhd" :line 541)
	       (:desc "            m_axi_arcache => m_axi_lch_arcache," :col 12)
	       ("m_axi_lch_arcache" :file "../files/common/hierarchy.vhd" :line 541)
	       (:desc "            m_axi_arcache => m_axi_lch_arcache," :col 29)
	       ("m_axi_arprot" :file "../files/common/hierarchy.vhd" :line 542)
	       (:desc "            m_axi_arprot  => m_axi_lch_arprot," :col 12)
	       ("m_axi_lch_arprot" :file "../files/common/hierarchy.vhd" :line 542)
	       (:desc "            m_axi_arprot  => m_axi_lch_arprot," :col 29)
	       ("m_axi_arqos" :file "../files/common/hierarchy.vhd" :line 543)
	       (:desc "            m_axi_arqos   => m_axi_lch_arqos," :col 12)
	       ("m_axi_lch_arqos" :file "../files/common/hierarchy.vhd" :line 543)
	       (:desc "            m_axi_arqos   => m_axi_lch_arqos," :col 29)
	       ("m_axi_aruser" :file "../files/common/hierarchy.vhd" :line 544)
	       (:desc "            m_axi_aruser  => m_axi_lch_aruser," :col 12)
	       ("m_axi_lch_aruser" :file "../files/common/hierarchy.vhd" :line 544)
	       (:desc "            m_axi_aruser  => m_axi_lch_aruser," :col 29)
	       ("m_axi_arvalid" :file "../files/common/hierarchy.vhd" :line 545)
	       (:desc "            m_axi_arvalid => m_axi_lch_arvalid," :col 12)
	       ("m_axi_lch_arvalid" :file "../files/common/hierarchy.vhd" :line 545)
	       (:desc "            m_axi_arvalid => m_axi_lch_arvalid," :col 29)
	       ("m_axi_arready" :file "../files/common/hierarchy.vhd" :line 546)
	       (:desc "            m_axi_arready => m_axi_lch_arready," :col 12)
	       ("m_axi_lch_arready" :file "../files/common/hierarchy.vhd" :line 546)
	       (:desc "            m_axi_arready => m_axi_lch_arready," :col 29)
	       ("m_axi_rid" :file "../files/common/hierarchy.vhd" :line 547)
	       (:desc "            m_axi_rid     => m_axi_lch_rid," :col 12)
	       ("m_axi_lch_rid" :file "../files/common/hierarchy.vhd" :line 547)
	       (:desc "            m_axi_rid     => m_axi_lch_rid," :col 29)
	       ("m_axi_rdata" :file "../files/common/hierarchy.vhd" :line 548)
	       (:desc "            m_axi_rdata   => m_axi_lch_rdata," :col 12)
	       ("m_axi_lch_rdata" :file "../files/common/hierarchy.vhd" :line 548)
	       (:desc "            m_axi_rdata   => m_axi_lch_rdata," :col 29)
	       ("m_axi_rresp" :file "../files/common/hierarchy.vhd" :line 549)
	       (:desc "            m_axi_rresp   => m_axi_lch_rresp," :col 12)
	       ("m_axi_lch_rresp" :file "../files/common/hierarchy.vhd" :line 549)
	       (:desc "            m_axi_rresp   => m_axi_lch_rresp," :col 29)
	       ("m_axi_rlast" :file "../files/common/hierarchy.vhd" :line 550)
	       (:desc "            m_axi_rlast   => m_axi_lch_rlast," :col 12)
	       ("m_axi_lch_rlast" :file "../files/common/hierarchy.vhd" :line 550)
	       (:desc "            m_axi_rlast   => m_axi_lch_rlast," :col 29)
	       ("m_axi_ruser" :file "../files/common/hierarchy.vhd" :line 551)
	       (:desc "            m_axi_ruser   => m_axi_lch_ruser," :col 12)
	       ("m_axi_lch_ruser" :file "../files/common/hierarchy.vhd" :line 551)
	       (:desc "            m_axi_ruser   => m_axi_lch_ruser," :col 29)
	       ("m_axi_rvalid" :file "../files/common/hierarchy.vhd" :line 552)
	       (:desc "            m_axi_rvalid  => m_axi_lch_rvalid," :col 12)
	       ("m_axi_lch_rvalid" :file "../files/common/hierarchy.vhd" :line 552)
	       (:desc "            m_axi_rvalid  => m_axi_lch_rvalid," :col 29)
	       ("m_axi_rready" :file "../files/common/hierarchy.vhd" :line 553)
	       (:desc "            m_axi_rready  => m_axi_lch_rready" :col 12)
	       ("m_axi_lch_rready" :file "../files/common/hierarchy.vhd" :line 553)
	       (:desc "            m_axi_rready  => m_axi_lch_rready" :col 29)
	       ("I_CORE_CONVERTER_R" :file "../files/common/hierarchy.vhd" :line 557)
	       (:desc "    I_CORE_CONVERTER_R : entity xil_defaultlib.core_converter" :col 4)
	       ("xil_defaultlib" :file "../files/common/hierarchy.vhd" :line 557)
	       (:desc "    I_CORE_CONVERTER_R : entity xil_defaultlib.core_converter" :col 32)
	       ("core_converter" :file "../files/common/hierarchy.vhd" :line 557)
	       (:desc "    I_CORE_CONVERTER_R : entity xil_defaultlib.core_converter" :col 47)
	       ("C_M_AXI_BURST_LEN" :file "../files/common/hierarchy.vhd" :line 559)
	       (:desc "            C_M_AXI_BURST_LEN    => C_M_AXI_BURST_LEN," :col 36)
	       ("C_M_AXI_ID_WIDTH" :file "../files/common/hierarchy.vhd" :line 560)
	       (:desc "            C_M_AXI_ID_WIDTH     => C_M_AXI_ID_WIDTH," :col 36)
	       ("C_M_AXI_ADDR_WIDTH" :file "../files/common/hierarchy.vhd" :line 561)
	       (:desc "            C_M_AXI_ADDR_WIDTH   => C_M_AXI_ADDR_WIDTH," :col 36)
	       ("C_M_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 562)
	       (:desc "            C_M_AXI_DATA_WIDTH   => C_M_AXI_DATA_WIDTH," :col 36)
	       ("C_M_AXI_AWUSER_WIDTH" :file "../files/common/hierarchy.vhd" :line 563)
	       (:desc "            C_M_AXI_AWUSER_WIDTH => C_M_AXI_AWUSER_WIDTH," :col 36)
	       ("C_M_AXI_ARUSER_WIDTH" :file "../files/common/hierarchy.vhd" :line 564)
	       (:desc "            C_M_AXI_ARUSER_WIDTH => C_M_AXI_ARUSER_WIDTH," :col 36)
	       ("C_M_AXI_WUSER_WIDTH" :file "../files/common/hierarchy.vhd" :line 565)
	       (:desc "            C_M_AXI_WUSER_WIDTH  => C_M_AXI_WUSER_WIDTH," :col 36)
	       ("C_M_AXI_RUSER_WIDTH" :file "../files/common/hierarchy.vhd" :line 566)
	       (:desc "            C_M_AXI_RUSER_WIDTH  => C_M_AXI_RUSER_WIDTH," :col 36)
	       ("C_M_AXI_BUSER_WIDTH" :file "../files/common/hierarchy.vhd" :line 567)
	       (:desc "            C_M_AXI_BUSER_WIDTH  => C_M_AXI_BUSER_WIDTH" :col 36)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 570)
	       (:desc "            soft_reset => soft_reset," :col 26)
	       ("conv_req" :file "../files/common/hierarchy.vhd" :line 572)
	       (:desc "            conv_req       => conv_req_rch," :col 12)
	       ("conv_req_rch" :file "../files/common/hierarchy.vhd" :line 572)
	       (:desc "            conv_req       => conv_req_rch," :col 30)
	       ("conv_rsp" :file "../files/common/hierarchy.vhd" :line 573)
	       (:desc "            conv_rsp       => conv_rsp_rch," :col 12)
	       ("conv_rsp_rch" :file "../files/common/hierarchy.vhd" :line 573)
	       (:desc "            conv_rsp       => conv_rsp_rch," :col 30)
	       ("internal_error" :file "../files/common/hierarchy.vhd" :line 574)
	       (:desc "            internal_error => internal_error_rch," :col 12)
	       ("internal_error_rch" :file "../files/common/hierarchy.vhd" :line 574)
	       (:desc "            internal_error => internal_error_rch," :col 30)
	       ("fb_wr_burst_start" :file "../files/common/hierarchy.vhd" :line 576)
	       (:desc "            fb_wr_burst_start => fb_wr_burst_start_rch," :col 12)
	       ("fb_wr_burst_start_rch" :file "../files/common/hierarchy.vhd" :line 576)
	       (:desc "            fb_wr_burst_start => fb_wr_burst_start_rch," :col 33)
	       ("fb_bw_counter" :file "../files/common/hierarchy.vhd" :line 577)
	       (:desc "            fb_bw_counter     => fb_bw_counter_rch," :col 12)
	       ("fb_bw_counter_rch" :file "../files/common/hierarchy.vhd" :line 577)
	       (:desc "            fb_bw_counter     => fb_bw_counter_rch," :col 33)
	       ("fb_wlast" :file "../files/common/hierarchy.vhd" :line 578)
	       (:desc "            fb_wlast          => fb_wlast_rch," :col 12)
	       ("fb_wlast_rch" :file "../files/common/hierarchy.vhd" :line 578)
	       (:desc "            fb_wlast          => fb_wlast_rch," :col 33)
	       ("fb_reduced_burst" :file "../files/common/hierarchy.vhd" :line 579)
	       (:desc "            fb_reduced_burst  => fb_reduced_burst_rch," :col 12)
	       ("fb_reduced_burst_rch" :file "../files/common/hierarchy.vhd" :line 579)
	       (:desc "            fb_reduced_burst  => fb_reduced_burst_rch," :col 33)
	       ("fb_awlen" :file "../files/common/hierarchy.vhd" :line 580)
	       (:desc "            fb_awlen          => fb_awlen_rch," :col 12)
	       ("fb_awlen_rch" :file "../files/common/hierarchy.vhd" :line 580)
	       (:desc "            fb_awlen          => fb_awlen_rch," :col 33)
	       ("fb_burst_done" :file "../files/common/hierarchy.vhd" :line 581)
	       (:desc "            fb_burst_done     => fb_burst_done_rch," :col 12)
	       ("fb_burst_done_rch" :file "../files/common/hierarchy.vhd" :line 581)
	       (:desc "            fb_burst_done     => fb_burst_done_rch," :col 33)
	       ("pattern_req" :file "../files/common/hierarchy.vhd" :line 583)
	       (:desc "            pattern_req      => pattern_req_rch," :col 12)
	       ("pattern_req_rch" :file "../files/common/hierarchy.vhd" :line 583)
	       (:desc "            pattern_req      => pattern_req_rch," :col 32)
	       ("pattern_len" :file "../files/common/hierarchy.vhd" :line 584)
	       (:desc "            pattern_len      => pattern_len_rch," :col 12)
	       ("pattern_len_rch" :file "../files/common/hierarchy.vhd" :line 584)
	       (:desc "            pattern_len      => pattern_len_rch," :col 32)
	       ("pattern_finished" :file "../files/common/hierarchy.vhd" :line 585)
	       (:desc "            pattern_finished => pattern_finished_rch," :col 12)
	       ("pattern_finished_rch" :file "../files/common/hierarchy.vhd" :line 585)
	       (:desc "            pattern_finished => pattern_finished_rch," :col 32)
	       ("pattern_tlast" :file "../files/common/hierarchy.vhd" :line 586)
	       (:desc "            pattern_tlast    => pattern_tlast_rch," :col 12)
	       ("pattern_tlast_rch" :file "../files/common/hierarchy.vhd" :line 586)
	       (:desc "            pattern_tlast    => pattern_tlast_rch," :col 32)
	       ("s_axis_aclk" :file "../files/common/hierarchy.vhd" :line 588)
	       (:desc "            s_axis_aclk    => m_axis_rch_inbuf_aclk," :col 12)
	       ("m_axis_rch_inbuf_aclk" :file "../files/common/hierarchy.vhd" :line 588)
	       (:desc "            s_axis_aclk    => m_axis_rch_inbuf_aclk," :col 30)
	       ("s_axis_aresetn" :file "../files/common/hierarchy.vhd" :line 589)
	       (:desc "            s_axis_aresetn => m_axis_rch_inbuf_aresetn," :col 12)
	       ("m_axis_rch_inbuf_aresetn" :file "../files/common/hierarchy.vhd" :line 589)
	       (:desc "            s_axis_aresetn => m_axis_rch_inbuf_aresetn," :col 30)
	       ("s_axis_tready" :file "../files/common/hierarchy.vhd" :line 590)
	       (:desc "            s_axis_tready  => m_axis_rch_inbuf_tready," :col 12)
	       ("m_axis_rch_inbuf_tready" :file "../files/common/hierarchy.vhd" :line 590)
	       (:desc "            s_axis_tready  => m_axis_rch_inbuf_tready," :col 30)
	       ("s_axis_tdata" :file "../files/common/hierarchy.vhd" :line 591)
	       (:desc "            s_axis_tdata   => m_axis_rch_inbuf_tdata," :col 12)
	       ("m_axis_rch_inbuf_tdata" :file "../files/common/hierarchy.vhd" :line 591)
	       (:desc "            s_axis_tdata   => m_axis_rch_inbuf_tdata," :col 30)
	       ("s_axis_tvalid" :file "../files/common/hierarchy.vhd" :line 592)
	       (:desc "            s_axis_tvalid  => m_axis_rch_inbuf_tvalid," :col 12)
	       ("m_axis_rch_inbuf_tvalid" :file "../files/common/hierarchy.vhd" :line 592)
	       (:desc "            s_axis_tvalid  => m_axis_rch_inbuf_tvalid," :col 30)
	       ("s_axis_tkeep" :file "../files/common/hierarchy.vhd" :line 593)
	       (:desc "            s_axis_tkeep   => m_axis_rch_inbuf_tkeep," :col 12)
	       ("m_axis_rch_inbuf_tkeep" :file "../files/common/hierarchy.vhd" :line 593)
	       (:desc "            s_axis_tkeep   => m_axis_rch_inbuf_tkeep," :col 30)
	       ("s_axis_tlast" :file "../files/common/hierarchy.vhd" :line 594)
	       (:desc "            s_axis_tlast   => m_axis_rch_inbuf_tlast," :col 12)
	       ("m_axis_rch_inbuf_tlast" :file "../files/common/hierarchy.vhd" :line 594)
	       (:desc "            s_axis_tlast   => m_axis_rch_inbuf_tlast," :col 30)
	       ("m_axis_aclk" :file "../files/common/hierarchy.vhd" :line 596)
	       (:desc "            m_axis_aclk    => m_axis_rch_aclk," :col 12)
	       ("m_axis_rch_aclk" :file "../files/common/hierarchy.vhd" :line 596)
	       (:desc "            m_axis_aclk    => m_axis_rch_aclk," :col 30)
	       ("m_axis_aresetn" :file "../files/common/hierarchy.vhd" :line 597)
	       (:desc "            m_axis_aresetn => m_axis_rch_aresetn," :col 12)
	       ("m_axis_rch_aresetn" :file "../files/common/hierarchy.vhd" :line 597)
	       (:desc "            m_axis_aresetn => m_axis_rch_aresetn," :col 30)
	       ("m_axis_tdata" :file "../files/common/hierarchy.vhd" :line 598)
	       (:desc "            m_axis_tdata   => m_axis_rch_tdata," :col 12)
	       ("m_axis_rch_tdata" :file "../files/common/hierarchy.vhd" :line 598)
	       (:desc "            m_axis_tdata   => m_axis_rch_tdata," :col 30)
	       ("m_axis_tvalid" :file "../files/common/hierarchy.vhd" :line 599)
	       (:desc "            m_axis_tvalid  => m_axis_rch_tvalid," :col 12)
	       ("m_axis_rch_tvalid" :file "../files/common/hierarchy.vhd" :line 599)
	       (:desc "            m_axis_tvalid  => m_axis_rch_tvalid," :col 30)
	       ("m_axis_tkeep" :file "../files/common/hierarchy.vhd" :line 600)
	       (:desc "            m_axis_tkeep   => m_axis_rch_tkeep," :col 12)
	       ("m_axis_rch_tkeep" :file "../files/common/hierarchy.vhd" :line 600)
	       (:desc "            m_axis_tkeep   => m_axis_rch_tkeep," :col 30)
	       ("m_axis_tlast" :file "../files/common/hierarchy.vhd" :line 601)
	       (:desc "            m_axis_tlast   => m_axis_rch_tlast," :col 12)
	       ("m_axis_rch_tlast" :file "../files/common/hierarchy.vhd" :line 601)
	       (:desc "            m_axis_tlast   => m_axis_rch_tlast," :col 30)
	       ("m_axis_tready" :file "../files/common/hierarchy.vhd" :line 602)
	       (:desc "            m_axis_tready  => m_axis_rch_tready," :col 12)
	       ("m_axis_rch_tready" :file "../files/common/hierarchy.vhd" :line 602)
	       (:desc "            m_axis_tready  => m_axis_rch_tready," :col 30)
	       ("m_axis_tdest" :file "../files/common/hierarchy.vhd" :line 603)
	       (:desc "            m_axis_tdest   => m_axis_rch_tdest," :col 12)
	       ("m_axis_rch_tdest" :file "../files/common/hierarchy.vhd" :line 603)
	       (:desc "            m_axis_tdest   => m_axis_rch_tdest," :col 30)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 605)
	       (:desc "            m_axi_aclk    => m_axi_rch_aclk," :col 12)
	       ("m_axi_rch_aclk" :file "../files/common/hierarchy.vhd" :line 605)
	       (:desc "            m_axi_aclk    => m_axi_rch_aclk," :col 29)
	       ("m_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 606)
	       (:desc "            m_axi_aresetn => m_axi_rch_aresetn," :col 12)
	       ("m_axi_rch_aresetn" :file "../files/common/hierarchy.vhd" :line 606)
	       (:desc "            m_axi_aresetn => m_axi_rch_aresetn," :col 29)
	       ("m_axi_awid" :file "../files/common/hierarchy.vhd" :line 607)
	       (:desc "            m_axi_awid    => m_axi_rch_awid," :col 12)
	       ("m_axi_rch_awid" :file "../files/common/hierarchy.vhd" :line 607)
	       (:desc "            m_axi_awid    => m_axi_rch_awid," :col 29)
	       ("m_axi_awaddr" :file "../files/common/hierarchy.vhd" :line 608)
	       (:desc "            m_axi_awaddr  => m_axi_rch_awaddr," :col 12)
	       ("m_axi_rch_awaddr" :file "../files/common/hierarchy.vhd" :line 608)
	       (:desc "            m_axi_awaddr  => m_axi_rch_awaddr," :col 29)
	       ("m_axi_awlen" :file "../files/common/hierarchy.vhd" :line 609)
	       (:desc "            m_axi_awlen   => m_axi_rch_awlen," :col 12)
	       ("m_axi_rch_awlen" :file "../files/common/hierarchy.vhd" :line 609)
	       (:desc "            m_axi_awlen   => m_axi_rch_awlen," :col 29)
	       ("m_axi_awsize" :file "../files/common/hierarchy.vhd" :line 610)
	       (:desc "            m_axi_awsize  => m_axi_rch_awsize," :col 12)
	       ("m_axi_rch_awsize" :file "../files/common/hierarchy.vhd" :line 610)
	       (:desc "            m_axi_awsize  => m_axi_rch_awsize," :col 29)
	       ("m_axi_awburst" :file "../files/common/hierarchy.vhd" :line 611)
	       (:desc "            m_axi_awburst => m_axi_rch_awburst," :col 12)
	       ("m_axi_rch_awburst" :file "../files/common/hierarchy.vhd" :line 611)
	       (:desc "            m_axi_awburst => m_axi_rch_awburst," :col 29)
	       ("m_axi_awlock" :file "../files/common/hierarchy.vhd" :line 612)
	       (:desc "            m_axi_awlock  => m_axi_rch_awlock," :col 12)
	       ("m_axi_rch_awlock" :file "../files/common/hierarchy.vhd" :line 612)
	       (:desc "            m_axi_awlock  => m_axi_rch_awlock," :col 29)
	       ("m_axi_awcache" :file "../files/common/hierarchy.vhd" :line 613)
	       (:desc "            m_axi_awcache => m_axi_rch_awcache," :col 12)
	       ("m_axi_rch_awcache" :file "../files/common/hierarchy.vhd" :line 613)
	       (:desc "            m_axi_awcache => m_axi_rch_awcache," :col 29)
	       ("m_axi_awprot" :file "../files/common/hierarchy.vhd" :line 614)
	       (:desc "            m_axi_awprot  => m_axi_rch_awprot," :col 12)
	       ("m_axi_rch_awprot" :file "../files/common/hierarchy.vhd" :line 614)
	       (:desc "            m_axi_awprot  => m_axi_rch_awprot," :col 29)
	       ("m_axi_awqos" :file "../files/common/hierarchy.vhd" :line 615)
	       (:desc "            m_axi_awqos   => m_axi_rch_awqos," :col 12)
	       ("m_axi_rch_awqos" :file "../files/common/hierarchy.vhd" :line 615)
	       (:desc "            m_axi_awqos   => m_axi_rch_awqos," :col 29)
	       ("m_axi_awuser" :file "../files/common/hierarchy.vhd" :line 616)
	       (:desc "            m_axi_awuser  => m_axi_rch_awuser," :col 12)
	       ("m_axi_rch_awuser" :file "../files/common/hierarchy.vhd" :line 616)
	       (:desc "            m_axi_awuser  => m_axi_rch_awuser," :col 29)
	       ("m_axi_awvalid" :file "../files/common/hierarchy.vhd" :line 617)
	       (:desc "            m_axi_awvalid => m_axi_rch_awvalid," :col 12)
	       ("m_axi_rch_awvalid" :file "../files/common/hierarchy.vhd" :line 617)
	       (:desc "            m_axi_awvalid => m_axi_rch_awvalid," :col 29)
	       ("m_axi_awready" :file "../files/common/hierarchy.vhd" :line 618)
	       (:desc "            m_axi_awready => m_axi_rch_awready," :col 12)
	       ("m_axi_rch_awready" :file "../files/common/hierarchy.vhd" :line 618)
	       (:desc "            m_axi_awready => m_axi_rch_awready," :col 29)
	       ("m_axi_wdata" :file "../files/common/hierarchy.vhd" :line 619)
	       (:desc "            m_axi_wdata   => m_axi_rch_wdata," :col 12)
	       ("m_axi_rch_wdata" :file "../files/common/hierarchy.vhd" :line 619)
	       (:desc "            m_axi_wdata   => m_axi_rch_wdata," :col 29)
	       ("m_axi_wstrb" :file "../files/common/hierarchy.vhd" :line 620)
	       (:desc "            m_axi_wstrb   => m_axi_rch_wstrb," :col 12)
	       ("m_axi_rch_wstrb" :file "../files/common/hierarchy.vhd" :line 620)
	       (:desc "            m_axi_wstrb   => m_axi_rch_wstrb," :col 29)
	       ("m_axi_wlast" :file "../files/common/hierarchy.vhd" :line 621)
	       (:desc "            m_axi_wlast   => m_axi_rch_wlast," :col 12)
	       ("m_axi_rch_wlast" :file "../files/common/hierarchy.vhd" :line 621)
	       (:desc "            m_axi_wlast   => m_axi_rch_wlast," :col 29)
	       ("m_axi_wuser" :file "../files/common/hierarchy.vhd" :line 622)
	       (:desc "            m_axi_wuser   => m_axi_rch_wuser," :col 12)
	       ("m_axi_rch_wuser" :file "../files/common/hierarchy.vhd" :line 622)
	       (:desc "            m_axi_wuser   => m_axi_rch_wuser," :col 29)
	       ("m_axi_wvalid" :file "../files/common/hierarchy.vhd" :line 623)
	       (:desc "            m_axi_wvalid  => m_axi_rch_wvalid," :col 12)
	       ("m_axi_rch_wvalid" :file "../files/common/hierarchy.vhd" :line 623)
	       (:desc "            m_axi_wvalid  => m_axi_rch_wvalid," :col 29)
	       ("m_axi_wready" :file "../files/common/hierarchy.vhd" :line 624)
	       (:desc "            m_axi_wready  => m_axi_rch_wready," :col 12)
	       ("m_axi_rch_wready" :file "../files/common/hierarchy.vhd" :line 624)
	       (:desc "            m_axi_wready  => m_axi_rch_wready," :col 29)
	       ("m_axi_bid" :file "../files/common/hierarchy.vhd" :line 625)
	       (:desc "            m_axi_bid     => m_axi_rch_bid," :col 12)
	       ("m_axi_rch_bid" :file "../files/common/hierarchy.vhd" :line 625)
	       (:desc "            m_axi_bid     => m_axi_rch_bid," :col 29)
	       ("m_axi_bresp" :file "../files/common/hierarchy.vhd" :line 626)
	       (:desc "            m_axi_bresp   => m_axi_rch_bresp," :col 12)
	       ("m_axi_rch_bresp" :file "../files/common/hierarchy.vhd" :line 626)
	       (:desc "            m_axi_bresp   => m_axi_rch_bresp," :col 29)
	       ("m_axi_buser" :file "../files/common/hierarchy.vhd" :line 627)
	       (:desc "            m_axi_buser   => m_axi_rch_buser," :col 12)
	       ("m_axi_rch_buser" :file "../files/common/hierarchy.vhd" :line 627)
	       (:desc "            m_axi_buser   => m_axi_rch_buser," :col 29)
	       ("m_axi_bvalid" :file "../files/common/hierarchy.vhd" :line 628)
	       (:desc "            m_axi_bvalid  => m_axi_rch_bvalid," :col 12)
	       ("m_axi_rch_bvalid" :file "../files/common/hierarchy.vhd" :line 628)
	       (:desc "            m_axi_bvalid  => m_axi_rch_bvalid," :col 29)
	       ("m_axi_bready" :file "../files/common/hierarchy.vhd" :line 629)
	       (:desc "            m_axi_bready  => m_axi_rch_bready," :col 12)
	       ("m_axi_rch_bready" :file "../files/common/hierarchy.vhd" :line 629)
	       (:desc "            m_axi_bready  => m_axi_rch_bready," :col 29)
	       ("m_axi_arid" :file "../files/common/hierarchy.vhd" :line 630)
	       (:desc "            m_axi_arid    => m_axi_rch_arid," :col 12)
	       ("m_axi_rch_arid" :file "../files/common/hierarchy.vhd" :line 630)
	       (:desc "            m_axi_arid    => m_axi_rch_arid," :col 29)
	       ("m_axi_araddr" :file "../files/common/hierarchy.vhd" :line 631)
	       (:desc "            m_axi_araddr  => m_axi_rch_araddr," :col 12)
	       ("m_axi_rch_araddr" :file "../files/common/hierarchy.vhd" :line 631)
	       (:desc "            m_axi_araddr  => m_axi_rch_araddr," :col 29)
	       ("m_axi_arlen" :file "../files/common/hierarchy.vhd" :line 632)
	       (:desc "            m_axi_arlen   => m_axi_rch_arlen," :col 12)
	       ("m_axi_rch_arlen" :file "../files/common/hierarchy.vhd" :line 632)
	       (:desc "            m_axi_arlen   => m_axi_rch_arlen," :col 29)
	       ("m_axi_arsize" :file "../files/common/hierarchy.vhd" :line 633)
	       (:desc "            m_axi_arsize  => m_axi_rch_arsize," :col 12)
	       ("m_axi_rch_arsize" :file "../files/common/hierarchy.vhd" :line 633)
	       (:desc "            m_axi_arsize  => m_axi_rch_arsize," :col 29)
	       ("m_axi_arburst" :file "../files/common/hierarchy.vhd" :line 634)
	       (:desc "            m_axi_arburst => m_axi_rch_arburst," :col 12)
	       ("m_axi_rch_arburst" :file "../files/common/hierarchy.vhd" :line 634)
	       (:desc "            m_axi_arburst => m_axi_rch_arburst," :col 29)
	       ("m_axi_arlock" :file "../files/common/hierarchy.vhd" :line 635)
	       (:desc "            m_axi_arlock  => m_axi_rch_arlock," :col 12)
	       ("m_axi_rch_arlock" :file "../files/common/hierarchy.vhd" :line 635)
	       (:desc "            m_axi_arlock  => m_axi_rch_arlock," :col 29)
	       ("m_axi_arcache" :file "../files/common/hierarchy.vhd" :line 636)
	       (:desc "            m_axi_arcache => m_axi_rch_arcache," :col 12)
	       ("m_axi_rch_arcache" :file "../files/common/hierarchy.vhd" :line 636)
	       (:desc "            m_axi_arcache => m_axi_rch_arcache," :col 29)
	       ("m_axi_arprot" :file "../files/common/hierarchy.vhd" :line 637)
	       (:desc "            m_axi_arprot  => m_axi_rch_arprot," :col 12)
	       ("m_axi_rch_arprot" :file "../files/common/hierarchy.vhd" :line 637)
	       (:desc "            m_axi_arprot  => m_axi_rch_arprot," :col 29)
	       ("m_axi_arqos" :file "../files/common/hierarchy.vhd" :line 638)
	       (:desc "            m_axi_arqos   => m_axi_rch_arqos," :col 12)
	       ("m_axi_rch_arqos" :file "../files/common/hierarchy.vhd" :line 638)
	       (:desc "            m_axi_arqos   => m_axi_rch_arqos," :col 29)
	       ("m_axi_aruser" :file "../files/common/hierarchy.vhd" :line 639)
	       (:desc "            m_axi_aruser  => m_axi_rch_aruser," :col 12)
	       ("m_axi_rch_aruser" :file "../files/common/hierarchy.vhd" :line 639)
	       (:desc "            m_axi_aruser  => m_axi_rch_aruser," :col 29)
	       ("m_axi_arvalid" :file "../files/common/hierarchy.vhd" :line 640)
	       (:desc "            m_axi_arvalid => m_axi_rch_arvalid," :col 12)
	       ("m_axi_rch_arvalid" :file "../files/common/hierarchy.vhd" :line 640)
	       (:desc "            m_axi_arvalid => m_axi_rch_arvalid," :col 29)
	       ("m_axi_arready" :file "../files/common/hierarchy.vhd" :line 641)
	       (:desc "            m_axi_arready => m_axi_rch_arready," :col 12)
	       ("m_axi_rch_arready" :file "../files/common/hierarchy.vhd" :line 641)
	       (:desc "            m_axi_arready => m_axi_rch_arready," :col 29)
	       ("m_axi_rid" :file "../files/common/hierarchy.vhd" :line 642)
	       (:desc "            m_axi_rid     => m_axi_rch_rid," :col 12)
	       ("m_axi_rch_rid" :file "../files/common/hierarchy.vhd" :line 642)
	       (:desc "            m_axi_rid     => m_axi_rch_rid," :col 29)
	       ("m_axi_rdata" :file "../files/common/hierarchy.vhd" :line 643)
	       (:desc "            m_axi_rdata   => m_axi_rch_rdata," :col 12)
	       ("m_axi_rch_rdata" :file "../files/common/hierarchy.vhd" :line 643)
	       (:desc "            m_axi_rdata   => m_axi_rch_rdata," :col 29)
	       ("m_axi_rresp" :file "../files/common/hierarchy.vhd" :line 644)
	       (:desc "            m_axi_rresp   => m_axi_rch_rresp," :col 12)
	       ("m_axi_rch_rresp" :file "../files/common/hierarchy.vhd" :line 644)
	       (:desc "            m_axi_rresp   => m_axi_rch_rresp," :col 29)
	       ("m_axi_rlast" :file "../files/common/hierarchy.vhd" :line 645)
	       (:desc "            m_axi_rlast   => m_axi_rch_rlast," :col 12)
	       ("m_axi_rch_rlast" :file "../files/common/hierarchy.vhd" :line 645)
	       (:desc "            m_axi_rlast   => m_axi_rch_rlast," :col 29)
	       ("m_axi_ruser" :file "../files/common/hierarchy.vhd" :line 646)
	       (:desc "            m_axi_ruser   => m_axi_rch_ruser," :col 12)
	       ("m_axi_rch_ruser" :file "../files/common/hierarchy.vhd" :line 646)
	       (:desc "            m_axi_ruser   => m_axi_rch_ruser," :col 29)
	       ("m_axi_rvalid" :file "../files/common/hierarchy.vhd" :line 647)
	       (:desc "            m_axi_rvalid  => m_axi_rch_rvalid," :col 12)
	       ("m_axi_rch_rvalid" :file "../files/common/hierarchy.vhd" :line 647)
	       (:desc "            m_axi_rvalid  => m_axi_rch_rvalid," :col 29)
	       ("m_axi_rready" :file "../files/common/hierarchy.vhd" :line 648)
	       (:desc "            m_axi_rready  => m_axi_rch_rready" :col 12)
	       ("m_axi_rch_rready" :file "../files/common/hierarchy.vhd" :line 648)
	       (:desc "            m_axi_rready  => m_axi_rch_rready" :col 29)
	       ("I_AXI_LITE_MASTER" :file "../files/common/hierarchy.vhd" :line 653)
	       (:desc "    I_AXI_LITE_MASTER : entity xil_defaultlib.axi_lite_master" :col 4)
	       ("xil_defaultlib" :file "../files/common/hierarchy.vhd" :line 653)
	       (:desc "    I_AXI_LITE_MASTER : entity xil_defaultlib.axi_lite_master" :col 31)
	       ("axi_lite_master" :file "../files/common/hierarchy.vhd" :line 653)
	       (:desc "    I_AXI_LITE_MASTER : entity xil_defaultlib.axi_lite_master" :col 46)
	       ("C_M_AXIL_MASTER_TARGET_BASE_ADDR" :file "../files/common/hierarchy.vhd" :line 655)
	       (:desc "            C_M_AXIL_MASTER_TARGET_BASE_ADDR => C_M_AXIL_MASTER_TARGET_BASE_ADDR," :col 48)
	       ("C_M_AXIL_MASTER_ADDR_WIDTH" :file "../files/common/hierarchy.vhd" :line 656)
	       (:desc "            C_M_AXIL_MASTER_ADDR_WIDTH       => C_M_AXIL_MASTER_ADDR_WIDTH," :col 48)
	       ("C_M_AXIL_MASTER_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 657)
	       (:desc "            C_M_AXIL_MASTER_DATA_WIDTH       => C_M_AXIL_MASTER_DATA_WIDTH" :col 48)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 660)
	       (:desc "            soft_reset        => soft_reset," :col 33)
	       ("transaction_error" :file "../files/common/hierarchy.vhd" :line 661)
	       (:desc "            transaction_error => transaction_error," :col 33)
	       ("write_request" :file "../files/common/hierarchy.vhd" :line 664)
	       (:desc "            write_request => write_request," :col 29)
	       ("write_data" :file "../files/common/hierarchy.vhd" :line 665)
	       (:desc "            write_data    => write_data," :col 29)
	       ("write_address" :file "../files/common/hierarchy.vhd" :line 666)
	       (:desc "            write_address => write_address," :col 29)
	       ("write_done" :file "../files/common/hierarchy.vhd" :line 667)
	       (:desc "            write_done    => write_done," :col 29)
	       ("read_request" :file "../files/common/hierarchy.vhd" :line 670)
	       (:desc "            read_request    => read_request," :col 31)
	       ("read_address" :file "../files/common/hierarchy.vhd" :line 671)
	       (:desc "            read_address    => read_address," :col 31)
	       ("read_data" :file "../files/common/hierarchy.vhd" :line 672)
	       (:desc "            read_data       => read_data," :col 31)
	       ("read_data_valid" :file "../files/common/hierarchy.vhd" :line 673)
	       (:desc "            read_data_valid => read_data_valid," :col 31)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 675)
	       (:desc "            m_axi_aclk    => m_axi_conf_aclk," :col 12)
	       ("m_axi_conf_aclk" :file "../files/common/hierarchy.vhd" :line 675)
	       (:desc "            m_axi_aclk    => m_axi_conf_aclk," :col 29)
	       ("m_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 676)
	       (:desc "            m_axi_aresetn => m_axi_conf_aresetn," :col 12)
	       ("m_axi_conf_aresetn" :file "../files/common/hierarchy.vhd" :line 676)
	       (:desc "            m_axi_aresetn => m_axi_conf_aresetn," :col 29)
	       ("m_axi_awaddr" :file "../files/common/hierarchy.vhd" :line 677)
	       (:desc "            m_axi_awaddr  => m_axi_conf_awaddr," :col 12)
	       ("m_axi_conf_awaddr" :file "../files/common/hierarchy.vhd" :line 677)
	       (:desc "            m_axi_awaddr  => m_axi_conf_awaddr," :col 29)
	       ("m_axi_awprot" :file "../files/common/hierarchy.vhd" :line 678)
	       (:desc "            m_axi_awprot  => m_axi_conf_awprot," :col 12)
	       ("m_axi_conf_awprot" :file "../files/common/hierarchy.vhd" :line 678)
	       (:desc "            m_axi_awprot  => m_axi_conf_awprot," :col 29)
	       ("m_axi_awvalid" :file "../files/common/hierarchy.vhd" :line 679)
	       (:desc "            m_axi_awvalid => m_axi_conf_awvalid," :col 12)
	       ("m_axi_conf_awvalid" :file "../files/common/hierarchy.vhd" :line 679)
	       (:desc "            m_axi_awvalid => m_axi_conf_awvalid," :col 29)
	       ("m_axi_awready" :file "../files/common/hierarchy.vhd" :line 680)
	       (:desc "            m_axi_awready => m_axi_conf_awready," :col 12)
	       ("m_axi_conf_awready" :file "../files/common/hierarchy.vhd" :line 680)
	       (:desc "            m_axi_awready => m_axi_conf_awready," :col 29)
	       ("m_axi_wdata" :file "../files/common/hierarchy.vhd" :line 681)
	       (:desc "            m_axi_wdata   => m_axi_conf_wdata," :col 12)
	       ("m_axi_conf_wdata" :file "../files/common/hierarchy.vhd" :line 681)
	       (:desc "            m_axi_wdata   => m_axi_conf_wdata," :col 29)
	       ("m_axi_wstrb" :file "../files/common/hierarchy.vhd" :line 682)
	       (:desc "            m_axi_wstrb   => m_axi_conf_wstrb," :col 12)
	       ("m_axi_conf_wstrb" :file "../files/common/hierarchy.vhd" :line 682)
	       (:desc "            m_axi_wstrb   => m_axi_conf_wstrb," :col 29)
	       ("m_axi_wvalid" :file "../files/common/hierarchy.vhd" :line 683)
	       (:desc "            m_axi_wvalid  => m_axi_conf_wvalid," :col 12)
	       ("m_axi_conf_wvalid" :file "../files/common/hierarchy.vhd" :line 683)
	       (:desc "            m_axi_wvalid  => m_axi_conf_wvalid," :col 29)
	       ("m_axi_wready" :file "../files/common/hierarchy.vhd" :line 684)
	       (:desc "            m_axi_wready  => m_axi_conf_wready," :col 12)
	       ("m_axi_conf_wready" :file "../files/common/hierarchy.vhd" :line 684)
	       (:desc "            m_axi_wready  => m_axi_conf_wready," :col 29)
	       ("m_axi_bresp" :file "../files/common/hierarchy.vhd" :line 685)
	       (:desc "            m_axi_bresp   => m_axi_conf_bresp," :col 12)
	       ("m_axi_conf_bresp" :file "../files/common/hierarchy.vhd" :line 685)
	       (:desc "            m_axi_bresp   => m_axi_conf_bresp," :col 29)
	       ("m_axi_bvalid" :file "../files/common/hierarchy.vhd" :line 686)
	       (:desc "            m_axi_bvalid  => m_axi_conf_bvalid," :col 12)
	       ("m_axi_conf_bvalid" :file "../files/common/hierarchy.vhd" :line 686)
	       (:desc "            m_axi_bvalid  => m_axi_conf_bvalid," :col 29)
	       ("m_axi_bready" :file "../files/common/hierarchy.vhd" :line 687)
	       (:desc "            m_axi_bready  => m_axi_conf_bready," :col 12)
	       ("m_axi_conf_bready" :file "../files/common/hierarchy.vhd" :line 687)
	       (:desc "            m_axi_bready  => m_axi_conf_bready," :col 29)
	       ("m_axi_araddr" :file "../files/common/hierarchy.vhd" :line 688)
	       (:desc "            m_axi_araddr  => m_axi_conf_araddr," :col 12)
	       ("m_axi_conf_araddr" :file "../files/common/hierarchy.vhd" :line 688)
	       (:desc "            m_axi_araddr  => m_axi_conf_araddr," :col 29)
	       ("m_axi_arprot" :file "../files/common/hierarchy.vhd" :line 689)
	       (:desc "            m_axi_arprot  => m_axi_conf_arprot," :col 12)
	       ("m_axi_conf_arprot" :file "../files/common/hierarchy.vhd" :line 689)
	       (:desc "            m_axi_arprot  => m_axi_conf_arprot," :col 29)
	       ("m_axi_arvalid" :file "../files/common/hierarchy.vhd" :line 690)
	       (:desc "            m_axi_arvalid => m_axi_conf_arvalid," :col 12)
	       ("m_axi_conf_arvalid" :file "../files/common/hierarchy.vhd" :line 690)
	       (:desc "            m_axi_arvalid => m_axi_conf_arvalid," :col 29)
	       ("m_axi_arready" :file "../files/common/hierarchy.vhd" :line 691)
	       (:desc "            m_axi_arready => m_axi_conf_arready," :col 12)
	       ("m_axi_conf_arready" :file "../files/common/hierarchy.vhd" :line 691)
	       (:desc "            m_axi_arready => m_axi_conf_arready," :col 29)
	       ("m_axi_rdata" :file "../files/common/hierarchy.vhd" :line 692)
	       (:desc "            m_axi_rdata   => m_axi_conf_rdata," :col 12)
	       ("m_axi_conf_rdata" :file "../files/common/hierarchy.vhd" :line 692)
	       (:desc "            m_axi_rdata   => m_axi_conf_rdata," :col 29)
	       ("m_axi_rresp" :file "../files/common/hierarchy.vhd" :line 693)
	       (:desc "            m_axi_rresp   => m_axi_conf_rresp," :col 12)
	       ("m_axi_conf_rresp" :file "../files/common/hierarchy.vhd" :line 693)
	       (:desc "            m_axi_rresp   => m_axi_conf_rresp," :col 29)
	       ("m_axi_rvalid" :file "../files/common/hierarchy.vhd" :line 694)
	       (:desc "            m_axi_rvalid  => m_axi_conf_rvalid," :col 12)
	       ("m_axi_conf_rvalid" :file "../files/common/hierarchy.vhd" :line 694)
	       (:desc "            m_axi_rvalid  => m_axi_conf_rvalid," :col 29)
	       ("m_axi_rready" :file "../files/common/hierarchy.vhd" :line 695)
	       (:desc "            m_axi_rready  => m_axi_conf_rready" :col 12)
	       ("m_axi_conf_rready" :file "../files/common/hierarchy.vhd" :line 695)
	       (:desc "            m_axi_rready  => m_axi_conf_rready" :col 29)
	       ("I_CLK_DIV" :file "../files/common/hierarchy.vhd" :line 699)
	       (:desc "    I_CLK_DIV : entity xil_defaultlib.clk_div" :col 4)
	       ("xil_defaultlib" :file "../files/common/hierarchy.vhd" :line 699)
	       (:desc "    I_CLK_DIV : entity xil_defaultlib.clk_div" :col 23)
	       ("clk_div" :file "../files/common/hierarchy.vhd" :line 699)
	       (:desc "    I_CLK_DIV : entity xil_defaultlib.clk_div" :col 38)
	       ("DIV_FACTOR" :file "../files/common/hierarchy.vhd" :line 701)
	       (:desc "            DIV_FACTOR => DIV_FACTOR" :col 26)
	       ("clk" :file "../files/common/hierarchy.vhd" :line 704)
	       (:desc "            clk        => clk_fs_ext," :col 12)
	       ("clk_fs_ext" :file "../files/common/hierarchy.vhd" :line 704)
	       (:desc "            clk        => clk_fs_ext," :col 26)
	       ("resetn" :file "../files/common/hierarchy.vhd" :line 705)
	       (:desc "            resetn     => resetn," :col 26)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 706)
	       (:desc "            soft_reset => soft_reset," :col 26)
	       ("clk_out" :file "../files/common/hierarchy.vhd" :line 707)
	       (:desc "            clk_out    => clk_fs" :col 12)
	       ("clk_fs" :file "../files/common/hierarchy.vhd" :line 707)
	       (:desc "            clk_out    => clk_fs" :col 26)
	       ("I_CLK_FS_SYNC" :file "../files/common/hierarchy.vhd" :line 711)
	       (:desc "    I_CLK_FS_SYNC : entity xil_defaultlib.clk_sync" :col 4)
	       ("xil_defaultlib" :file "../files/common/hierarchy.vhd" :line 711)
	       (:desc "    I_CLK_FS_SYNC : entity xil_defaultlib.clk_sync" :col 27)
	       ("clk_sync" :file "../files/common/hierarchy.vhd" :line 711)
	       (:desc "    I_CLK_FS_SYNC : entity xil_defaultlib.clk_sync" :col 42)
	       ("clk" :file "../files/common/hierarchy.vhd" :line 713)
	       (:desc "            clk         => '0'," :col 12)
	       ("resetn" :file "../files/common/hierarchy.vhd" :line 714)
	       (:desc "            resetn      => '0'," :col 12)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 715)
	       (:desc "            soft_reset  => '0'," :col 12)
	       ("clk_fs" :file "../files/common/hierarchy.vhd" :line 716)
	       (:desc "            clk_fs      => '0'," :col 12)
	       ("clk_fs_sync" :file "../files/common/hierarchy.vhd" :line 717)
	       (:desc "            clk_fs_sync => clk_fs_sync" :col 27)
	       ("I_PATTERN_COUNTER_L" :file "../files/common/hierarchy.vhd" :line 720)
	       (:desc "    I_PATTERN_COUNTER_L : entity xil_defaultlib.pattern_counter" :col 4)
	       ("xil_defaultlib" :file "../files/common/hierarchy.vhd" :line 720)
	       (:desc "    I_PATTERN_COUNTER_L : entity xil_defaultlib.pattern_counter" :col 33)
	       ("pattern_counter" :file "../files/common/hierarchy.vhd" :line 720)
	       (:desc "    I_PATTERN_COUNTER_L : entity xil_defaultlib.pattern_counter" :col 48)
	       ("DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 722)
	       (:desc "            DATA_WIDTH => PATTERN_COUNTER_DATA_WIDTH," :col 12)
	       ("PATTERN_COUNTER_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 722)
	       (:desc "            DATA_WIDTH => PATTERN_COUNTER_DATA_WIDTH," :col 26)
	       ("PATTERN" :file "../files/common/hierarchy.vhd" :line 723)
	       (:desc "            PATTERN    => PATTERN" :col 26)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 726)
	       (:desc "            soft_reset    => soft_reset," :col 29)
	       ("count" :file "../files/common/hierarchy.vhd" :line 727)
	       (:desc "            count         => count_lch," :col 12)
	       ("count_lch" :file "../files/common/hierarchy.vhd" :line 727)
	       (:desc "            count         => count_lch," :col 29)
	       ("pattern_count" :file "../files/common/hierarchy.vhd" :line 728)
	       (:desc "            pattern_count => pattern_count_lch," :col 12)
	       ("pattern_count_lch" :file "../files/common/hierarchy.vhd" :line 728)
	       (:desc "            pattern_count => pattern_count_lch," :col 29)
	       ("axis_clk" :file "../files/common/hierarchy.vhd" :line 730)
	       (:desc "            axis_clk    => s_axis_lch_aclk," :col 12)
	       ("s_axis_lch_aclk" :file "../files/common/hierarchy.vhd" :line 730)
	       (:desc "            axis_clk    => s_axis_lch_aclk," :col 27)
	       ("axis_resetn" :file "../files/common/hierarchy.vhd" :line 731)
	       (:desc "            axis_resetn => s_axis_lch_aresetn," :col 12)
	       ("s_axis_lch_aresetn" :file "../files/common/hierarchy.vhd" :line 731)
	       (:desc "            axis_resetn => s_axis_lch_aresetn," :col 27)
	       ("axis_tvalid" :file "../files/common/hierarchy.vhd" :line 732)
	       (:desc "            axis_tvalid => s_axis_lch_tvalid," :col 12)
	       ("s_axis_lch_tvalid" :file "../files/common/hierarchy.vhd" :line 732)
	       (:desc "            axis_tvalid => s_axis_lch_tvalid," :col 27)
	       ("axis_tdata" :file "../files/common/hierarchy.vhd" :line 733)
	       (:desc "            axis_tdata  => s_axis_lch_tdata," :col 12)
	       ("s_axis_lch_tdata" :file "../files/common/hierarchy.vhd" :line 733)
	       (:desc "            axis_tdata  => s_axis_lch_tdata," :col 27)
	       ("axis_tready" :file "../files/common/hierarchy.vhd" :line 734)
	       (:desc "            axis_tready => s_axis_lch_tready" :col 12)
	       ("s_axis_lch_tready" :file "../files/common/hierarchy.vhd" :line 734)
	       (:desc "            axis_tready => s_axis_lch_tready" :col 27)
	       ("I_PATTERN_COUNTER_R" :file "../files/common/hierarchy.vhd" :line 738)
	       (:desc "    I_PATTERN_COUNTER_R : entity xil_defaultlib.pattern_counter" :col 4)
	       ("xil_defaultlib" :file "../files/common/hierarchy.vhd" :line 738)
	       (:desc "    I_PATTERN_COUNTER_R : entity xil_defaultlib.pattern_counter" :col 33)
	       ("pattern_counter" :file "../files/common/hierarchy.vhd" :line 738)
	       (:desc "    I_PATTERN_COUNTER_R : entity xil_defaultlib.pattern_counter" :col 48)
	       ("DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 740)
	       (:desc "            DATA_WIDTH => PATTERN_COUNTER_DATA_WIDTH," :col 12)
	       ("PATTERN_COUNTER_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 740)
	       (:desc "            DATA_WIDTH => PATTERN_COUNTER_DATA_WIDTH," :col 26)
	       ("PATTERN" :file "../files/common/hierarchy.vhd" :line 741)
	       (:desc "            PATTERN    => PATTERN" :col 26)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 744)
	       (:desc "            soft_reset    => soft_reset," :col 29)
	       ("count" :file "../files/common/hierarchy.vhd" :line 745)
	       (:desc "            count         => count_rch," :col 12)
	       ("count_rch" :file "../files/common/hierarchy.vhd" :line 745)
	       (:desc "            count         => count_rch," :col 29)
	       ("pattern_count" :file "../files/common/hierarchy.vhd" :line 746)
	       (:desc "            pattern_count => pattern_count_rch," :col 12)
	       ("pattern_count_rch" :file "../files/common/hierarchy.vhd" :line 746)
	       (:desc "            pattern_count => pattern_count_rch," :col 29)
	       ("axis_clk" :file "../files/common/hierarchy.vhd" :line 748)
	       (:desc "            axis_clk    => s_axis_rch_aclk," :col 12)
	       ("s_axis_rch_aclk" :file "../files/common/hierarchy.vhd" :line 748)
	       (:desc "            axis_clk    => s_axis_rch_aclk," :col 27)
	       ("axis_resetn" :file "../files/common/hierarchy.vhd" :line 749)
	       (:desc "            axis_resetn => s_axis_rch_aresetn," :col 12)
	       ("s_axis_rch_aresetn" :file "../files/common/hierarchy.vhd" :line 749)
	       (:desc "            axis_resetn => s_axis_rch_aresetn," :col 27)
	       ("axis_tvalid" :file "../files/common/hierarchy.vhd" :line 750)
	       (:desc "            axis_tvalid => s_axis_rch_tvalid," :col 12)
	       ("s_axis_rch_tvalid" :file "../files/common/hierarchy.vhd" :line 750)
	       (:desc "            axis_tvalid => s_axis_rch_tvalid," :col 27)
	       ("axis_tdata" :file "../files/common/hierarchy.vhd" :line 751)
	       (:desc "            axis_tdata  => s_axis_rch_tdata," :col 12)
	       ("s_axis_rch_tdata" :file "../files/common/hierarchy.vhd" :line 751)
	       (:desc "            axis_tdata  => s_axis_rch_tdata," :col 27)
	       ("axis_tready" :file "../files/common/hierarchy.vhd" :line 752)
	       (:desc "            axis_tready => s_axis_rch_tready" :col 12)
	       ("s_axis_rch_tready" :file "../files/common/hierarchy.vhd" :line 752)
	       (:desc "            axis_tready => s_axis_rch_tready" :col 27)
	       ("I_CORE_FSM_L" :file "../files/common/hierarchy.vhd" :line 756)
	       (:desc "    I_CORE_FSM_L : entity xil_defaultlib.core_fsm" :col 4)
	       ("xil_defaultlib" :file "../files/common/hierarchy.vhd" :line 756)
	       (:desc "    I_CORE_FSM_L : entity xil_defaultlib.core_fsm" :col 26)
	       ("core_fsm" :file "../files/common/hierarchy.vhd" :line 756)
	       (:desc "    I_CORE_FSM_L : entity xil_defaultlib.core_fsm" :col 41)
	       ("clk" :file "../files/common/hierarchy.vhd" :line 758)
	       (:desc "            clk           => clk," :col 29)
	       ("resetn" :file "../files/common/hierarchy.vhd" :line 759)
	       (:desc "            resetn        => resetn," :col 29)
	       ("clk_fs" :file "../files/common/hierarchy.vhd" :line 760)
	       (:desc "            clk_fs        => clk_fs_sync," :col 12)
	       ("clk_fs_sync" :file "../files/common/hierarchy.vhd" :line 760)
	       (:desc "            clk_fs        => clk_fs_sync," :col 29)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 761)
	       (:desc "            soft_reset    => soft_reset," :col 29)
	       ("system_enable" :file "../files/common/hierarchy.vhd" :line 762)
	       (:desc "            system_enable => system_enable," :col 29)
	       ("conv_op" :file "../files/common/hierarchy.vhd" :line 764)
	       (:desc "            conv_op  => conv_op_lch," :col 12)
	       ("conv_op_lch" :file "../files/common/hierarchy.vhd" :line 764)
	       (:desc "            conv_op  => conv_op_lch," :col 24)
	       ("conv_req" :file "../files/common/hierarchy.vhd" :line 765)
	       (:desc "            conv_req => conv_req_lch," :col 12)
	       ("conv_req_lch" :file "../files/common/hierarchy.vhd" :line 765)
	       (:desc "            conv_req => conv_req_lch," :col 24)
	       ("conv_rsp" :file "../files/common/hierarchy.vhd" :line 766)
	       (:desc "            conv_rsp => conv_rsp_lch," :col 12)
	       ("conv_rsp_lch" :file "../files/common/hierarchy.vhd" :line 766)
	       (:desc "            conv_rsp => conv_rsp_lch," :col 24)
	       ("pattern_req" :file "../files/common/hierarchy.vhd" :line 768)
	       (:desc "            pattern_req      => pattern_req_lch," :col 12)
	       ("pattern_req_lch" :file "../files/common/hierarchy.vhd" :line 768)
	       (:desc "            pattern_req      => pattern_req_lch," :col 32)
	       ("pattern_len" :file "../files/common/hierarchy.vhd" :line 769)
	       (:desc "            pattern_len      => pattern_len_lch," :col 12)
	       ("pattern_len_lch" :file "../files/common/hierarchy.vhd" :line 769)
	       (:desc "            pattern_len      => pattern_len_lch," :col 32)
	       ("pattern_finished" :file "../files/common/hierarchy.vhd" :line 770)
	       (:desc "            pattern_finished => pattern_finished_lch," :col 12)
	       ("pattern_finished_lch" :file "../files/common/hierarchy.vhd" :line 770)
	       (:desc "            pattern_finished => pattern_finished_lch," :col 32)
	       ("pattern_tlast" :file "../files/common/hierarchy.vhd" :line 771)
	       (:desc "            pattern_tlast    => pattern_tlast_lch," :col 12)
	       ("pattern_tlast_lch" :file "../files/common/hierarchy.vhd" :line 771)
	       (:desc "            pattern_tlast    => pattern_tlast_lch," :col 32)
	       ("buffer_size" :file "../files/common/hierarchy.vhd" :line 773)
	       (:desc "            buffer_size => buffer_size_l," :col 12)
	       ("buffer_size_l" :file "../files/common/hierarchy.vhd" :line 773)
	       (:desc "            buffer_size => buffer_size_l," :col 27)
	       ("bram_ptr" :file "../files/common/hierarchy.vhd" :line 774)
	       (:desc "            bram_ptr    => bram_ptr_l," :col 12)
	       ("bram_ptr_l" :file "../files/common/hierarchy.vhd" :line 774)
	       (:desc "            bram_ptr    => bram_ptr_l," :col 27)
	       ("read_size" :file "../files/common/hierarchy.vhd" :line 775)
	       (:desc "            read_size   => read_size_l," :col 12)
	       ("read_size_l" :file "../files/common/hierarchy.vhd" :line 775)
	       (:desc "            read_size   => read_size_l," :col 27)
	       ("internal_error" :file "../files/common/hierarchy.vhd" :line 777)
	       (:desc "            internal_error => internal_error_lch," :col 12)
	       ("internal_error_lch" :file "../files/common/hierarchy.vhd" :line 777)
	       (:desc "            internal_error => internal_error_lch," :col 30)
	       ("system_running" :file "../files/common/hierarchy.vhd" :line 778)
	       (:desc "            system_running => system_running_lch" :col 12)
	       ("system_running_lch" :file "../files/common/hierarchy.vhd" :line 778)
	       (:desc "            system_running => system_running_lch" :col 30)
	       ("I_CORE_FSM_R" :file "../files/common/hierarchy.vhd" :line 782)
	       (:desc "    I_CORE_FSM_R : entity xil_defaultlib.core_fsm" :col 4)
	       ("xil_defaultlib" :file "../files/common/hierarchy.vhd" :line 782)
	       (:desc "    I_CORE_FSM_R : entity xil_defaultlib.core_fsm" :col 26)
	       ("core_fsm" :file "../files/common/hierarchy.vhd" :line 782)
	       (:desc "    I_CORE_FSM_R : entity xil_defaultlib.core_fsm" :col 41)
	       ("clk" :file "../files/common/hierarchy.vhd" :line 784)
	       (:desc "            clk           => clk," :col 29)
	       ("resetn" :file "../files/common/hierarchy.vhd" :line 785)
	       (:desc "            resetn        => resetn," :col 29)
	       ("clk_fs" :file "../files/common/hierarchy.vhd" :line 786)
	       (:desc "            clk_fs        => clk_fs_sync," :col 12)
	       ("clk_fs_sync" :file "../files/common/hierarchy.vhd" :line 786)
	       (:desc "            clk_fs        => clk_fs_sync," :col 29)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 787)
	       (:desc "            soft_reset    => soft_reset," :col 29)
	       ("system_enable" :file "../files/common/hierarchy.vhd" :line 788)
	       (:desc "            system_enable => system_enable," :col 29)
	       ("conv_op" :file "../files/common/hierarchy.vhd" :line 790)
	       (:desc "            conv_op          => conv_op_rch," :col 12)
	       ("conv_op_rch" :file "../files/common/hierarchy.vhd" :line 790)
	       (:desc "            conv_op          => conv_op_rch," :col 32)
	       ("conv_req" :file "../files/common/hierarchy.vhd" :line 791)
	       (:desc "            conv_req         => conv_req_rch," :col 12)
	       ("conv_req_rch" :file "../files/common/hierarchy.vhd" :line 791)
	       (:desc "            conv_req         => conv_req_rch," :col 32)
	       ("conv_rsp" :file "../files/common/hierarchy.vhd" :line 792)
	       (:desc "            conv_rsp         => conv_rsp_rch," :col 12)
	       ("conv_rsp_rch" :file "../files/common/hierarchy.vhd" :line 792)
	       (:desc "            conv_rsp         => conv_rsp_rch," :col 32)
	       ("pattern_req" :file "../files/common/hierarchy.vhd" :line 793)
	       (:desc "            pattern_req      => pattern_req_rch," :col 12)
	       ("pattern_req_rch" :file "../files/common/hierarchy.vhd" :line 793)
	       (:desc "            pattern_req      => pattern_req_rch," :col 32)
	       ("pattern_len" :file "../files/common/hierarchy.vhd" :line 794)
	       (:desc "            pattern_len      => pattern_len_rch," :col 12)
	       ("pattern_len_rch" :file "../files/common/hierarchy.vhd" :line 794)
	       (:desc "            pattern_len      => pattern_len_rch," :col 32)
	       ("pattern_finished" :file "../files/common/hierarchy.vhd" :line 795)
	       (:desc "            pattern_finished => pattern_finished_rch," :col 12)
	       ("pattern_finished_rch" :file "../files/common/hierarchy.vhd" :line 795)
	       (:desc "            pattern_finished => pattern_finished_rch," :col 32)
	       ("pattern_tlast" :file "../files/common/hierarchy.vhd" :line 796)
	       (:desc "            pattern_tlast    => pattern_tlast_rch," :col 12)
	       ("pattern_tlast_rch" :file "../files/common/hierarchy.vhd" :line 796)
	       (:desc "            pattern_tlast    => pattern_tlast_rch," :col 32)
	       ("buffer_size" :file "../files/common/hierarchy.vhd" :line 798)
	       (:desc "            buffer_size => buffer_size_r," :col 12)
	       ("buffer_size_r" :file "../files/common/hierarchy.vhd" :line 798)
	       (:desc "            buffer_size => buffer_size_r," :col 27)
	       ("bram_ptr" :file "../files/common/hierarchy.vhd" :line 799)
	       (:desc "            bram_ptr    => bram_ptr_r," :col 12)
	       ("bram_ptr_r" :file "../files/common/hierarchy.vhd" :line 799)
	       (:desc "            bram_ptr    => bram_ptr_r," :col 27)
	       ("read_size" :file "../files/common/hierarchy.vhd" :line 800)
	       (:desc "            read_size   => read_size_r," :col 12)
	       ("read_size_r" :file "../files/common/hierarchy.vhd" :line 800)
	       (:desc "            read_size   => read_size_r," :col 27)
	       ("internal_error" :file "../files/common/hierarchy.vhd" :line 802)
	       (:desc "            internal_error => internal_error_rch," :col 12)
	       ("internal_error_rch" :file "../files/common/hierarchy.vhd" :line 802)
	       (:desc "            internal_error => internal_error_rch," :col 30)
	       ("system_running" :file "../files/common/hierarchy.vhd" :line 803)
	       (:desc "            system_running => system_running_rch" :col 12)
	       ("system_running_rch" :file "../files/common/hierarchy.vhd" :line 803)
	       (:desc "            system_running => system_running_rch" :col 30)
	       ("RTL" :file "../files/common/hierarchy.vhd" :line 808)
	       (:desc "end architecture RTL;" :col 17)
	       ("IEEE" :file "../files/common/hierarchy.vhd" :line 812)
	       (:desc "library IEEE;" :col 8)
	       ("xil_defaultlib" :file "../files/common/hierarchy.vhd" :line 813)
	       (:desc "library xil_defaultlib;" :col 8)
	       ("IEEE" :file "../files/common/hierarchy.vhd" :line 814)
	       (:desc "use IEEE.std_logic_1164.all;" :col 4)
	       ("std_logic_1164" :file "../files/common/hierarchy.vhd" :line 814)
	       (:desc "use IEEE.std_logic_1164.all;" :col 9)
	       ("IEEE" :file "../files/common/hierarchy.vhd" :line 815)
	       (:desc "use IEEE.numeric_std.all;" :col 4)
	       ("numeric_std" :file "../files/common/hierarchy.vhd" :line 815)
	       (:desc "use IEEE.numeric_std.all;" :col 9)
	       ("pattern_counter" :file "../files/common/hierarchy.vhd" :line 817)
	       (:desc "entity pattern_counter is" :col 7)
	       ("DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 819)
	       (:desc "        DATA_WIDTH : integer                                 := 32;" :col 8)
	       ("integer" :file "../files/common/hierarchy.vhd" :line 819)
	       (:desc "        DATA_WIDTH : integer                                 := 32;" :col 21)
	       ("PATTERN" :file "../files/common/hierarchy.vhd" :line 820)
	       (:desc "        PATTERN    : std_logic_vector(DATA_WIDTH-1 downto 0) := (others => '0')" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 820)
	       (:desc "        PATTERN    : std_logic_vector(DATA_WIDTH-1 downto 0) := (others => '0')" :col 21)
	       ("DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 820)
	       (:desc "        PATTERN    : std_logic_vector(DATA_WIDTH-1 downto 0) := (others => '0')" :col 38)
	       ("axis_clk" :file "../files/common/hierarchy.vhd" :line 823)
	       (:desc "        axis_clk    : in std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 823)
	       (:desc "        axis_clk    : in std_logic;" :col 25)
	       ("axis_resetn" :file "../files/common/hierarchy.vhd" :line 824)
	       (:desc "        axis_resetn : in std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 824)
	       (:desc "        axis_resetn : in std_logic;" :col 25)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 825)
	       (:desc "        soft_reset  : in std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 825)
	       (:desc "        soft_reset  : in std_logic;" :col 25)
	       ("axis_tvalid" :file "../files/common/hierarchy.vhd" :line 827)
	       (:desc "        axis_tvalid : in std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 827)
	       (:desc "        axis_tvalid : in std_logic;" :col 25)
	       ("axis_tdata" :file "../files/common/hierarchy.vhd" :line 828)
	       (:desc "        axis_tdata  : in std_logic_vector(DATA_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 828)
	       (:desc "        axis_tdata  : in std_logic_vector(DATA_WIDTH-1 downto 0);" :col 25)
	       ("DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 828)
	       (:desc "        axis_tdata  : in std_logic_vector(DATA_WIDTH-1 downto 0);" :col 42)
	       ("axis_tready" :file "../files/common/hierarchy.vhd" :line 829)
	       (:desc "        axis_tready : in std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 829)
	       (:desc "        axis_tready : in std_logic;" :col 25)
	       ("count" :file "../files/common/hierarchy.vhd" :line 831)
	       (:desc "        count         : out unsigned(31 downto 0);" :col 8)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 831)
	       (:desc "        count         : out unsigned(31 downto 0);" :col 28)
	       ("pattern_count" :file "../files/common/hierarchy.vhd" :line 832)
	       (:desc "        pattern_count : out unsigned(31 downto 0)" :col 8)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 832)
	       (:desc "        pattern_count : out unsigned(31 downto 0)" :col 28)
	       ("pattern_counter" :file "../files/common/hierarchy.vhd" :line 835)
	       (:desc "end entity pattern_counter;" :col 11)
	       ("RTL" :file "../files/common/hierarchy.vhd" :line 838)
	       (:desc "architecture RTL of pattern_counter is" :col 13)
	       ("pattern_counter" :file "../files/common/hierarchy.vhd" :line 838)
	       (:desc "architecture RTL of pattern_counter is" :col 20)
	       ("count_i" :file "../files/common/hierarchy.vhd" :line 839)
	       (:desc "    signal count_i         : unsigned(31 downto 0);" :col 11)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 839)
	       (:desc "    signal count_i         : unsigned(31 downto 0);" :col 29)
	       ("pattern_count_i" :file "../files/common/hierarchy.vhd" :line 840)
	       (:desc "    signal pattern_count_i : unsigned(31 downto 0);" :col 11)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 840)
	       (:desc "    signal pattern_count_i : unsigned(31 downto 0);" :col 29)
	       ("count" :file "../files/common/hierarchy.vhd" :line 844)
	       (:desc "    count         <= count_i;" :col 4)
	       ("count_i" :file "../files/common/hierarchy.vhd" :line 844)
	       (:desc "    count         <= count_i;" :col 21)
	       ("pattern_count" :file "../files/common/hierarchy.vhd" :line 845)
	       (:desc "    pattern_count <= pattern_count_i;" :col 4)
	       ("pattern_count_i" :file "../files/common/hierarchy.vhd" :line 845)
	       (:desc "    pattern_count <= pattern_count_i;" :col 21)
	       ("pattern_count_proc" :file "../files/common/hierarchy.vhd" :line 847)
	       (:desc "    pattern_count_proc : process(axis_clk) is" :col 4)
	       ("axis_clk" :file "../files/common/hierarchy.vhd" :line 847)
	       (:desc "    pattern_count_proc : process(axis_clk) is" :col 33)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 849)
	       (:desc "        if(rising_edge(axis_clk)) then" :col 11)
	       ("axis_clk" :file "../files/common/hierarchy.vhd" :line 849)
	       (:desc "        if(rising_edge(axis_clk)) then" :col 23)
	       ("axis_resetn" :file "../files/common/hierarchy.vhd" :line 850)
	       (:desc "            if(axis_resetn = '0' or soft_reset = '1') then" :col 15)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 850)
	       (:desc "            if(axis_resetn = '0' or soft_reset = '1') then" :col 36)
	       ("count_i" :file "../files/common/hierarchy.vhd" :line 851)
	       (:desc "                count_i         <= (others => '0');" :col 16)
	       ("pattern_count_i" :file "../files/common/hierarchy.vhd" :line 852)
	       (:desc "                pattern_count_i <= (others => '0');" :col 16)
	       ("axis_tvalid" :file "../files/common/hierarchy.vhd" :line 853)
	       (:desc "            elsif (axis_tvalid = '1' and axis_tready = '1') then" :col 19)
	       ("axis_tready" :file "../files/common/hierarchy.vhd" :line 853)
	       (:desc "            elsif (axis_tvalid = '1' and axis_tready = '1') then" :col 41)
	       ("count_i" :file "../files/common/hierarchy.vhd" :line 854)
	       (:desc "                count_i <= count_i + '1';" :col 27)
	       ("axis_tdata" :file "../files/common/hierarchy.vhd" :line 855)
	       (:desc "                if (axis_tdata = PATTERN) then" :col 20)
	       ("PATTERN" :file "../files/common/hierarchy.vhd" :line 855)
	       (:desc "                if (axis_tdata = PATTERN) then" :col 33)
	       ("pattern_count_i" :file "../files/common/hierarchy.vhd" :line 856)
	       (:desc "                    pattern_count_i <= pattern_count_i + '1';" :col 39)
	       ("pattern_count_proc" :file "../files/common/hierarchy.vhd" :line 860)
	       (:desc "    end process pattern_count_proc;" :col 16)
	       ("RTL" :file "../files/common/hierarchy.vhd" :line 863)
	       (:desc "end architecture RTL;" :col 17)
	       ("UNISIM" :file "../files/common/hierarchy.vhd" :line 867)
	       (:desc "library UNISIM;" :col 8)
	       ("xil_defaultlib" :file "../files/common/hierarchy.vhd" :line 868)
	       (:desc "library xil_defaultlib;" :col 8)
	       ("IEEE" :file "../files/common/hierarchy.vhd" :line 869)
	       (:desc "library IEEE;" :col 8)
	       ("UNISIM" :file "../files/common/hierarchy.vhd" :line 870)
	       (:desc "use UNISIM.vcomponents.all;" :col 4)
	       ("vcomponents" :file "../files/common/hierarchy.vhd" :line 870)
	       (:desc "use UNISIM.vcomponents.all;" :col 11)
	       ("IEEE" :file "../files/common/hierarchy.vhd" :line 871)
	       (:desc "use IEEE.STD_LOGIC_1164.all;" :col 4)
	       ("STD_LOGIC_1164" :file "../files/common/hierarchy.vhd" :line 871)
	       (:desc "use IEEE.STD_LOGIC_1164.all;" :col 9)
	       ("IEEE" :file "../files/common/hierarchy.vhd" :line 872)
	       (:desc "use IEEE.numeric_std.all;" :col 4)
	       ("numeric_std" :file "../files/common/hierarchy.vhd" :line 872)
	       (:desc "use IEEE.numeric_std.all;" :col 9)
	       ("clk_div" :file "../files/common/hierarchy.vhd" :line 874)
	       (:desc "entity clk_div is" :col 7)
	       ("DIV_FACTOR" :file "../files/common/hierarchy.vhd" :line 876)
	       (:desc "        DIV_FACTOR : integer := 8" :col 8)
	       ("integer" :file "../files/common/hierarchy.vhd" :line 876)
	       (:desc "        DIV_FACTOR : integer := 8" :col 21)
	       ("clk" :file "../files/common/hierarchy.vhd" :line 879)
	       (:desc "        clk        : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 879)
	       (:desc "        clk        : in  std_logic;" :col 25)
	       ("resetn" :file "../files/common/hierarchy.vhd" :line 880)
	       (:desc "        resetn     : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 880)
	       (:desc "        resetn     : in  std_logic;" :col 25)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 881)
	       (:desc "        soft_reset : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 881)
	       (:desc "        soft_reset : in  std_logic;" :col 25)
	       ("clk_out" :file "../files/common/hierarchy.vhd" :line 882)
	       (:desc "        clk_out    : out std_logic" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 882)
	       (:desc "        clk_out    : out std_logic" :col 25)
	       ("clk_div" :file "../files/common/hierarchy.vhd" :line 884)
	       (:desc "end entity clk_div;" :col 11)
	       ("RTL" :file "../files/common/hierarchy.vhd" :line 887)
	       (:desc "architecture RTL of clk_div is" :col 13)
	       ("clk_div" :file "../files/common/hierarchy.vhd" :line 887)
	       (:desc "architecture RTL of clk_div is" :col 20)
	       ("cnt" :file "../files/common/hierarchy.vhd" :line 888)
	       (:desc "    signal cnt     : integer   := 0;" :col 11)
	       ("integer" :file "../files/common/hierarchy.vhd" :line 888)
	       (:desc "    signal cnt     : integer   := 0;" :col 21)
	       ("clk_div" :file "../files/common/hierarchy.vhd" :line 889)
	       (:desc "    signal clk_div : std_logic := '1';" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 889)
	       (:desc "    signal clk_div : std_logic := '1';" :col 21)
	       ("div_proc" :file "../files/common/hierarchy.vhd" :line 893)
	       (:desc "    div_proc : process(clk)" :col 4)
	       ("clk" :file "../files/common/hierarchy.vhd" :line 893)
	       (:desc "    div_proc : process(clk)" :col 23)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 895)
	       (:desc "        if (rising_edge(clk)) then" :col 12)
	       ("clk" :file "../files/common/hierarchy.vhd" :line 895)
	       (:desc "        if (rising_edge(clk)) then" :col 24)
	       ("resetn" :file "../files/common/hierarchy.vhd" :line 896)
	       (:desc "            if (resetn = '0' or soft_reset = '1') then" :col 16)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 896)
	       (:desc "            if (resetn = '0' or soft_reset = '1') then" :col 32)
	       ("cnt" :file "../files/common/hierarchy.vhd" :line 897)
	       (:desc "                cnt     <= 0;" :col 16)
	       ("clk_div" :file "../files/common/hierarchy.vhd" :line 898)
	       (:desc "                clk_div <= '1';" :col 16)
	       ("cnt" :file "../files/common/hierarchy.vhd" :line 900)
	       (:desc "                cnt <= cnt+1;" :col 23)
	       ("cnt" :file "../files/common/hierarchy.vhd" :line 901)
	       (:desc "                if (cnt = (DIV_FACTOR/2)-1) then" :col 20)
	       ("DIV_FACTOR" :file "../files/common/hierarchy.vhd" :line 901)
	       (:desc "                if (cnt = (DIV_FACTOR/2)-1) then" :col 27)
	       ("clk_div" :file "../files/common/hierarchy.vhd" :line 902)
	       (:desc "                    clk_div <= not clk_div;" :col 35)
	       ("cnt" :file "../files/common/hierarchy.vhd" :line 903)
	       (:desc "                    cnt     <= 0;" :col 20)
	       ("BUFG_inst" :file "../files/common/hierarchy.vhd" :line 910)
	       (:desc "    BUFG_inst : BUFG" :col 4)
	       ("BUFG" :file "../files/common/hierarchy.vhd" :line 910)
	       (:desc "    BUFG_inst : BUFG" :col 16)
	       ("O" :file "../files/common/hierarchy.vhd" :line 912)
	       (:desc "            O => clk_out," :col 12)
	       ("clk_out" :file "../files/common/hierarchy.vhd" :line 912)
	       (:desc "            O => clk_out," :col 17)
	       ("I" :file "../files/common/hierarchy.vhd" :line 913)
	       (:desc "            I => clk_div" :col 12)
	       ("clk_div" :file "../files/common/hierarchy.vhd" :line 913)
	       (:desc "            I => clk_div" :col 17)
	       ("RTL" :file "../files/common/hierarchy.vhd" :line 916)
	       (:desc "end RTL;" :col 4)
	       ("IEEE" :file "../files/common/hierarchy.vhd" :line 920)
	       (:desc "library IEEE;" :col 8)
	       ("xil_defaultlib" :file "../files/common/hierarchy.vhd" :line 921)
	       (:desc "library xil_defaultlib;" :col 8)
	       ("IEEE" :file "../files/common/hierarchy.vhd" :line 922)
	       (:desc "use IEEE.std_logic_1164.all;" :col 4)
	       ("std_logic_1164" :file "../files/common/hierarchy.vhd" :line 922)
	       (:desc "use IEEE.std_logic_1164.all;" :col 9)
	       ("IEEE" :file "../files/common/hierarchy.vhd" :line 923)
	       (:desc "use IEEE.numeric_std.all;" :col 4)
	       ("numeric_std" :file "../files/common/hierarchy.vhd" :line 923)
	       (:desc "use IEEE.numeric_std.all;" :col 9)
	       ("clk_sync" :file "../files/common/hierarchy.vhd" :line 926)
	       (:desc "entity clk_sync is" :col 7)
	       ("clk" :file "../files/common/hierarchy.vhd" :line 928)
	       (:desc "        clk         : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 928)
	       (:desc "        clk         : in  std_logic;" :col 26)
	       ("resetn" :file "../files/common/hierarchy.vhd" :line 929)
	       (:desc "        resetn      : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 929)
	       (:desc "        resetn      : in  std_logic;" :col 26)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 930)
	       (:desc "        soft_reset  : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 930)
	       (:desc "        soft_reset  : in  std_logic;" :col 26)
	       ("clk_fs" :file "../files/common/hierarchy.vhd" :line 931)
	       (:desc "        clk_fs      : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 931)
	       (:desc "        clk_fs      : in  std_logic;" :col 26)
	       ("clk_fs_sync" :file "../files/common/hierarchy.vhd" :line 932)
	       (:desc "        clk_fs_sync : out std_logic" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 932)
	       (:desc "        clk_fs_sync : out std_logic" :col 26)
	       ("clk_sync" :file "../files/common/hierarchy.vhd" :line 934)
	       (:desc "end clk_sync;" :col 4)
	       ("RTL" :file "../files/common/hierarchy.vhd" :line 937)
	       (:desc "architecture RTL of clk_sync is" :col 13)
	       ("clk_sync" :file "../files/common/hierarchy.vhd" :line 937)
	       (:desc "architecture RTL of clk_sync is" :col 20)
	       ("clk_fs_ff" :file "../files/common/hierarchy.vhd" :line 939)
	       (:desc "    signal clk_fs_ff : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 939)
	       (:desc "    signal clk_fs_ff : std_logic;" :col 23)
	       ("clk_fs_sync_proc" :file "../files/common/hierarchy.vhd" :line 943)
	       (:desc "    clk_fs_sync_proc : process (clk) is" :col 4)
	       ("clk" :file "../files/common/hierarchy.vhd" :line 943)
	       (:desc "    clk_fs_sync_proc : process (clk) is" :col 32)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 945)
	       (:desc "        if (rising_edge(clk)) then" :col 12)
	       ("clk" :file "../files/common/hierarchy.vhd" :line 945)
	       (:desc "        if (rising_edge(clk)) then" :col 24)
	       ("resetn" :file "../files/common/hierarchy.vhd" :line 946)
	       (:desc "            if (resetn = '0' or soft_reset = '1') then" :col 16)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 946)
	       (:desc "            if (resetn = '0' or soft_reset = '1') then" :col 32)
	       ("clk_fs_sync" :file "../files/common/hierarchy.vhd" :line 947)
	       (:desc "                clk_fs_sync <= '0';" :col 16)
	       ("clk_fs_ff" :file "../files/common/hierarchy.vhd" :line 948)
	       (:desc "                clk_fs_ff   <= '0';" :col 16)
	       ("clk_fs_ff" :file "../files/common/hierarchy.vhd" :line 950)
	       (:desc "                clk_fs_ff   <= clk_fs;" :col 16)
	       ("clk_fs" :file "../files/common/hierarchy.vhd" :line 950)
	       (:desc "                clk_fs_ff   <= clk_fs;" :col 31)
	       ("clk_fs_sync" :file "../files/common/hierarchy.vhd" :line 951)
	       (:desc "                clk_fs_sync <= clk_fs_ff;" :col 16)
	       ("clk_fs_ff" :file "../files/common/hierarchy.vhd" :line 951)
	       (:desc "                clk_fs_sync <= clk_fs_ff;" :col 31)
	       ("clk_fs_sync_proc" :file "../files/common/hierarchy.vhd" :line 954)
	       (:desc "    end process clk_fs_sync_proc;" :col 16)
	       ("RTL" :file "../files/common/hierarchy.vhd" :line 957)
	       (:desc "end architecture RTL;" :col 17)
	       ("IEEE" :file "../files/common/hierarchy.vhd" :line 960)
	       (:desc "library IEEE;" :col 8)
	       ("xil_defaultlib" :file "../files/common/hierarchy.vhd" :line 961)
	       (:desc "library xil_defaultlib;" :col 8)
	       ("IEEE" :file "../files/common/hierarchy.vhd" :line 962)
	       (:desc "use IEEE.std_logic_1164.all;" :col 4)
	       ("std_logic_1164" :file "../files/common/hierarchy.vhd" :line 962)
	       (:desc "use IEEE.std_logic_1164.all;" :col 9)
	       ("IEEE" :file "../files/common/hierarchy.vhd" :line 963)
	       (:desc "use IEEE.numeric_std.all;" :col 4)
	       ("numeric_std" :file "../files/common/hierarchy.vhd" :line 963)
	       (:desc "use IEEE.numeric_std.all;" :col 9)
	       ("xil_defaultlib" :file "../files/common/hierarchy.vhd" :line 964)
	       (:desc "use xil_defaultlib.input_buffer_types.all;" :col 4)
	       ("input_buffer_types" :file "../files/common/hierarchy.vhd" :line 964)
	       (:desc "use xil_defaultlib.input_buffer_types.all;" :col 19)
	       ("xil_defaultlib" :file "../files/common/hierarchy.vhd" :line 965)
	       (:desc "use xil_defaultlib.input_buffer_logic.all;" :col 4)
	       ("input_buffer_logic" :file "../files/common/hierarchy.vhd" :line 965)
	       (:desc "use xil_defaultlib.input_buffer_logic.all;" :col 19)
	       ("xil_defaultlib" :file "../files/common/hierarchy.vhd" :line 966)
	       (:desc "use xil_defaultlib.global.all;" :col 4)
	       ("global" :file "../files/common/hierarchy.vhd" :line 966)
	       (:desc "use xil_defaultlib.global.all;" :col 19)
	       ("input_buffer" :file "../files/common/hierarchy.vhd" :line 968)
	       (:desc "entity input_buffer is" :col 7)
	       ("C_M_AXI_BURST_LEN" :file "../files/common/hierarchy.vhd" :line 970)
	       (:desc "        C_M_AXI_BURST_LEN     : integer                       := C_M_AXI_BURST_LEN;" :col 65)
	       ("integer" :file "../files/common/hierarchy.vhd" :line 970)
	       (:desc "        C_M_AXI_BURST_LEN     : integer                       := C_M_AXI_BURST_LEN;" :col 32)
	       ("LEFT_CH_BASE_ADDRESS" :file "../files/common/hierarchy.vhd" :line 971)
	       (:desc "        LEFT_CH_BASE_ADDRESS  : std_logic_vector(31 downto 0) := LEFT_CH_ST_BASE_ADDRESS;" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 971)
	       (:desc "        LEFT_CH_BASE_ADDRESS  : std_logic_vector(31 downto 0) := LEFT_CH_ST_BASE_ADDRESS;" :col 32)
	       ("LEFT_CH_ST_BASE_ADDRESS" :file "../files/common/hierarchy.vhd" :line 971)
	       (:desc "        LEFT_CH_BASE_ADDRESS  : std_logic_vector(31 downto 0) := LEFT_CH_ST_BASE_ADDRESS;" :col 65)
	       ("RIGHT_CH_BASE_ADDRESS" :file "../files/common/hierarchy.vhd" :line 972)
	       (:desc "        RIGHT_CH_BASE_ADDRESS : std_logic_vector(31 downto 0) := RIGHT_CH_ST_BASE_ADDRESS" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 972)
	       (:desc "        RIGHT_CH_BASE_ADDRESS : std_logic_vector(31 downto 0) := RIGHT_CH_ST_BASE_ADDRESS" :col 32)
	       ("RIGHT_CH_ST_BASE_ADDRESS" :file "../files/common/hierarchy.vhd" :line 972)
	       (:desc "        RIGHT_CH_BASE_ADDRESS : std_logic_vector(31 downto 0) := RIGHT_CH_ST_BASE_ADDRESS" :col 65)
	       ("inputs" :file "../files/common/hierarchy.vhd" :line 975)
	       (:desc "        inputs     : in  input_buffer_inputs_t;" :col 8)
	       ("input_buffer_inputs_t" :file "../files/common/hierarchy.vhd" :line 975)
	       (:desc "        inputs     : in  input_buffer_inputs_t;" :col 25)
	       ("outputs" :file "../files/common/hierarchy.vhd" :line 976)
	       (:desc "        outputs    : out input_buffer_outputs_t;" :col 8)
	       ("input_buffer_outputs_t" :file "../files/common/hierarchy.vhd" :line 976)
	       (:desc "        outputs    : out input_buffer_outputs_t;" :col 25)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 977)
	       (:desc "        soft_reset : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 977)
	       (:desc "        soft_reset : in  std_logic;" :col 25)
	       ("s_axis_lch_aclk" :file "../files/common/hierarchy.vhd" :line 980)
	       (:desc "        s_axis_lch_aclk    : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 980)
	       (:desc "        s_axis_lch_aclk    : in  std_logic;" :col 33)
	       ("s_axis_lch_aresetn" :file "../files/common/hierarchy.vhd" :line 981)
	       (:desc "        s_axis_lch_aresetn : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 981)
	       (:desc "        s_axis_lch_aresetn : in  std_logic;" :col 33)
	       ("s_axis_lch_tdata" :file "../files/common/hierarchy.vhd" :line 982)
	       (:desc "        s_axis_lch_tdata   : in  std_logic_vector(63 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 982)
	       (:desc "        s_axis_lch_tdata   : in  std_logic_vector(63 downto 0);" :col 33)
	       ("s_axis_lch_tvalid" :file "../files/common/hierarchy.vhd" :line 983)
	       (:desc "        s_axis_lch_tvalid  : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 983)
	       (:desc "        s_axis_lch_tvalid  : in  std_logic;" :col 33)
	       ("s_axis_lch_tkeep" :file "../files/common/hierarchy.vhd" :line 984)
	       (:desc "        s_axis_lch_tkeep   : in  std_logic_vector(7 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 984)
	       (:desc "        s_axis_lch_tkeep   : in  std_logic_vector(7 downto 0);" :col 33)
	       ("s_axis_lch_tlast" :file "../files/common/hierarchy.vhd" :line 985)
	       (:desc "        s_axis_lch_tlast   : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 985)
	       (:desc "        s_axis_lch_tlast   : in  std_logic;" :col 33)
	       ("s_axis_lch_tready" :file "../files/common/hierarchy.vhd" :line 986)
	       (:desc "        s_axis_lch_tready  : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 986)
	       (:desc "        s_axis_lch_tready  : out std_logic;" :col 33)
	       ("s_axis_rch_aclk" :file "../files/common/hierarchy.vhd" :line 988)
	       (:desc "        s_axis_rch_aclk    : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 988)
	       (:desc "        s_axis_rch_aclk    : in  std_logic;" :col 33)
	       ("s_axis_rch_aresetn" :file "../files/common/hierarchy.vhd" :line 989)
	       (:desc "        s_axis_rch_aresetn : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 989)
	       (:desc "        s_axis_rch_aresetn : in  std_logic;" :col 33)
	       ("s_axis_rch_tdata" :file "../files/common/hierarchy.vhd" :line 990)
	       (:desc "        s_axis_rch_tdata   : in  std_logic_vector(63 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 990)
	       (:desc "        s_axis_rch_tdata   : in  std_logic_vector(63 downto 0);" :col 33)
	       ("s_axis_rch_tvalid" :file "../files/common/hierarchy.vhd" :line 991)
	       (:desc "        s_axis_rch_tvalid  : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 991)
	       (:desc "        s_axis_rch_tvalid  : in  std_logic;" :col 33)
	       ("s_axis_rch_tkeep" :file "../files/common/hierarchy.vhd" :line 992)
	       (:desc "        s_axis_rch_tkeep   : in  std_logic_vector(7 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 992)
	       (:desc "        s_axis_rch_tkeep   : in  std_logic_vector(7 downto 0);" :col 33)
	       ("s_axis_rch_tlast" :file "../files/common/hierarchy.vhd" :line 993)
	       (:desc "        s_axis_rch_tlast   : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 993)
	       (:desc "        s_axis_rch_tlast   : in  std_logic;" :col 33)
	       ("s_axis_rch_tready" :file "../files/common/hierarchy.vhd" :line 994)
	       (:desc "        s_axis_rch_tready  : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 994)
	       (:desc "        s_axis_rch_tready  : out std_logic;" :col 33)
	       ("m_axis_lch_aclk" :file "../files/common/hierarchy.vhd" :line 997)
	       (:desc "        m_axis_lch_aclk    : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 997)
	       (:desc "        m_axis_lch_aclk    : in  std_logic;" :col 33)
	       ("m_axis_lch_aresetn" :file "../files/common/hierarchy.vhd" :line 998)
	       (:desc "        m_axis_lch_aresetn : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 998)
	       (:desc "        m_axis_lch_aresetn : in  std_logic;" :col 33)
	       ("m_axis_lch_tdata" :file "../files/common/hierarchy.vhd" :line 999)
	       (:desc "        m_axis_lch_tdata   : out std_logic_vector(63 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 999)
	       (:desc "        m_axis_lch_tdata   : out std_logic_vector(63 downto 0);" :col 33)
	       ("m_axis_lch_tvalid" :file "../files/common/hierarchy.vhd" :line 1000)
	       (:desc "        m_axis_lch_tvalid  : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1000)
	       (:desc "        m_axis_lch_tvalid  : out std_logic;" :col 33)
	       ("m_axis_lch_tkeep" :file "../files/common/hierarchy.vhd" :line 1001)
	       (:desc "        m_axis_lch_tkeep   : out std_logic_vector(7 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1001)
	       (:desc "        m_axis_lch_tkeep   : out std_logic_vector(7 downto 0);" :col 33)
	       ("m_axis_lch_tlast" :file "../files/common/hierarchy.vhd" :line 1002)
	       (:desc "        m_axis_lch_tlast   : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1002)
	       (:desc "        m_axis_lch_tlast   : out std_logic;" :col 33)
	       ("m_axis_lch_tready" :file "../files/common/hierarchy.vhd" :line 1003)
	       (:desc "        m_axis_lch_tready  : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1003)
	       (:desc "        m_axis_lch_tready  : in  std_logic;" :col 33)
	       ("m_axis_rch_aclk" :file "../files/common/hierarchy.vhd" :line 1005)
	       (:desc "        m_axis_rch_aclk    : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1005)
	       (:desc "        m_axis_rch_aclk    : in  std_logic;" :col 33)
	       ("m_axis_rch_aresetn" :file "../files/common/hierarchy.vhd" :line 1006)
	       (:desc "        m_axis_rch_aresetn : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1006)
	       (:desc "        m_axis_rch_aresetn : in  std_logic;" :col 33)
	       ("m_axis_rch_tdata" :file "../files/common/hierarchy.vhd" :line 1007)
	       (:desc "        m_axis_rch_tdata   : out std_logic_vector(63 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1007)
	       (:desc "        m_axis_rch_tdata   : out std_logic_vector(63 downto 0);" :col 33)
	       ("m_axis_rch_tvalid" :file "../files/common/hierarchy.vhd" :line 1008)
	       (:desc "        m_axis_rch_tvalid  : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1008)
	       (:desc "        m_axis_rch_tvalid  : out std_logic;" :col 33)
	       ("m_axis_rch_tkeep" :file "../files/common/hierarchy.vhd" :line 1009)
	       (:desc "        m_axis_rch_tkeep   : out std_logic_vector(7 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1009)
	       (:desc "        m_axis_rch_tkeep   : out std_logic_vector(7 downto 0);" :col 33)
	       ("m_axis_rch_tlast" :file "../files/common/hierarchy.vhd" :line 1010)
	       (:desc "        m_axis_rch_tlast   : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1010)
	       (:desc "        m_axis_rch_tlast   : out std_logic;" :col 33)
	       ("m_axis_rch_tready" :file "../files/common/hierarchy.vhd" :line 1011)
	       (:desc "        m_axis_rch_tready  : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1011)
	       (:desc "        m_axis_rch_tready  : in  std_logic;" :col 33)
	       ("bram_overflow_error" :file "../files/common/hierarchy.vhd" :line 1014)
	       (:desc "        bram_overflow_error       : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1014)
	       (:desc "        bram_overflow_error       : out std_logic;" :col 40)
	       ("out_reg_underflow_error_l" :file "../files/common/hierarchy.vhd" :line 1015)
	       (:desc "        out_reg_underflow_error_l : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1015)
	       (:desc "        out_reg_underflow_error_l : out std_logic;" :col 40)
	       ("out_reg_overflow_error_l" :file "../files/common/hierarchy.vhd" :line 1016)
	       (:desc "        out_reg_overflow_error_l  : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1016)
	       (:desc "        out_reg_overflow_error_l  : out std_logic;" :col 40)
	       ("out_reg_underflow_error_r" :file "../files/common/hierarchy.vhd" :line 1017)
	       (:desc "        out_reg_underflow_error_r : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1017)
	       (:desc "        out_reg_underflow_error_r : out std_logic;" :col 40)
	       ("out_reg_overflow_error_r" :file "../files/common/hierarchy.vhd" :line 1018)
	       (:desc "        out_reg_overflow_error_r  : out std_logic" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1018)
	       (:desc "        out_reg_overflow_error_r  : out std_logic" :col 40)
	       ("input_buffer" :file "../files/common/hierarchy.vhd" :line 1020)
	       (:desc "end input_buffer;" :col 4)
	       ("RTL" :file "../files/common/hierarchy.vhd" :line 1024)
	       (:desc "architecture RTL of input_buffer is" :col 13)
	       ("input_buffer" :file "../files/common/hierarchy.vhd" :line 1024)
	       (:desc "architecture RTL of input_buffer is" :col 20)
	       ("blk_mem_gen_0" :file "../files/common/hierarchy.vhd" :line 1026)
	       (:desc "    component blk_mem_gen_0" :col 14)
	       ("clka" :file "../files/common/hierarchy.vhd" :line 1029)
	       (:desc "            clka  : in  std_logic;" :col 12)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1029)
	       (:desc "            clka  : in  std_logic;" :col 24)
	       ("ena" :file "../files/common/hierarchy.vhd" :line 1030)
	       (:desc "            ena   : in  std_logic;" :col 12)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1030)
	       (:desc "            ena   : in  std_logic;" :col 24)
	       ("wea" :file "../files/common/hierarchy.vhd" :line 1031)
	       (:desc "            wea   : in  std_logic_vector(0 downto 0);" :col 12)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1031)
	       (:desc "            wea   : in  std_logic_vector(0 downto 0);" :col 24)
	       ("addra" :file "../files/common/hierarchy.vhd" :line 1032)
	       (:desc "            addra : in  std_logic_vector(10 downto 0);" :col 12)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1032)
	       (:desc "            addra : in  std_logic_vector(10 downto 0);" :col 24)
	       ("dina" :file "../files/common/hierarchy.vhd" :line 1033)
	       (:desc "            dina  : in  std_logic_vector(63 downto 0);" :col 12)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1033)
	       (:desc "            dina  : in  std_logic_vector(63 downto 0);" :col 24)
	       ("clkb" :file "../files/common/hierarchy.vhd" :line 1035)
	       (:desc "            clkb  : in  std_logic;" :col 12)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1035)
	       (:desc "            clkb  : in  std_logic;" :col 24)
	       ("rstb" :file "../files/common/hierarchy.vhd" :line 1036)
	       (:desc "            rstb  : in  std_logic;" :col 12)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1036)
	       (:desc "            rstb  : in  std_logic;" :col 24)
	       ("enb" :file "../files/common/hierarchy.vhd" :line 1037)
	       (:desc "            enb   : in  std_logic;" :col 12)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1037)
	       (:desc "            enb   : in  std_logic;" :col 24)
	       ("addrb" :file "../files/common/hierarchy.vhd" :line 1038)
	       (:desc "            addrb : in  std_logic_vector(10 downto 0);" :col 12)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1038)
	       (:desc "            addrb : in  std_logic_vector(10 downto 0);" :col 24)
	       ("doutb" :file "../files/common/hierarchy.vhd" :line 1039)
	       (:desc "            doutb : out std_logic_vector(63 downto 0)" :col 12)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1039)
	       (:desc "            doutb : out std_logic_vector(63 downto 0)" :col 24)
	       ("bram_logic" :file "../files/common/hierarchy.vhd" :line 1043)
	       (:desc "    procedure bram_logic (" :col 14)
	       ("s_axis_tvalid" :file "../files/common/hierarchy.vhd" :line 1044)
	       (:desc "        signal s_axis_tvalid   : in    std_logic;" :col 15)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1044)
	       (:desc "        signal s_axis_tvalid   : in    std_logic;" :col 39)
	       ("s_axis_tdata" :file "../files/common/hierarchy.vhd" :line 1045)
	       (:desc "        signal s_axis_tdata    : in    std_logic_vector(63 downto 0);" :col 15)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1045)
	       (:desc "        signal s_axis_tdata    : in    std_logic_vector(63 downto 0);" :col 39)
	       ("read_bram_enb" :file "../files/common/hierarchy.vhd" :line 1046)
	       (:desc "        signal read_bram_enb   : in    std_logic;" :col 15)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1046)
	       (:desc "        signal read_bram_enb   : in    std_logic;" :col 39)
	       ("bram_pointer" :file "../files/common/hierarchy.vhd" :line 1047)
	       (:desc "        signal bram_pointer    : inout bram_read_pointer_t;" :col 15)
	       ("bram_read_pointer_t" :file "../files/common/hierarchy.vhd" :line 1047)
	       (:desc "        signal bram_pointer    : inout bram_read_pointer_t;" :col 39)
	       ("overflow_error" :file "../files/common/hierarchy.vhd" :line 1048)
	       (:desc "        signal overflow_error  : out   std_logic;" :col 15)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1048)
	       (:desc "        signal overflow_error  : out   std_logic;" :col 39)
	       ("address_write_d" :file "../files/common/hierarchy.vhd" :line 1049)
	       (:desc "        signal address_write_d : out   std_logic_vector(10 downto 0)" :col 15)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1049)
	       (:desc "        signal address_write_d : out   std_logic_vector(10 downto 0)" :col 39)
	       ("read_bram_enb" :file "../files/common/hierarchy.vhd" :line 1052)
	       (:desc "        if (read_bram_enb = '1') then" :col 12)
	       ("bram_pointer" :file "../files/common/hierarchy.vhd" :line 1053)
	       (:desc "            bram_pointer.head <= bram_pointer.head + to_unsigned(1, 11);" :col 33)
	       ("head" :file "../files/common/hierarchy.vhd" :line 1053)
	       (:desc "            bram_pointer.head <= bram_pointer.head + to_unsigned(1, 11);" :col 46)
	       ("to_unsigned" :file "../files/common/hierarchy.vhd" :line 1053)
	       (:desc "            bram_pointer.head <= bram_pointer.head + to_unsigned(1, 11);" :col 53)
	       ("stream_to_bram" :file "../files/common/hierarchy.vhd" :line 1056)
	       (:desc "        stream_to_bram(s_axis_tvalid, s_axis_tdata, bram_pointer, overflow_error);" :col 8)
	       ("s_axis_tvalid" :file "../files/common/hierarchy.vhd" :line 1056)
	       (:desc "        stream_to_bram(s_axis_tvalid, s_axis_tdata, bram_pointer, overflow_error);" :col 23)
	       ("s_axis_tdata" :file "../files/common/hierarchy.vhd" :line 1056)
	       (:desc "        stream_to_bram(s_axis_tvalid, s_axis_tdata, bram_pointer, overflow_error);" :col 38)
	       ("bram_pointer" :file "../files/common/hierarchy.vhd" :line 1056)
	       (:desc "        stream_to_bram(s_axis_tvalid, s_axis_tdata, bram_pointer, overflow_error);" :col 52)
	       ("overflow_error" :file "../files/common/hierarchy.vhd" :line 1056)
	       (:desc "        stream_to_bram(s_axis_tvalid, s_axis_tdata, bram_pointer, overflow_error);" :col 66)
	       ("address_write_d" :file "../files/common/hierarchy.vhd" :line 1057)
	       (:desc "        address_write_d <= std_logic_vector(bram_pointer.tail);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1057)
	       (:desc "        address_write_d <= std_logic_vector(bram_pointer.tail);" :col 27)
	       ("bram_pointer" :file "../files/common/hierarchy.vhd" :line 1057)
	       (:desc "        address_write_d <= std_logic_vector(bram_pointer.tail);" :col 44)
	       ("tail" :file "../files/common/hierarchy.vhd" :line 1057)
	       (:desc "        address_write_d <= std_logic_vector(bram_pointer.tail);" :col 57)
	       ("bram_logic" :file "../files/common/hierarchy.vhd" :line 1058)
	       (:desc "    end procedure bram_logic;" :col 18)
	       ("bram_logic_rst" :file "../files/common/hierarchy.vhd" :line 1061)
	       (:desc "    procedure bram_logic_rst (" :col 14)
	       ("bram_pointer" :file "../files/common/hierarchy.vhd" :line 1062)
	       (:desc "        signal bram_pointer    : out bram_read_pointer_t;" :col 15)
	       ("bram_read_pointer_t" :file "../files/common/hierarchy.vhd" :line 1062)
	       (:desc "        signal bram_pointer    : out bram_read_pointer_t;" :col 37)
	       ("overflow_error" :file "../files/common/hierarchy.vhd" :line 1063)
	       (:desc "        signal overflow_error  : out std_logic;" :col 15)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1063)
	       (:desc "        signal overflow_error  : out std_logic;" :col 37)
	       ("address_write_d" :file "../files/common/hierarchy.vhd" :line 1064)
	       (:desc "        signal address_write_d : out std_logic_vector(10 downto 0)" :col 15)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1064)
	       (:desc "        signal address_write_d : out std_logic_vector(10 downto 0)" :col 37)
	       ("init_bram_logic" :file "../files/common/hierarchy.vhd" :line 1067)
	       (:desc "        init_bram_logic(bram_pointer);" :col 8)
	       ("bram_pointer" :file "../files/common/hierarchy.vhd" :line 1067)
	       (:desc "        init_bram_logic(bram_pointer);" :col 24)
	       ("overflow_error" :file "../files/common/hierarchy.vhd" :line 1068)
	       (:desc "        overflow_error  <= '0';" :col 8)
	       ("address_write_d" :file "../files/common/hierarchy.vhd" :line 1069)
	       (:desc "        address_write_d <= (others => '0');" :col 8)
	       ("bram_logic_rst" :file "../files/common/hierarchy.vhd" :line 1070)
	       (:desc "    end procedure bram_logic_rst;" :col 18)
	       ("read_to_output_reg_logic" :file "../files/common/hierarchy.vhd" :line 1073)
	       (:desc "    procedure read_to_output_reg_logic (" :col 14)
	       ("start_burst_master" :file "../files/common/hierarchy.vhd" :line 1074)
	       (:desc "        signal start_burst_master    : in    std_logic;" :col 15)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1074)
	       (:desc "        signal start_burst_master    : in    std_logic;" :col 45)
	       ("wlast" :file "../files/common/hierarchy.vhd" :line 1075)
	       (:desc "        signal wlast                 : in    std_logic;" :col 15)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1075)
	       (:desc "        signal wlast                 : in    std_logic;" :col 45)
	       ("read_size" :file "../files/common/hierarchy.vhd" :line 1076)
	       (:desc "        signal read_size             : in    unsigned(9 downto 0);" :col 15)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 1076)
	       (:desc "        signal read_size             : in    unsigned(9 downto 0);" :col 45)
	       ("idx" :file "../files/common/hierarchy.vhd" :line 1077)
	       (:desc "        signal idx                   : inout unsigned(10 downto 0);" :col 15)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 1077)
	       (:desc "        signal idx                   : inout unsigned(10 downto 0);" :col 45)
	       ("idx_bram" :file "../files/common/hierarchy.vhd" :line 1078)
	       (:desc "        signal idx_bram              : inout unsigned(10 downto 0);" :col 15)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 1078)
	       (:desc "        signal idx_bram              : inout unsigned(10 downto 0);" :col 45)
	       ("bram_to_buffer" :file "../files/common/hierarchy.vhd" :line 1079)
	       (:desc "        signal bram_to_buffer        : in    std_logic_vector(63 downto 0);" :col 15)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1079)
	       (:desc "        signal bram_to_buffer        : in    std_logic_vector(63 downto 0);" :col 45)
	       ("read_bram_enb" :file "../files/common/hierarchy.vhd" :line 1080)
	       (:desc "        signal read_bram_enb         : inout std_logic;" :col 15)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1080)
	       (:desc "        signal read_bram_enb         : inout std_logic;" :col 45)
	       ("last_word_out_reg" :file "../files/common/hierarchy.vhd" :line 1081)
	       (:desc "        signal last_word_out_reg     : inout std_logic;" :col 15)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1081)
	       (:desc "        signal last_word_out_reg     : inout std_logic;" :col 45)
	       ("load_output_reg" :file "../files/common/hierarchy.vhd" :line 1082)
	       (:desc "        signal load_output_reg       : out   std_logic;" :col 15)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1082)
	       (:desc "        signal load_output_reg       : out   std_logic;" :col 45)
	       ("output_reg_out_tvalid" :file "../files/common/hierarchy.vhd" :line 1083)
	       (:desc "        signal output_reg_out_tvalid : out   std_logic" :col 15)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1083)
	       (:desc "        signal output_reg_out_tvalid : out   std_logic" :col 45)
	       ("start_burst_master" :file "../files/common/hierarchy.vhd" :line 1086)
	       (:desc "        if (start_burst_master = '1') then" :col 12)
	       ("read_bram_enb" :file "../files/common/hierarchy.vhd" :line 1087)
	       (:desc "            read_bram_enb <= '1';" :col 12)
	       ("read_bram_enb" :file "../files/common/hierarchy.vhd" :line 1090)
	       (:desc "        if (read_bram_enb = '1') then" :col 12)
	       ("load_output_reg" :file "../files/common/hierarchy.vhd" :line 1091)
	       (:desc "            load_output_reg       <= '1';" :col 12)
	       ("output_reg_out_tvalid" :file "../files/common/hierarchy.vhd" :line 1092)
	       (:desc "            output_reg_out_tvalid <= '1';" :col 12)
	       ("idx" :file "../files/common/hierarchy.vhd" :line 1093)
	       (:desc "            idx                   <= idx + 1;" :col 37)
	       ("idx_bram" :file "../files/common/hierarchy.vhd" :line 1094)
	       (:desc "            idx_bram              <= idx_bram + 1;" :col 37)
	       ("idx" :file "../files/common/hierarchy.vhd" :line 1096)
	       (:desc "            if (idx = read_size-1) then" :col 16)
	       ("read_size" :file "../files/common/hierarchy.vhd" :line 1096)
	       (:desc "            if (idx = read_size-1) then" :col 22)
	       ("read_bram_enb" :file "../files/common/hierarchy.vhd" :line 1097)
	       (:desc "                read_bram_enb     <= '0';" :col 16)
	       ("last_word_out_reg" :file "../files/common/hierarchy.vhd" :line 1098)
	       (:desc "                last_word_out_reg <= '1';" :col 16)
	       ("last_word_out_reg" :file "../files/common/hierarchy.vhd" :line 1101)
	       (:desc "        elsif (last_word_out_reg = '1') then" :col 15)
	       ("idx" :file "../files/common/hierarchy.vhd" :line 1102)
	       (:desc "            idx               <= (others => '0');" :col 12)
	       ("last_word_out_reg" :file "../files/common/hierarchy.vhd" :line 1103)
	       (:desc "            last_word_out_reg <= '0';" :col 12)
	       ("load_output_reg" :file "../files/common/hierarchy.vhd" :line 1104)
	       (:desc "            load_output_reg   <= '0';" :col 12)
	       ("wlast" :file "../files/common/hierarchy.vhd" :line 1106)
	       (:desc "        elsif (wlast = '1') then" :col 15)
	       ("output_reg_out_tvalid" :file "../files/common/hierarchy.vhd" :line 1107)
	       (:desc "            output_reg_out_tvalid <= '0';" :col 12)
	       ("read_to_output_reg_logic" :file "../files/common/hierarchy.vhd" :line 1109)
	       (:desc "    end procedure read_to_output_reg_logic;" :col 18)
	       ("read_to_output_reg_logic_rst" :file "../files/common/hierarchy.vhd" :line 1112)
	       (:desc "    procedure read_to_output_reg_logic_rst (" :col 14)
	       ("idx" :file "../files/common/hierarchy.vhd" :line 1113)
	       (:desc "        signal idx                   : out unsigned(10 downto 0);" :col 15)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 1113)
	       (:desc "        signal idx                   : out unsigned(10 downto 0);" :col 43)
	       ("idx_bram" :file "../files/common/hierarchy.vhd" :line 1114)
	       (:desc "        signal idx_bram              : out unsigned(10 downto 0);" :col 15)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 1114)
	       (:desc "        signal idx_bram              : out unsigned(10 downto 0);" :col 43)
	       ("read_bram_enb" :file "../files/common/hierarchy.vhd" :line 1115)
	       (:desc "        signal read_bram_enb         : out std_logic;" :col 15)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1115)
	       (:desc "        signal read_bram_enb         : out std_logic;" :col 43)
	       ("output_reg_out_tvalid" :file "../files/common/hierarchy.vhd" :line 1116)
	       (:desc "        signal output_reg_out_tvalid : out std_logic;" :col 15)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1116)
	       (:desc "        signal output_reg_out_tvalid : out std_logic;" :col 43)
	       ("load_output_reg" :file "../files/common/hierarchy.vhd" :line 1117)
	       (:desc "        signal load_output_reg       : out std_logic;" :col 15)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1117)
	       (:desc "        signal load_output_reg       : out std_logic;" :col 43)
	       ("last_word_out_reg" :file "../files/common/hierarchy.vhd" :line 1118)
	       (:desc "        signal last_word_out_reg     : out std_logic" :col 15)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1118)
	       (:desc "        signal last_word_out_reg     : out std_logic" :col 43)
	       ("idx" :file "../files/common/hierarchy.vhd" :line 1121)
	       (:desc "        idx                   <= (others => '0');" :col 8)
	       ("idx_bram" :file "../files/common/hierarchy.vhd" :line 1122)
	       (:desc "        idx_bram              <= (others => '0');" :col 8)
	       ("output_reg_out_tvalid" :file "../files/common/hierarchy.vhd" :line 1123)
	       (:desc "        output_reg_out_tvalid <= '0';" :col 8)
	       ("read_bram_enb" :file "../files/common/hierarchy.vhd" :line 1124)
	       (:desc "        read_bram_enb         <= '0';" :col 8)
	       ("load_output_reg" :file "../files/common/hierarchy.vhd" :line 1125)
	       (:desc "        load_output_reg       <= '0';" :col 8)
	       ("last_word_out_reg" :file "../files/common/hierarchy.vhd" :line 1126)
	       (:desc "        last_word_out_reg     <= '0';" :col 8)
	       ("read_to_output_reg_logic_rst" :file "../files/common/hierarchy.vhd" :line 1127)
	       (:desc "    end procedure read_to_output_reg_logic_rst;" :col 18)
	       ("bram_pointer_position_calc" :file "../files/common/hierarchy.vhd" :line 1130)
	       (:desc "    procedure bram_pointer_position_calc (" :col 14)
	       ("write_done" :file "../files/common/hierarchy.vhd" :line 1131)
	       (:desc "        signal write_done            : in    std_logic;" :col 15)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1131)
	       (:desc "        signal write_done            : in    std_logic;" :col 45)
	       ("read_size" :file "../files/common/hierarchy.vhd" :line 1132)
	       (:desc "        signal read_size             : in    unsigned(9 downto 0);" :col 15)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 1132)
	       (:desc "        signal read_size             : in    unsigned(9 downto 0);" :col 45)
	       ("bram_pointer_position" :file "../files/common/hierarchy.vhd" :line 1133)
	       (:desc "        signal bram_pointer_position : inout std_logic_vector(31 downto 0)" :col 15)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1133)
	       (:desc "        signal bram_pointer_position : inout std_logic_vector(31 downto 0)" :col 45)
	       ("write_done" :file "../files/common/hierarchy.vhd" :line 1136)
	       (:desc "        if (write_done = '1') then" :col 12)
	       ("bram_pointer_position" :file "../files/common/hierarchy.vhd" :line 1137)
	       (:desc "            bram_pointer_position <= std_logic_vector(unsigned(bram_pointer_position) + (resize(read_size, 32) sll 3));" :col 63)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1137)
	       (:desc "            bram_pointer_position <= std_logic_vector(unsigned(bram_pointer_position) + (resize(read_size, 32) sll 3));" :col 37)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 1137)
	       (:desc "            bram_pointer_position <= std_logic_vector(unsigned(bram_pointer_position) + (resize(read_size, 32) sll 3));" :col 54)
	       ("resize" :file "../files/common/hierarchy.vhd" :line 1137)
	       (:desc "            bram_pointer_position <= std_logic_vector(unsigned(bram_pointer_position) + (resize(read_size, 32) sll 3));" :col 89)
	       ("read_size" :file "../files/common/hierarchy.vhd" :line 1137)
	       (:desc "            bram_pointer_position <= std_logic_vector(unsigned(bram_pointer_position) + (resize(read_size, 32) sll 3));" :col 96)
	       ("bram_pointer_position_calc" :file "../files/common/hierarchy.vhd" :line 1139)
	       (:desc "    end procedure bram_pointer_position_calc;" :col 18)
	       ("bram_pointer_position_rst" :file "../files/common/hierarchy.vhd" :line 1142)
	       (:desc "    procedure bram_pointer_position_rst (" :col 14)
	       ("CH_BASE_ADDRESS" :file "../files/common/hierarchy.vhd" :line 1143)
	       (:desc "        constant CH_BASE_ADDRESS     : in  std_logic_vector(31 downto 0);" :col 17)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1143)
	       (:desc "        constant CH_BASE_ADDRESS     : in  std_logic_vector(31 downto 0);" :col 43)
	       ("bram_pointer_position" :file "../files/common/hierarchy.vhd" :line 1144)
	       (:desc "        signal bram_pointer_position : out std_logic_vector(31 downto 0)" :col 15)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1144)
	       (:desc "        signal bram_pointer_position : out std_logic_vector(31 downto 0)" :col 43)
	       ("bram_pointer_position" :file "../files/common/hierarchy.vhd" :line 1147)
	       (:desc "        bram_pointer_position <= CH_BASE_ADDRESS;" :col 8)
	       ("CH_BASE_ADDRESS" :file "../files/common/hierarchy.vhd" :line 1147)
	       (:desc "        bram_pointer_position <= CH_BASE_ADDRESS;" :col 33)
	       ("bram_pointer_position_rst" :file "../files/common/hierarchy.vhd" :line 1148)
	       (:desc "    end procedure bram_pointer_position_rst;" :col 18)
	       ("load_output_reg" :file "../files/common/hierarchy.vhd" :line 1151)
	       (:desc "    procedure load_output_reg (" :col 14)
	       ("OUTPUT_REG_DEFAULT_VALUE" :file "../files/common/hierarchy.vhd" :line 1152)
	       (:desc "        constant OUTPUT_REG_DEFAULT_VALUE : in  std_logic_vector(63 downto 0);" :col 17)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1152)
	       (:desc "        constant OUTPUT_REG_DEFAULT_VALUE : in  std_logic_vector(63 downto 0);" :col 48)
	       ("output_reg_out_tvalid" :file "../files/common/hierarchy.vhd" :line 1153)
	       (:desc "        signal output_reg_out_tvalid      : in  std_logic;" :col 15)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1153)
	       (:desc "        signal output_reg_out_tvalid      : in  std_logic;" :col 48)
	       ("idx" :file "../files/common/hierarchy.vhd" :line 1154)
	       (:desc "        signal idx                        : in  unsigned(10 downto 0);" :col 15)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 1154)
	       (:desc "        signal idx                        : in  unsigned(10 downto 0);" :col 48)
	       ("bram_to_buffer" :file "../files/common/hierarchy.vhd" :line 1155)
	       (:desc "        signal bram_to_buffer             : in  std_logic_vector(63 downto 0);" :col 15)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1155)
	       (:desc "        signal bram_to_buffer             : in  std_logic_vector(63 downto 0);" :col 48)
	       ("load_output_reg" :file "../files/common/hierarchy.vhd" :line 1156)
	       (:desc "        signal load_output_reg            : in  std_logic;" :col 15)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1156)
	       (:desc "        signal load_output_reg            : in  std_logic;" :col 48)
	       ("output_reg" :file "../files/common/hierarchy.vhd" :line 1157)
	       (:desc "        signal output_reg                 : out output_reg;" :col 48)
	       ("out_reg_underflow_error" :file "../files/common/hierarchy.vhd" :line 1158)
	       (:desc "        signal out_reg_underflow_error    : out std_logic;" :col 15)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1158)
	       (:desc "        signal out_reg_underflow_error    : out std_logic;" :col 48)
	       ("out_reg_overflow_error" :file "../files/common/hierarchy.vhd" :line 1159)
	       (:desc "        signal out_reg_overflow_error     : out std_logic" :col 15)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1159)
	       (:desc "        signal out_reg_overflow_error     : out std_logic" :col 48)
	       ("output_reg_out_tvalid" :file "../files/common/hierarchy.vhd" :line 1162)
	       (:desc "        if (output_reg_out_tvalid = '1') then" :col 12)
	       ("load_output_reg" :file "../files/common/hierarchy.vhd" :line 1163)
	       (:desc "            if (load_output_reg = '1') then" :col 16)
	       ("idx" :file "../files/common/hierarchy.vhd" :line 1164)
	       (:desc "                if (idx <= 0) then" :col 20)
	       ("out_reg_underflow_error" :file "../files/common/hierarchy.vhd" :line 1165)
	       (:desc "                    out_reg_underflow_error <= '1';" :col 20)
	       ("idx" :file "../files/common/hierarchy.vhd" :line 1166)
	       (:desc "                elsif (idx > 32) then" :col 23)
	       ("out_reg_overflow_error" :file "../files/common/hierarchy.vhd" :line 1167)
	       (:desc "                    out_reg_overflow_error <= '1';" :col 20)
	       ("output_reg" :file "../files/common/hierarchy.vhd" :line 1169)
	       (:desc "                    output_reg(to_integer(idx-1)) <= bram_to_buffer;" :col 20)
	       ("to_integer" :file "../files/common/hierarchy.vhd" :line 1169)
	       (:desc "                    output_reg(to_integer(idx-1)) <= bram_to_buffer;" :col 31)
	       ("idx" :file "../files/common/hierarchy.vhd" :line 1169)
	       (:desc "                    output_reg(to_integer(idx-1)) <= bram_to_buffer;" :col 42)
	       ("bram_to_buffer" :file "../files/common/hierarchy.vhd" :line 1169)
	       (:desc "                    output_reg(to_integer(idx-1)) <= bram_to_buffer;" :col 53)
	       ("output_reg" :file "../files/common/hierarchy.vhd" :line 1173)
	       (:desc "            output_reg <= (others => OUTPUT_REG_DEFAULT_VALUE);" :col 12)
	       ("OUTPUT_REG_DEFAULT_VALUE" :file "../files/common/hierarchy.vhd" :line 1173)
	       (:desc "            output_reg <= (others => OUTPUT_REG_DEFAULT_VALUE);" :col 37)
	       ("load_output_reg" :file "../files/common/hierarchy.vhd" :line 1175)
	       (:desc "    end procedure load_output_reg;" :col 18)
	       ("load_output_reg_rst" :file "../files/common/hierarchy.vhd" :line 1178)
	       (:desc "    procedure load_output_reg_rst (" :col 14)
	       ("OUTPUT_REG_DEFAULT_VALUE" :file "../files/common/hierarchy.vhd" :line 1179)
	       (:desc "        constant OUTPUT_REG_DEFAULT_VALUE : in  std_logic_vector(63 downto 0);" :col 17)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1179)
	       (:desc "        constant OUTPUT_REG_DEFAULT_VALUE : in  std_logic_vector(63 downto 0);" :col 48)
	       ("output_reg" :file "../files/common/hierarchy.vhd" :line 1180)
	       (:desc "        signal output_reg                 : out output_reg;" :col 48)
	       ("out_reg_underflow_error" :file "../files/common/hierarchy.vhd" :line 1181)
	       (:desc "        signal out_reg_underflow_error    : out std_logic;" :col 15)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1181)
	       (:desc "        signal out_reg_underflow_error    : out std_logic;" :col 48)
	       ("out_reg_overflow_error" :file "../files/common/hierarchy.vhd" :line 1182)
	       (:desc "        signal out_reg_overflow_error     : out std_logic" :col 15)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1182)
	       (:desc "        signal out_reg_overflow_error     : out std_logic" :col 48)
	       ("output_reg" :file "../files/common/hierarchy.vhd" :line 1185)
	       (:desc "        output_reg              <= (others => OUTPUT_REG_DEFAULT_VALUE);" :col 8)
	       ("OUTPUT_REG_DEFAULT_VALUE" :file "../files/common/hierarchy.vhd" :line 1185)
	       (:desc "        output_reg              <= (others => OUTPUT_REG_DEFAULT_VALUE);" :col 46)
	       ("out_reg_underflow_error" :file "../files/common/hierarchy.vhd" :line 1186)
	       (:desc "        out_reg_underflow_error <= '0';" :col 8)
	       ("out_reg_overflow_error" :file "../files/common/hierarchy.vhd" :line 1187)
	       (:desc "        out_reg_overflow_error  <= '0';" :col 8)
	       ("load_output_reg_rst" :file "../files/common/hierarchy.vhd" :line 1188)
	       (:desc "    end procedure load_output_reg_rst;" :col 18)
	       ("reset_bram_l" :file "../files/common/hierarchy.vhd" :line 1191)
	       (:desc "    signal reset_bram_l          : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1191)
	       (:desc "    signal reset_bram_l          : std_logic;" :col 35)
	       ("reset_bram_r" :file "../files/common/hierarchy.vhd" :line 1192)
	       (:desc "    signal reset_bram_r          : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1192)
	       (:desc "    signal reset_bram_r          : std_logic;" :col 35)
	       ("bram_a_addrb" :file "../files/common/hierarchy.vhd" :line 1193)
	       (:desc "    signal bram_a_addrb          : std_logic_vector(10 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1193)
	       (:desc "    signal bram_a_addrb          : std_logic_vector(10 downto 0);" :col 35)
	       ("bram_b_addrb" :file "../files/common/hierarchy.vhd" :line 1194)
	       (:desc "    signal bram_b_addrb          : std_logic_vector(10 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1194)
	       (:desc "    signal bram_b_addrb          : std_logic_vector(10 downto 0);" :col 35)
	       ("read_bram_enb_l" :file "../files/common/hierarchy.vhd" :line 1195)
	       (:desc "    signal read_bram_enb_l       : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1195)
	       (:desc "    signal read_bram_enb_l       : std_logic;" :col 35)
	       ("read_bram_enb_r" :file "../files/common/hierarchy.vhd" :line 1196)
	       (:desc "    signal read_bram_enb_r       : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1196)
	       (:desc "    signal read_bram_enb_r       : std_logic;" :col 35)
	       ("bram_pointer_l" :file "../files/common/hierarchy.vhd" :line 1197)
	       (:desc "    signal bram_pointer_l        : bram_read_pointer_t;" :col 11)
	       ("bram_read_pointer_t" :file "../files/common/hierarchy.vhd" :line 1197)
	       (:desc "    signal bram_pointer_l        : bram_read_pointer_t;" :col 35)
	       ("bram_pointer_r" :file "../files/common/hierarchy.vhd" :line 1198)
	       (:desc "    signal bram_pointer_r        : bram_read_pointer_t;" :col 11)
	       ("bram_read_pointer_t" :file "../files/common/hierarchy.vhd" :line 1198)
	       (:desc "    signal bram_pointer_r        : bram_read_pointer_t;" :col 35)
	       ("bram_to_buffer_l" :file "../files/common/hierarchy.vhd" :line 1199)
	       (:desc "    signal bram_to_buffer_l      : std_logic_vector(63 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1199)
	       (:desc "    signal bram_to_buffer_l      : std_logic_vector(63 downto 0);" :col 35)
	       ("bram_to_buffer_r" :file "../files/common/hierarchy.vhd" :line 1200)
	       (:desc "    signal bram_to_buffer_r      : std_logic_vector(63 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1200)
	       (:desc "    signal bram_to_buffer_r      : std_logic_vector(63 downto 0);" :col 35)
	       ("bram_overflow_error_l" :file "../files/common/hierarchy.vhd" :line 1201)
	       (:desc "    signal bram_overflow_error_l : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1201)
	       (:desc "    signal bram_overflow_error_l : std_logic;" :col 35)
	       ("bram_overflow_error_r" :file "../files/common/hierarchy.vhd" :line 1202)
	       (:desc "    signal bram_overflow_error_r : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1202)
	       (:desc "    signal bram_overflow_error_r : std_logic;" :col 35)
	       ("output_reg_l" :file "../files/common/hierarchy.vhd" :line 1204)
	       (:desc "    signal output_reg_l              : output_reg;" :col 11)
	       ("output_reg" :file "../files/common/hierarchy.vhd" :line 1204)
	       (:desc "    signal output_reg_l              : output_reg;" :col 39)
	       ("output_reg_r" :file "../files/common/hierarchy.vhd" :line 1205)
	       (:desc "    signal output_reg_r              : output_reg;" :col 11)
	       ("output_reg" :file "../files/common/hierarchy.vhd" :line 1205)
	       (:desc "    signal output_reg_r              : output_reg;" :col 39)
	       ("output_reg_out_tvalid_l" :file "../files/common/hierarchy.vhd" :line 1206)
	       (:desc "    signal output_reg_out_tvalid_l   : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1206)
	       (:desc "    signal output_reg_out_tvalid_l   : std_logic;" :col 39)
	       ("output_reg_out_tvalid_l_d" :file "../files/common/hierarchy.vhd" :line 1207)
	       (:desc "    signal output_reg_out_tvalid_l_d : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1207)
	       (:desc "    signal output_reg_out_tvalid_l_d : std_logic;" :col 39)
	       ("output_reg_out_tvalid_r" :file "../files/common/hierarchy.vhd" :line 1208)
	       (:desc "    signal output_reg_out_tvalid_r   : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1208)
	       (:desc "    signal output_reg_out_tvalid_r   : std_logic;" :col 39)
	       ("output_reg_out_tvalid_r_d" :file "../files/common/hierarchy.vhd" :line 1209)
	       (:desc "    signal output_reg_out_tvalid_r_d : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1209)
	       (:desc "    signal output_reg_out_tvalid_r_d : std_logic;" :col 39)
	       ("last_word_out_reg_l" :file "../files/common/hierarchy.vhd" :line 1210)
	       (:desc "    signal last_word_out_reg_l       : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1210)
	       (:desc "    signal last_word_out_reg_l       : std_logic;" :col 39)
	       ("last_word_out_reg_r" :file "../files/common/hierarchy.vhd" :line 1211)
	       (:desc "    signal last_word_out_reg_r       : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1211)
	       (:desc "    signal last_word_out_reg_r       : std_logic;" :col 39)
	       ("load_output_reg_l" :file "../files/common/hierarchy.vhd" :line 1212)
	       (:desc "    signal load_output_reg_l         : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1212)
	       (:desc "    signal load_output_reg_l         : std_logic;" :col 39)
	       ("load_output_reg_r" :file "../files/common/hierarchy.vhd" :line 1213)
	       (:desc "    signal load_output_reg_r         : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1213)
	       (:desc "    signal load_output_reg_r         : std_logic;" :col 39)
	       ("bram_ptr_pos_l" :file "../files/common/hierarchy.vhd" :line 1215)
	       (:desc "    signal bram_ptr_pos_l    : std_logic_vector(31 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1215)
	       (:desc "    signal bram_ptr_pos_l    : std_logic_vector(31 downto 0);" :col 31)
	       ("bram_ptr_pos_r" :file "../files/common/hierarchy.vhd" :line 1216)
	       (:desc "    signal bram_ptr_pos_r    : std_logic_vector(31 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1216)
	       (:desc "    signal bram_ptr_pos_r    : std_logic_vector(31 downto 0);" :col 31)
	       ("address_write_d_l" :file "../files/common/hierarchy.vhd" :line 1217)
	       (:desc "    signal address_write_d_l : std_logic_vector(10 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1217)
	       (:desc "    signal address_write_d_l : std_logic_vector(10 downto 0);" :col 31)
	       ("address_write_d_r" :file "../files/common/hierarchy.vhd" :line 1218)
	       (:desc "    signal address_write_d_r : std_logic_vector(10 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1218)
	       (:desc "    signal address_write_d_r : std_logic_vector(10 downto 0);" :col 31)
	       ("idx_l" :file "../files/common/hierarchy.vhd" :line 1220)
	       (:desc "    signal idx_l      : unsigned(10 downto 0);" :col 11)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 1220)
	       (:desc "    signal idx_l      : unsigned(10 downto 0);" :col 24)
	       ("idx_l_bram" :file "../files/common/hierarchy.vhd" :line 1221)
	       (:desc "    signal idx_l_bram : unsigned(10 downto 0);" :col 11)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 1221)
	       (:desc "    signal idx_l_bram : unsigned(10 downto 0);" :col 24)
	       ("idx_r" :file "../files/common/hierarchy.vhd" :line 1222)
	       (:desc "    signal idx_r      : unsigned(10 downto 0);" :col 11)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 1222)
	       (:desc "    signal idx_r      : unsigned(10 downto 0);" :col 24)
	       ("idx_r_bram" :file "../files/common/hierarchy.vhd" :line 1223)
	       (:desc "    signal idx_r_bram : unsigned(10 downto 0);" :col 11)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 1223)
	       (:desc "    signal idx_r_bram : unsigned(10 downto 0);" :col 24)
	       ("keep" :file "../files/common/hierarchy.vhd" :line 1225)
	       (:desc "    attribute keep                      : string;" :col 14)
	       ("string" :file "../files/common/hierarchy.vhd" :line 1225)
	       (:desc "    attribute keep                      : string;" :col 42)
	       ("keep" :file "../files/common/hierarchy.vhd" :line 1226)
	       (:desc "    attribute keep of output_reg_l      : signal is \"true\";" :col 14)
	       ("output_reg_l" :file "../files/common/hierarchy.vhd" :line 1226)
	       (:desc "    attribute keep of output_reg_l      : signal is \"true\";" :col 22)
	       ("keep" :file "../files/common/hierarchy.vhd" :line 1227)
	       (:desc "    attribute keep of output_reg_r      : signal is \"true\";" :col 14)
	       ("output_reg_r" :file "../files/common/hierarchy.vhd" :line 1227)
	       (:desc "    attribute keep of output_reg_r      : signal is \"true\";" :col 22)
	       ("ram_style" :file "../files/common/hierarchy.vhd" :line 1228)
	       (:desc "    attribute ram_style                 : string;" :col 14)
	       ("string" :file "../files/common/hierarchy.vhd" :line 1228)
	       (:desc "    attribute ram_style                 : string;" :col 42)
	       ("ram_style" :file "../files/common/hierarchy.vhd" :line 1229)
	       (:desc "    attribute ram_style of output_reg_l : signal is \"distributed\";" :col 14)
	       ("output_reg_l" :file "../files/common/hierarchy.vhd" :line 1229)
	       (:desc "    attribute ram_style of output_reg_l : signal is \"distributed\";" :col 27)
	       ("ram_style" :file "../files/common/hierarchy.vhd" :line 1230)
	       (:desc "    attribute ram_style of output_reg_r : signal is \"distributed\";" :col 14)
	       ("output_reg_r" :file "../files/common/hierarchy.vhd" :line 1230)
	       (:desc "    attribute ram_style of output_reg_r : signal is \"distributed\";" :col 27)
	       ("reset_bram_l" :file "../files/common/hierarchy.vhd" :line 1234)
	       (:desc "    reset_bram_l <= not s_axis_lch_aresetn;" :col 4)
	       ("s_axis_lch_aresetn" :file "../files/common/hierarchy.vhd" :line 1234)
	       (:desc "    reset_bram_l <= not s_axis_lch_aresetn;" :col 24)
	       ("reset_bram_r" :file "../files/common/hierarchy.vhd" :line 1235)
	       (:desc "    reset_bram_r <= not s_axis_rch_aresetn;" :col 4)
	       ("s_axis_rch_aresetn" :file "../files/common/hierarchy.vhd" :line 1235)
	       (:desc "    reset_bram_r <= not s_axis_rch_aresetn;" :col 24)
	       ("input_buffer_l" :file "../files/common/hierarchy.vhd" :line 1237)
	       (:desc "    input_buffer_l : blk_mem_gen_0" :col 4)
	       ("blk_mem_gen_0" :file "../files/common/hierarchy.vhd" :line 1237)
	       (:desc "    input_buffer_l : blk_mem_gen_0" :col 21)
	       ("clka" :file "../files/common/hierarchy.vhd" :line 1239)
	       (:desc "            clka  => s_axis_lch_aclk," :col 12)
	       ("s_axis_lch_aclk" :file "../files/common/hierarchy.vhd" :line 1239)
	       (:desc "            clka  => s_axis_lch_aclk," :col 21)
	       ("ena" :file "../files/common/hierarchy.vhd" :line 1240)
	       (:desc "            ena   => bram_pointer_l.ena," :col 36)
	       ("bram_pointer_l" :file "../files/common/hierarchy.vhd" :line 1240)
	       (:desc "            ena   => bram_pointer_l.ena," :col 21)
	       ("wea" :file "../files/common/hierarchy.vhd" :line 1241)
	       (:desc "            wea   => bram_pointer_l.wea," :col 36)
	       ("bram_pointer_l" :file "../files/common/hierarchy.vhd" :line 1241)
	       (:desc "            wea   => bram_pointer_l.wea," :col 21)
	       ("addra" :file "../files/common/hierarchy.vhd" :line 1242)
	       (:desc "            addra => address_write_d_l," :col 12)
	       ("address_write_d_l" :file "../files/common/hierarchy.vhd" :line 1242)
	       (:desc "            addra => address_write_d_l," :col 21)
	       ("dina" :file "../files/common/hierarchy.vhd" :line 1243)
	       (:desc "            dina  => bram_pointer_l.dina," :col 36)
	       ("bram_pointer_l" :file "../files/common/hierarchy.vhd" :line 1243)
	       (:desc "            dina  => bram_pointer_l.dina," :col 21)
	       ("clkb" :file "../files/common/hierarchy.vhd" :line 1245)
	       (:desc "            clkb  => s_axis_lch_aclk," :col 12)
	       ("s_axis_lch_aclk" :file "../files/common/hierarchy.vhd" :line 1245)
	       (:desc "            clkb  => s_axis_lch_aclk," :col 21)
	       ("rstb" :file "../files/common/hierarchy.vhd" :line 1246)
	       (:desc "            rstb  => reset_bram_l," :col 12)
	       ("reset_bram_l" :file "../files/common/hierarchy.vhd" :line 1246)
	       (:desc "            rstb  => reset_bram_l," :col 21)
	       ("enb" :file "../files/common/hierarchy.vhd" :line 1247)
	       (:desc "            enb   => read_bram_enb_l," :col 12)
	       ("read_bram_enb_l" :file "../files/common/hierarchy.vhd" :line 1247)
	       (:desc "            enb   => read_bram_enb_l," :col 21)
	       ("addrb" :file "../files/common/hierarchy.vhd" :line 1248)
	       (:desc "            addrb => bram_a_addrb," :col 12)
	       ("bram_a_addrb" :file "../files/common/hierarchy.vhd" :line 1248)
	       (:desc "            addrb => bram_a_addrb," :col 21)
	       ("doutb" :file "../files/common/hierarchy.vhd" :line 1249)
	       (:desc "            doutb => bram_to_buffer_l" :col 12)
	       ("bram_to_buffer_l" :file "../files/common/hierarchy.vhd" :line 1249)
	       (:desc "            doutb => bram_to_buffer_l" :col 21)
	       ("input_buffer_r" :file "../files/common/hierarchy.vhd" :line 1253)
	       (:desc "    input_buffer_r : blk_mem_gen_0" :col 4)
	       ("blk_mem_gen_0" :file "../files/common/hierarchy.vhd" :line 1253)
	       (:desc "    input_buffer_r : blk_mem_gen_0" :col 21)
	       ("clka" :file "../files/common/hierarchy.vhd" :line 1255)
	       (:desc "            clka  => s_axis_rch_aclk," :col 12)
	       ("s_axis_rch_aclk" :file "../files/common/hierarchy.vhd" :line 1255)
	       (:desc "            clka  => s_axis_rch_aclk," :col 21)
	       ("ena" :file "../files/common/hierarchy.vhd" :line 1256)
	       (:desc "            ena   => bram_pointer_r.ena," :col 36)
	       ("bram_pointer_r" :file "../files/common/hierarchy.vhd" :line 1256)
	       (:desc "            ena   => bram_pointer_r.ena," :col 21)
	       ("wea" :file "../files/common/hierarchy.vhd" :line 1257)
	       (:desc "            wea   => bram_pointer_r.wea," :col 36)
	       ("bram_pointer_r" :file "../files/common/hierarchy.vhd" :line 1257)
	       (:desc "            wea   => bram_pointer_r.wea," :col 21)
	       ("addra" :file "../files/common/hierarchy.vhd" :line 1258)
	       (:desc "            addra => address_write_d_r," :col 12)
	       ("address_write_d_r" :file "../files/common/hierarchy.vhd" :line 1258)
	       (:desc "            addra => address_write_d_r," :col 21)
	       ("dina" :file "../files/common/hierarchy.vhd" :line 1259)
	       (:desc "            dina  => bram_pointer_r.dina," :col 36)
	       ("bram_pointer_r" :file "../files/common/hierarchy.vhd" :line 1259)
	       (:desc "            dina  => bram_pointer_r.dina," :col 21)
	       ("clkb" :file "../files/common/hierarchy.vhd" :line 1261)
	       (:desc "            clkb  => s_axis_rch_aclk," :col 12)
	       ("s_axis_rch_aclk" :file "../files/common/hierarchy.vhd" :line 1261)
	       (:desc "            clkb  => s_axis_rch_aclk," :col 21)
	       ("rstb" :file "../files/common/hierarchy.vhd" :line 1262)
	       (:desc "            rstb  => reset_bram_r," :col 12)
	       ("reset_bram_r" :file "../files/common/hierarchy.vhd" :line 1262)
	       (:desc "            rstb  => reset_bram_r," :col 21)
	       ("enb" :file "../files/common/hierarchy.vhd" :line 1263)
	       (:desc "            enb   => read_bram_enb_r," :col 12)
	       ("read_bram_enb_r" :file "../files/common/hierarchy.vhd" :line 1263)
	       (:desc "            enb   => read_bram_enb_r," :col 21)
	       ("addrb" :file "../files/common/hierarchy.vhd" :line 1264)
	       (:desc "            addrb => bram_b_addrb," :col 12)
	       ("bram_b_addrb" :file "../files/common/hierarchy.vhd" :line 1264)
	       (:desc "            addrb => bram_b_addrb," :col 21)
	       ("doutb" :file "../files/common/hierarchy.vhd" :line 1265)
	       (:desc "            doutb => bram_to_buffer_r" :col 12)
	       ("bram_to_buffer_r" :file "../files/common/hierarchy.vhd" :line 1265)
	       (:desc "            doutb => bram_to_buffer_r" :col 21)
	       ("outputs" :file "../files/common/hierarchy.vhd" :line 1272)
	       (:desc "    outputs.buffer_size_l <= bram_pointer_l.tail - bram_pointer_l.head;" :col 4)
	       ("buffer_size_l" :file "../files/common/hierarchy.vhd" :line 1272)
	       (:desc "    outputs.buffer_size_l <= bram_pointer_l.tail - bram_pointer_l.head;" :col 12)
	       ("bram_pointer_l" :file "../files/common/hierarchy.vhd" :line 1272)
	       (:desc "    outputs.buffer_size_l <= bram_pointer_l.tail - bram_pointer_l.head;" :col 51)
	       ("tail" :file "../files/common/hierarchy.vhd" :line 1272)
	       (:desc "    outputs.buffer_size_l <= bram_pointer_l.tail - bram_pointer_l.head;" :col 44)
	       ("head" :file "../files/common/hierarchy.vhd" :line 1272)
	       (:desc "    outputs.buffer_size_l <= bram_pointer_l.tail - bram_pointer_l.head;" :col 66)
	       ("outputs" :file "../files/common/hierarchy.vhd" :line 1273)
	       (:desc "    outputs.bram_ptr_l    <= bram_ptr_pos_l;" :col 4)
	       ("bram_ptr_l" :file "../files/common/hierarchy.vhd" :line 1273)
	       (:desc "    outputs.bram_ptr_l    <= bram_ptr_pos_l;" :col 12)
	       ("bram_ptr_pos_l" :file "../files/common/hierarchy.vhd" :line 1273)
	       (:desc "    outputs.bram_ptr_l    <= bram_ptr_pos_l;" :col 29)
	       ("m_axis_lch_tdata" :file "../files/common/hierarchy.vhd" :line 1274)
	       (:desc "    m_axis_lch_tdata      <= output_reg_l(to_integer(unsigned(inputs.bw_counter_l)));" :col 4)
	       ("output_reg_l" :file "../files/common/hierarchy.vhd" :line 1274)
	       (:desc "    m_axis_lch_tdata      <= output_reg_l(to_integer(unsigned(inputs.bw_counter_l)));" :col 29)
	       ("to_integer" :file "../files/common/hierarchy.vhd" :line 1274)
	       (:desc "    m_axis_lch_tdata      <= output_reg_l(to_integer(unsigned(inputs.bw_counter_l)));" :col 42)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 1274)
	       (:desc "    m_axis_lch_tdata      <= output_reg_l(to_integer(unsigned(inputs.bw_counter_l)));" :col 53)
	       ("inputs" :file "../files/common/hierarchy.vhd" :line 1274)
	       (:desc "    m_axis_lch_tdata      <= output_reg_l(to_integer(unsigned(inputs.bw_counter_l)));" :col 62)
	       ("bw_counter_l" :file "../files/common/hierarchy.vhd" :line 1274)
	       (:desc "    m_axis_lch_tdata      <= output_reg_l(to_integer(unsigned(inputs.bw_counter_l)));" :col 69)
	       ("m_axis_lch_tvalid" :file "../files/common/hierarchy.vhd" :line 1275)
	       (:desc "    m_axis_lch_tvalid     <= output_reg_out_tvalid_l and output_reg_out_tvalid_l_d;" :col 4)
	       ("output_reg_out_tvalid_l" :file "../files/common/hierarchy.vhd" :line 1275)
	       (:desc "    m_axis_lch_tvalid     <= output_reg_out_tvalid_l and output_reg_out_tvalid_l_d;" :col 29)
	       ("output_reg_out_tvalid_l_d" :file "../files/common/hierarchy.vhd" :line 1275)
	       (:desc "    m_axis_lch_tvalid     <= output_reg_out_tvalid_l and output_reg_out_tvalid_l_d;" :col 57)
	       ("outputs" :file "../files/common/hierarchy.vhd" :line 1277)
	       (:desc "    outputs.buffer_size_r <= bram_pointer_r.tail - bram_pointer_r.head;" :col 4)
	       ("buffer_size_r" :file "../files/common/hierarchy.vhd" :line 1277)
	       (:desc "    outputs.buffer_size_r <= bram_pointer_r.tail - bram_pointer_r.head;" :col 12)
	       ("bram_pointer_r" :file "../files/common/hierarchy.vhd" :line 1277)
	       (:desc "    outputs.buffer_size_r <= bram_pointer_r.tail - bram_pointer_r.head;" :col 51)
	       ("tail" :file "../files/common/hierarchy.vhd" :line 1277)
	       (:desc "    outputs.buffer_size_r <= bram_pointer_r.tail - bram_pointer_r.head;" :col 44)
	       ("head" :file "../files/common/hierarchy.vhd" :line 1277)
	       (:desc "    outputs.buffer_size_r <= bram_pointer_r.tail - bram_pointer_r.head;" :col 66)
	       ("outputs" :file "../files/common/hierarchy.vhd" :line 1278)
	       (:desc "    outputs.bram_ptr_r    <= bram_ptr_pos_r;" :col 4)
	       ("bram_ptr_r" :file "../files/common/hierarchy.vhd" :line 1278)
	       (:desc "    outputs.bram_ptr_r    <= bram_ptr_pos_r;" :col 12)
	       ("bram_ptr_pos_r" :file "../files/common/hierarchy.vhd" :line 1278)
	       (:desc "    outputs.bram_ptr_r    <= bram_ptr_pos_r;" :col 29)
	       ("m_axis_rch_tdata" :file "../files/common/hierarchy.vhd" :line 1279)
	       (:desc "    m_axis_rch_tdata      <= output_reg_r(to_integer(unsigned(inputs.bw_counter_r)));" :col 4)
	       ("output_reg_r" :file "../files/common/hierarchy.vhd" :line 1279)
	       (:desc "    m_axis_rch_tdata      <= output_reg_r(to_integer(unsigned(inputs.bw_counter_r)));" :col 29)
	       ("to_integer" :file "../files/common/hierarchy.vhd" :line 1279)
	       (:desc "    m_axis_rch_tdata      <= output_reg_r(to_integer(unsigned(inputs.bw_counter_r)));" :col 42)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 1279)
	       (:desc "    m_axis_rch_tdata      <= output_reg_r(to_integer(unsigned(inputs.bw_counter_r)));" :col 53)
	       ("inputs" :file "../files/common/hierarchy.vhd" :line 1279)
	       (:desc "    m_axis_rch_tdata      <= output_reg_r(to_integer(unsigned(inputs.bw_counter_r)));" :col 62)
	       ("bw_counter_r" :file "../files/common/hierarchy.vhd" :line 1279)
	       (:desc "    m_axis_rch_tdata      <= output_reg_r(to_integer(unsigned(inputs.bw_counter_r)));" :col 69)
	       ("m_axis_rch_tvalid" :file "../files/common/hierarchy.vhd" :line 1280)
	       (:desc "    m_axis_rch_tvalid     <= output_reg_out_tvalid_r and output_reg_out_tvalid_r_d;" :col 4)
	       ("output_reg_out_tvalid_r" :file "../files/common/hierarchy.vhd" :line 1280)
	       (:desc "    m_axis_rch_tvalid     <= output_reg_out_tvalid_r and output_reg_out_tvalid_r_d;" :col 29)
	       ("output_reg_out_tvalid_r_d" :file "../files/common/hierarchy.vhd" :line 1280)
	       (:desc "    m_axis_rch_tvalid     <= output_reg_out_tvalid_r and output_reg_out_tvalid_r_d;" :col 57)
	       ("bram_a_addrb" :file "../files/common/hierarchy.vhd" :line 1283)
	       (:desc "    bram_a_addrb <= std_logic_vector(idx_l_bram);" :col 4)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1283)
	       (:desc "    bram_a_addrb <= std_logic_vector(idx_l_bram);" :col 20)
	       ("idx_l_bram" :file "../files/common/hierarchy.vhd" :line 1283)
	       (:desc "    bram_a_addrb <= std_logic_vector(idx_l_bram);" :col 37)
	       ("bram_b_addrb" :file "../files/common/hierarchy.vhd" :line 1284)
	       (:desc "    bram_b_addrb <= std_logic_vector(idx_r_bram);" :col 4)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1284)
	       (:desc "    bram_b_addrb <= std_logic_vector(idx_r_bram);" :col 20)
	       ("idx_r_bram" :file "../files/common/hierarchy.vhd" :line 1284)
	       (:desc "    bram_b_addrb <= std_logic_vector(idx_r_bram);" :col 37)
	       ("bram_overflow_error" :file "../files/common/hierarchy.vhd" :line 1287)
	       (:desc "    bram_overflow_error <= bram_overflow_error_l or bram_overflow_error_r;" :col 4)
	       ("bram_overflow_error_l" :file "../files/common/hierarchy.vhd" :line 1287)
	       (:desc "    bram_overflow_error <= bram_overflow_error_l or bram_overflow_error_r;" :col 27)
	       ("bram_overflow_error_r" :file "../files/common/hierarchy.vhd" :line 1287)
	       (:desc "    bram_overflow_error <= bram_overflow_error_l or bram_overflow_error_r;" :col 52)
	       ("s_axis_lch_tready" :file "../files/common/hierarchy.vhd" :line 1293)
	       (:desc "    s_axis_lch_tready <= '1';" :col 4)
	       ("s_axis_rch_tready" :file "../files/common/hierarchy.vhd" :line 1294)
	       (:desc "    s_axis_rch_tready <= '1';" :col 4)
	       ("m_axis_lch_tkeep" :file "../files/common/hierarchy.vhd" :line 1295)
	       (:desc "    m_axis_lch_tkeep  <= (others => '0');" :col 4)
	       ("m_axis_lch_tlast" :file "../files/common/hierarchy.vhd" :line 1296)
	       (:desc "    m_axis_lch_tlast  <= '0';" :col 4)
	       ("m_axis_rch_tkeep" :file "../files/common/hierarchy.vhd" :line 1297)
	       (:desc "    m_axis_rch_tkeep  <= (others => '0');" :col 4)
	       ("m_axis_rch_tlast" :file "../files/common/hierarchy.vhd" :line 1298)
	       (:desc "    m_axis_rch_tlast  <= '0';" :col 4)
	       ("axi_bram_logic_l" :file "../files/common/hierarchy.vhd" :line 1303)
	       (:desc "    axi_bram_logic_l : process(s_axis_lch_aclk)" :col 4)
	       ("s_axis_lch_aclk" :file "../files/common/hierarchy.vhd" :line 1303)
	       (:desc "    axi_bram_logic_l : process(s_axis_lch_aclk)" :col 31)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 1305)
	       (:desc "        if (rising_edge(s_axis_lch_aclk)) then" :col 12)
	       ("s_axis_lch_aclk" :file "../files/common/hierarchy.vhd" :line 1305)
	       (:desc "        if (rising_edge(s_axis_lch_aclk)) then" :col 24)
	       ("s_axis_lch_aresetn" :file "../files/common/hierarchy.vhd" :line 1306)
	       (:desc "            if (s_axis_lch_aresetn = '0' or soft_reset = '1') then" :col 16)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 1306)
	       (:desc "            if (s_axis_lch_aresetn = '0' or soft_reset = '1') then" :col 44)
	       ("bram_logic_rst" :file "../files/common/hierarchy.vhd" :line 1307)
	       (:desc "                bram_logic_rst(" :col 16)
	       ("bram_pointer" :file "../files/common/hierarchy.vhd" :line 1308)
	       (:desc "                    bram_pointer    => bram_pointer_l," :col 20)
	       ("bram_pointer_l" :file "../files/common/hierarchy.vhd" :line 1308)
	       (:desc "                    bram_pointer    => bram_pointer_l," :col 39)
	       ("overflow_error" :file "../files/common/hierarchy.vhd" :line 1309)
	       (:desc "                    overflow_error  => bram_overflow_error_l," :col 20)
	       ("bram_overflow_error_l" :file "../files/common/hierarchy.vhd" :line 1309)
	       (:desc "                    overflow_error  => bram_overflow_error_l," :col 39)
	       ("address_write_d" :file "../files/common/hierarchy.vhd" :line 1310)
	       (:desc "                    address_write_d => address_write_d_l" :col 20)
	       ("address_write_d_l" :file "../files/common/hierarchy.vhd" :line 1310)
	       (:desc "                    address_write_d => address_write_d_l" :col 39)
	       ("bram_logic" :file "../files/common/hierarchy.vhd" :line 1313)
	       (:desc "                bram_logic(" :col 16)
	       ("s_axis_tvalid" :file "../files/common/hierarchy.vhd" :line 1314)
	       (:desc "                    s_axis_tvalid   => s_axis_lch_tvalid," :col 20)
	       ("s_axis_lch_tvalid" :file "../files/common/hierarchy.vhd" :line 1314)
	       (:desc "                    s_axis_tvalid   => s_axis_lch_tvalid," :col 39)
	       ("s_axis_tdata" :file "../files/common/hierarchy.vhd" :line 1315)
	       (:desc "                    s_axis_tdata    => s_axis_lch_tdata," :col 20)
	       ("s_axis_lch_tdata" :file "../files/common/hierarchy.vhd" :line 1315)
	       (:desc "                    s_axis_tdata    => s_axis_lch_tdata," :col 39)
	       ("read_bram_enb" :file "../files/common/hierarchy.vhd" :line 1316)
	       (:desc "                    read_bram_enb   => read_bram_enb_l," :col 20)
	       ("read_bram_enb_l" :file "../files/common/hierarchy.vhd" :line 1316)
	       (:desc "                    read_bram_enb   => read_bram_enb_l," :col 39)
	       ("bram_pointer" :file "../files/common/hierarchy.vhd" :line 1317)
	       (:desc "                    bram_pointer    => bram_pointer_l," :col 20)
	       ("bram_pointer_l" :file "../files/common/hierarchy.vhd" :line 1317)
	       (:desc "                    bram_pointer    => bram_pointer_l," :col 39)
	       ("overflow_error" :file "../files/common/hierarchy.vhd" :line 1318)
	       (:desc "                    overflow_error  => bram_overflow_error_l," :col 20)
	       ("bram_overflow_error_l" :file "../files/common/hierarchy.vhd" :line 1318)
	       (:desc "                    overflow_error  => bram_overflow_error_l," :col 39)
	       ("address_write_d" :file "../files/common/hierarchy.vhd" :line 1319)
	       (:desc "                    address_write_d => address_write_d_l" :col 20)
	       ("address_write_d_l" :file "../files/common/hierarchy.vhd" :line 1319)
	       (:desc "                    address_write_d => address_write_d_l" :col 39)
	       ("axi_bram_logic_l" :file "../files/common/hierarchy.vhd" :line 1323)
	       (:desc "    end process axi_bram_logic_l;" :col 16)
	       ("axi_bram_logic_r" :file "../files/common/hierarchy.vhd" :line 1326)
	       (:desc "    axi_bram_logic_r : process(s_axis_rch_aclk)" :col 4)
	       ("s_axis_rch_aclk" :file "../files/common/hierarchy.vhd" :line 1326)
	       (:desc "    axi_bram_logic_r : process(s_axis_rch_aclk)" :col 31)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 1328)
	       (:desc "        if (rising_edge(s_axis_rch_aclk)) then" :col 12)
	       ("s_axis_rch_aclk" :file "../files/common/hierarchy.vhd" :line 1328)
	       (:desc "        if (rising_edge(s_axis_rch_aclk)) then" :col 24)
	       ("s_axis_rch_aresetn" :file "../files/common/hierarchy.vhd" :line 1329)
	       (:desc "            if (s_axis_rch_aresetn = '0' or soft_reset = '1') then" :col 16)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 1329)
	       (:desc "            if (s_axis_rch_aresetn = '0' or soft_reset = '1') then" :col 44)
	       ("bram_logic_rst" :file "../files/common/hierarchy.vhd" :line 1330)
	       (:desc "                bram_logic_rst(" :col 16)
	       ("bram_pointer" :file "../files/common/hierarchy.vhd" :line 1331)
	       (:desc "                    bram_pointer    => bram_pointer_r," :col 20)
	       ("bram_pointer_r" :file "../files/common/hierarchy.vhd" :line 1331)
	       (:desc "                    bram_pointer    => bram_pointer_r," :col 39)
	       ("overflow_error" :file "../files/common/hierarchy.vhd" :line 1332)
	       (:desc "                    overflow_error  => bram_overflow_error_r," :col 20)
	       ("bram_overflow_error_r" :file "../files/common/hierarchy.vhd" :line 1332)
	       (:desc "                    overflow_error  => bram_overflow_error_r," :col 39)
	       ("address_write_d" :file "../files/common/hierarchy.vhd" :line 1333)
	       (:desc "                    address_write_d => address_write_d_r" :col 20)
	       ("address_write_d_r" :file "../files/common/hierarchy.vhd" :line 1333)
	       (:desc "                    address_write_d => address_write_d_r" :col 39)
	       ("bram_logic" :file "../files/common/hierarchy.vhd" :line 1336)
	       (:desc "                bram_logic(" :col 16)
	       ("s_axis_tvalid" :file "../files/common/hierarchy.vhd" :line 1337)
	       (:desc "                    s_axis_tvalid   => s_axis_rch_tvalid," :col 20)
	       ("s_axis_rch_tvalid" :file "../files/common/hierarchy.vhd" :line 1337)
	       (:desc "                    s_axis_tvalid   => s_axis_rch_tvalid," :col 39)
	       ("s_axis_tdata" :file "../files/common/hierarchy.vhd" :line 1338)
	       (:desc "                    s_axis_tdata    => s_axis_rch_tdata," :col 20)
	       ("s_axis_rch_tdata" :file "../files/common/hierarchy.vhd" :line 1338)
	       (:desc "                    s_axis_tdata    => s_axis_rch_tdata," :col 39)
	       ("read_bram_enb" :file "../files/common/hierarchy.vhd" :line 1339)
	       (:desc "                    read_bram_enb   => read_bram_enb_r," :col 20)
	       ("read_bram_enb_r" :file "../files/common/hierarchy.vhd" :line 1339)
	       (:desc "                    read_bram_enb   => read_bram_enb_r," :col 39)
	       ("bram_pointer" :file "../files/common/hierarchy.vhd" :line 1340)
	       (:desc "                    bram_pointer    => bram_pointer_r," :col 20)
	       ("bram_pointer_r" :file "../files/common/hierarchy.vhd" :line 1340)
	       (:desc "                    bram_pointer    => bram_pointer_r," :col 39)
	       ("overflow_error" :file "../files/common/hierarchy.vhd" :line 1341)
	       (:desc "                    overflow_error  => bram_overflow_error_r," :col 20)
	       ("bram_overflow_error_r" :file "../files/common/hierarchy.vhd" :line 1341)
	       (:desc "                    overflow_error  => bram_overflow_error_r," :col 39)
	       ("address_write_d" :file "../files/common/hierarchy.vhd" :line 1342)
	       (:desc "                    address_write_d => address_write_d_r" :col 20)
	       ("address_write_d_r" :file "../files/common/hierarchy.vhd" :line 1342)
	       (:desc "                    address_write_d => address_write_d_r" :col 39)
	       ("axi_bram_logic_r" :file "../files/common/hierarchy.vhd" :line 1346)
	       (:desc "    end process axi_bram_logic_r;" :col 16)
	       ("read_to_output_reg_l" :file "../files/common/hierarchy.vhd" :line 1349)
	       (:desc "    read_to_output_reg_l : process (s_axis_lch_aclk) is" :col 4)
	       ("s_axis_lch_aclk" :file "../files/common/hierarchy.vhd" :line 1349)
	       (:desc "    read_to_output_reg_l : process (s_axis_lch_aclk) is" :col 36)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 1351)
	       (:desc "        if (rising_edge(s_axis_lch_aclk)) then" :col 12)
	       ("s_axis_lch_aclk" :file "../files/common/hierarchy.vhd" :line 1351)
	       (:desc "        if (rising_edge(s_axis_lch_aclk)) then" :col 24)
	       ("s_axis_lch_aresetn" :file "../files/common/hierarchy.vhd" :line 1352)
	       (:desc "            if (s_axis_lch_aresetn = '0' or soft_reset = '1') then" :col 16)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 1352)
	       (:desc "            if (s_axis_lch_aresetn = '0' or soft_reset = '1') then" :col 44)
	       ("read_to_output_reg_logic_rst" :file "../files/common/hierarchy.vhd" :line 1353)
	       (:desc "                read_to_output_reg_logic_rst(" :col 16)
	       ("idx" :file "../files/common/hierarchy.vhd" :line 1354)
	       (:desc "                    idx                   => idx_l," :col 20)
	       ("idx_l" :file "../files/common/hierarchy.vhd" :line 1354)
	       (:desc "                    idx                   => idx_l," :col 45)
	       ("idx_bram" :file "../files/common/hierarchy.vhd" :line 1355)
	       (:desc "                    idx_bram              => idx_l_bram," :col 20)
	       ("idx_l_bram" :file "../files/common/hierarchy.vhd" :line 1355)
	       (:desc "                    idx_bram              => idx_l_bram," :col 45)
	       ("read_bram_enb" :file "../files/common/hierarchy.vhd" :line 1356)
	       (:desc "                    read_bram_enb         => read_bram_enb_l," :col 20)
	       ("read_bram_enb_l" :file "../files/common/hierarchy.vhd" :line 1356)
	       (:desc "                    read_bram_enb         => read_bram_enb_l," :col 45)
	       ("output_reg_out_tvalid" :file "../files/common/hierarchy.vhd" :line 1357)
	       (:desc "                    output_reg_out_tvalid => output_reg_out_tvalid_l," :col 20)
	       ("output_reg_out_tvalid_l" :file "../files/common/hierarchy.vhd" :line 1357)
	       (:desc "                    output_reg_out_tvalid => output_reg_out_tvalid_l," :col 45)
	       ("load_output_reg" :file "../files/common/hierarchy.vhd" :line 1358)
	       (:desc "                    load_output_reg       => load_output_reg_l," :col 20)
	       ("load_output_reg_l" :file "../files/common/hierarchy.vhd" :line 1358)
	       (:desc "                    load_output_reg       => load_output_reg_l," :col 45)
	       ("last_word_out_reg" :file "../files/common/hierarchy.vhd" :line 1359)
	       (:desc "                    last_word_out_reg     => last_word_out_reg_l" :col 20)
	       ("last_word_out_reg_l" :file "../files/common/hierarchy.vhd" :line 1359)
	       (:desc "                    last_word_out_reg     => last_word_out_reg_l" :col 45)
	       ("read_to_output_reg_logic" :file "../files/common/hierarchy.vhd" :line 1362)
	       (:desc "                read_to_output_reg_logic(" :col 16)
	       ("start_burst_master" :file "../files/common/hierarchy.vhd" :line 1363)
	       (:desc "                    start_burst_master    => inputs.start_burst_master_l," :col 20)
	       ("inputs" :file "../files/common/hierarchy.vhd" :line 1363)
	       (:desc "                    start_burst_master    => inputs.start_burst_master_l," :col 45)
	       ("start_burst_master_l" :file "../files/common/hierarchy.vhd" :line 1363)
	       (:desc "                    start_burst_master    => inputs.start_burst_master_l," :col 52)
	       ("wlast" :file "../files/common/hierarchy.vhd" :line 1364)
	       (:desc "                    wlast                 => inputs.wlast_l," :col 20)
	       ("inputs" :file "../files/common/hierarchy.vhd" :line 1364)
	       (:desc "                    wlast                 => inputs.wlast_l," :col 45)
	       ("wlast_l" :file "../files/common/hierarchy.vhd" :line 1364)
	       (:desc "                    wlast                 => inputs.wlast_l," :col 52)
	       ("read_size" :file "../files/common/hierarchy.vhd" :line 1365)
	       (:desc "                    read_size             => inputs.send_size_l," :col 20)
	       ("inputs" :file "../files/common/hierarchy.vhd" :line 1365)
	       (:desc "                    read_size             => inputs.send_size_l," :col 45)
	       ("send_size_l" :file "../files/common/hierarchy.vhd" :line 1365)
	       (:desc "                    read_size             => inputs.send_size_l," :col 52)
	       ("idx" :file "../files/common/hierarchy.vhd" :line 1366)
	       (:desc "                    idx                   => idx_l," :col 20)
	       ("idx_l" :file "../files/common/hierarchy.vhd" :line 1366)
	       (:desc "                    idx                   => idx_l," :col 45)
	       ("idx_bram" :file "../files/common/hierarchy.vhd" :line 1367)
	       (:desc "                    idx_bram              => idx_l_bram," :col 20)
	       ("idx_l_bram" :file "../files/common/hierarchy.vhd" :line 1367)
	       (:desc "                    idx_bram              => idx_l_bram," :col 45)
	       ("bram_to_buffer" :file "../files/common/hierarchy.vhd" :line 1368)
	       (:desc "                    bram_to_buffer        => bram_to_buffer_l," :col 20)
	       ("bram_to_buffer_l" :file "../files/common/hierarchy.vhd" :line 1368)
	       (:desc "                    bram_to_buffer        => bram_to_buffer_l," :col 45)
	       ("read_bram_enb" :file "../files/common/hierarchy.vhd" :line 1369)
	       (:desc "                    read_bram_enb         => read_bram_enb_l," :col 20)
	       ("read_bram_enb_l" :file "../files/common/hierarchy.vhd" :line 1369)
	       (:desc "                    read_bram_enb         => read_bram_enb_l," :col 45)
	       ("last_word_out_reg" :file "../files/common/hierarchy.vhd" :line 1370)
	       (:desc "                    last_word_out_reg     => last_word_out_reg_l," :col 20)
	       ("last_word_out_reg_l" :file "../files/common/hierarchy.vhd" :line 1370)
	       (:desc "                    last_word_out_reg     => last_word_out_reg_l," :col 45)
	       ("load_output_reg" :file "../files/common/hierarchy.vhd" :line 1371)
	       (:desc "                    load_output_reg       => load_output_reg_l," :col 20)
	       ("load_output_reg_l" :file "../files/common/hierarchy.vhd" :line 1371)
	       (:desc "                    load_output_reg       => load_output_reg_l," :col 45)
	       ("output_reg_out_tvalid" :file "../files/common/hierarchy.vhd" :line 1372)
	       (:desc "                    output_reg_out_tvalid => output_reg_out_tvalid_l" :col 20)
	       ("output_reg_out_tvalid_l" :file "../files/common/hierarchy.vhd" :line 1372)
	       (:desc "                    output_reg_out_tvalid => output_reg_out_tvalid_l" :col 45)
	       ("read_to_output_reg_l" :file "../files/common/hierarchy.vhd" :line 1376)
	       (:desc "    end process read_to_output_reg_l;" :col 16)
	       ("read_to_output_reg_r" :file "../files/common/hierarchy.vhd" :line 1379)
	       (:desc "    read_to_output_reg_r : process (s_axis_rch_aclk) is" :col 4)
	       ("s_axis_rch_aclk" :file "../files/common/hierarchy.vhd" :line 1379)
	       (:desc "    read_to_output_reg_r : process (s_axis_rch_aclk) is" :col 36)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 1381)
	       (:desc "        if (rising_edge(s_axis_rch_aclk)) then" :col 12)
	       ("s_axis_rch_aclk" :file "../files/common/hierarchy.vhd" :line 1381)
	       (:desc "        if (rising_edge(s_axis_rch_aclk)) then" :col 24)
	       ("s_axis_rch_aresetn" :file "../files/common/hierarchy.vhd" :line 1382)
	       (:desc "            if (s_axis_rch_aresetn = '0' or soft_reset = '1') then" :col 16)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 1382)
	       (:desc "            if (s_axis_rch_aresetn = '0' or soft_reset = '1') then" :col 44)
	       ("read_to_output_reg_logic_rst" :file "../files/common/hierarchy.vhd" :line 1383)
	       (:desc "                read_to_output_reg_logic_rst(" :col 16)
	       ("idx" :file "../files/common/hierarchy.vhd" :line 1384)
	       (:desc "                    idx                   => idx_r," :col 20)
	       ("idx_r" :file "../files/common/hierarchy.vhd" :line 1384)
	       (:desc "                    idx                   => idx_r," :col 45)
	       ("idx_bram" :file "../files/common/hierarchy.vhd" :line 1385)
	       (:desc "                    idx_bram              => idx_r_bram," :col 20)
	       ("idx_r_bram" :file "../files/common/hierarchy.vhd" :line 1385)
	       (:desc "                    idx_bram              => idx_r_bram," :col 45)
	       ("read_bram_enb" :file "../files/common/hierarchy.vhd" :line 1386)
	       (:desc "                    read_bram_enb         => read_bram_enb_r," :col 20)
	       ("read_bram_enb_r" :file "../files/common/hierarchy.vhd" :line 1386)
	       (:desc "                    read_bram_enb         => read_bram_enb_r," :col 45)
	       ("output_reg_out_tvalid" :file "../files/common/hierarchy.vhd" :line 1387)
	       (:desc "                    output_reg_out_tvalid => output_reg_out_tvalid_r," :col 20)
	       ("output_reg_out_tvalid_r" :file "../files/common/hierarchy.vhd" :line 1387)
	       (:desc "                    output_reg_out_tvalid => output_reg_out_tvalid_r," :col 45)
	       ("load_output_reg" :file "../files/common/hierarchy.vhd" :line 1388)
	       (:desc "                    load_output_reg       => load_output_reg_r," :col 20)
	       ("load_output_reg_r" :file "../files/common/hierarchy.vhd" :line 1388)
	       (:desc "                    load_output_reg       => load_output_reg_r," :col 45)
	       ("last_word_out_reg" :file "../files/common/hierarchy.vhd" :line 1389)
	       (:desc "                    last_word_out_reg     => last_word_out_reg_r" :col 20)
	       ("last_word_out_reg_r" :file "../files/common/hierarchy.vhd" :line 1389)
	       (:desc "                    last_word_out_reg     => last_word_out_reg_r" :col 45)
	       ("read_to_output_reg_logic" :file "../files/common/hierarchy.vhd" :line 1392)
	       (:desc "                read_to_output_reg_logic(" :col 16)
	       ("start_burst_master" :file "../files/common/hierarchy.vhd" :line 1393)
	       (:desc "                    start_burst_master    => inputs.start_burst_master_r," :col 20)
	       ("inputs" :file "../files/common/hierarchy.vhd" :line 1393)
	       (:desc "                    start_burst_master    => inputs.start_burst_master_r," :col 45)
	       ("start_burst_master_r" :file "../files/common/hierarchy.vhd" :line 1393)
	       (:desc "                    start_burst_master    => inputs.start_burst_master_r," :col 52)
	       ("wlast" :file "../files/common/hierarchy.vhd" :line 1394)
	       (:desc "                    wlast                 => inputs.wlast_r," :col 20)
	       ("inputs" :file "../files/common/hierarchy.vhd" :line 1394)
	       (:desc "                    wlast                 => inputs.wlast_r," :col 45)
	       ("wlast_r" :file "../files/common/hierarchy.vhd" :line 1394)
	       (:desc "                    wlast                 => inputs.wlast_r," :col 52)
	       ("read_size" :file "../files/common/hierarchy.vhd" :line 1395)
	       (:desc "                    read_size             => inputs.send_size_r," :col 20)
	       ("inputs" :file "../files/common/hierarchy.vhd" :line 1395)
	       (:desc "                    read_size             => inputs.send_size_r," :col 45)
	       ("send_size_r" :file "../files/common/hierarchy.vhd" :line 1395)
	       (:desc "                    read_size             => inputs.send_size_r," :col 52)
	       ("idx" :file "../files/common/hierarchy.vhd" :line 1396)
	       (:desc "                    idx                   => idx_r," :col 20)
	       ("idx_r" :file "../files/common/hierarchy.vhd" :line 1396)
	       (:desc "                    idx                   => idx_r," :col 45)
	       ("idx_bram" :file "../files/common/hierarchy.vhd" :line 1397)
	       (:desc "                    idx_bram              => idx_r_bram," :col 20)
	       ("idx_r_bram" :file "../files/common/hierarchy.vhd" :line 1397)
	       (:desc "                    idx_bram              => idx_r_bram," :col 45)
	       ("bram_to_buffer" :file "../files/common/hierarchy.vhd" :line 1398)
	       (:desc "                    bram_to_buffer        => bram_to_buffer_r," :col 20)
	       ("bram_to_buffer_r" :file "../files/common/hierarchy.vhd" :line 1398)
	       (:desc "                    bram_to_buffer        => bram_to_buffer_r," :col 45)
	       ("read_bram_enb" :file "../files/common/hierarchy.vhd" :line 1399)
	       (:desc "                    read_bram_enb         => read_bram_enb_r," :col 20)
	       ("read_bram_enb_r" :file "../files/common/hierarchy.vhd" :line 1399)
	       (:desc "                    read_bram_enb         => read_bram_enb_r," :col 45)
	       ("last_word_out_reg" :file "../files/common/hierarchy.vhd" :line 1400)
	       (:desc "                    last_word_out_reg     => last_word_out_reg_r," :col 20)
	       ("last_word_out_reg_r" :file "../files/common/hierarchy.vhd" :line 1400)
	       (:desc "                    last_word_out_reg     => last_word_out_reg_r," :col 45)
	       ("load_output_reg" :file "../files/common/hierarchy.vhd" :line 1401)
	       (:desc "                    load_output_reg       => load_output_reg_r," :col 20)
	       ("load_output_reg_r" :file "../files/common/hierarchy.vhd" :line 1401)
	       (:desc "                    load_output_reg       => load_output_reg_r," :col 45)
	       ("output_reg_out_tvalid" :file "../files/common/hierarchy.vhd" :line 1402)
	       (:desc "                    output_reg_out_tvalid => output_reg_out_tvalid_r" :col 20)
	       ("output_reg_out_tvalid_r" :file "../files/common/hierarchy.vhd" :line 1402)
	       (:desc "                    output_reg_out_tvalid => output_reg_out_tvalid_r" :col 45)
	       ("read_to_output_reg_r" :file "../files/common/hierarchy.vhd" :line 1406)
	       (:desc "    end process read_to_output_reg_r;" :col 16)
	       ("bram_ptr_pos_l_proc" :file "../files/common/hierarchy.vhd" :line 1409)
	       (:desc "    bram_ptr_pos_l_proc : process (s_axis_lch_aclk) is" :col 4)
	       ("s_axis_lch_aclk" :file "../files/common/hierarchy.vhd" :line 1409)
	       (:desc "    bram_ptr_pos_l_proc : process (s_axis_lch_aclk) is" :col 35)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 1411)
	       (:desc "        if (rising_edge(s_axis_lch_aclk)) then" :col 12)
	       ("s_axis_lch_aclk" :file "../files/common/hierarchy.vhd" :line 1411)
	       (:desc "        if (rising_edge(s_axis_lch_aclk)) then" :col 24)
	       ("s_axis_lch_aresetn" :file "../files/common/hierarchy.vhd" :line 1412)
	       (:desc "            if (s_axis_lch_aresetn = '0' or soft_reset = '1') then" :col 16)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 1412)
	       (:desc "            if (s_axis_lch_aresetn = '0' or soft_reset = '1') then" :col 44)
	       ("bram_pointer_position_rst" :file "../files/common/hierarchy.vhd" :line 1413)
	       (:desc "                bram_pointer_position_rst(" :col 16)
	       ("CH_BASE_ADDRESS" :file "../files/common/hierarchy.vhd" :line 1414)
	       (:desc "                    CH_BASE_ADDRESS       => LEFT_CH_BASE_ADDRESS," :col 20)
	       ("LEFT_CH_BASE_ADDRESS" :file "../files/common/hierarchy.vhd" :line 1414)
	       (:desc "                    CH_BASE_ADDRESS       => LEFT_CH_BASE_ADDRESS," :col 45)
	       ("bram_pointer_position" :file "../files/common/hierarchy.vhd" :line 1415)
	       (:desc "                    bram_pointer_position => bram_ptr_pos_l" :col 20)
	       ("bram_ptr_pos_l" :file "../files/common/hierarchy.vhd" :line 1415)
	       (:desc "                    bram_pointer_position => bram_ptr_pos_l" :col 45)
	       ("bram_pointer_position_calc" :file "../files/common/hierarchy.vhd" :line 1418)
	       (:desc "                bram_pointer_position_calc(" :col 16)
	       ("write_done" :file "../files/common/hierarchy.vhd" :line 1419)
	       (:desc "                    write_done            => inputs.write_done_l," :col 20)
	       ("inputs" :file "../files/common/hierarchy.vhd" :line 1419)
	       (:desc "                    write_done            => inputs.write_done_l," :col 45)
	       ("write_done_l" :file "../files/common/hierarchy.vhd" :line 1419)
	       (:desc "                    write_done            => inputs.write_done_l," :col 52)
	       ("read_size" :file "../files/common/hierarchy.vhd" :line 1420)
	       (:desc "                    read_size             => inputs.send_size_l," :col 20)
	       ("inputs" :file "../files/common/hierarchy.vhd" :line 1420)
	       (:desc "                    read_size             => inputs.send_size_l," :col 45)
	       ("send_size_l" :file "../files/common/hierarchy.vhd" :line 1420)
	       (:desc "                    read_size             => inputs.send_size_l," :col 52)
	       ("bram_pointer_position" :file "../files/common/hierarchy.vhd" :line 1421)
	       (:desc "                    bram_pointer_position => bram_ptr_pos_l" :col 20)
	       ("bram_ptr_pos_l" :file "../files/common/hierarchy.vhd" :line 1421)
	       (:desc "                    bram_pointer_position => bram_ptr_pos_l" :col 45)
	       ("bram_ptr_pos_l_proc" :file "../files/common/hierarchy.vhd" :line 1425)
	       (:desc "    end process bram_ptr_pos_l_proc;" :col 16)
	       ("bram_ptr_pos_r_proc" :file "../files/common/hierarchy.vhd" :line 1428)
	       (:desc "    bram_ptr_pos_r_proc : process (s_axis_rch_aclk) is" :col 4)
	       ("s_axis_rch_aclk" :file "../files/common/hierarchy.vhd" :line 1428)
	       (:desc "    bram_ptr_pos_r_proc : process (s_axis_rch_aclk) is" :col 35)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 1430)
	       (:desc "        if (rising_edge(s_axis_rch_aclk)) then" :col 12)
	       ("s_axis_rch_aclk" :file "../files/common/hierarchy.vhd" :line 1430)
	       (:desc "        if (rising_edge(s_axis_rch_aclk)) then" :col 24)
	       ("s_axis_rch_aresetn" :file "../files/common/hierarchy.vhd" :line 1431)
	       (:desc "            if (s_axis_rch_aresetn = '0' or soft_reset = '1') then" :col 16)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 1431)
	       (:desc "            if (s_axis_rch_aresetn = '0' or soft_reset = '1') then" :col 44)
	       ("bram_pointer_position_rst" :file "../files/common/hierarchy.vhd" :line 1432)
	       (:desc "                bram_pointer_position_rst(" :col 16)
	       ("CH_BASE_ADDRESS" :file "../files/common/hierarchy.vhd" :line 1433)
	       (:desc "                    CH_BASE_ADDRESS       => RIGHT_CH_BASE_ADDRESS," :col 20)
	       ("RIGHT_CH_BASE_ADDRESS" :file "../files/common/hierarchy.vhd" :line 1433)
	       (:desc "                    CH_BASE_ADDRESS       => RIGHT_CH_BASE_ADDRESS," :col 45)
	       ("bram_pointer_position" :file "../files/common/hierarchy.vhd" :line 1434)
	       (:desc "                    bram_pointer_position => bram_ptr_pos_r" :col 20)
	       ("bram_ptr_pos_r" :file "../files/common/hierarchy.vhd" :line 1434)
	       (:desc "                    bram_pointer_position => bram_ptr_pos_r" :col 45)
	       ("bram_pointer_position_calc" :file "../files/common/hierarchy.vhd" :line 1437)
	       (:desc "                bram_pointer_position_calc(" :col 16)
	       ("write_done" :file "../files/common/hierarchy.vhd" :line 1438)
	       (:desc "                    write_done            => inputs.write_done_r," :col 20)
	       ("inputs" :file "../files/common/hierarchy.vhd" :line 1438)
	       (:desc "                    write_done            => inputs.write_done_r," :col 45)
	       ("write_done_r" :file "../files/common/hierarchy.vhd" :line 1438)
	       (:desc "                    write_done            => inputs.write_done_r," :col 52)
	       ("read_size" :file "../files/common/hierarchy.vhd" :line 1439)
	       (:desc "                    read_size             => inputs.send_size_r," :col 20)
	       ("inputs" :file "../files/common/hierarchy.vhd" :line 1439)
	       (:desc "                    read_size             => inputs.send_size_r," :col 45)
	       ("send_size_r" :file "../files/common/hierarchy.vhd" :line 1439)
	       (:desc "                    read_size             => inputs.send_size_r," :col 52)
	       ("bram_pointer_position" :file "../files/common/hierarchy.vhd" :line 1440)
	       (:desc "                    bram_pointer_position => bram_ptr_pos_r" :col 20)
	       ("bram_ptr_pos_r" :file "../files/common/hierarchy.vhd" :line 1440)
	       (:desc "                    bram_pointer_position => bram_ptr_pos_r" :col 45)
	       ("bram_ptr_pos_r_proc" :file "../files/common/hierarchy.vhd" :line 1444)
	       (:desc "    end process bram_ptr_pos_r_proc;" :col 16)
	       ("output_reg_loading_l" :file "../files/common/hierarchy.vhd" :line 1447)
	       (:desc "    output_reg_loading_l : process (s_axis_lch_aclk) is" :col 4)
	       ("s_axis_lch_aclk" :file "../files/common/hierarchy.vhd" :line 1447)
	       (:desc "    output_reg_loading_l : process (s_axis_lch_aclk) is" :col 36)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 1449)
	       (:desc "        if (rising_edge(s_axis_lch_aclk)) then" :col 12)
	       ("s_axis_lch_aclk" :file "../files/common/hierarchy.vhd" :line 1449)
	       (:desc "        if (rising_edge(s_axis_lch_aclk)) then" :col 24)
	       ("s_axis_lch_aresetn" :file "../files/common/hierarchy.vhd" :line 1450)
	       (:desc "            if (s_axis_lch_aresetn = '0' or soft_reset = '1') then" :col 16)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 1450)
	       (:desc "            if (s_axis_lch_aresetn = '0' or soft_reset = '1') then" :col 44)
	       ("load_output_reg_rst" :file "../files/common/hierarchy.vhd" :line 1451)
	       (:desc "                load_output_reg_rst(" :col 16)
	       ("OUTPUT_REG_DEFAULT_VALUE" :file "../files/common/hierarchy.vhd" :line 1452)
	       (:desc "                    OUTPUT_REG_DEFAULT_VALUE => OUTPUT_REG_DEFAULT_VALUE," :col 48)
	       ("output_reg" :file "../files/common/hierarchy.vhd" :line 1453)
	       (:desc "                    output_reg               => output_reg_l," :col 20)
	       ("output_reg_l" :file "../files/common/hierarchy.vhd" :line 1453)
	       (:desc "                    output_reg               => output_reg_l," :col 48)
	       ("out_reg_underflow_error" :file "../files/common/hierarchy.vhd" :line 1454)
	       (:desc "                    out_reg_underflow_error  => out_reg_underflow_error_l," :col 20)
	       ("out_reg_underflow_error_l" :file "../files/common/hierarchy.vhd" :line 1454)
	       (:desc "                    out_reg_underflow_error  => out_reg_underflow_error_l," :col 48)
	       ("out_reg_overflow_error" :file "../files/common/hierarchy.vhd" :line 1455)
	       (:desc "                    out_reg_overflow_error   => out_reg_overflow_error_l" :col 20)
	       ("out_reg_overflow_error_l" :file "../files/common/hierarchy.vhd" :line 1455)
	       (:desc "                    out_reg_overflow_error   => out_reg_overflow_error_l" :col 48)
	       ("load_output_reg" :file "../files/common/hierarchy.vhd" :line 1458)
	       (:desc "                load_output_reg(" :col 16)
	       ("OUTPUT_REG_DEFAULT_VALUE" :file "../files/common/hierarchy.vhd" :line 1459)
	       (:desc "                    OUTPUT_REG_DEFAULT_VALUE => OUTPUT_REG_DEFAULT_VALUE," :col 48)
	       ("output_reg_out_tvalid" :file "../files/common/hierarchy.vhd" :line 1460)
	       (:desc "                    output_reg_out_tvalid    => output_reg_out_tvalid_l," :col 20)
	       ("output_reg_out_tvalid_l" :file "../files/common/hierarchy.vhd" :line 1460)
	       (:desc "                    output_reg_out_tvalid    => output_reg_out_tvalid_l," :col 48)
	       ("idx" :file "../files/common/hierarchy.vhd" :line 1461)
	       (:desc "                    idx                      => idx_l," :col 20)
	       ("idx_l" :file "../files/common/hierarchy.vhd" :line 1461)
	       (:desc "                    idx                      => idx_l," :col 48)
	       ("bram_to_buffer" :file "../files/common/hierarchy.vhd" :line 1462)
	       (:desc "                    bram_to_buffer           => bram_to_buffer_l," :col 20)
	       ("bram_to_buffer_l" :file "../files/common/hierarchy.vhd" :line 1462)
	       (:desc "                    bram_to_buffer           => bram_to_buffer_l," :col 48)
	       ("load_output_reg" :file "../files/common/hierarchy.vhd" :line 1463)
	       (:desc "                    load_output_reg          => load_output_reg_l," :col 20)
	       ("load_output_reg_l" :file "../files/common/hierarchy.vhd" :line 1463)
	       (:desc "                    load_output_reg          => load_output_reg_l," :col 48)
	       ("output_reg" :file "../files/common/hierarchy.vhd" :line 1464)
	       (:desc "                    output_reg               => output_reg_l," :col 20)
	       ("output_reg_l" :file "../files/common/hierarchy.vhd" :line 1464)
	       (:desc "                    output_reg               => output_reg_l," :col 48)
	       ("out_reg_underflow_error" :file "../files/common/hierarchy.vhd" :line 1465)
	       (:desc "                    out_reg_underflow_error  => out_reg_underflow_error_l," :col 20)
	       ("out_reg_underflow_error_l" :file "../files/common/hierarchy.vhd" :line 1465)
	       (:desc "                    out_reg_underflow_error  => out_reg_underflow_error_l," :col 48)
	       ("out_reg_overflow_error" :file "../files/common/hierarchy.vhd" :line 1466)
	       (:desc "                    out_reg_overflow_error   => out_reg_overflow_error_l" :col 20)
	       ("out_reg_overflow_error_l" :file "../files/common/hierarchy.vhd" :line 1466)
	       (:desc "                    out_reg_overflow_error   => out_reg_overflow_error_l" :col 48)
	       ("output_reg_loading_l" :file "../files/common/hierarchy.vhd" :line 1470)
	       (:desc "    end process output_reg_loading_l;" :col 16)
	       ("output_reg_loading_r" :file "../files/common/hierarchy.vhd" :line 1474)
	       (:desc "    output_reg_loading_r : process (s_axis_rch_aclk) is" :col 4)
	       ("s_axis_rch_aclk" :file "../files/common/hierarchy.vhd" :line 1474)
	       (:desc "    output_reg_loading_r : process (s_axis_rch_aclk) is" :col 36)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 1476)
	       (:desc "        if (rising_edge(s_axis_rch_aclk)) then" :col 12)
	       ("s_axis_rch_aclk" :file "../files/common/hierarchy.vhd" :line 1476)
	       (:desc "        if (rising_edge(s_axis_rch_aclk)) then" :col 24)
	       ("s_axis_rch_aresetn" :file "../files/common/hierarchy.vhd" :line 1477)
	       (:desc "            if (s_axis_rch_aresetn = '0' or soft_reset = '1') then" :col 16)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 1477)
	       (:desc "            if (s_axis_rch_aresetn = '0' or soft_reset = '1') then" :col 44)
	       ("load_output_reg_rst" :file "../files/common/hierarchy.vhd" :line 1478)
	       (:desc "                load_output_reg_rst(" :col 16)
	       ("OUTPUT_REG_DEFAULT_VALUE" :file "../files/common/hierarchy.vhd" :line 1479)
	       (:desc "                    OUTPUT_REG_DEFAULT_VALUE => OUTPUT_REG_DEFAULT_VALUE," :col 48)
	       ("output_reg" :file "../files/common/hierarchy.vhd" :line 1480)
	       (:desc "                    output_reg               => output_reg_r," :col 20)
	       ("output_reg_r" :file "../files/common/hierarchy.vhd" :line 1480)
	       (:desc "                    output_reg               => output_reg_r," :col 48)
	       ("out_reg_underflow_error" :file "../files/common/hierarchy.vhd" :line 1481)
	       (:desc "                    out_reg_underflow_error  => out_reg_underflow_error_r," :col 20)
	       ("out_reg_underflow_error_r" :file "../files/common/hierarchy.vhd" :line 1481)
	       (:desc "                    out_reg_underflow_error  => out_reg_underflow_error_r," :col 48)
	       ("out_reg_overflow_error" :file "../files/common/hierarchy.vhd" :line 1482)
	       (:desc "                    out_reg_overflow_error   => out_reg_overflow_error_r" :col 20)
	       ("out_reg_overflow_error_r" :file "../files/common/hierarchy.vhd" :line 1482)
	       (:desc "                    out_reg_overflow_error   => out_reg_overflow_error_r" :col 48)
	       ("load_output_reg" :file "../files/common/hierarchy.vhd" :line 1485)
	       (:desc "                load_output_reg(" :col 16)
	       ("OUTPUT_REG_DEFAULT_VALUE" :file "../files/common/hierarchy.vhd" :line 1486)
	       (:desc "                    OUTPUT_REG_DEFAULT_VALUE => OUTPUT_REG_DEFAULT_VALUE," :col 48)
	       ("output_reg_out_tvalid" :file "../files/common/hierarchy.vhd" :line 1487)
	       (:desc "                    output_reg_out_tvalid    => output_reg_out_tvalid_r," :col 20)
	       ("output_reg_out_tvalid_r" :file "../files/common/hierarchy.vhd" :line 1487)
	       (:desc "                    output_reg_out_tvalid    => output_reg_out_tvalid_r," :col 48)
	       ("idx" :file "../files/common/hierarchy.vhd" :line 1488)
	       (:desc "                    idx                      => idx_r," :col 20)
	       ("idx_r" :file "../files/common/hierarchy.vhd" :line 1488)
	       (:desc "                    idx                      => idx_r," :col 48)
	       ("bram_to_buffer" :file "../files/common/hierarchy.vhd" :line 1489)
	       (:desc "                    bram_to_buffer           => bram_to_buffer_r," :col 20)
	       ("bram_to_buffer_r" :file "../files/common/hierarchy.vhd" :line 1489)
	       (:desc "                    bram_to_buffer           => bram_to_buffer_r," :col 48)
	       ("load_output_reg" :file "../files/common/hierarchy.vhd" :line 1490)
	       (:desc "                    load_output_reg          => load_output_reg_r," :col 20)
	       ("load_output_reg_r" :file "../files/common/hierarchy.vhd" :line 1490)
	       (:desc "                    load_output_reg          => load_output_reg_r," :col 48)
	       ("output_reg" :file "../files/common/hierarchy.vhd" :line 1491)
	       (:desc "                    output_reg               => output_reg_r," :col 20)
	       ("output_reg_r" :file "../files/common/hierarchy.vhd" :line 1491)
	       (:desc "                    output_reg               => output_reg_r," :col 48)
	       ("out_reg_underflow_error" :file "../files/common/hierarchy.vhd" :line 1492)
	       (:desc "                    out_reg_underflow_error  => out_reg_underflow_error_r," :col 20)
	       ("out_reg_underflow_error_r" :file "../files/common/hierarchy.vhd" :line 1492)
	       (:desc "                    out_reg_underflow_error  => out_reg_underflow_error_r," :col 48)
	       ("out_reg_overflow_error" :file "../files/common/hierarchy.vhd" :line 1493)
	       (:desc "                    out_reg_overflow_error   => out_reg_overflow_error_r" :col 20)
	       ("out_reg_overflow_error_r" :file "../files/common/hierarchy.vhd" :line 1493)
	       (:desc "                    out_reg_overflow_error   => out_reg_overflow_error_r" :col 48)
	       ("output_reg_loading_r" :file "../files/common/hierarchy.vhd" :line 1497)
	       (:desc "    end process output_reg_loading_r;" :col 16)
	       ("delay_output_reg_valid_l" :file "../files/common/hierarchy.vhd" :line 1500)
	       (:desc "    delay_output_reg_valid_l : process (s_axis_lch_aclk) is" :col 4)
	       ("s_axis_lch_aclk" :file "../files/common/hierarchy.vhd" :line 1500)
	       (:desc "    delay_output_reg_valid_l : process (s_axis_lch_aclk) is" :col 40)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 1502)
	       (:desc "        if (rising_edge(s_axis_lch_aclk)) then" :col 12)
	       ("s_axis_lch_aclk" :file "../files/common/hierarchy.vhd" :line 1502)
	       (:desc "        if (rising_edge(s_axis_lch_aclk)) then" :col 24)
	       ("s_axis_lch_aresetn" :file "../files/common/hierarchy.vhd" :line 1503)
	       (:desc "            if (s_axis_lch_aresetn = '0' or soft_reset = '1') then" :col 16)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 1503)
	       (:desc "            if (s_axis_lch_aresetn = '0' or soft_reset = '1') then" :col 44)
	       ("output_reg_out_tvalid_l_d" :file "../files/common/hierarchy.vhd" :line 1504)
	       (:desc "                output_reg_out_tvalid_l_d <= '0';" :col 16)
	       ("output_reg_out_tvalid_l_d" :file "../files/common/hierarchy.vhd" :line 1506)
	       (:desc "                output_reg_out_tvalid_l_d <= output_reg_out_tvalid_l;" :col 16)
	       ("output_reg_out_tvalid_l" :file "../files/common/hierarchy.vhd" :line 1506)
	       (:desc "                output_reg_out_tvalid_l_d <= output_reg_out_tvalid_l;" :col 45)
	       ("delay_output_reg_valid_l" :file "../files/common/hierarchy.vhd" :line 1509)
	       (:desc "    end process delay_output_reg_valid_l;" :col 16)
	       ("delay_output_reg_valid_r" :file "../files/common/hierarchy.vhd" :line 1512)
	       (:desc "    delay_output_reg_valid_r : process (s_axis_rch_aclk) is" :col 4)
	       ("s_axis_rch_aclk" :file "../files/common/hierarchy.vhd" :line 1512)
	       (:desc "    delay_output_reg_valid_r : process (s_axis_rch_aclk) is" :col 40)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 1514)
	       (:desc "        if (rising_edge(s_axis_rch_aclk)) then" :col 12)
	       ("s_axis_rch_aclk" :file "../files/common/hierarchy.vhd" :line 1514)
	       (:desc "        if (rising_edge(s_axis_rch_aclk)) then" :col 24)
	       ("s_axis_rch_aresetn" :file "../files/common/hierarchy.vhd" :line 1515)
	       (:desc "            if (s_axis_rch_aresetn = '0' or soft_reset = '1') then" :col 16)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 1515)
	       (:desc "            if (s_axis_rch_aresetn = '0' or soft_reset = '1') then" :col 44)
	       ("output_reg_out_tvalid_r_d" :file "../files/common/hierarchy.vhd" :line 1516)
	       (:desc "                output_reg_out_tvalid_r_d <= '0';" :col 16)
	       ("output_reg_out_tvalid_r_d" :file "../files/common/hierarchy.vhd" :line 1518)
	       (:desc "                output_reg_out_tvalid_r_d <= output_reg_out_tvalid_r;" :col 16)
	       ("output_reg_out_tvalid_r" :file "../files/common/hierarchy.vhd" :line 1518)
	       (:desc "                output_reg_out_tvalid_r_d <= output_reg_out_tvalid_r;" :col 45)
	       ("delay_output_reg_valid_r" :file "../files/common/hierarchy.vhd" :line 1521)
	       (:desc "    end process delay_output_reg_valid_r;" :col 16)
	       ("RTL" :file "../files/common/hierarchy.vhd" :line 1524)
	       (:desc "end RTL;" :col 4)
	       ("xil_defaultlib" :file "../files/common/hierarchy.vhd" :line 1527)
	       (:desc "library xil_defaultlib;" :col 8)
	       ("IEEE" :file "../files/common/hierarchy.vhd" :line 1528)
	       (:desc "library IEEE;" :col 8)
	       ("IEEE" :file "../files/common/hierarchy.vhd" :line 1529)
	       (:desc "use IEEE.std_logic_1164.all;" :col 4)
	       ("std_logic_1164" :file "../files/common/hierarchy.vhd" :line 1529)
	       (:desc "use IEEE.std_logic_1164.all;" :col 9)
	       ("IEEE" :file "../files/common/hierarchy.vhd" :line 1530)
	       (:desc "use IEEE.numeric_std.all;" :col 4)
	       ("numeric_std" :file "../files/common/hierarchy.vhd" :line 1530)
	       (:desc "use IEEE.numeric_std.all;" :col 9)
	       ("xil_defaultlib" :file "../files/common/hierarchy.vhd" :line 1531)
	       (:desc "use xil_defaultlib.global.all;" :col 4)
	       ("global" :file "../files/common/hierarchy.vhd" :line 1531)
	       (:desc "use xil_defaultlib.global.all;" :col 19)
	       ("core_fsm" :file "../files/common/hierarchy.vhd" :line 1533)
	       (:desc "entity core_fsm is" :col 7)
	       ("clk" :file "../files/common/hierarchy.vhd" :line 1535)
	       (:desc "        clk            : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1535)
	       (:desc "        clk            : in  std_logic;" :col 29)
	       ("resetn" :file "../files/common/hierarchy.vhd" :line 1536)
	       (:desc "        resetn         : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1536)
	       (:desc "        resetn         : in  std_logic;" :col 29)
	       ("clk_fs" :file "../files/common/hierarchy.vhd" :line 1537)
	       (:desc "        clk_fs         : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1537)
	       (:desc "        clk_fs         : in  std_logic;" :col 29)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 1538)
	       (:desc "        soft_reset     : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1538)
	       (:desc "        soft_reset     : in  std_logic;" :col 29)
	       ("system_enable" :file "../files/common/hierarchy.vhd" :line 1539)
	       (:desc "        system_enable  : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1539)
	       (:desc "        system_enable  : in  std_logic;" :col 29)
	       ("system_running" :file "../files/common/hierarchy.vhd" :line 1540)
	       (:desc "        system_running : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1540)
	       (:desc "        system_running : out std_logic;" :col 29)
	       ("conv_op" :file "../files/common/hierarchy.vhd" :line 1542)
	       (:desc "        conv_op        : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1542)
	       (:desc "        conv_op        : in  std_logic;" :col 29)
	       ("conv_req" :file "../files/common/hierarchy.vhd" :line 1543)
	       (:desc "        conv_req       : out conversion_req_t;" :col 8)
	       ("conversion_req_t" :file "../files/common/hierarchy.vhd" :line 1543)
	       (:desc "        conv_req       : out conversion_req_t;" :col 29)
	       ("conv_rsp" :file "../files/common/hierarchy.vhd" :line 1544)
	       (:desc "        conv_rsp       : in  conversion_rsp_t;" :col 8)
	       ("conversion_rsp_t" :file "../files/common/hierarchy.vhd" :line 1544)
	       (:desc "        conv_rsp       : in  conversion_rsp_t;" :col 29)
	       ("internal_error" :file "../files/common/hierarchy.vhd" :line 1545)
	       (:desc "        internal_error : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1545)
	       (:desc "        internal_error : in  std_logic;" :col 29)
	       ("pattern_req" :file "../files/common/hierarchy.vhd" :line 1547)
	       (:desc "        pattern_req      : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1547)
	       (:desc "        pattern_req      : out std_logic;" :col 31)
	       ("pattern_len" :file "../files/common/hierarchy.vhd" :line 1548)
	       (:desc "        pattern_len      : out unsigned(9 downto 0);" :col 8)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 1548)
	       (:desc "        pattern_len      : out unsigned(9 downto 0);" :col 31)
	       ("pattern_finished" :file "../files/common/hierarchy.vhd" :line 1549)
	       (:desc "        pattern_finished : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1549)
	       (:desc "        pattern_finished : in  std_logic;" :col 31)
	       ("pattern_tlast" :file "../files/common/hierarchy.vhd" :line 1550)
	       (:desc "        pattern_tlast    : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1550)
	       (:desc "        pattern_tlast    : in  std_logic;" :col 31)
	       ("buffer_size" :file "../files/common/hierarchy.vhd" :line 1552)
	       (:desc "        buffer_size : in unsigned(10 downto 0);" :col 8)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 1552)
	       (:desc "        buffer_size : in unsigned(10 downto 0);" :col 25)
	       ("bram_ptr" :file "../files/common/hierarchy.vhd" :line 1553)
	       (:desc "        bram_ptr    : in std_logic_vector(31 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1553)
	       (:desc "        bram_ptr    : in std_logic_vector(31 downto 0);" :col 25)
	       ("read_size" :file "../files/common/hierarchy.vhd" :line 1554)
	       (:desc "        read_size   : in unsigned(15 downto 0)" :col 8)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 1554)
	       (:desc "        read_size   : in unsigned(15 downto 0)" :col 25)
	       ("core_fsm" :file "../files/common/hierarchy.vhd" :line 1557)
	       (:desc "end core_fsm;" :col 4)
	       ("RTL" :file "../files/common/hierarchy.vhd" :line 1559)
	       (:desc "architecture RTL of core_fsm is" :col 13)
	       ("core_fsm" :file "../files/common/hierarchy.vhd" :line 1559)
	       (:desc "architecture RTL of core_fsm is" :col 20)
	       ("fsm_states" :file "../files/common/hierarchy.vhd" :line 1561)
	       (:desc "    type fsm_states is (" :col 9)
	       ("IDLE" :file "../files/common/hierarchy.vhd" :line 1562)
	       (:desc "        IDLE," :col 8)
	       ("REQ_S2MM" :file "../files/common/hierarchy.vhd" :line 1563)
	       (:desc "        REQ_S2MM," :col 8)
	       ("WAIT_S2MM" :file "../files/common/hierarchy.vhd" :line 1564)
	       (:desc "        WAIT_S2MM," :col 8)
	       ("REQ_MM2S" :file "../files/common/hierarchy.vhd" :line 1565)
	       (:desc "        REQ_MM2S," :col 8)
	       ("WAIT_MM2S" :file "../files/common/hierarchy.vhd" :line 1566)
	       (:desc "        WAIT_MM2S" :col 8)
	       ("state" :file "../files/common/hierarchy.vhd" :line 1568)
	       (:desc "    signal state : fsm_states;" :col 11)
	       ("fsm_states" :file "../files/common/hierarchy.vhd" :line 1568)
	       (:desc "    signal state : fsm_states;" :col 19)
	       ("s2mm_write_ptr" :file "../files/common/hierarchy.vhd" :line 1570)
	       (:desc "    signal s2mm_write_ptr      : std_logic_vector(31 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1570)
	       (:desc "    signal s2mm_write_ptr      : std_logic_vector(31 downto 0);" :col 33)
	       ("mm2s_read_ptr" :file "../files/common/hierarchy.vhd" :line 1571)
	       (:desc "    signal mm2s_read_ptr       : std_logic_vector(31 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1571)
	       (:desc "    signal mm2s_read_ptr       : std_logic_vector(31 downto 0);" :col 33)
	       ("s2mm_write_req_size" :file "../files/common/hierarchy.vhd" :line 1572)
	       (:desc "    signal s2mm_write_req_size : unsigned(9 downto 0);" :col 11)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 1572)
	       (:desc "    signal s2mm_write_req_size : unsigned(9 downto 0);" :col 33)
	       ("mm2s_read_req_size" :file "../files/common/hierarchy.vhd" :line 1573)
	       (:desc "    signal mm2s_read_req_size  : unsigned(9 downto 0);" :col 11)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 1573)
	       (:desc "    signal mm2s_read_req_size  : unsigned(9 downto 0);" :col 33)
	       ("S2MM_WRITE_SIZE" :file "../files/common/hierarchy.vhd" :line 1575)
	       (:desc "    constant S2MM_WRITE_SIZE : natural := 32;" :col 13)
	       ("natural" :file "../files/common/hierarchy.vhd" :line 1575)
	       (:desc "    constant S2MM_WRITE_SIZE : natural := 32;" :col 31)
	       ("MM2S_READ_SIZE" :file "../files/common/hierarchy.vhd" :line 1576)
	       (:desc "    constant MM2S_READ_SIZE  : natural := 32;" :col 13)
	       ("natural" :file "../files/common/hierarchy.vhd" :line 1576)
	       (:desc "    constant MM2S_READ_SIZE  : natural := 32;" :col 31)
	       ("fsm_axi_full" :file "../files/common/hierarchy.vhd" :line 1581)
	       (:desc "    fsm_axi_full : process (clk)" :col 4)
	       ("clk" :file "../files/common/hierarchy.vhd" :line 1581)
	       (:desc "    fsm_axi_full : process (clk)" :col 28)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 1583)
	       (:desc "        if (rising_edge(clk)) then" :col 12)
	       ("clk" :file "../files/common/hierarchy.vhd" :line 1583)
	       (:desc "        if (rising_edge(clk)) then" :col 24)
	       ("resetn" :file "../files/common/hierarchy.vhd" :line 1584)
	       (:desc "            if (resetn = '0' or soft_reset = '1') then" :col 16)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 1584)
	       (:desc "            if (resetn = '0' or soft_reset = '1') then" :col 32)
	       ("state" :file "../files/common/hierarchy.vhd" :line 1585)
	       (:desc "                state          <= IDLE;" :col 16)
	       ("IDLE" :file "../files/common/hierarchy.vhd" :line 1585)
	       (:desc "                state          <= IDLE;" :col 34)
	       ("system_running" :file "../files/common/hierarchy.vhd" :line 1586)
	       (:desc "                system_running <= '0';" :col 16)
	       ("conv_req" :file "../files/common/hierarchy.vhd" :line 1588)
	       (:desc "                conv_req            <= (request => '0', op_type => S2MM, size => (others => '0'), address => (others => '0'));" :col 16)
	       ("request" :file "../files/common/hierarchy.vhd" :line 1588)
	       (:desc "                conv_req            <= (request => '0', op_type => S2MM, size => (others => '0'), address => (others => '0'));" :col 40)
	       ("op_type" :file "../files/common/hierarchy.vhd" :line 1588)
	       (:desc "                conv_req            <= (request => '0', op_type => S2MM, size => (others => '0'), address => (others => '0'));" :col 56)
	       ("S2MM" :file "../files/common/hierarchy.vhd" :line 1588)
	       (:desc "                conv_req            <= (request => '0', op_type => S2MM, size => (others => '0'), address => (others => '0'));" :col 67)
	       ("size" :file "../files/common/hierarchy.vhd" :line 1588)
	       (:desc "                conv_req            <= (request => '0', op_type => S2MM, size => (others => '0'), address => (others => '0'));" :col 73)
	       ("address" :file "../files/common/hierarchy.vhd" :line 1588)
	       (:desc "                conv_req            <= (request => '0', op_type => S2MM, size => (others => '0'), address => (others => '0'));" :col 98)
	       ("s2mm_write_ptr" :file "../files/common/hierarchy.vhd" :line 1589)
	       (:desc "                s2mm_write_ptr      <= (others  => '0');" :col 16)
	       ("mm2s_read_ptr" :file "../files/common/hierarchy.vhd" :line 1590)
	       (:desc "                mm2s_read_ptr       <= (others  => '0');" :col 16)
	       ("s2mm_write_req_size" :file "../files/common/hierarchy.vhd" :line 1591)
	       (:desc "                s2mm_write_req_size <= (others  => '0');" :col 16)
	       ("mm2s_read_req_size" :file "../files/common/hierarchy.vhd" :line 1592)
	       (:desc "                mm2s_read_req_size  <= (others  => '0');" :col 16)
	       ("conv_req" :file "../files/common/hierarchy.vhd" :line 1596)
	       (:desc "                conv_req.request <= '0';" :col 16)
	       ("request" :file "../files/common/hierarchy.vhd" :line 1596)
	       (:desc "                conv_req.request <= '0';" :col 25)
	       ("conv_req" :file "../files/common/hierarchy.vhd" :line 1597)
	       (:desc "                conv_req.size    <= (others => '0');" :col 16)
	       ("size" :file "../files/common/hierarchy.vhd" :line 1597)
	       (:desc "                conv_req.size    <= (others => '0');" :col 25)
	       ("conv_req" :file "../files/common/hierarchy.vhd" :line 1598)
	       (:desc "                conv_req.address <= (others => '0');" :col 16)
	       ("address" :file "../files/common/hierarchy.vhd" :line 1598)
	       (:desc "                conv_req.address <= (others => '0');" :col 25)
	       ("system_running" :file "../files/common/hierarchy.vhd" :line 1599)
	       (:desc "                system_running   <= '1';" :col 16)
	       ("state" :file "../files/common/hierarchy.vhd" :line 1602)
	       (:desc "                case state is" :col 21)
	       ("IDLE" :file "../files/common/hierarchy.vhd" :line 1603)
	       (:desc "                    when IDLE =>" :col 25)
	       ("system_running" :file "../files/common/hierarchy.vhd" :line 1604)
	       (:desc "                        system_running <= '0';" :col 24)
	       ("system_enable" :file "../files/common/hierarchy.vhd" :line 1605)
	       (:desc "                        if (system_enable) then" :col 28)
	       ("conv_op" :file "../files/common/hierarchy.vhd" :line 1606)
	       (:desc "                            if (conv_op = '0' and buffer_size >= S2MM_WRITE_SIZE) then" :col 32)
	       ("buffer_size" :file "../files/common/hierarchy.vhd" :line 1606)
	       (:desc "                            if (conv_op = '0' and buffer_size >= S2MM_WRITE_SIZE) then" :col 50)
	       ("S2MM_WRITE_SIZE" :file "../files/common/hierarchy.vhd" :line 1606)
	       (:desc "                            if (conv_op = '0' and buffer_size >= S2MM_WRITE_SIZE) then" :col 65)
	       ("state" :file "../files/common/hierarchy.vhd" :line 1607)
	       (:desc "                                state <= REQ_S2MM;" :col 32)
	       ("REQ_S2MM" :file "../files/common/hierarchy.vhd" :line 1607)
	       (:desc "                                state <= REQ_S2MM;" :col 41)
	       ("conv_op" :file "../files/common/hierarchy.vhd" :line 1608)
	       (:desc "                            elsif (conv_op = '1' and mm2s_read_ptr(15 downto 0) < std_logic_vector(read_size)) then" :col 35)
	       ("mm2s_read_ptr" :file "../files/common/hierarchy.vhd" :line 1608)
	       (:desc "                            elsif (conv_op = '1' and mm2s_read_ptr(15 downto 0) < std_logic_vector(read_size)) then" :col 53)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1608)
	       (:desc "                            elsif (conv_op = '1' and mm2s_read_ptr(15 downto 0) < std_logic_vector(read_size)) then" :col 82)
	       ("read_size" :file "../files/common/hierarchy.vhd" :line 1608)
	       (:desc "                            elsif (conv_op = '1' and mm2s_read_ptr(15 downto 0) < std_logic_vector(read_size)) then" :col 99)
	       ("state" :file "../files/common/hierarchy.vhd" :line 1609)
	       (:desc "                                state <= REQ_MM2S;" :col 32)
	       ("REQ_MM2S" :file "../files/common/hierarchy.vhd" :line 1609)
	       (:desc "                                state <= REQ_MM2S;" :col 41)
	       ("REQ_S2MM" :file "../files/common/hierarchy.vhd" :line 1614)
	       (:desc "                    when REQ_S2MM =>" :col 25)
	       ("buffer_size" :file "../files/common/hierarchy.vhd" :line 1615)
	       (:desc "                        if (buffer_size >= S2MM_WRITE_SIZE) then" :col 28)
	       ("S2MM_WRITE_SIZE" :file "../files/common/hierarchy.vhd" :line 1615)
	       (:desc "                        if (buffer_size >= S2MM_WRITE_SIZE) then" :col 43)
	       ("conv_req" :file "../files/common/hierarchy.vhd" :line 1616)
	       (:desc "                            conv_req.op_type <= S2MM;" :col 28)
	       ("op_type" :file "../files/common/hierarchy.vhd" :line 1616)
	       (:desc "                            conv_req.op_type <= S2MM;" :col 37)
	       ("S2MM" :file "../files/common/hierarchy.vhd" :line 1616)
	       (:desc "                            conv_req.op_type <= S2MM;" :col 48)
	       ("conv_req" :file "../files/common/hierarchy.vhd" :line 1617)
	       (:desc "                            conv_req.request <= '1';" :col 28)
	       ("request" :file "../files/common/hierarchy.vhd" :line 1617)
	       (:desc "                            conv_req.request <= '1';" :col 37)
	       ("conv_req" :file "../files/common/hierarchy.vhd" :line 1618)
	       (:desc "                            conv_req.size    <= to_unsigned(S2MM_WRITE_SIZE, 10);" :col 28)
	       ("size" :file "../files/common/hierarchy.vhd" :line 1618)
	       (:desc "                            conv_req.size    <= to_unsigned(S2MM_WRITE_SIZE, 10);" :col 37)
	       ("to_unsigned" :file "../files/common/hierarchy.vhd" :line 1618)
	       (:desc "                            conv_req.size    <= to_unsigned(S2MM_WRITE_SIZE, 10);" :col 48)
	       ("S2MM_WRITE_SIZE" :file "../files/common/hierarchy.vhd" :line 1618)
	       (:desc "                            conv_req.size    <= to_unsigned(S2MM_WRITE_SIZE, 10);" :col 60)
	       ("conv_req" :file "../files/common/hierarchy.vhd" :line 1619)
	       (:desc "                            conv_req.address <= s2mm_write_ptr;" :col 28)
	       ("address" :file "../files/common/hierarchy.vhd" :line 1619)
	       (:desc "                            conv_req.address <= s2mm_write_ptr;" :col 37)
	       ("s2mm_write_ptr" :file "../files/common/hierarchy.vhd" :line 1619)
	       (:desc "                            conv_req.address <= s2mm_write_ptr;" :col 48)
	       ("s2mm_write_req_size" :file "../files/common/hierarchy.vhd" :line 1621)
	       (:desc "                            s2mm_write_req_size <= to_unsigned(S2MM_WRITE_SIZE, 10);" :col 28)
	       ("to_unsigned" :file "../files/common/hierarchy.vhd" :line 1621)
	       (:desc "                            s2mm_write_req_size <= to_unsigned(S2MM_WRITE_SIZE, 10);" :col 51)
	       ("S2MM_WRITE_SIZE" :file "../files/common/hierarchy.vhd" :line 1621)
	       (:desc "                            s2mm_write_req_size <= to_unsigned(S2MM_WRITE_SIZE, 10);" :col 63)
	       ("state" :file "../files/common/hierarchy.vhd" :line 1622)
	       (:desc "                            state               <= WAIT_S2MM;" :col 28)
	       ("WAIT_S2MM" :file "../files/common/hierarchy.vhd" :line 1622)
	       (:desc "                            state               <= WAIT_S2MM;" :col 51)
	       ("WAIT_S2MM" :file "../files/common/hierarchy.vhd" :line 1626)
	       (:desc "                    when WAIT_S2MM =>" :col 25)
	       ("conv_rsp" :file "../files/common/hierarchy.vhd" :line 1627)
	       (:desc "                        if (conv_rsp.s2mm_done) then" :col 28)
	       ("s2mm_done" :file "../files/common/hierarchy.vhd" :line 1627)
	       (:desc "                        if (conv_rsp.s2mm_done) then" :col 37)
	       ("s2mm_write_ptr" :file "../files/common/hierarchy.vhd" :line 1628)
	       (:desc "                            s2mm_write_ptr <= std_logic_vector(unsigned(s2mm_write_ptr) + s2mm_write_req_size);" :col 72)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1628)
	       (:desc "                            s2mm_write_ptr <= std_logic_vector(unsigned(s2mm_write_ptr) + s2mm_write_req_size);" :col 46)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 1628)
	       (:desc "                            s2mm_write_ptr <= std_logic_vector(unsigned(s2mm_write_ptr) + s2mm_write_req_size);" :col 63)
	       ("s2mm_write_req_size" :file "../files/common/hierarchy.vhd" :line 1628)
	       (:desc "                            s2mm_write_ptr <= std_logic_vector(unsigned(s2mm_write_ptr) + s2mm_write_req_size);" :col 90)
	       ("state" :file "../files/common/hierarchy.vhd" :line 1629)
	       (:desc "                            state          <= IDLE;" :col 28)
	       ("IDLE" :file "../files/common/hierarchy.vhd" :line 1629)
	       (:desc "                            state          <= IDLE;" :col 46)
	       ("REQ_MM2S" :file "../files/common/hierarchy.vhd" :line 1633)
	       (:desc "                    when REQ_MM2S =>" :col 25)
	       ("conv_req" :file "../files/common/hierarchy.vhd" :line 1634)
	       (:desc "                        conv_req.op_type <= MM2S;" :col 24)
	       ("op_type" :file "../files/common/hierarchy.vhd" :line 1634)
	       (:desc "                        conv_req.op_type <= MM2S;" :col 33)
	       ("MM2S" :file "../files/common/hierarchy.vhd" :line 1634)
	       (:desc "                        conv_req.op_type <= MM2S;" :col 44)
	       ("conv_req" :file "../files/common/hierarchy.vhd" :line 1635)
	       (:desc "                        conv_req.request <= '1';" :col 24)
	       ("request" :file "../files/common/hierarchy.vhd" :line 1635)
	       (:desc "                        conv_req.request <= '1';" :col 33)
	       ("conv_req" :file "../files/common/hierarchy.vhd" :line 1636)
	       (:desc "                        conv_req.size    <= read_size(9 downto 0);" :col 24)
	       ("size" :file "../files/common/hierarchy.vhd" :line 1636)
	       (:desc "                        conv_req.size    <= read_size(9 downto 0);" :col 33)
	       ("read_size" :file "../files/common/hierarchy.vhd" :line 1636)
	       (:desc "                        conv_req.size    <= read_size(9 downto 0);" :col 44)
	       ("conv_req" :file "../files/common/hierarchy.vhd" :line 1637)
	       (:desc "                        conv_req.address <= mm2s_read_ptr;" :col 24)
	       ("address" :file "../files/common/hierarchy.vhd" :line 1637)
	       (:desc "                        conv_req.address <= mm2s_read_ptr;" :col 33)
	       ("mm2s_read_ptr" :file "../files/common/hierarchy.vhd" :line 1637)
	       (:desc "                        conv_req.address <= mm2s_read_ptr;" :col 44)
	       ("mm2s_read_req_size" :file "../files/common/hierarchy.vhd" :line 1639)
	       (:desc "                        mm2s_read_req_size <= read_size(9 downto 0);" :col 24)
	       ("read_size" :file "../files/common/hierarchy.vhd" :line 1639)
	       (:desc "                        mm2s_read_req_size <= read_size(9 downto 0);" :col 46)
	       ("state" :file "../files/common/hierarchy.vhd" :line 1640)
	       (:desc "                        state              <= WAIT_MM2S;" :col 24)
	       ("WAIT_MM2S" :file "../files/common/hierarchy.vhd" :line 1640)
	       (:desc "                        state              <= WAIT_MM2S;" :col 46)
	       ("WAIT_MM2S" :file "../files/common/hierarchy.vhd" :line 1643)
	       (:desc "                    when WAIT_MM2S =>" :col 25)
	       ("conv_rsp" :file "../files/common/hierarchy.vhd" :line 1644)
	       (:desc "                        if (conv_rsp.mm2s_done) then" :col 28)
	       ("mm2s_done" :file "../files/common/hierarchy.vhd" :line 1644)
	       (:desc "                        if (conv_rsp.mm2s_done) then" :col 37)
	       ("mm2s_read_ptr" :file "../files/common/hierarchy.vhd" :line 1645)
	       (:desc "                            mm2s_read_ptr <= std_logic_vector(unsigned(mm2s_read_ptr) + mm2s_read_req_size);" :col 71)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1645)
	       (:desc "                            mm2s_read_ptr <= std_logic_vector(unsigned(mm2s_read_ptr) + mm2s_read_req_size);" :col 45)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 1645)
	       (:desc "                            mm2s_read_ptr <= std_logic_vector(unsigned(mm2s_read_ptr) + mm2s_read_req_size);" :col 62)
	       ("mm2s_read_req_size" :file "../files/common/hierarchy.vhd" :line 1645)
	       (:desc "                            mm2s_read_ptr <= std_logic_vector(unsigned(mm2s_read_ptr) + mm2s_read_req_size);" :col 88)
	       ("state" :file "../files/common/hierarchy.vhd" :line 1646)
	       (:desc "                            state         <= IDLE;" :col 28)
	       ("IDLE" :file "../files/common/hierarchy.vhd" :line 1646)
	       (:desc "                            state         <= IDLE;" :col 45)
	       ("system_enable" :file "../files/common/hierarchy.vhd" :line 1651)
	       (:desc "                if (not system_enable) then" :col 24)
	       ("state" :file "../files/common/hierarchy.vhd" :line 1652)
	       (:desc "                    state <= IDLE;" :col 20)
	       ("IDLE" :file "../files/common/hierarchy.vhd" :line 1652)
	       (:desc "                    state <= IDLE;" :col 29)
	       ("fsm_axi_full" :file "../files/common/hierarchy.vhd" :line 1657)
	       (:desc "    end process fsm_axi_full;" :col 16)
	       ("RTL" :file "../files/common/hierarchy.vhd" :line 1660)
	       (:desc "end RTL;" :col 4)
	       ("ieee" :file "../files/common/hierarchy.vhd" :line 1663)
	       (:desc "library ieee;" :col 8)
	       ("xil_defaultlib" :file "../files/common/hierarchy.vhd" :line 1664)
	       (:desc "library xil_defaultlib;" :col 8)
	       ("ieee" :file "../files/common/hierarchy.vhd" :line 1665)
	       (:desc "use ieee.std_logic_1164.all;" :col 4)
	       ("std_logic_1164" :file "../files/common/hierarchy.vhd" :line 1665)
	       (:desc "use ieee.std_logic_1164.all;" :col 9)
	       ("ieee" :file "../files/common/hierarchy.vhd" :line 1666)
	       (:desc "use ieee.numeric_std.all;" :col 4)
	       ("numeric_std" :file "../files/common/hierarchy.vhd" :line 1666)
	       (:desc "use ieee.numeric_std.all;" :col 9)
	       ("xil_defaultlib" :file "../files/common/hierarchy.vhd" :line 1667)
	       (:desc "use xil_defaultlib.global.all;" :col 4)
	       ("global" :file "../files/common/hierarchy.vhd" :line 1667)
	       (:desc "use xil_defaultlib.global.all;" :col 19)
	       ("core_converter" :file "../files/common/hierarchy.vhd" :line 1669)
	       (:desc "entity core_converter is" :col 7)
	       ("C_M_AXI_BURST_LEN" :file "../files/common/hierarchy.vhd" :line 1671)
	       (:desc "        C_M_AXI_BURST_LEN    : integer := 256;" :col 8)
	       ("integer" :file "../files/common/hierarchy.vhd" :line 1671)
	       (:desc "        C_M_AXI_BURST_LEN    : integer := 256;" :col 31)
	       ("C_M_AXI_ID_WIDTH" :file "../files/common/hierarchy.vhd" :line 1672)
	       (:desc "        C_M_AXI_ID_WIDTH     : integer := 1;" :col 8)
	       ("integer" :file "../files/common/hierarchy.vhd" :line 1672)
	       (:desc "        C_M_AXI_ID_WIDTH     : integer := 1;" :col 31)
	       ("C_M_AXI_ADDR_WIDTH" :file "../files/common/hierarchy.vhd" :line 1673)
	       (:desc "        C_M_AXI_ADDR_WIDTH   : integer := 32;" :col 8)
	       ("integer" :file "../files/common/hierarchy.vhd" :line 1673)
	       (:desc "        C_M_AXI_ADDR_WIDTH   : integer := 32;" :col 31)
	       ("C_M_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 1674)
	       (:desc "        C_M_AXI_DATA_WIDTH   : integer := 64;" :col 8)
	       ("integer" :file "../files/common/hierarchy.vhd" :line 1674)
	       (:desc "        C_M_AXI_DATA_WIDTH   : integer := 64;" :col 31)
	       ("C_M_AXI_AWUSER_WIDTH" :file "../files/common/hierarchy.vhd" :line 1675)
	       (:desc "        C_M_AXI_AWUSER_WIDTH : integer := 0;" :col 8)
	       ("integer" :file "../files/common/hierarchy.vhd" :line 1675)
	       (:desc "        C_M_AXI_AWUSER_WIDTH : integer := 0;" :col 31)
	       ("C_M_AXI_ARUSER_WIDTH" :file "../files/common/hierarchy.vhd" :line 1676)
	       (:desc "        C_M_AXI_ARUSER_WIDTH : integer := 0;" :col 8)
	       ("integer" :file "../files/common/hierarchy.vhd" :line 1676)
	       (:desc "        C_M_AXI_ARUSER_WIDTH : integer := 0;" :col 31)
	       ("C_M_AXI_WUSER_WIDTH" :file "../files/common/hierarchy.vhd" :line 1677)
	       (:desc "        C_M_AXI_WUSER_WIDTH  : integer := 0;" :col 8)
	       ("integer" :file "../files/common/hierarchy.vhd" :line 1677)
	       (:desc "        C_M_AXI_WUSER_WIDTH  : integer := 0;" :col 31)
	       ("C_M_AXI_RUSER_WIDTH" :file "../files/common/hierarchy.vhd" :line 1678)
	       (:desc "        C_M_AXI_RUSER_WIDTH  : integer := 0;" :col 8)
	       ("integer" :file "../files/common/hierarchy.vhd" :line 1678)
	       (:desc "        C_M_AXI_RUSER_WIDTH  : integer := 0;" :col 31)
	       ("C_M_AXI_BUSER_WIDTH" :file "../files/common/hierarchy.vhd" :line 1679)
	       (:desc "        C_M_AXI_BUSER_WIDTH  : integer := 0" :col 8)
	       ("integer" :file "../files/common/hierarchy.vhd" :line 1679)
	       (:desc "        C_M_AXI_BUSER_WIDTH  : integer := 0" :col 31)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 1682)
	       (:desc "        soft_reset : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1682)
	       (:desc "        soft_reset : in  std_logic;" :col 25)
	       ("conv_req" :file "../files/common/hierarchy.vhd" :line 1683)
	       (:desc "        conv_req   : in  conversion_req_t;" :col 8)
	       ("conversion_req_t" :file "../files/common/hierarchy.vhd" :line 1683)
	       (:desc "        conv_req   : in  conversion_req_t;" :col 25)
	       ("conv_rsp" :file "../files/common/hierarchy.vhd" :line 1684)
	       (:desc "        conv_rsp   : out conversion_rsp_t;" :col 8)
	       ("conversion_rsp_t" :file "../files/common/hierarchy.vhd" :line 1684)
	       (:desc "        conv_rsp   : out conversion_rsp_t;" :col 25)
	       ("fb_wr_burst_start" :file "../files/common/hierarchy.vhd" :line 1686)
	       (:desc "        fb_wr_burst_start : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1686)
	       (:desc "        fb_wr_burst_start : out std_logic;" :col 32)
	       ("fb_bw_counter" :file "../files/common/hierarchy.vhd" :line 1687)
	       (:desc "        fb_bw_counter     : out std_logic_vector(7 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1687)
	       (:desc "        fb_bw_counter     : out std_logic_vector(7 downto 0);" :col 32)
	       ("fb_wlast" :file "../files/common/hierarchy.vhd" :line 1688)
	       (:desc "        fb_wlast          : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1688)
	       (:desc "        fb_wlast          : out std_logic;" :col 32)
	       ("fb_reduced_burst" :file "../files/common/hierarchy.vhd" :line 1689)
	       (:desc "        fb_reduced_burst  : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1689)
	       (:desc "        fb_reduced_burst  : out std_logic;" :col 32)
	       ("fb_awlen" :file "../files/common/hierarchy.vhd" :line 1690)
	       (:desc "        fb_awlen          : out std_logic_vector(7 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1690)
	       (:desc "        fb_awlen          : out std_logic_vector(7 downto 0);" :col 32)
	       ("fb_burst_done" :file "../files/common/hierarchy.vhd" :line 1691)
	       (:desc "        fb_burst_done     : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1691)
	       (:desc "        fb_burst_done     : out std_logic;" :col 32)
	       ("pattern_req" :file "../files/common/hierarchy.vhd" :line 1693)
	       (:desc "        pattern_req      : in  std_logic            := '0';" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1693)
	       (:desc "        pattern_req      : in  std_logic            := '0';" :col 31)
	       ("pattern_len" :file "../files/common/hierarchy.vhd" :line 1694)
	       (:desc "        pattern_len      : in  unsigned(9 downto 0) := (others => '0');" :col 8)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 1694)
	       (:desc "        pattern_len      : in  unsigned(9 downto 0) := (others => '0');" :col 31)
	       ("pattern_finished" :file "../files/common/hierarchy.vhd" :line 1695)
	       (:desc "        pattern_finished : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1695)
	       (:desc "        pattern_finished : out std_logic;" :col 31)
	       ("pattern_tlast" :file "../files/common/hierarchy.vhd" :line 1696)
	       (:desc "        pattern_tlast    : in  std_logic            := '0';" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1696)
	       (:desc "        pattern_tlast    : in  std_logic            := '0';" :col 31)
	       ("s_axis_aclk" :file "../files/common/hierarchy.vhd" :line 1698)
	       (:desc "        s_axis_aclk    : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1698)
	       (:desc "        s_axis_aclk    : in  std_logic;" :col 29)
	       ("s_axis_aresetn" :file "../files/common/hierarchy.vhd" :line 1699)
	       (:desc "        s_axis_aresetn : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1699)
	       (:desc "        s_axis_aresetn : in  std_logic;" :col 29)
	       ("s_axis_tready" :file "../files/common/hierarchy.vhd" :line 1700)
	       (:desc "        s_axis_tready  : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1700)
	       (:desc "        s_axis_tready  : out std_logic;" :col 29)
	       ("s_axis_tdata" :file "../files/common/hierarchy.vhd" :line 1701)
	       (:desc "        s_axis_tdata   : in  std_logic_vector(63 downto 0) := (others => '0');" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1701)
	       (:desc "        s_axis_tdata   : in  std_logic_vector(63 downto 0) := (others => '0');" :col 29)
	       ("s_axis_tvalid" :file "../files/common/hierarchy.vhd" :line 1702)
	       (:desc "        s_axis_tvalid  : in  std_logic                     := '0';" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1702)
	       (:desc "        s_axis_tvalid  : in  std_logic                     := '0';" :col 29)
	       ("s_axis_tkeep" :file "../files/common/hierarchy.vhd" :line 1703)
	       (:desc "        s_axis_tkeep   : in  std_logic_vector(7 downto 0)  := (others => '0');" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1703)
	       (:desc "        s_axis_tkeep   : in  std_logic_vector(7 downto 0)  := (others => '0');" :col 29)
	       ("s_axis_tlast" :file "../files/common/hierarchy.vhd" :line 1704)
	       (:desc "        s_axis_tlast   : in  std_logic                     := '0';" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1704)
	       (:desc "        s_axis_tlast   : in  std_logic                     := '0';" :col 29)
	       ("m_axis_aclk" :file "../files/common/hierarchy.vhd" :line 1706)
	       (:desc "        m_axis_aclk    : in  std_logic := '0';" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1706)
	       (:desc "        m_axis_aclk    : in  std_logic := '0';" :col 29)
	       ("m_axis_aresetn" :file "../files/common/hierarchy.vhd" :line 1707)
	       (:desc "        m_axis_aresetn : in  std_logic := '0';" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1707)
	       (:desc "        m_axis_aresetn : in  std_logic := '0';" :col 29)
	       ("m_axis_tdata" :file "../files/common/hierarchy.vhd" :line 1708)
	       (:desc "        m_axis_tdata   : out std_logic_vector(63 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1708)
	       (:desc "        m_axis_tdata   : out std_logic_vector(63 downto 0);" :col 29)
	       ("m_axis_tvalid" :file "../files/common/hierarchy.vhd" :line 1709)
	       (:desc "        m_axis_tvalid  : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1709)
	       (:desc "        m_axis_tvalid  : out std_logic;" :col 29)
	       ("m_axis_tkeep" :file "../files/common/hierarchy.vhd" :line 1710)
	       (:desc "        m_axis_tkeep   : out std_logic_vector(7 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1710)
	       (:desc "        m_axis_tkeep   : out std_logic_vector(7 downto 0);" :col 29)
	       ("m_axis_tlast" :file "../files/common/hierarchy.vhd" :line 1711)
	       (:desc "        m_axis_tlast   : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1711)
	       (:desc "        m_axis_tlast   : out std_logic;" :col 29)
	       ("m_axis_tready" :file "../files/common/hierarchy.vhd" :line 1712)
	       (:desc "        m_axis_tready  : in  std_logic := '0';" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1712)
	       (:desc "        m_axis_tready  : in  std_logic := '0';" :col 29)
	       ("m_axis_tdest" :file "../files/common/hierarchy.vhd" :line 1713)
	       (:desc "        m_axis_tdest   : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1713)
	       (:desc "        m_axis_tdest   : out std_logic;" :col 29)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 1715)
	       (:desc "        m_axi_aclk    : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1715)
	       (:desc "        m_axi_aclk    : in  std_logic;" :col 28)
	       ("m_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 1716)
	       (:desc "        m_axi_aresetn : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1716)
	       (:desc "        m_axi_aresetn : in  std_logic;" :col 28)
	       ("m_axi_awid" :file "../files/common/hierarchy.vhd" :line 1717)
	       (:desc "        m_axi_awid    : out std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1717)
	       (:desc "        m_axi_awid    : out std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 28)
	       ("C_M_AXI_ID_WIDTH" :file "../files/common/hierarchy.vhd" :line 1717)
	       (:desc "        m_axi_awid    : out std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 45)
	       ("m_axi_awaddr" :file "../files/common/hierarchy.vhd" :line 1718)
	       (:desc "        m_axi_awaddr  : out std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1718)
	       (:desc "        m_axi_awaddr  : out std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 28)
	       ("C_M_AXI_ADDR_WIDTH" :file "../files/common/hierarchy.vhd" :line 1718)
	       (:desc "        m_axi_awaddr  : out std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 45)
	       ("m_axi_awlen" :file "../files/common/hierarchy.vhd" :line 1719)
	       (:desc "        m_axi_awlen   : out std_logic_vector(7 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1719)
	       (:desc "        m_axi_awlen   : out std_logic_vector(7 downto 0);" :col 28)
	       ("m_axi_awsize" :file "../files/common/hierarchy.vhd" :line 1720)
	       (:desc "        m_axi_awsize  : out std_logic_vector(2 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1720)
	       (:desc "        m_axi_awsize  : out std_logic_vector(2 downto 0);" :col 28)
	       ("m_axi_awburst" :file "../files/common/hierarchy.vhd" :line 1721)
	       (:desc "        m_axi_awburst : out std_logic_vector(1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1721)
	       (:desc "        m_axi_awburst : out std_logic_vector(1 downto 0);" :col 28)
	       ("m_axi_awlock" :file "../files/common/hierarchy.vhd" :line 1722)
	       (:desc "        m_axi_awlock  : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1722)
	       (:desc "        m_axi_awlock  : out std_logic;" :col 28)
	       ("m_axi_awcache" :file "../files/common/hierarchy.vhd" :line 1723)
	       (:desc "        m_axi_awcache : out std_logic_vector(3 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1723)
	       (:desc "        m_axi_awcache : out std_logic_vector(3 downto 0);" :col 28)
	       ("m_axi_awprot" :file "../files/common/hierarchy.vhd" :line 1724)
	       (:desc "        m_axi_awprot  : out std_logic_vector(2 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1724)
	       (:desc "        m_axi_awprot  : out std_logic_vector(2 downto 0);" :col 28)
	       ("m_axi_awqos" :file "../files/common/hierarchy.vhd" :line 1725)
	       (:desc "        m_axi_awqos   : out std_logic_vector(3 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1725)
	       (:desc "        m_axi_awqos   : out std_logic_vector(3 downto 0);" :col 28)
	       ("m_axi_awuser" :file "../files/common/hierarchy.vhd" :line 1726)
	       (:desc "        m_axi_awuser  : out std_logic_vector(C_M_AXI_AWUSER_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1726)
	       (:desc "        m_axi_awuser  : out std_logic_vector(C_M_AXI_AWUSER_WIDTH-1 downto 0);" :col 28)
	       ("C_M_AXI_AWUSER_WIDTH" :file "../files/common/hierarchy.vhd" :line 1726)
	       (:desc "        m_axi_awuser  : out std_logic_vector(C_M_AXI_AWUSER_WIDTH-1 downto 0);" :col 45)
	       ("m_axi_awvalid" :file "../files/common/hierarchy.vhd" :line 1727)
	       (:desc "        m_axi_awvalid : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1727)
	       (:desc "        m_axi_awvalid : out std_logic;" :col 28)
	       ("m_axi_awready" :file "../files/common/hierarchy.vhd" :line 1728)
	       (:desc "        m_axi_awready : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1728)
	       (:desc "        m_axi_awready : in  std_logic;" :col 28)
	       ("m_axi_wdata" :file "../files/common/hierarchy.vhd" :line 1729)
	       (:desc "        m_axi_wdata   : out std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1729)
	       (:desc "        m_axi_wdata   : out std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :col 28)
	       ("C_M_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 1729)
	       (:desc "        m_axi_wdata   : out std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :col 45)
	       ("m_axi_wstrb" :file "../files/common/hierarchy.vhd" :line 1730)
	       (:desc "        m_axi_wstrb   : out std_logic_vector(C_M_AXI_DATA_WIDTH/8-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1730)
	       (:desc "        m_axi_wstrb   : out std_logic_vector(C_M_AXI_DATA_WIDTH/8-1 downto 0);" :col 28)
	       ("C_M_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 1730)
	       (:desc "        m_axi_wstrb   : out std_logic_vector(C_M_AXI_DATA_WIDTH/8-1 downto 0);" :col 45)
	       ("m_axi_wlast" :file "../files/common/hierarchy.vhd" :line 1731)
	       (:desc "        m_axi_wlast   : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1731)
	       (:desc "        m_axi_wlast   : out std_logic;" :col 28)
	       ("m_axi_wuser" :file "../files/common/hierarchy.vhd" :line 1732)
	       (:desc "        m_axi_wuser   : out std_logic_vector(C_M_AXI_WUSER_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1732)
	       (:desc "        m_axi_wuser   : out std_logic_vector(C_M_AXI_WUSER_WIDTH-1 downto 0);" :col 28)
	       ("C_M_AXI_WUSER_WIDTH" :file "../files/common/hierarchy.vhd" :line 1732)
	       (:desc "        m_axi_wuser   : out std_logic_vector(C_M_AXI_WUSER_WIDTH-1 downto 0);" :col 45)
	       ("m_axi_wvalid" :file "../files/common/hierarchy.vhd" :line 1733)
	       (:desc "        m_axi_wvalid  : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1733)
	       (:desc "        m_axi_wvalid  : out std_logic;" :col 28)
	       ("m_axi_wready" :file "../files/common/hierarchy.vhd" :line 1734)
	       (:desc "        m_axi_wready  : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1734)
	       (:desc "        m_axi_wready  : in  std_logic;" :col 28)
	       ("m_axi_bid" :file "../files/common/hierarchy.vhd" :line 1735)
	       (:desc "        m_axi_bid     : in  std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1735)
	       (:desc "        m_axi_bid     : in  std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 28)
	       ("C_M_AXI_ID_WIDTH" :file "../files/common/hierarchy.vhd" :line 1735)
	       (:desc "        m_axi_bid     : in  std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 45)
	       ("m_axi_bresp" :file "../files/common/hierarchy.vhd" :line 1736)
	       (:desc "        m_axi_bresp   : in  std_logic_vector(1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1736)
	       (:desc "        m_axi_bresp   : in  std_logic_vector(1 downto 0);" :col 28)
	       ("m_axi_buser" :file "../files/common/hierarchy.vhd" :line 1737)
	       (:desc "        m_axi_buser   : in  std_logic_vector(C_M_AXI_BUSER_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1737)
	       (:desc "        m_axi_buser   : in  std_logic_vector(C_M_AXI_BUSER_WIDTH-1 downto 0);" :col 28)
	       ("C_M_AXI_BUSER_WIDTH" :file "../files/common/hierarchy.vhd" :line 1737)
	       (:desc "        m_axi_buser   : in  std_logic_vector(C_M_AXI_BUSER_WIDTH-1 downto 0);" :col 45)
	       ("m_axi_bvalid" :file "../files/common/hierarchy.vhd" :line 1738)
	       (:desc "        m_axi_bvalid  : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1738)
	       (:desc "        m_axi_bvalid  : in  std_logic;" :col 28)
	       ("m_axi_bready" :file "../files/common/hierarchy.vhd" :line 1739)
	       (:desc "        m_axi_bready  : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1739)
	       (:desc "        m_axi_bready  : out std_logic;" :col 28)
	       ("m_axi_arid" :file "../files/common/hierarchy.vhd" :line 1740)
	       (:desc "        m_axi_arid    : out std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1740)
	       (:desc "        m_axi_arid    : out std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 28)
	       ("C_M_AXI_ID_WIDTH" :file "../files/common/hierarchy.vhd" :line 1740)
	       (:desc "        m_axi_arid    : out std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 45)
	       ("m_axi_araddr" :file "../files/common/hierarchy.vhd" :line 1741)
	       (:desc "        m_axi_araddr  : out std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1741)
	       (:desc "        m_axi_araddr  : out std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 28)
	       ("C_M_AXI_ADDR_WIDTH" :file "../files/common/hierarchy.vhd" :line 1741)
	       (:desc "        m_axi_araddr  : out std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 45)
	       ("m_axi_arlen" :file "../files/common/hierarchy.vhd" :line 1742)
	       (:desc "        m_axi_arlen   : out std_logic_vector(7 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1742)
	       (:desc "        m_axi_arlen   : out std_logic_vector(7 downto 0);" :col 28)
	       ("m_axi_arsize" :file "../files/common/hierarchy.vhd" :line 1743)
	       (:desc "        m_axi_arsize  : out std_logic_vector(2 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1743)
	       (:desc "        m_axi_arsize  : out std_logic_vector(2 downto 0);" :col 28)
	       ("m_axi_arburst" :file "../files/common/hierarchy.vhd" :line 1744)
	       (:desc "        m_axi_arburst : out std_logic_vector(1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1744)
	       (:desc "        m_axi_arburst : out std_logic_vector(1 downto 0);" :col 28)
	       ("m_axi_arlock" :file "../files/common/hierarchy.vhd" :line 1745)
	       (:desc "        m_axi_arlock  : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1745)
	       (:desc "        m_axi_arlock  : out std_logic;" :col 28)
	       ("m_axi_arcache" :file "../files/common/hierarchy.vhd" :line 1746)
	       (:desc "        m_axi_arcache : out std_logic_vector(3 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1746)
	       (:desc "        m_axi_arcache : out std_logic_vector(3 downto 0);" :col 28)
	       ("m_axi_arprot" :file "../files/common/hierarchy.vhd" :line 1747)
	       (:desc "        m_axi_arprot  : out std_logic_vector(2 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1747)
	       (:desc "        m_axi_arprot  : out std_logic_vector(2 downto 0);" :col 28)
	       ("m_axi_arqos" :file "../files/common/hierarchy.vhd" :line 1748)
	       (:desc "        m_axi_arqos   : out std_logic_vector(3 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1748)
	       (:desc "        m_axi_arqos   : out std_logic_vector(3 downto 0);" :col 28)
	       ("m_axi_aruser" :file "../files/common/hierarchy.vhd" :line 1749)
	       (:desc "        m_axi_aruser  : out std_logic_vector(C_M_AXI_ARUSER_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1749)
	       (:desc "        m_axi_aruser  : out std_logic_vector(C_M_AXI_ARUSER_WIDTH-1 downto 0);" :col 28)
	       ("C_M_AXI_ARUSER_WIDTH" :file "../files/common/hierarchy.vhd" :line 1749)
	       (:desc "        m_axi_aruser  : out std_logic_vector(C_M_AXI_ARUSER_WIDTH-1 downto 0);" :col 45)
	       ("m_axi_arvalid" :file "../files/common/hierarchy.vhd" :line 1750)
	       (:desc "        m_axi_arvalid : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1750)
	       (:desc "        m_axi_arvalid : out std_logic;" :col 28)
	       ("m_axi_arready" :file "../files/common/hierarchy.vhd" :line 1751)
	       (:desc "        m_axi_arready : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1751)
	       (:desc "        m_axi_arready : in  std_logic;" :col 28)
	       ("m_axi_rid" :file "../files/common/hierarchy.vhd" :line 1752)
	       (:desc "        m_axi_rid     : in  std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1752)
	       (:desc "        m_axi_rid     : in  std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 28)
	       ("C_M_AXI_ID_WIDTH" :file "../files/common/hierarchy.vhd" :line 1752)
	       (:desc "        m_axi_rid     : in  std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 45)
	       ("m_axi_rdata" :file "../files/common/hierarchy.vhd" :line 1753)
	       (:desc "        m_axi_rdata   : in  std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1753)
	       (:desc "        m_axi_rdata   : in  std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :col 28)
	       ("C_M_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 1753)
	       (:desc "        m_axi_rdata   : in  std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :col 45)
	       ("m_axi_rresp" :file "../files/common/hierarchy.vhd" :line 1754)
	       (:desc "        m_axi_rresp   : in  std_logic_vector(1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1754)
	       (:desc "        m_axi_rresp   : in  std_logic_vector(1 downto 0);" :col 28)
	       ("m_axi_rlast" :file "../files/common/hierarchy.vhd" :line 1755)
	       (:desc "        m_axi_rlast   : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1755)
	       (:desc "        m_axi_rlast   : in  std_logic;" :col 28)
	       ("m_axi_ruser" :file "../files/common/hierarchy.vhd" :line 1756)
	       (:desc "        m_axi_ruser   : in  std_logic_vector(C_M_AXI_RUSER_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1756)
	       (:desc "        m_axi_ruser   : in  std_logic_vector(C_M_AXI_RUSER_WIDTH-1 downto 0);" :col 28)
	       ("C_M_AXI_RUSER_WIDTH" :file "../files/common/hierarchy.vhd" :line 1756)
	       (:desc "        m_axi_ruser   : in  std_logic_vector(C_M_AXI_RUSER_WIDTH-1 downto 0);" :col 45)
	       ("m_axi_rvalid" :file "../files/common/hierarchy.vhd" :line 1757)
	       (:desc "        m_axi_rvalid  : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1757)
	       (:desc "        m_axi_rvalid  : in  std_logic;" :col 28)
	       ("m_axi_rready" :file "../files/common/hierarchy.vhd" :line 1758)
	       (:desc "        m_axi_rready  : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1758)
	       (:desc "        m_axi_rready  : out std_logic;" :col 28)
	       ("internal_error" :file "../files/common/hierarchy.vhd" :line 1760)
	       (:desc "        internal_error : out std_logic" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1760)
	       (:desc "        internal_error : out std_logic" :col 29)
	       ("core_converter" :file "../files/common/hierarchy.vhd" :line 1763)
	       (:desc "end core_converter;" :col 4)
	       ("RTL" :file "../files/common/hierarchy.vhd" :line 1767)
	       (:desc "architecture RTL of core_converter is" :col 13)
	       ("core_converter" :file "../files/common/hierarchy.vhd" :line 1767)
	       (:desc "architecture RTL of core_converter is" :col 20)
	       ("clogb2" :file "../files/common/hierarchy.vhd" :line 1769)
	       (:desc "    function clogb2 (bit_depth : integer) return integer is" :col 13)
	       ("bit_depth" :file "../files/common/hierarchy.vhd" :line 1769)
	       (:desc "    function clogb2 (bit_depth : integer) return integer is" :col 21)
	       ("integer" :file "../files/common/hierarchy.vhd" :line 1769)
	       (:desc "    function clogb2 (bit_depth : integer) return integer is" :col 49)
	       ("depth" :file "../files/common/hierarchy.vhd" :line 1770)
	       (:desc "        variable depth : integer := bit_depth;" :col 17)
	       ("integer" :file "../files/common/hierarchy.vhd" :line 1770)
	       (:desc "        variable depth : integer := bit_depth;" :col 25)
	       ("bit_depth" :file "../files/common/hierarchy.vhd" :line 1770)
	       (:desc "        variable depth : integer := bit_depth;" :col 36)
	       ("count" :file "../files/common/hierarchy.vhd" :line 1771)
	       (:desc "        variable count : integer := 1;" :col 17)
	       ("integer" :file "../files/common/hierarchy.vhd" :line 1771)
	       (:desc "        variable count : integer := 1;" :col 25)
	       ("clogb2" :file "../files/common/hierarchy.vhd" :line 1773)
	       (:desc "        for clogb2 in 1 to bit_depth loop" :col 12)
	       ("bit_depth" :file "../files/common/hierarchy.vhd" :line 1773)
	       (:desc "        for clogb2 in 1 to bit_depth loop" :col 27)
	       ("bit_depth" :file "../files/common/hierarchy.vhd" :line 1774)
	       (:desc "            if (bit_depth <= 2) then" :col 16)
	       ("count" :file "../files/common/hierarchy.vhd" :line 1775)
	       (:desc "                count := 1;" :col 16)
	       ("depth" :file "../files/common/hierarchy.vhd" :line 1777)
	       (:desc "                if (depth <= 1) then" :col 20)
	       ("count" :file "../files/common/hierarchy.vhd" :line 1778)
	       (:desc "                    count := count;" :col 29)
	       ("depth" :file "../files/common/hierarchy.vhd" :line 1780)
	       (:desc "                    depth := depth / 2;" :col 29)
	       ("count" :file "../files/common/hierarchy.vhd" :line 1781)
	       (:desc "                    count := count + 1;" :col 29)
	       ("count" :file "../files/common/hierarchy.vhd" :line 1785)
	       (:desc "        return (count);" :col 16)
	       ("fsm_state" :file "../files/common/hierarchy.vhd" :line 1789)
	       (:desc "    type fsm_state is (" :col 9)
	       ("IDLE" :file "../files/common/hierarchy.vhd" :line 1790)
	       (:desc "        IDLE," :col 8)
	       ("WRITE_BURST_SIZE_CALC" :file "../files/common/hierarchy.vhd" :line 1791)
	       (:desc "        WRITE_BURST_SIZE_CALC," :col 8)
	       ("WRITE_INITIATE" :file "../files/common/hierarchy.vhd" :line 1792)
	       (:desc "        WRITE_INITIATE," :col 8)
	       ("WRITING_TO_MEM" :file "../files/common/hierarchy.vhd" :line 1793)
	       (:desc "        WRITING_TO_MEM," :col 8)
	       ("READ_BURST_SIZE_CALC" :file "../files/common/hierarchy.vhd" :line 1794)
	       (:desc "        READ_BURST_SIZE_CALC," :col 8)
	       ("READ_INITIATE" :file "../files/common/hierarchy.vhd" :line 1795)
	       (:desc "        READ_INITIATE," :col 8)
	       ("READING_FROM_MEM" :file "../files/common/hierarchy.vhd" :line 1796)
	       (:desc "        READING_FROM_MEM" :col 8)
	       ("state" :file "../files/common/hierarchy.vhd" :line 1799)
	       (:desc "    signal state : fsm_state;" :col 11)
	       ("fsm_state" :file "../files/common/hierarchy.vhd" :line 1799)
	       (:desc "    signal state : fsm_state;" :col 19)
	       ("axi_awlen" :file "../files/common/hierarchy.vhd" :line 1801)
	       (:desc "    signal axi_awlen   : std_logic_vector(7 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1801)
	       (:desc "    signal axi_awlen   : std_logic_vector(7 downto 0);" :col 25)
	       ("axi_awvalid" :file "../files/common/hierarchy.vhd" :line 1802)
	       (:desc "    signal axi_awvalid : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1802)
	       (:desc "    signal axi_awvalid : std_logic;" :col 25)
	       ("axi_wdata" :file "../files/common/hierarchy.vhd" :line 1803)
	       (:desc "    signal axi_wdata   : std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1803)
	       (:desc "    signal axi_wdata   : std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :col 25)
	       ("C_M_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 1803)
	       (:desc "    signal axi_wdata   : std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :col 42)
	       ("axi_wlast" :file "../files/common/hierarchy.vhd" :line 1804)
	       (:desc "    signal axi_wlast   : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1804)
	       (:desc "    signal axi_wlast   : std_logic;" :col 25)
	       ("axi_wlast_i" :file "../files/common/hierarchy.vhd" :line 1805)
	       (:desc "    signal axi_wlast_i : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1805)
	       (:desc "    signal axi_wlast_i : std_logic;" :col 25)
	       ("axi_wvalid" :file "../files/common/hierarchy.vhd" :line 1806)
	       (:desc "    signal axi_wvalid  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1806)
	       (:desc "    signal axi_wvalid  : std_logic;" :col 25)
	       ("axi_bready" :file "../files/common/hierarchy.vhd" :line 1807)
	       (:desc "    signal axi_bready  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1807)
	       (:desc "    signal axi_bready  : std_logic;" :col 25)
	       ("axi_arlen" :file "../files/common/hierarchy.vhd" :line 1808)
	       (:desc "    signal axi_arlen   : std_logic_vector(7 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1808)
	       (:desc "    signal axi_arlen   : std_logic_vector(7 downto 0);" :col 25)
	       ("axi_arvalid" :file "../files/common/hierarchy.vhd" :line 1809)
	       (:desc "    signal axi_arvalid : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1809)
	       (:desc "    signal axi_arvalid : std_logic;" :col 25)
	       ("axi_rready" :file "../files/common/hierarchy.vhd" :line 1810)
	       (:desc "    signal axi_rready  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1810)
	       (:desc "    signal axi_rready  : std_logic;" :col 25)
	       ("req_d" :file "../files/common/hierarchy.vhd" :line 1812)
	       (:desc "    signal req_d     : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1812)
	       (:desc "    signal req_d     : std_logic;" :col 23)
	       ("req_dd" :file "../files/common/hierarchy.vhd" :line 1813)
	       (:desc "    signal req_dd    : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1813)
	       (:desc "    signal req_dd    : std_logic;" :col 23)
	       ("req_pulse" :file "../files/common/hierarchy.vhd" :line 1814)
	       (:desc "    signal req_pulse : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1814)
	       (:desc "    signal req_pulse : std_logic;" :col 23)
	       ("rd_burst_size_calc_start" :file "../files/common/hierarchy.vhd" :line 1816)
	       (:desc "    signal rd_burst_size_calc_start  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1816)
	       (:desc "    signal rd_burst_size_calc_start  : std_logic;" :col 39)
	       ("rd_burst_size_calc_active" :file "../files/common/hierarchy.vhd" :line 1817)
	       (:desc "    signal rd_burst_size_calc_active : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1817)
	       (:desc "    signal rd_burst_size_calc_active : std_logic;" :col 39)
	       ("rd_burst_size_calc_done" :file "../files/common/hierarchy.vhd" :line 1818)
	       (:desc "    signal rd_burst_size_calc_done   : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1818)
	       (:desc "    signal rd_burst_size_calc_done   : std_logic;" :col 39)
	       ("rd_burst_start" :file "../files/common/hierarchy.vhd" :line 1819)
	       (:desc "    signal rd_burst_start            : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1819)
	       (:desc "    signal rd_burst_start            : std_logic;" :col 39)
	       ("rd_burst_start_active" :file "../files/common/hierarchy.vhd" :line 1820)
	       (:desc "    signal rd_burst_start_active     : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1820)
	       (:desc "    signal rd_burst_start_active     : std_logic;" :col 39)
	       ("rd_burst_start_done" :file "../files/common/hierarchy.vhd" :line 1821)
	       (:desc "    signal rd_burst_start_done       : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1821)
	       (:desc "    signal rd_burst_start_done       : std_logic;" :col 39)
	       ("base_wr_addr" :file "../files/common/hierarchy.vhd" :line 1822)
	       (:desc "    signal base_wr_addr              : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1822)
	       (:desc "    signal base_wr_addr              : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 39)
	       ("C_M_AXI_ADDR_WIDTH" :file "../files/common/hierarchy.vhd" :line 1822)
	       (:desc "    signal base_wr_addr              : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 56)
	       ("burst_wr_addr" :file "../files/common/hierarchy.vhd" :line 1823)
	       (:desc "    signal burst_wr_addr             : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1823)
	       (:desc "    signal burst_wr_addr             : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 39)
	       ("C_M_AXI_ADDR_WIDTH" :file "../files/common/hierarchy.vhd" :line 1823)
	       (:desc "    signal burst_wr_addr             : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 56)
	       ("burst_wr_addr_end" :file "../files/common/hierarchy.vhd" :line 1824)
	       (:desc "    signal burst_wr_addr_end         : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1824)
	       (:desc "    signal burst_wr_addr_end         : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 39)
	       ("C_M_AXI_ADDR_WIDTH" :file "../files/common/hierarchy.vhd" :line 1824)
	       (:desc "    signal burst_wr_addr_end         : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 56)
	       ("transaction_wr_size" :file "../files/common/hierarchy.vhd" :line 1825)
	       (:desc "    signal transaction_wr_size       : std_logic_vector(9 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1825)
	       (:desc "    signal transaction_wr_size       : std_logic_vector(9 downto 0);" :col 39)
	       ("read_start" :file "../files/common/hierarchy.vhd" :line 1826)
	       (:desc "    signal read_start                : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1826)
	       (:desc "    signal read_start                : std_logic;" :col 39)
	       ("read_done" :file "../files/common/hierarchy.vhd" :line 1827)
	       (:desc "    signal read_done                 : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1827)
	       (:desc "    signal read_done                 : std_logic;" :col 39)
	       ("burst_write_counter" :file "../files/common/hierarchy.vhd" :line 1828)
	       (:desc "    signal burst_write_counter       : std_logic_vector(7 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1828)
	       (:desc "    signal burst_write_counter       : std_logic_vector(7 downto 0);" :col 39)
	       ("transaction_wr_counter" :file "../files/common/hierarchy.vhd" :line 1829)
	       (:desc "    signal transaction_wr_counter    : std_logic_vector(11 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1829)
	       (:desc "    signal transaction_wr_counter    : std_logic_vector(11 downto 0);" :col 39)
	       ("wr_burst_size" :file "../files/common/hierarchy.vhd" :line 1830)
	       (:desc "    signal wr_burst_size             : std_logic_vector(7 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1830)
	       (:desc "    signal wr_burst_size             : std_logic_vector(7 downto 0);" :col 39)
	       ("wr_short_burst_4kb" :file "../files/common/hierarchy.vhd" :line 1831)
	       (:desc "    signal wr_short_burst_4kb        : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1831)
	       (:desc "    signal wr_short_burst_4kb        : std_logic;" :col 39)
	       ("strobe_burst" :file "../files/common/hierarchy.vhd" :line 1832)
	       (:desc "    signal strobe_burst              : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1832)
	       (:desc "    signal strobe_burst              : std_logic;" :col 39)
	       ("strobe_len" :file "../files/common/hierarchy.vhd" :line 1833)
	       (:desc "    signal strobe_len                : std_logic_vector(7 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1833)
	       (:desc "    signal strobe_len                : std_logic_vector(7 downto 0);" :col 39)
	       ("wr_burst_size_calc_start" :file "../files/common/hierarchy.vhd" :line 1835)
	       (:desc "    signal wr_burst_size_calc_start  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1835)
	       (:desc "    signal wr_burst_size_calc_start  : std_logic;" :col 39)
	       ("wr_burst_size_calc_active" :file "../files/common/hierarchy.vhd" :line 1836)
	       (:desc "    signal wr_burst_size_calc_active : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1836)
	       (:desc "    signal wr_burst_size_calc_active : std_logic;" :col 39)
	       ("wr_burst_size_calc_done" :file "../files/common/hierarchy.vhd" :line 1837)
	       (:desc "    signal wr_burst_size_calc_done   : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1837)
	       (:desc "    signal wr_burst_size_calc_done   : std_logic;" :col 39)
	       ("wr_burst_start" :file "../files/common/hierarchy.vhd" :line 1838)
	       (:desc "    signal wr_burst_start            : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1838)
	       (:desc "    signal wr_burst_start            : std_logic;" :col 39)
	       ("wr_burst_start_active" :file "../files/common/hierarchy.vhd" :line 1839)
	       (:desc "    signal wr_burst_start_active     : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1839)
	       (:desc "    signal wr_burst_start_active     : std_logic;" :col 39)
	       ("wr_burst_start_done" :file "../files/common/hierarchy.vhd" :line 1840)
	       (:desc "    signal wr_burst_start_done       : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1840)
	       (:desc "    signal wr_burst_start_done       : std_logic;" :col 39)
	       ("base_rd_addr" :file "../files/common/hierarchy.vhd" :line 1841)
	       (:desc "    signal base_rd_addr              : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1841)
	       (:desc "    signal base_rd_addr              : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 39)
	       ("C_M_AXI_ADDR_WIDTH" :file "../files/common/hierarchy.vhd" :line 1841)
	       (:desc "    signal base_rd_addr              : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 56)
	       ("burst_rd_addr" :file "../files/common/hierarchy.vhd" :line 1842)
	       (:desc "    signal burst_rd_addr             : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1842)
	       (:desc "    signal burst_rd_addr             : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 39)
	       ("C_M_AXI_ADDR_WIDTH" :file "../files/common/hierarchy.vhd" :line 1842)
	       (:desc "    signal burst_rd_addr             : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 56)
	       ("burst_rd_addr_end" :file "../files/common/hierarchy.vhd" :line 1843)
	       (:desc "    signal burst_rd_addr_end         : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1843)
	       (:desc "    signal burst_rd_addr_end         : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 39)
	       ("C_M_AXI_ADDR_WIDTH" :file "../files/common/hierarchy.vhd" :line 1843)
	       (:desc "    signal burst_rd_addr_end         : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 56)
	       ("transaction_rd_size" :file "../files/common/hierarchy.vhd" :line 1844)
	       (:desc "    signal transaction_rd_size       : std_logic_vector(9 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1844)
	       (:desc "    signal transaction_rd_size       : std_logic_vector(9 downto 0);" :col 39)
	       ("write_start" :file "../files/common/hierarchy.vhd" :line 1845)
	       (:desc "    signal write_start               : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1845)
	       (:desc "    signal write_start               : std_logic;" :col 39)
	       ("write_done" :file "../files/common/hierarchy.vhd" :line 1846)
	       (:desc "    signal write_done                : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1846)
	       (:desc "    signal write_done                : std_logic;" :col 39)
	       ("burst_read_counter" :file "../files/common/hierarchy.vhd" :line 1847)
	       (:desc "    signal burst_read_counter        : std_logic_vector(7 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1847)
	       (:desc "    signal burst_read_counter        : std_logic_vector(7 downto 0);" :col 39)
	       ("transaction_rd_counter" :file "../files/common/hierarchy.vhd" :line 1848)
	       (:desc "    signal transaction_rd_counter    : std_logic_vector(11 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1848)
	       (:desc "    signal transaction_rd_counter    : std_logic_vector(11 downto 0);" :col 39)
	       ("rd_burst_size" :file "../files/common/hierarchy.vhd" :line 1849)
	       (:desc "    signal rd_burst_size             : std_logic_vector(7 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1849)
	       (:desc "    signal rd_burst_size             : std_logic_vector(7 downto 0);" :col 39)
	       ("pattern_finished_i" :file "../files/common/hierarchy.vhd" :line 1851)
	       (:desc "    signal pattern_finished_i : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 1851)
	       (:desc "    signal pattern_finished_i : std_logic;" :col 32)
	       ("pattern_cnt" :file "../files/common/hierarchy.vhd" :line 1852)
	       (:desc "    signal pattern_cnt        : unsigned(9 downto 0);" :col 11)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 1852)
	       (:desc "    signal pattern_cnt        : unsigned(9 downto 0);" :col 32)
	       ("m_axi_awid" :file "../files/common/hierarchy.vhd" :line 1858)
	       (:desc "    m_axi_awid    <= (others => '0');" :col 4)
	       ("m_axi_awburst" :file "../files/common/hierarchy.vhd" :line 1859)
	       (:desc "    m_axi_awburst <= \"01\";" :col 4)
	       ("m_axi_awlock" :file "../files/common/hierarchy.vhd" :line 1860)
	       (:desc "    m_axi_awlock  <= '0';" :col 4)
	       ("m_axi_awcache" :file "../files/common/hierarchy.vhd" :line 1861)
	       (:desc "    m_axi_awcache <= \"0010\";" :col 4)
	       ("m_axi_awprot" :file "../files/common/hierarchy.vhd" :line 1862)
	       (:desc "    m_axi_awprot  <= \"000\";" :col 4)
	       ("m_axi_awqos" :file "../files/common/hierarchy.vhd" :line 1863)
	       (:desc "    m_axi_awqos   <= x\"0\";" :col 4)
	       ("m_axi_wuser" :file "../files/common/hierarchy.vhd" :line 1864)
	       (:desc "    m_axi_wuser   <= (others => '0');" :col 4)
	       ("m_axi_arid" :file "../files/common/hierarchy.vhd" :line 1866)
	       (:desc "    m_axi_arid    <= (others => '0');" :col 4)
	       ("m_axi_aruser" :file "../files/common/hierarchy.vhd" :line 1867)
	       (:desc "    m_axi_aruser  <= (others => '1');" :col 4)
	       ("m_axi_arburst" :file "../files/common/hierarchy.vhd" :line 1868)
	       (:desc "    m_axi_arburst <= \"01\";" :col 4)
	       ("m_axi_arlock" :file "../files/common/hierarchy.vhd" :line 1869)
	       (:desc "    m_axi_arlock  <= '0';" :col 4)
	       ("m_axi_arcache" :file "../files/common/hierarchy.vhd" :line 1870)
	       (:desc "    m_axi_arcache <= \"0010\";" :col 4)
	       ("m_axi_arprot" :file "../files/common/hierarchy.vhd" :line 1871)
	       (:desc "    m_axi_arprot  <= \"000\";" :col 4)
	       ("m_axi_arqos" :file "../files/common/hierarchy.vhd" :line 1872)
	       (:desc "    m_axi_arqos   <= x\"0\";" :col 4)
	       ("m_axi_awaddr" :file "../files/common/hierarchy.vhd" :line 1874)
	       (:desc "    m_axi_awaddr  <= burst_wr_addr;" :col 4)
	       ("burst_wr_addr" :file "../files/common/hierarchy.vhd" :line 1874)
	       (:desc "    m_axi_awaddr  <= burst_wr_addr;" :col 21)
	       ("m_axi_awlen" :file "../files/common/hierarchy.vhd" :line 1875)
	       (:desc "    m_axi_awlen   <= std_logic_vector(unsigned(axi_awlen) -1);" :col 4)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1875)
	       (:desc "    m_axi_awlen   <= std_logic_vector(unsigned(axi_awlen) -1);" :col 21)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 1875)
	       (:desc "    m_axi_awlen   <= std_logic_vector(unsigned(axi_awlen) -1);" :col 38)
	       ("axi_awlen" :file "../files/common/hierarchy.vhd" :line 1875)
	       (:desc "    m_axi_awlen   <= std_logic_vector(unsigned(axi_awlen) -1);" :col 47)
	       ("m_axi_awsize" :file "../files/common/hierarchy.vhd" :line 1876)
	       (:desc "    m_axi_awsize  <= std_logic_vector(to_unsigned(clogb2((C_M_AXI_DATA_WIDTH/8)-1), 3));" :col 4)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1876)
	       (:desc "    m_axi_awsize  <= std_logic_vector(to_unsigned(clogb2((C_M_AXI_DATA_WIDTH/8)-1), 3));" :col 21)
	       ("to_unsigned" :file "../files/common/hierarchy.vhd" :line 1876)
	       (:desc "    m_axi_awsize  <= std_logic_vector(to_unsigned(clogb2((C_M_AXI_DATA_WIDTH/8)-1), 3));" :col 38)
	       ("clogb2" :file "../files/common/hierarchy.vhd" :line 1876)
	       (:desc "    m_axi_awsize  <= std_logic_vector(to_unsigned(clogb2((C_M_AXI_DATA_WIDTH/8)-1), 3));" :col 50)
	       ("C_M_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 1876)
	       (:desc "    m_axi_awsize  <= std_logic_vector(to_unsigned(clogb2((C_M_AXI_DATA_WIDTH/8)-1), 3));" :col 58)
	       ("m_axi_awuser" :file "../files/common/hierarchy.vhd" :line 1877)
	       (:desc "    m_axi_awuser  <= (others => '1');" :col 4)
	       ("m_axi_awvalid" :file "../files/common/hierarchy.vhd" :line 1878)
	       (:desc "    m_axi_awvalid <= axi_awvalid;" :col 4)
	       ("axi_awvalid" :file "../files/common/hierarchy.vhd" :line 1878)
	       (:desc "    m_axi_awvalid <= axi_awvalid;" :col 21)
	       ("m_axi_wdata" :file "../files/common/hierarchy.vhd" :line 1879)
	       (:desc "    m_axi_wdata   <= axi_wdata;" :col 4)
	       ("axi_wdata" :file "../files/common/hierarchy.vhd" :line 1879)
	       (:desc "    m_axi_wdata   <= axi_wdata;" :col 21)
	       ("m_axi_wlast" :file "../files/common/hierarchy.vhd" :line 1880)
	       (:desc "    m_axi_wlast   <= axi_wlast;" :col 4)
	       ("axi_wlast" :file "../files/common/hierarchy.vhd" :line 1880)
	       (:desc "    m_axi_wlast   <= axi_wlast;" :col 21)
	       ("m_axi_wvalid" :file "../files/common/hierarchy.vhd" :line 1881)
	       (:desc "    m_axi_wvalid  <= axi_wvalid;" :col 4)
	       ("axi_wvalid" :file "../files/common/hierarchy.vhd" :line 1881)
	       (:desc "    m_axi_wvalid  <= axi_wvalid;" :col 21)
	       ("m_axi_bready" :file "../files/common/hierarchy.vhd" :line 1882)
	       (:desc "    m_axi_bready  <= axi_bready;" :col 4)
	       ("axi_bready" :file "../files/common/hierarchy.vhd" :line 1882)
	       (:desc "    m_axi_bready  <= axi_bready;" :col 21)
	       ("m_axi_araddr" :file "../files/common/hierarchy.vhd" :line 1883)
	       (:desc "    m_axi_araddr  <= burst_rd_addr;" :col 4)
	       ("burst_rd_addr" :file "../files/common/hierarchy.vhd" :line 1883)
	       (:desc "    m_axi_araddr  <= burst_rd_addr;" :col 21)
	       ("m_axi_arlen" :file "../files/common/hierarchy.vhd" :line 1884)
	       (:desc "    m_axi_arlen   <= std_logic_vector(unsigned(axi_arlen) -1);" :col 4)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1884)
	       (:desc "    m_axi_arlen   <= std_logic_vector(unsigned(axi_arlen) -1);" :col 21)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 1884)
	       (:desc "    m_axi_arlen   <= std_logic_vector(unsigned(axi_arlen) -1);" :col 38)
	       ("axi_arlen" :file "../files/common/hierarchy.vhd" :line 1884)
	       (:desc "    m_axi_arlen   <= std_logic_vector(unsigned(axi_arlen) -1);" :col 47)
	       ("m_axi_arsize" :file "../files/common/hierarchy.vhd" :line 1885)
	       (:desc "    m_axi_arsize  <= std_logic_vector(to_unsigned(clogb2((C_M_AXI_DATA_WIDTH/8)-1), 3));" :col 4)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1885)
	       (:desc "    m_axi_arsize  <= std_logic_vector(to_unsigned(clogb2((C_M_AXI_DATA_WIDTH/8)-1), 3));" :col 21)
	       ("to_unsigned" :file "../files/common/hierarchy.vhd" :line 1885)
	       (:desc "    m_axi_arsize  <= std_logic_vector(to_unsigned(clogb2((C_M_AXI_DATA_WIDTH/8)-1), 3));" :col 38)
	       ("clogb2" :file "../files/common/hierarchy.vhd" :line 1885)
	       (:desc "    m_axi_arsize  <= std_logic_vector(to_unsigned(clogb2((C_M_AXI_DATA_WIDTH/8)-1), 3));" :col 50)
	       ("C_M_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 1885)
	       (:desc "    m_axi_arsize  <= std_logic_vector(to_unsigned(clogb2((C_M_AXI_DATA_WIDTH/8)-1), 3));" :col 58)
	       ("m_axi_arvalid" :file "../files/common/hierarchy.vhd" :line 1886)
	       (:desc "    m_axi_arvalid <= axi_arvalid;" :col 4)
	       ("axi_arvalid" :file "../files/common/hierarchy.vhd" :line 1886)
	       (:desc "    m_axi_arvalid <= axi_arvalid;" :col 21)
	       ("m_axi_rready" :file "../files/common/hierarchy.vhd" :line 1887)
	       (:desc "    m_axi_rready  <= axi_rready;" :col 4)
	       ("axi_rready" :file "../files/common/hierarchy.vhd" :line 1887)
	       (:desc "    m_axi_rready  <= axi_rready;" :col 21)
	       ("m_axis_tdata" :file "../files/common/hierarchy.vhd" :line 1892)
	       (:desc "    m_axis_tdata <= (others => '0') when pattern_req = '1' else" :col 4)
	       ("pattern_req" :file "../files/common/hierarchy.vhd" :line 1892)
	       (:desc "    m_axis_tdata <= (others => '0') when pattern_req = '1' else" :col 41)
	       ("m_axi_rdata" :file "../files/common/hierarchy.vhd" :line 1893)
	       (:desc "                    m_axi_rdata when (axi_rready = '1' and m_axi_rvalid = '1' and (unsigned(transaction_rd_size)-1) >= unsigned(transaction_rd_counter)) else" :col 20)
	       ("axi_rready" :file "../files/common/hierarchy.vhd" :line 1893)
	       (:desc "                    m_axi_rdata when (axi_rready = '1' and m_axi_rvalid = '1' and (unsigned(transaction_rd_size)-1) >= unsigned(transaction_rd_counter)) else" :col 38)
	       ("m_axi_rvalid" :file "../files/common/hierarchy.vhd" :line 1893)
	       (:desc "                    m_axi_rdata when (axi_rready = '1' and m_axi_rvalid = '1' and (unsigned(transaction_rd_size)-1) >= unsigned(transaction_rd_counter)) else" :col 59)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 1893)
	       (:desc "                    m_axi_rdata when (axi_rready = '1' and m_axi_rvalid = '1' and (unsigned(transaction_rd_size)-1) >= unsigned(transaction_rd_counter)) else" :col 119)
	       ("transaction_rd_size" :file "../files/common/hierarchy.vhd" :line 1893)
	       (:desc "                    m_axi_rdata when (axi_rready = '1' and m_axi_rvalid = '1' and (unsigned(transaction_rd_size)-1) >= unsigned(transaction_rd_counter)) else" :col 92)
	       ("transaction_rd_counter" :file "../files/common/hierarchy.vhd" :line 1893)
	       (:desc "                    m_axi_rdata when (axi_rready = '1' and m_axi_rvalid = '1' and (unsigned(transaction_rd_size)-1) >= unsigned(transaction_rd_counter)) else" :col 128)
	       ("m_axis_tvalid" :file "../files/common/hierarchy.vhd" :line 1896)
	       (:desc "    m_axis_tvalid <= '1' when (pattern_req = '1' and pattern_finished_i = '0') else" :col 4)
	       ("pattern_req" :file "../files/common/hierarchy.vhd" :line 1896)
	       (:desc "    m_axis_tvalid <= '1' when (pattern_req = '1' and pattern_finished_i = '0') else" :col 31)
	       ("pattern_finished_i" :file "../files/common/hierarchy.vhd" :line 1896)
	       (:desc "    m_axis_tvalid <= '1' when (pattern_req = '1' and pattern_finished_i = '0') else" :col 53)
	       ("m_axi_rvalid" :file "../files/common/hierarchy.vhd" :line 1897)
	       (:desc "                     m_axi_rvalid when (axi_rready = '1' and (unsigned(transaction_rd_size)-1) >= unsigned(transaction_rd_counter)) else" :col 21)
	       ("axi_rready" :file "../files/common/hierarchy.vhd" :line 1897)
	       (:desc "                     m_axi_rvalid when (axi_rready = '1' and (unsigned(transaction_rd_size)-1) >= unsigned(transaction_rd_counter)) else" :col 40)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 1897)
	       (:desc "                     m_axi_rvalid when (axi_rready = '1' and (unsigned(transaction_rd_size)-1) >= unsigned(transaction_rd_counter)) else" :col 98)
	       ("transaction_rd_size" :file "../files/common/hierarchy.vhd" :line 1897)
	       (:desc "                     m_axi_rvalid when (axi_rready = '1' and (unsigned(transaction_rd_size)-1) >= unsigned(transaction_rd_counter)) else" :col 71)
	       ("transaction_rd_counter" :file "../files/common/hierarchy.vhd" :line 1897)
	       (:desc "                     m_axi_rvalid when (axi_rready = '1' and (unsigned(transaction_rd_size)-1) >= unsigned(transaction_rd_counter)) else" :col 107)
	       ("m_axis_tlast" :file "../files/common/hierarchy.vhd" :line 1900)
	       (:desc "    m_axis_tlast <= '1' when (pattern_tlast = '1' and m_axi_rvalid = '1' and axi_rready = '1' and (unsigned(transaction_rd_size)-1) = unsigned(transaction_rd_counter)) else" :col 4)
	       ("pattern_tlast" :file "../files/common/hierarchy.vhd" :line 1900)
	       (:desc "    m_axis_tlast <= '1' when (pattern_tlast = '1' and m_axi_rvalid = '1' and axi_rready = '1' and (unsigned(transaction_rd_size)-1) = unsigned(transaction_rd_counter)) else" :col 30)
	       ("m_axi_rvalid" :file "../files/common/hierarchy.vhd" :line 1900)
	       (:desc "    m_axis_tlast <= '1' when (pattern_tlast = '1' and m_axi_rvalid = '1' and axi_rready = '1' and (unsigned(transaction_rd_size)-1) = unsigned(transaction_rd_counter)) else" :col 54)
	       ("axi_rready" :file "../files/common/hierarchy.vhd" :line 1900)
	       (:desc "    m_axis_tlast <= '1' when (pattern_tlast = '1' and m_axi_rvalid = '1' and axi_rready = '1' and (unsigned(transaction_rd_size)-1) = unsigned(transaction_rd_counter)) else" :col 77)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 1900)
	       (:desc "    m_axis_tlast <= '1' when (pattern_tlast = '1' and m_axi_rvalid = '1' and axi_rready = '1' and (unsigned(transaction_rd_size)-1) = unsigned(transaction_rd_counter)) else" :col 134)
	       ("transaction_rd_size" :file "../files/common/hierarchy.vhd" :line 1900)
	       (:desc "    m_axis_tlast <= '1' when (pattern_tlast = '1' and m_axi_rvalid = '1' and axi_rready = '1' and (unsigned(transaction_rd_size)-1) = unsigned(transaction_rd_counter)) else" :col 108)
	       ("transaction_rd_counter" :file "../files/common/hierarchy.vhd" :line 1900)
	       (:desc "    m_axis_tlast <= '1' when (pattern_tlast = '1' and m_axi_rvalid = '1' and axi_rready = '1' and (unsigned(transaction_rd_size)-1) = unsigned(transaction_rd_counter)) else" :col 143)
	       ("axi_rready" :file "../files/common/hierarchy.vhd" :line 1903)
	       (:desc "    axi_rready <=" :col 4)
	       ("m_axis_tready" :file "../files/common/hierarchy.vhd" :line 1904)
	       (:desc "        m_axis_tready when (read_start = '1' and (unsigned(transaction_rd_size)-1) >= unsigned(transaction_rd_counter)) else" :col 8)
	       ("read_start" :file "../files/common/hierarchy.vhd" :line 1904)
	       (:desc "        m_axis_tready when (read_start = '1' and (unsigned(transaction_rd_size)-1) >= unsigned(transaction_rd_counter)) else" :col 28)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 1904)
	       (:desc "        m_axis_tready when (read_start = '1' and (unsigned(transaction_rd_size)-1) >= unsigned(transaction_rd_counter)) else" :col 86)
	       ("transaction_rd_size" :file "../files/common/hierarchy.vhd" :line 1904)
	       (:desc "        m_axis_tready when (read_start = '1' and (unsigned(transaction_rd_size)-1) >= unsigned(transaction_rd_counter)) else" :col 59)
	       ("transaction_rd_counter" :file "../files/common/hierarchy.vhd" :line 1904)
	       (:desc "        m_axis_tready when (read_start = '1' and (unsigned(transaction_rd_size)-1) >= unsigned(transaction_rd_counter)) else" :col 95)
	       ("read_start" :file "../files/common/hierarchy.vhd" :line 1905)
	       (:desc "        '1'           when (read_start = '1' and (unsigned(burst_read_counter) <= C_M_AXI_BURST_LEN-1)) else" :col 28)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 1905)
	       (:desc "        '1'           when (read_start = '1' and (unsigned(burst_read_counter) <= C_M_AXI_BURST_LEN-1)) else" :col 50)
	       ("burst_read_counter" :file "../files/common/hierarchy.vhd" :line 1905)
	       (:desc "        '1'           when (read_start = '1' and (unsigned(burst_read_counter) <= C_M_AXI_BURST_LEN-1)) else" :col 59)
	       ("C_M_AXI_BURST_LEN" :file "../files/common/hierarchy.vhd" :line 1905)
	       (:desc "        '1'           when (read_start = '1' and (unsigned(burst_read_counter) <= C_M_AXI_BURST_LEN-1)) else" :col 82)
	       ("m_axis_tdest" :file "../files/common/hierarchy.vhd" :line 1908)
	       (:desc "    m_axis_tdest <= '0';" :col 4)
	       ("m_axis_tkeep" :file "../files/common/hierarchy.vhd" :line 1909)
	       (:desc "    m_axis_tkeep <= x\"FF\";" :col 4)
	       ("axi_wdata" :file "../files/common/hierarchy.vhd" :line 1915)
	       (:desc "    axi_wdata <= s_axis_tdata when ((axi_wvalid = '1') and ((unsigned(transaction_wr_size)-1) >= unsigned(transaction_wr_counter))) else" :col 4)
	       ("s_axis_tdata" :file "../files/common/hierarchy.vhd" :line 1915)
	       (:desc "    axi_wdata <= s_axis_tdata when ((axi_wvalid = '1') and ((unsigned(transaction_wr_size)-1) >= unsigned(transaction_wr_counter))) else" :col 17)
	       ("axi_wvalid" :file "../files/common/hierarchy.vhd" :line 1915)
	       (:desc "    axi_wdata <= s_axis_tdata when ((axi_wvalid = '1') and ((unsigned(transaction_wr_size)-1) >= unsigned(transaction_wr_counter))) else" :col 37)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 1915)
	       (:desc "    axi_wdata <= s_axis_tdata when ((axi_wvalid = '1') and ((unsigned(transaction_wr_size)-1) >= unsigned(transaction_wr_counter))) else" :col 97)
	       ("transaction_wr_size" :file "../files/common/hierarchy.vhd" :line 1915)
	       (:desc "    axi_wdata <= s_axis_tdata when ((axi_wvalid = '1') and ((unsigned(transaction_wr_size)-1) >= unsigned(transaction_wr_counter))) else" :col 70)
	       ("transaction_wr_counter" :file "../files/common/hierarchy.vhd" :line 1915)
	       (:desc "    axi_wdata <= s_axis_tdata when ((axi_wvalid = '1') and ((unsigned(transaction_wr_size)-1) >= unsigned(transaction_wr_counter))) else" :col 106)
	       ("axi_wvalid" :file "../files/common/hierarchy.vhd" :line 1918)
	       (:desc "    axi_wvalid <=" :col 4)
	       ("s_axis_tvalid" :file "../files/common/hierarchy.vhd" :line 1919)
	       (:desc "        s_axis_tvalid when ((m_axi_wready = '1') and ((unsigned(transaction_wr_size)-1) >= unsigned(transaction_wr_counter))) else" :col 8)
	       ("m_axi_wready" :file "../files/common/hierarchy.vhd" :line 1919)
	       (:desc "        s_axis_tvalid when ((m_axi_wready = '1') and ((unsigned(transaction_wr_size)-1) >= unsigned(transaction_wr_counter))) else" :col 29)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 1919)
	       (:desc "        s_axis_tvalid when ((m_axi_wready = '1') and ((unsigned(transaction_wr_size)-1) >= unsigned(transaction_wr_counter))) else" :col 91)
	       ("transaction_wr_size" :file "../files/common/hierarchy.vhd" :line 1919)
	       (:desc "        s_axis_tvalid when ((m_axi_wready = '1') and ((unsigned(transaction_wr_size)-1) >= unsigned(transaction_wr_counter))) else" :col 64)
	       ("transaction_wr_counter" :file "../files/common/hierarchy.vhd" :line 1919)
	       (:desc "        s_axis_tvalid when ((m_axi_wready = '1') and ((unsigned(transaction_wr_size)-1) >= unsigned(transaction_wr_counter))) else" :col 100)
	       ("write_start" :file "../files/common/hierarchy.vhd" :line 1920)
	       (:desc "        '1'           when ((write_start = '1') and (unsigned(burst_write_counter) <= C_M_AXI_BURST_LEN-1)) else" :col 29)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 1920)
	       (:desc "        '1'           when ((write_start = '1') and (unsigned(burst_write_counter) <= C_M_AXI_BURST_LEN-1)) else" :col 53)
	       ("burst_write_counter" :file "../files/common/hierarchy.vhd" :line 1920)
	       (:desc "        '1'           when ((write_start = '1') and (unsigned(burst_write_counter) <= C_M_AXI_BURST_LEN-1)) else" :col 62)
	       ("C_M_AXI_BURST_LEN" :file "../files/common/hierarchy.vhd" :line 1920)
	       (:desc "        '1'           when ((write_start = '1') and (unsigned(burst_write_counter) <= C_M_AXI_BURST_LEN-1)) else" :col 86)
	       ("s_axis_tready" :file "../files/common/hierarchy.vhd" :line 1923)
	       (:desc "    s_axis_tready <= m_axi_wready when ((m_axi_wready = '1') and ((unsigned(transaction_wr_size)-1) >= unsigned(transaction_wr_counter))) else" :col 4)
	       ("m_axi_wready" :file "../files/common/hierarchy.vhd" :line 1923)
	       (:desc "    s_axis_tready <= m_axi_wready when ((m_axi_wready = '1') and ((unsigned(transaction_wr_size)-1) >= unsigned(transaction_wr_counter))) else" :col 41)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 1923)
	       (:desc "    s_axis_tready <= m_axi_wready when ((m_axi_wready = '1') and ((unsigned(transaction_wr_size)-1) >= unsigned(transaction_wr_counter))) else" :col 103)
	       ("transaction_wr_size" :file "../files/common/hierarchy.vhd" :line 1923)
	       (:desc "    s_axis_tready <= m_axi_wready when ((m_axi_wready = '1') and ((unsigned(transaction_wr_size)-1) >= unsigned(transaction_wr_counter))) else" :col 76)
	       ("transaction_wr_counter" :file "../files/common/hierarchy.vhd" :line 1923)
	       (:desc "    s_axis_tready <= m_axi_wready when ((m_axi_wready = '1') and ((unsigned(transaction_wr_size)-1) >= unsigned(transaction_wr_counter))) else" :col 112)
	       ("fb_wr_burst_start" :file "../files/common/hierarchy.vhd" :line 1928)
	       (:desc "    fb_wr_burst_start <= wr_burst_start;" :col 4)
	       ("wr_burst_start" :file "../files/common/hierarchy.vhd" :line 1928)
	       (:desc "    fb_wr_burst_start <= wr_burst_start;" :col 25)
	       ("fb_bw_counter" :file "../files/common/hierarchy.vhd" :line 1929)
	       (:desc "    fb_bw_counter     <= burst_write_counter;" :col 4)
	       ("burst_write_counter" :file "../files/common/hierarchy.vhd" :line 1929)
	       (:desc "    fb_bw_counter     <= burst_write_counter;" :col 25)
	       ("fb_wlast" :file "../files/common/hierarchy.vhd" :line 1930)
	       (:desc "    fb_wlast          <= axi_wlast;" :col 4)
	       ("axi_wlast" :file "../files/common/hierarchy.vhd" :line 1930)
	       (:desc "    fb_wlast          <= axi_wlast;" :col 25)
	       ("fb_reduced_burst" :file "../files/common/hierarchy.vhd" :line 1931)
	       (:desc "    fb_reduced_burst  <= (wr_short_burst_4kb or strobe_burst);" :col 4)
	       ("wr_short_burst_4kb" :file "../files/common/hierarchy.vhd" :line 1931)
	       (:desc "    fb_reduced_burst  <= (wr_short_burst_4kb or strobe_burst);" :col 26)
	       ("strobe_burst" :file "../files/common/hierarchy.vhd" :line 1931)
	       (:desc "    fb_reduced_burst  <= (wr_short_burst_4kb or strobe_burst);" :col 48)
	       ("fb_awlen" :file "../files/common/hierarchy.vhd" :line 1932)
	       (:desc "    fb_awlen          <= strobe_len when (strobe_burst = '1')     else axi_awlen;" :col 4)
	       ("strobe_len" :file "../files/common/hierarchy.vhd" :line 1932)
	       (:desc "    fb_awlen          <= strobe_len when (strobe_burst = '1')     else axi_awlen;" :col 25)
	       ("strobe_burst" :file "../files/common/hierarchy.vhd" :line 1932)
	       (:desc "    fb_awlen          <= strobe_len when (strobe_burst = '1')     else axi_awlen;" :col 42)
	       ("axi_awlen" :file "../files/common/hierarchy.vhd" :line 1932)
	       (:desc "    fb_awlen          <= strobe_len when (strobe_burst = '1')     else axi_awlen;" :col 71)
	       ("fb_burst_done" :file "../files/common/hierarchy.vhd" :line 1933)
	       (:desc "    fb_burst_done     <= write_done when (state = WRITING_TO_MEM) else '0';" :col 4)
	       ("write_done" :file "../files/common/hierarchy.vhd" :line 1933)
	       (:desc "    fb_burst_done     <= write_done when (state = WRITING_TO_MEM) else '0';" :col 25)
	       ("state" :file "../files/common/hierarchy.vhd" :line 1933)
	       (:desc "    fb_burst_done     <= write_done when (state = WRITING_TO_MEM) else '0';" :col 42)
	       ("WRITING_TO_MEM" :file "../files/common/hierarchy.vhd" :line 1933)
	       (:desc "    fb_burst_done     <= write_done when (state = WRITING_TO_MEM) else '0';" :col 50)
	       ("pattern_finished" :file "../files/common/hierarchy.vhd" :line 1936)
	       (:desc "    pattern_finished <= pattern_finished_i;" :col 4)
	       ("pattern_finished_i" :file "../files/common/hierarchy.vhd" :line 1936)
	       (:desc "    pattern_finished <= pattern_finished_i;" :col 24)
	       ("internal_error" :file "../files/common/hierarchy.vhd" :line 1937)
	       (:desc "    internal_error   <= (axi_rready and m_axi_rvalid and m_axi_rresp(1)) or" :col 4)
	       ("axi_rready" :file "../files/common/hierarchy.vhd" :line 1937)
	       (:desc "    internal_error   <= (axi_rready and m_axi_rvalid and m_axi_rresp(1)) or" :col 25)
	       ("m_axi_rvalid" :file "../files/common/hierarchy.vhd" :line 1937)
	       (:desc "    internal_error   <= (axi_rready and m_axi_rvalid and m_axi_rresp(1)) or" :col 40)
	       ("m_axi_rresp" :file "../files/common/hierarchy.vhd" :line 1937)
	       (:desc "    internal_error   <= (axi_rready and m_axi_rvalid and m_axi_rresp(1)) or" :col 57)
	       ("axi_bready" :file "../files/common/hierarchy.vhd" :line 1938)
	       (:desc "                      (axi_bready and m_axi_bvalid and m_axi_bresp(1));" :col 23)
	       ("m_axi_bvalid" :file "../files/common/hierarchy.vhd" :line 1938)
	       (:desc "                      (axi_bready and m_axi_bvalid and m_axi_bresp(1));" :col 38)
	       ("m_axi_bresp" :file "../files/common/hierarchy.vhd" :line 1938)
	       (:desc "                      (axi_bready and m_axi_bvalid and m_axi_bresp(1));" :col 55)
	       ("axi_wlast" :file "../files/common/hierarchy.vhd" :line 1941)
	       (:desc "    axi_wlast <= (axi_wlast_i) and (m_axi_wready);" :col 4)
	       ("axi_wlast_i" :file "../files/common/hierarchy.vhd" :line 1941)
	       (:desc "    axi_wlast <= (axi_wlast_i) and (m_axi_wready);" :col 18)
	       ("m_axi_wready" :file "../files/common/hierarchy.vhd" :line 1941)
	       (:desc "    axi_wlast <= (axi_wlast_i) and (m_axi_wready);" :col 36)
	       ("req_pulse" :file "../files/common/hierarchy.vhd" :line 1942)
	       (:desc "    req_pulse <= '1' when req_dd = '0' and req_d = '1' else '0';" :col 4)
	       ("req_dd" :file "../files/common/hierarchy.vhd" :line 1942)
	       (:desc "    req_pulse <= '1' when req_dd = '0' and req_d = '1' else '0';" :col 26)
	       ("req_d" :file "../files/common/hierarchy.vhd" :line 1942)
	       (:desc "    req_pulse <= '1' when req_dd = '0' and req_d = '1' else '0';" :col 43)
	       ("fsm_proc" :file "../files/common/hierarchy.vhd" :line 1948)
	       (:desc "    fsm_proc : process (m_axi_aclk) is" :col 4)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 1948)
	       (:desc "    fsm_proc : process (m_axi_aclk) is" :col 24)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 1950)
	       (:desc "        if (rising_edge(m_axi_aclk)) then" :col 12)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 1950)
	       (:desc "        if (rising_edge(m_axi_aclk)) then" :col 24)
	       ("m_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 1951)
	       (:desc "            if (m_axi_aresetn = '0' or soft_reset = '1') then" :col 16)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 1951)
	       (:desc "            if (m_axi_aresetn = '0' or soft_reset = '1') then" :col 39)
	       ("state" :file "../files/common/hierarchy.vhd" :line 1952)
	       (:desc "                state                    <= IDLE;" :col 16)
	       ("IDLE" :file "../files/common/hierarchy.vhd" :line 1952)
	       (:desc "                state                    <= IDLE;" :col 44)
	       ("conv_rsp" :file "../files/common/hierarchy.vhd" :line 1953)
	       (:desc "                conv_rsp.s2mm_done       <= '0';" :col 16)
	       ("s2mm_done" :file "../files/common/hierarchy.vhd" :line 1953)
	       (:desc "                conv_rsp.s2mm_done       <= '0';" :col 25)
	       ("conv_rsp" :file "../files/common/hierarchy.vhd" :line 1954)
	       (:desc "                conv_rsp.mm2s_done       <= '0';" :col 16)
	       ("mm2s_done" :file "../files/common/hierarchy.vhd" :line 1954)
	       (:desc "                conv_rsp.mm2s_done       <= '0';" :col 25)
	       ("wr_burst_size_calc_start" :file "../files/common/hierarchy.vhd" :line 1955)
	       (:desc "                wr_burst_size_calc_start <= '0';" :col 16)
	       ("rd_burst_size_calc_start" :file "../files/common/hierarchy.vhd" :line 1956)
	       (:desc "                rd_burst_size_calc_start <= '0';" :col 16)
	       ("base_wr_addr" :file "../files/common/hierarchy.vhd" :line 1957)
	       (:desc "                base_wr_addr             <= (others => '0');" :col 16)
	       ("transaction_wr_size" :file "../files/common/hierarchy.vhd" :line 1958)
	       (:desc "                transaction_wr_size      <= (others => '0');" :col 16)
	       ("transaction_rd_size" :file "../files/common/hierarchy.vhd" :line 1959)
	       (:desc "                transaction_rd_size      <= (others => '0');" :col 16)
	       ("wr_burst_start" :file "../files/common/hierarchy.vhd" :line 1960)
	       (:desc "                wr_burst_start           <= '0';" :col 16)
	       ("write_start" :file "../files/common/hierarchy.vhd" :line 1961)
	       (:desc "                write_start              <= '0';" :col 16)
	       ("base_rd_addr" :file "../files/common/hierarchy.vhd" :line 1962)
	       (:desc "                base_rd_addr             <= (others => '0');" :col 16)
	       ("rd_burst_start" :file "../files/common/hierarchy.vhd" :line 1963)
	       (:desc "                rd_burst_start           <= '0';" :col 16)
	       ("read_start" :file "../files/common/hierarchy.vhd" :line 1964)
	       (:desc "                read_start               <= '0';" :col 16)
	       ("state" :file "../files/common/hierarchy.vhd" :line 1966)
	       (:desc "                case (state) is" :col 22)
	       ("IDLE" :file "../files/common/hierarchy.vhd" :line 1967)
	       (:desc "                    when IDLE =>" :col 25)
	       ("write_start" :file "../files/common/hierarchy.vhd" :line 1968)
	       (:desc "                        write_start        <= '0';" :col 24)
	       ("wr_burst_start" :file "../files/common/hierarchy.vhd" :line 1969)
	       (:desc "                        wr_burst_start     <= '0';" :col 24)
	       ("conv_rsp" :file "../files/common/hierarchy.vhd" :line 1970)
	       (:desc "                        conv_rsp.s2mm_done <= '0';" :col 24)
	       ("s2mm_done" :file "../files/common/hierarchy.vhd" :line 1970)
	       (:desc "                        conv_rsp.s2mm_done <= '0';" :col 33)
	       ("conv_rsp" :file "../files/common/hierarchy.vhd" :line 1971)
	       (:desc "                        conv_rsp.mm2s_done <= '0';" :col 24)
	       ("mm2s_done" :file "../files/common/hierarchy.vhd" :line 1971)
	       (:desc "                        conv_rsp.mm2s_done <= '0';" :col 33)
	       ("req_pulse" :file "../files/common/hierarchy.vhd" :line 1973)
	       (:desc "                        if (req_pulse = '1') then" :col 28)
	       ("conv_req" :file "../files/common/hierarchy.vhd" :line 1974)
	       (:desc "                            if (conv_req.op_type = S2MM) then" :col 32)
	       ("op_type" :file "../files/common/hierarchy.vhd" :line 1974)
	       (:desc "                            if (conv_req.op_type = S2MM) then" :col 41)
	       ("S2MM" :file "../files/common/hierarchy.vhd" :line 1974)
	       (:desc "                            if (conv_req.op_type = S2MM) then" :col 51)
	       ("state" :file "../files/common/hierarchy.vhd" :line 1975)
	       (:desc "                                state               <= WRITE_BURST_SIZE_CALC;" :col 32)
	       ("WRITE_BURST_SIZE_CALC" :file "../files/common/hierarchy.vhd" :line 1975)
	       (:desc "                                state               <= WRITE_BURST_SIZE_CALC;" :col 55)
	       ("base_wr_addr" :file "../files/common/hierarchy.vhd" :line 1976)
	       (:desc "                                base_wr_addr        <= conv_req.address;" :col 32)
	       ("conv_req" :file "../files/common/hierarchy.vhd" :line 1976)
	       (:desc "                                base_wr_addr        <= conv_req.address;" :col 55)
	       ("address" :file "../files/common/hierarchy.vhd" :line 1976)
	       (:desc "                                base_wr_addr        <= conv_req.address;" :col 64)
	       ("transaction_wr_size" :file "../files/common/hierarchy.vhd" :line 1977)
	       (:desc "                                transaction_wr_size <= std_logic_vector(conv_req.size);" :col 32)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1977)
	       (:desc "                                transaction_wr_size <= std_logic_vector(conv_req.size);" :col 55)
	       ("conv_req" :file "../files/common/hierarchy.vhd" :line 1977)
	       (:desc "                                transaction_wr_size <= std_logic_vector(conv_req.size);" :col 72)
	       ("size" :file "../files/common/hierarchy.vhd" :line 1977)
	       (:desc "                                transaction_wr_size <= std_logic_vector(conv_req.size);" :col 81)
	       ("state" :file "../files/common/hierarchy.vhd" :line 1979)
	       (:desc "                                state               <= READ_BURST_SIZE_CALC;" :col 32)
	       ("READ_BURST_SIZE_CALC" :file "../files/common/hierarchy.vhd" :line 1979)
	       (:desc "                                state               <= READ_BURST_SIZE_CALC;" :col 55)
	       ("base_rd_addr" :file "../files/common/hierarchy.vhd" :line 1980)
	       (:desc "                                base_rd_addr        <= conv_req.address;" :col 32)
	       ("conv_req" :file "../files/common/hierarchy.vhd" :line 1980)
	       (:desc "                                base_rd_addr        <= conv_req.address;" :col 55)
	       ("address" :file "../files/common/hierarchy.vhd" :line 1980)
	       (:desc "                                base_rd_addr        <= conv_req.address;" :col 64)
	       ("transaction_rd_size" :file "../files/common/hierarchy.vhd" :line 1981)
	       (:desc "                                transaction_rd_size <= std_logic_vector(conv_req.size);" :col 32)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 1981)
	       (:desc "                                transaction_rd_size <= std_logic_vector(conv_req.size);" :col 55)
	       ("conv_req" :file "../files/common/hierarchy.vhd" :line 1981)
	       (:desc "                                transaction_rd_size <= std_logic_vector(conv_req.size);" :col 72)
	       ("size" :file "../files/common/hierarchy.vhd" :line 1981)
	       (:desc "                                transaction_rd_size <= std_logic_vector(conv_req.size);" :col 81)
	       ("WRITE_BURST_SIZE_CALC" :file "../files/common/hierarchy.vhd" :line 1986)
	       (:desc "                    when WRITE_BURST_SIZE_CALC =>" :col 25)
	       ("wr_burst_size_calc_done" :file "../files/common/hierarchy.vhd" :line 1987)
	       (:desc "                        if (wr_burst_size_calc_done = '0' and wr_burst_size_calc_active = '0' and wr_burst_size_calc_start = '0') then" :col 28)
	       ("wr_burst_size_calc_active" :file "../files/common/hierarchy.vhd" :line 1987)
	       (:desc "                        if (wr_burst_size_calc_done = '0' and wr_burst_size_calc_active = '0' and wr_burst_size_calc_start = '0') then" :col 62)
	       ("wr_burst_size_calc_start" :file "../files/common/hierarchy.vhd" :line 1987)
	       (:desc "                        if (wr_burst_size_calc_done = '0' and wr_burst_size_calc_active = '0' and wr_burst_size_calc_start = '0') then" :col 98)
	       ("wr_burst_size_calc_start" :file "../files/common/hierarchy.vhd" :line 1988)
	       (:desc "                            wr_burst_size_calc_start <= '1';" :col 28)
	       ("wr_burst_size_calc_start" :file "../files/common/hierarchy.vhd" :line 1990)
	       (:desc "                            wr_burst_size_calc_start <= '0';" :col 28)
	       ("wr_burst_size_calc_done" :file "../files/common/hierarchy.vhd" :line 1992)
	       (:desc "                        if (wr_burst_size_calc_done = '1')then" :col 28)
	       ("state" :file "../files/common/hierarchy.vhd" :line 1993)
	       (:desc "                            state <= WRITE_INITIATE;" :col 28)
	       ("WRITE_INITIATE" :file "../files/common/hierarchy.vhd" :line 1993)
	       (:desc "                            state <= WRITE_INITIATE;" :col 37)
	       ("WRITE_INITIATE" :file "../files/common/hierarchy.vhd" :line 1997)
	       (:desc "                    when WRITE_INITIATE =>" :col 25)
	       ("wr_burst_start_done" :file "../files/common/hierarchy.vhd" :line 1998)
	       (:desc "                        if (wr_burst_start_done = '0' and wr_burst_start_active = '0' and wr_burst_start = '0') then" :col 28)
	       ("wr_burst_start_active" :file "../files/common/hierarchy.vhd" :line 1998)
	       (:desc "                        if (wr_burst_start_done = '0' and wr_burst_start_active = '0' and wr_burst_start = '0') then" :col 58)
	       ("wr_burst_start" :file "../files/common/hierarchy.vhd" :line 1998)
	       (:desc "                        if (wr_burst_start_done = '0' and wr_burst_start_active = '0' and wr_burst_start = '0') then" :col 90)
	       ("wr_burst_start" :file "../files/common/hierarchy.vhd" :line 1999)
	       (:desc "                            wr_burst_start <= '1';" :col 28)
	       ("wr_burst_start" :file "../files/common/hierarchy.vhd" :line 2001)
	       (:desc "                            wr_burst_start <= '0';" :col 28)
	       ("wr_burst_start_done" :file "../files/common/hierarchy.vhd" :line 2004)
	       (:desc "                        if (wr_burst_start_done = '1') then" :col 28)
	       ("state" :file "../files/common/hierarchy.vhd" :line 2005)
	       (:desc "                            state <= WRITING_TO_MEM;" :col 28)
	       ("WRITING_TO_MEM" :file "../files/common/hierarchy.vhd" :line 2005)
	       (:desc "                            state <= WRITING_TO_MEM;" :col 37)
	       ("WRITING_TO_MEM" :file "../files/common/hierarchy.vhd" :line 2009)
	       (:desc "                    when WRITING_TO_MEM =>" :col 25)
	       ("write_done" :file "../files/common/hierarchy.vhd" :line 2010)
	       (:desc "                        if (write_done = '0') then" :col 28)
	       ("write_start" :file "../files/common/hierarchy.vhd" :line 2011)
	       (:desc "                            write_start <= '1';" :col 28)
	       ("write_start" :file "../files/common/hierarchy.vhd" :line 2013)
	       (:desc "                            write_start <= '0';" :col 28)
	       ("write_done" :file "../files/common/hierarchy.vhd" :line 2016)
	       (:desc "                        if (write_done = '1') then" :col 28)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 2017)
	       (:desc "                            if (unsigned(transaction_wr_counter) >= unsigned(transaction_wr_size)) then" :col 68)
	       ("transaction_wr_counter" :file "../files/common/hierarchy.vhd" :line 2017)
	       (:desc "                            if (unsigned(transaction_wr_counter) >= unsigned(transaction_wr_size)) then" :col 41)
	       ("transaction_wr_size" :file "../files/common/hierarchy.vhd" :line 2017)
	       (:desc "                            if (unsigned(transaction_wr_counter) >= unsigned(transaction_wr_size)) then" :col 77)
	       ("conv_rsp" :file "../files/common/hierarchy.vhd" :line 2018)
	       (:desc "                                conv_rsp.s2mm_done <= '1';" :col 32)
	       ("s2mm_done" :file "../files/common/hierarchy.vhd" :line 2018)
	       (:desc "                                conv_rsp.s2mm_done <= '1';" :col 41)
	       ("state" :file "../files/common/hierarchy.vhd" :line 2019)
	       (:desc "                                state              <= IDLE;" :col 32)
	       ("IDLE" :file "../files/common/hierarchy.vhd" :line 2019)
	       (:desc "                                state              <= IDLE;" :col 54)
	       ("state" :file "../files/common/hierarchy.vhd" :line 2021)
	       (:desc "                                state              <= WRITE_BURST_SIZE_CALC;" :col 32)
	       ("WRITE_BURST_SIZE_CALC" :file "../files/common/hierarchy.vhd" :line 2021)
	       (:desc "                                state              <= WRITE_BURST_SIZE_CALC;" :col 54)
	       ("conv_rsp" :file "../files/common/hierarchy.vhd" :line 2022)
	       (:desc "                                conv_rsp.s2mm_done <= '0';" :col 32)
	       ("s2mm_done" :file "../files/common/hierarchy.vhd" :line 2022)
	       (:desc "                                conv_rsp.s2mm_done <= '0';" :col 41)
	       ("conv_rsp" :file "../files/common/hierarchy.vhd" :line 2025)
	       (:desc "                            conv_rsp.s2mm_done <= '0';" :col 28)
	       ("s2mm_done" :file "../files/common/hierarchy.vhd" :line 2025)
	       (:desc "                            conv_rsp.s2mm_done <= '0';" :col 37)
	       ("READ_BURST_SIZE_CALC" :file "../files/common/hierarchy.vhd" :line 2029)
	       (:desc "                    when READ_BURST_SIZE_CALC =>" :col 25)
	       ("rd_burst_size_calc_done" :file "../files/common/hierarchy.vhd" :line 2030)
	       (:desc "                        if (rd_burst_size_calc_done = '0' and rd_burst_size_calc_active = '0' and rd_burst_size_calc_start = '0') then" :col 28)
	       ("rd_burst_size_calc_active" :file "../files/common/hierarchy.vhd" :line 2030)
	       (:desc "                        if (rd_burst_size_calc_done = '0' and rd_burst_size_calc_active = '0' and rd_burst_size_calc_start = '0') then" :col 62)
	       ("rd_burst_size_calc_start" :file "../files/common/hierarchy.vhd" :line 2030)
	       (:desc "                        if (rd_burst_size_calc_done = '0' and rd_burst_size_calc_active = '0' and rd_burst_size_calc_start = '0') then" :col 98)
	       ("rd_burst_size_calc_start" :file "../files/common/hierarchy.vhd" :line 2031)
	       (:desc "                            rd_burst_size_calc_start <= '1';" :col 28)
	       ("rd_burst_size_calc_start" :file "../files/common/hierarchy.vhd" :line 2033)
	       (:desc "                            rd_burst_size_calc_start <= '0';" :col 28)
	       ("rd_burst_size_calc_done" :file "../files/common/hierarchy.vhd" :line 2036)
	       (:desc "                        if (rd_burst_size_calc_done = '1')then" :col 28)
	       ("state" :file "../files/common/hierarchy.vhd" :line 2037)
	       (:desc "                            state <= READ_INITIATE;" :col 28)
	       ("READ_INITIATE" :file "../files/common/hierarchy.vhd" :line 2037)
	       (:desc "                            state <= READ_INITIATE;" :col 37)
	       ("READ_INITIATE" :file "../files/common/hierarchy.vhd" :line 2041)
	       (:desc "                    when READ_INITIATE =>" :col 25)
	       ("rd_burst_start_done" :file "../files/common/hierarchy.vhd" :line 2042)
	       (:desc "                        if (rd_burst_start_done = '0' and rd_burst_start_active = '0' and rd_burst_start = '0') then" :col 28)
	       ("rd_burst_start_active" :file "../files/common/hierarchy.vhd" :line 2042)
	       (:desc "                        if (rd_burst_start_done = '0' and rd_burst_start_active = '0' and rd_burst_start = '0') then" :col 58)
	       ("rd_burst_start" :file "../files/common/hierarchy.vhd" :line 2042)
	       (:desc "                        if (rd_burst_start_done = '0' and rd_burst_start_active = '0' and rd_burst_start = '0') then" :col 90)
	       ("rd_burst_start" :file "../files/common/hierarchy.vhd" :line 2043)
	       (:desc "                            rd_burst_start <= '1';" :col 28)
	       ("rd_burst_start" :file "../files/common/hierarchy.vhd" :line 2045)
	       (:desc "                            rd_burst_start <= '0';" :col 28)
	       ("rd_burst_start_done" :file "../files/common/hierarchy.vhd" :line 2048)
	       (:desc "                        if (rd_burst_start_done = '1') then" :col 28)
	       ("state" :file "../files/common/hierarchy.vhd" :line 2049)
	       (:desc "                            state <= READING_FROM_MEM;" :col 28)
	       ("READING_FROM_MEM" :file "../files/common/hierarchy.vhd" :line 2049)
	       (:desc "                            state <= READING_FROM_MEM;" :col 37)
	       ("READING_FROM_MEM" :file "../files/common/hierarchy.vhd" :line 2053)
	       (:desc "                    when READING_FROM_MEM =>" :col 25)
	       ("read_done" :file "../files/common/hierarchy.vhd" :line 2054)
	       (:desc "                        if (read_done = '0') then" :col 28)
	       ("read_start" :file "../files/common/hierarchy.vhd" :line 2055)
	       (:desc "                            read_start <= '1';" :col 28)
	       ("read_start" :file "../files/common/hierarchy.vhd" :line 2057)
	       (:desc "                            read_start <= '0';" :col 28)
	       ("read_done" :file "../files/common/hierarchy.vhd" :line 2060)
	       (:desc "                        if (read_done = '1') then" :col 28)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 2061)
	       (:desc "                            if (unsigned(transaction_rd_counter) >= unsigned(transaction_rd_size)) then" :col 68)
	       ("transaction_rd_counter" :file "../files/common/hierarchy.vhd" :line 2061)
	       (:desc "                            if (unsigned(transaction_rd_counter) >= unsigned(transaction_rd_size)) then" :col 41)
	       ("transaction_rd_size" :file "../files/common/hierarchy.vhd" :line 2061)
	       (:desc "                            if (unsigned(transaction_rd_counter) >= unsigned(transaction_rd_size)) then" :col 77)
	       ("conv_rsp" :file "../files/common/hierarchy.vhd" :line 2062)
	       (:desc "                                conv_rsp.mm2s_done <= '1';" :col 32)
	       ("mm2s_done" :file "../files/common/hierarchy.vhd" :line 2062)
	       (:desc "                                conv_rsp.mm2s_done <= '1';" :col 41)
	       ("state" :file "../files/common/hierarchy.vhd" :line 2063)
	       (:desc "                                state              <= IDLE;" :col 32)
	       ("IDLE" :file "../files/common/hierarchy.vhd" :line 2063)
	       (:desc "                                state              <= IDLE;" :col 54)
	       ("state" :file "../files/common/hierarchy.vhd" :line 2065)
	       (:desc "                                state <= READ_BURST_SIZE_CALC;" :col 32)
	       ("READ_BURST_SIZE_CALC" :file "../files/common/hierarchy.vhd" :line 2065)
	       (:desc "                                state <= READ_BURST_SIZE_CALC;" :col 41)
	       ("conv_rsp" :file "../files/common/hierarchy.vhd" :line 2068)
	       (:desc "                            conv_rsp.mm2s_done <= '0';" :col 28)
	       ("mm2s_done" :file "../files/common/hierarchy.vhd" :line 2068)
	       (:desc "                            conv_rsp.mm2s_done <= '0';" :col 37)
	       ("fsm_proc" :file "../files/common/hierarchy.vhd" :line 2074)
	       (:desc "    end process fsm_proc;" :col 16)
	       ("read_burst_size_calc_proc" :file "../files/common/hierarchy.vhd" :line 2077)
	       (:desc "    read_burst_size_calc_proc : process (m_axi_aclk) is" :col 4)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2077)
	       (:desc "    read_burst_size_calc_proc : process (m_axi_aclk) is" :col 41)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 2079)
	       (:desc "        if (rising_edge(m_axi_aclk)) then" :col 12)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2079)
	       (:desc "        if (rising_edge(m_axi_aclk)) then" :col 24)
	       ("m_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 2080)
	       (:desc "            if (m_axi_aresetn = '0' or soft_reset = '1') then" :col 16)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 2080)
	       (:desc "            if (m_axi_aresetn = '0' or soft_reset = '1') then" :col 39)
	       ("rd_burst_size_calc_active" :file "../files/common/hierarchy.vhd" :line 2081)
	       (:desc "                rd_burst_size_calc_active <= '0';" :col 16)
	       ("rd_burst_size_calc_done" :file "../files/common/hierarchy.vhd" :line 2082)
	       (:desc "                rd_burst_size_calc_done   <= '0';" :col 16)
	       ("rd_burst_size" :file "../files/common/hierarchy.vhd" :line 2083)
	       (:desc "                rd_burst_size             <= (others => '0');" :col 16)
	       ("state" :file "../files/common/hierarchy.vhd" :line 2084)
	       (:desc "            elsif (state /= READ_BURST_SIZE_CALC) then" :col 19)
	       ("READ_BURST_SIZE_CALC" :file "../files/common/hierarchy.vhd" :line 2084)
	       (:desc "            elsif (state /= READ_BURST_SIZE_CALC) then" :col 28)
	       ("rd_burst_size_calc_active" :file "../files/common/hierarchy.vhd" :line 2085)
	       (:desc "                rd_burst_size_calc_active <= '0';" :col 16)
	       ("rd_burst_size_calc_done" :file "../files/common/hierarchy.vhd" :line 2086)
	       (:desc "                rd_burst_size_calc_done   <= '0';" :col 16)
	       ("rd_burst_size_calc_start" :file "../files/common/hierarchy.vhd" :line 2088)
	       (:desc "                if (rd_burst_size_calc_start = '1') then" :col 20)
	       ("rd_burst_size_calc_active" :file "../files/common/hierarchy.vhd" :line 2089)
	       (:desc "                    rd_burst_size_calc_active <= '1';" :col 20)
	       ("burst_rd_addr_end" :file "../files/common/hierarchy.vhd" :line 2090)
	       (:desc "                    burst_rd_addr_end         <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*to_unsigned(C_M_AXI_BURST_LEN, 8) + unsigned(burst_rd_addr));" :col 20)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2090)
	       (:desc "                    burst_rd_addr_end         <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*to_unsigned(C_M_AXI_BURST_LEN, 8) + unsigned(burst_rd_addr));" :col 49)
	       ("C_M_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 2090)
	       (:desc "                    burst_rd_addr_end         <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*to_unsigned(C_M_AXI_BURST_LEN, 8) + unsigned(burst_rd_addr));" :col 67)
	       ("to_unsigned" :file "../files/common/hierarchy.vhd" :line 2090)
	       (:desc "                    burst_rd_addr_end         <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*to_unsigned(C_M_AXI_BURST_LEN, 8) + unsigned(burst_rd_addr));" :col 89)
	       ("C_M_AXI_BURST_LEN" :file "../files/common/hierarchy.vhd" :line 2090)
	       (:desc "                    burst_rd_addr_end         <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*to_unsigned(C_M_AXI_BURST_LEN, 8) + unsigned(burst_rd_addr));" :col 101)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 2090)
	       (:desc "                    burst_rd_addr_end         <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*to_unsigned(C_M_AXI_BURST_LEN, 8) + unsigned(burst_rd_addr));" :col 125)
	       ("burst_rd_addr" :file "../files/common/hierarchy.vhd" :line 2090)
	       (:desc "                    burst_rd_addr_end         <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*to_unsigned(C_M_AXI_BURST_LEN, 8) + unsigned(burst_rd_addr));" :col 134)
	       ("rd_burst_size" :file "../files/common/hierarchy.vhd" :line 2091)
	       (:desc "                    rd_burst_size             <= std_logic_vector(to_unsigned(C_M_AXI_BURST_LEN, 8));" :col 20)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2091)
	       (:desc "                    rd_burst_size             <= std_logic_vector(to_unsigned(C_M_AXI_BURST_LEN, 8));" :col 49)
	       ("to_unsigned" :file "../files/common/hierarchy.vhd" :line 2091)
	       (:desc "                    rd_burst_size             <= std_logic_vector(to_unsigned(C_M_AXI_BURST_LEN, 8));" :col 66)
	       ("C_M_AXI_BURST_LEN" :file "../files/common/hierarchy.vhd" :line 2091)
	       (:desc "                    rd_burst_size             <= std_logic_vector(to_unsigned(C_M_AXI_BURST_LEN, 8));" :col 78)
	       ("rd_burst_size_calc_done" :file "../files/common/hierarchy.vhd" :line 2092)
	       (:desc "                    rd_burst_size_calc_done   <= '0';" :col 20)
	       ("rd_burst_size_calc_active" :file "../files/common/hierarchy.vhd" :line 2093)
	       (:desc "                elsif (rd_burst_size_calc_active = '1') then" :col 23)
	       ("burst_rd_addr_end" :file "../files/common/hierarchy.vhd" :line 2094)
	       (:desc "                    if ((burst_rd_addr_end(12) /= burst_rd_addr(12)) and" :col 25)
	       ("burst_rd_addr" :file "../files/common/hierarchy.vhd" :line 2094)
	       (:desc "                    if ((burst_rd_addr_end(12) /= burst_rd_addr(12)) and" :col 50)
	       ("burst_rd_addr_end" :file "../files/common/hierarchy.vhd" :line 2095)
	       (:desc "                        (burst_rd_addr_end(11 downto 0) /= std_logic_vector(to_unsigned(0, 12)))) then" :col 25)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2095)
	       (:desc "                        (burst_rd_addr_end(11 downto 0) /= std_logic_vector(to_unsigned(0, 12)))) then" :col 59)
	       ("to_unsigned" :file "../files/common/hierarchy.vhd" :line 2095)
	       (:desc "                        (burst_rd_addr_end(11 downto 0) /= std_logic_vector(to_unsigned(0, 12)))) then" :col 76)
	       ("rd_burst_size" :file "../files/common/hierarchy.vhd" :line 2096)
	       (:desc "                        rd_burst_size           <= (rd_burst_size srl 1);" :col 52)
	       ("burst_rd_addr_end" :file "../files/common/hierarchy.vhd" :line 2097)
	       (:desc "                        burst_rd_addr_end       <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*unsigned(rd_burst_size srl 1) + unsigned(burst_rd_addr));" :col 24)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2097)
	       (:desc "                        burst_rd_addr_end       <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*unsigned(rd_burst_size srl 1) + unsigned(burst_rd_addr));" :col 51)
	       ("C_M_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 2097)
	       (:desc "                        burst_rd_addr_end       <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*unsigned(rd_burst_size srl 1) + unsigned(burst_rd_addr));" :col 69)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 2097)
	       (:desc "                        burst_rd_addr_end       <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*unsigned(rd_burst_size srl 1) + unsigned(burst_rd_addr));" :col 123)
	       ("rd_burst_size" :file "../files/common/hierarchy.vhd" :line 2097)
	       (:desc "                        burst_rd_addr_end       <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*unsigned(rd_burst_size srl 1) + unsigned(burst_rd_addr));" :col 100)
	       ("burst_rd_addr" :file "../files/common/hierarchy.vhd" :line 2097)
	       (:desc "                        burst_rd_addr_end       <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*unsigned(rd_burst_size srl 1) + unsigned(burst_rd_addr));" :col 132)
	       ("rd_burst_size_calc_done" :file "../files/common/hierarchy.vhd" :line 2098)
	       (:desc "                        rd_burst_size_calc_done <= '0';" :col 24)
	       ("rd_burst_size_calc_active" :file "../files/common/hierarchy.vhd" :line 2100)
	       (:desc "                        rd_burst_size_calc_active <= '0';" :col 24)
	       ("rd_burst_size_calc_done" :file "../files/common/hierarchy.vhd" :line 2101)
	       (:desc "                        rd_burst_size_calc_done   <= '1';" :col 24)
	       ("rd_burst_size_calc_active" :file "../files/common/hierarchy.vhd" :line 2104)
	       (:desc "                    rd_burst_size_calc_active <= '0';" :col 20)
	       ("rd_burst_size_calc_done" :file "../files/common/hierarchy.vhd" :line 2105)
	       (:desc "                    rd_burst_size_calc_done   <= '0';" :col 20)
	       ("read_burst_size_calc_proc" :file "../files/common/hierarchy.vhd" :line 2109)
	       (:desc "    end process read_burst_size_calc_proc;" :col 16)
	       ("araddr_proc" :file "../files/common/hierarchy.vhd" :line 2113)
	       (:desc "    araddr_proc : process (m_axi_aclk) is" :col 4)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2113)
	       (:desc "    araddr_proc : process (m_axi_aclk) is" :col 27)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 2115)
	       (:desc "        if (rising_edge(m_axi_aclk)) then" :col 12)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2115)
	       (:desc "        if (rising_edge(m_axi_aclk)) then" :col 24)
	       ("m_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 2116)
	       (:desc "            if (m_axi_aresetn = '0' or soft_reset = '1') then" :col 16)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 2116)
	       (:desc "            if (m_axi_aresetn = '0' or soft_reset = '1') then" :col 39)
	       ("burst_rd_addr" :file "../files/common/hierarchy.vhd" :line 2117)
	       (:desc "                burst_rd_addr <= (others => '0');" :col 16)
	       ("state" :file "../files/common/hierarchy.vhd" :line 2118)
	       (:desc "            elsif (state = IDLE and req_pulse = '1' and conv_req.op_type = MM2S) then" :col 19)
	       ("IDLE" :file "../files/common/hierarchy.vhd" :line 2118)
	       (:desc "            elsif (state = IDLE and req_pulse = '1' and conv_req.op_type = MM2S) then" :col 27)
	       ("req_pulse" :file "../files/common/hierarchy.vhd" :line 2118)
	       (:desc "            elsif (state = IDLE and req_pulse = '1' and conv_req.op_type = MM2S) then" :col 36)
	       ("conv_req" :file "../files/common/hierarchy.vhd" :line 2118)
	       (:desc "            elsif (state = IDLE and req_pulse = '1' and conv_req.op_type = MM2S) then" :col 56)
	       ("op_type" :file "../files/common/hierarchy.vhd" :line 2118)
	       (:desc "            elsif (state = IDLE and req_pulse = '1' and conv_req.op_type = MM2S) then" :col 65)
	       ("MM2S" :file "../files/common/hierarchy.vhd" :line 2118)
	       (:desc "            elsif (state = IDLE and req_pulse = '1' and conv_req.op_type = MM2S) then" :col 75)
	       ("burst_rd_addr" :file "../files/common/hierarchy.vhd" :line 2119)
	       (:desc "                burst_rd_addr <= conv_req.address;" :col 16)
	       ("conv_req" :file "../files/common/hierarchy.vhd" :line 2119)
	       (:desc "                burst_rd_addr <= conv_req.address;" :col 33)
	       ("address" :file "../files/common/hierarchy.vhd" :line 2119)
	       (:desc "                burst_rd_addr <= conv_req.address;" :col 42)
	       ("read_done" :file "../files/common/hierarchy.vhd" :line 2120)
	       (:desc "            elsif (read_done = '1' and state = READING_FROM_MEM) then" :col 19)
	       ("state" :file "../files/common/hierarchy.vhd" :line 2120)
	       (:desc "            elsif (read_done = '1' and state = READING_FROM_MEM) then" :col 39)
	       ("READING_FROM_MEM" :file "../files/common/hierarchy.vhd" :line 2120)
	       (:desc "            elsif (read_done = '1' and state = READING_FROM_MEM) then" :col 47)
	       ("burst_rd_addr" :file "../files/common/hierarchy.vhd" :line 2121)
	       (:desc "                burst_rd_addr <= std_logic_vector(unsigned(burst_rd_addr) + unsigned(rd_burst_size)*(C_M_AXI_DATA_WIDTH/8));" :col 59)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2121)
	       (:desc "                burst_rd_addr <= std_logic_vector(unsigned(burst_rd_addr) + unsigned(rd_burst_size)*(C_M_AXI_DATA_WIDTH/8));" :col 33)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 2121)
	       (:desc "                burst_rd_addr <= std_logic_vector(unsigned(burst_rd_addr) + unsigned(rd_burst_size)*(C_M_AXI_DATA_WIDTH/8));" :col 76)
	       ("rd_burst_size" :file "../files/common/hierarchy.vhd" :line 2121)
	       (:desc "                burst_rd_addr <= std_logic_vector(unsigned(burst_rd_addr) + unsigned(rd_burst_size)*(C_M_AXI_DATA_WIDTH/8));" :col 85)
	       ("C_M_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 2121)
	       (:desc "                burst_rd_addr <= std_logic_vector(unsigned(burst_rd_addr) + unsigned(rd_burst_size)*(C_M_AXI_DATA_WIDTH/8));" :col 101)
	       ("araddr_proc" :file "../files/common/hierarchy.vhd" :line 2124)
	       (:desc "    end process araddr_proc;" :col 16)
	       ("arvalid_proc" :file "../files/common/hierarchy.vhd" :line 2127)
	       (:desc "    arvalid_proc : process (m_axi_aclk) is" :col 4)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2127)
	       (:desc "    arvalid_proc : process (m_axi_aclk) is" :col 28)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 2129)
	       (:desc "        if (rising_edge(m_axi_aclk)) then" :col 12)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2129)
	       (:desc "        if (rising_edge(m_axi_aclk)) then" :col 24)
	       ("m_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 2130)
	       (:desc "            if (m_axi_aresetn = '0' or state /= READ_INITIATE or soft_reset = '1') then" :col 16)
	       ("state" :file "../files/common/hierarchy.vhd" :line 2130)
	       (:desc "            if (m_axi_aresetn = '0' or state /= READ_INITIATE or soft_reset = '1') then" :col 39)
	       ("READ_INITIATE" :file "../files/common/hierarchy.vhd" :line 2130)
	       (:desc "            if (m_axi_aresetn = '0' or state /= READ_INITIATE or soft_reset = '1') then" :col 48)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 2130)
	       (:desc "            if (m_axi_aresetn = '0' or state /= READ_INITIATE or soft_reset = '1') then" :col 65)
	       ("rd_burst_start_done" :file "../files/common/hierarchy.vhd" :line 2131)
	       (:desc "                rd_burst_start_done   <= '0';" :col 16)
	       ("rd_burst_start_active" :file "../files/common/hierarchy.vhd" :line 2132)
	       (:desc "                rd_burst_start_active <= '0';" :col 16)
	       ("axi_arvalid" :file "../files/common/hierarchy.vhd" :line 2133)
	       (:desc "                axi_arvalid           <= '0';" :col 16)
	       ("rd_burst_start" :file "../files/common/hierarchy.vhd" :line 2135)
	       (:desc "                if (rd_burst_start = '1') then" :col 20)
	       ("rd_burst_start_active" :file "../files/common/hierarchy.vhd" :line 2136)
	       (:desc "                    rd_burst_start_active <= '1';" :col 20)
	       ("rd_burst_start_active" :file "../files/common/hierarchy.vhd" :line 2138)
	       (:desc "                if (rd_burst_start_active = '1') then" :col 20)
	       ("axi_arvalid" :file "../files/common/hierarchy.vhd" :line 2139)
	       (:desc "                    axi_arvalid <= '1';" :col 20)
	       ("m_axi_arready" :file "../files/common/hierarchy.vhd" :line 2140)
	       (:desc "                    if (m_axi_arready = '1') then" :col 24)
	       ("rd_burst_start_active" :file "../files/common/hierarchy.vhd" :line 2141)
	       (:desc "                        rd_burst_start_active <= '0';" :col 24)
	       ("rd_burst_start_done" :file "../files/common/hierarchy.vhd" :line 2142)
	       (:desc "                        rd_burst_start_done   <= '1';" :col 24)
	       ("rd_burst_start_done" :file "../files/common/hierarchy.vhd" :line 2145)
	       (:desc "                if (rd_burst_start_done = '1') then" :col 20)
	       ("axi_arvalid" :file "../files/common/hierarchy.vhd" :line 2146)
	       (:desc "                    axi_arvalid <= '0';" :col 20)
	       ("arvalid_proc" :file "../files/common/hierarchy.vhd" :line 2150)
	       (:desc "    end process arvalid_proc;" :col 16)
	       ("arlen_proc" :file "../files/common/hierarchy.vhd" :line 2153)
	       (:desc "    arlen_proc : process (m_axi_aclk) is" :col 4)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2153)
	       (:desc "    arlen_proc : process (m_axi_aclk) is" :col 26)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 2155)
	       (:desc "        if (rising_edge(m_axi_aclk)) then" :col 12)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2155)
	       (:desc "        if (rising_edge(m_axi_aclk)) then" :col 24)
	       ("m_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 2156)
	       (:desc "            if (m_axi_aresetn = '0' or soft_reset = '1') then" :col 16)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 2156)
	       (:desc "            if (m_axi_aresetn = '0' or soft_reset = '1') then" :col 39)
	       ("axi_arlen" :file "../files/common/hierarchy.vhd" :line 2157)
	       (:desc "                axi_arlen <= (others => '0');" :col 16)
	       ("rd_burst_start" :file "../files/common/hierarchy.vhd" :line 2158)
	       (:desc "            elsif (rd_burst_start = '1') then" :col 19)
	       ("axi_arlen" :file "../files/common/hierarchy.vhd" :line 2159)
	       (:desc "                axi_arlen <= rd_burst_size;" :col 16)
	       ("rd_burst_size" :file "../files/common/hierarchy.vhd" :line 2159)
	       (:desc "                axi_arlen <= rd_burst_size;" :col 29)
	       ("arlen_proc" :file "../files/common/hierarchy.vhd" :line 2162)
	       (:desc "    end process arlen_proc;" :col 16)
	       ("rdata_counter_proc" :file "../files/common/hierarchy.vhd" :line 2165)
	       (:desc "    rdata_counter_proc : process (m_axi_aclk) is" :col 4)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2165)
	       (:desc "    rdata_counter_proc : process (m_axi_aclk) is" :col 34)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 2167)
	       (:desc "        if (rising_edge(m_axi_aclk)) then" :col 12)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2167)
	       (:desc "        if (rising_edge(m_axi_aclk)) then" :col 24)
	       ("m_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 2168)
	       (:desc "            if (m_axi_aresetn = '0' or state /= READING_FROM_MEM or soft_reset = '1') then" :col 16)
	       ("state" :file "../files/common/hierarchy.vhd" :line 2168)
	       (:desc "            if (m_axi_aresetn = '0' or state /= READING_FROM_MEM or soft_reset = '1') then" :col 39)
	       ("READING_FROM_MEM" :file "../files/common/hierarchy.vhd" :line 2168)
	       (:desc "            if (m_axi_aresetn = '0' or state /= READING_FROM_MEM or soft_reset = '1') then" :col 48)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 2168)
	       (:desc "            if (m_axi_aresetn = '0' or state /= READING_FROM_MEM or soft_reset = '1') then" :col 68)
	       ("burst_read_counter" :file "../files/common/hierarchy.vhd" :line 2169)
	       (:desc "                burst_read_counter <= (others => '0');" :col 16)
	       ("axi_rready" :file "../files/common/hierarchy.vhd" :line 2170)
	       (:desc "            elsif (axi_rready = '1' and m_axi_rvalid = '1') then" :col 19)
	       ("m_axi_rvalid" :file "../files/common/hierarchy.vhd" :line 2170)
	       (:desc "            elsif (axi_rready = '1' and m_axi_rvalid = '1') then" :col 40)
	       ("burst_read_counter" :file "../files/common/hierarchy.vhd" :line 2171)
	       (:desc "                burst_read_counter <= std_logic_vector(unsigned(burst_read_counter) + 1);" :col 64)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2171)
	       (:desc "                burst_read_counter <= std_logic_vector(unsigned(burst_read_counter) + 1);" :col 38)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 2171)
	       (:desc "                burst_read_counter <= std_logic_vector(unsigned(burst_read_counter) + 1);" :col 55)
	       ("rdata_counter_proc" :file "../files/common/hierarchy.vhd" :line 2174)
	       (:desc "    end process rdata_counter_proc;" :col 16)
	       ("rdata_total_counter_proc" :file "../files/common/hierarchy.vhd" :line 2177)
	       (:desc "    rdata_total_counter_proc : process (m_axi_aclk) is" :col 4)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2177)
	       (:desc "    rdata_total_counter_proc : process (m_axi_aclk) is" :col 40)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 2179)
	       (:desc "        if (rising_edge(m_axi_aclk)) then" :col 12)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2179)
	       (:desc "        if (rising_edge(m_axi_aclk)) then" :col 24)
	       ("m_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 2180)
	       (:desc "            if (m_axi_aresetn = '0' or soft_reset = '1') then" :col 16)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 2180)
	       (:desc "            if (m_axi_aresetn = '0' or soft_reset = '1') then" :col 39)
	       ("transaction_rd_counter" :file "../files/common/hierarchy.vhd" :line 2181)
	       (:desc "                transaction_rd_counter <= (others => '0');" :col 16)
	       ("m_axi_rvalid" :file "../files/common/hierarchy.vhd" :line 2183)
	       (:desc "                if (m_axi_rvalid = '1' and axi_rready = '1') then" :col 20)
	       ("axi_rready" :file "../files/common/hierarchy.vhd" :line 2183)
	       (:desc "                if (m_axi_rvalid = '1' and axi_rready = '1') then" :col 43)
	       ("transaction_rd_counter" :file "../files/common/hierarchy.vhd" :line 2184)
	       (:desc "                    transaction_rd_counter <= std_logic_vector(unsigned(transaction_rd_counter) + 1);" :col 72)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2184)
	       (:desc "                    transaction_rd_counter <= std_logic_vector(unsigned(transaction_rd_counter) + 1);" :col 46)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 2184)
	       (:desc "                    transaction_rd_counter <= std_logic_vector(unsigned(transaction_rd_counter) + 1);" :col 63)
	       ("state" :file "../files/common/hierarchy.vhd" :line 2187)
	       (:desc "                if (state = IDLE) then" :col 20)
	       ("IDLE" :file "../files/common/hierarchy.vhd" :line 2187)
	       (:desc "                if (state = IDLE) then" :col 28)
	       ("transaction_rd_counter" :file "../files/common/hierarchy.vhd" :line 2188)
	       (:desc "                    transaction_rd_counter <= (others => '0');" :col 20)
	       ("rdata_total_counter_proc" :file "../files/common/hierarchy.vhd" :line 2192)
	       (:desc "    end process rdata_total_counter_proc;" :col 16)
	       ("r_done_proc" :file "../files/common/hierarchy.vhd" :line 2195)
	       (:desc "    r_done_proc : process (m_axi_aclk) is" :col 4)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2195)
	       (:desc "    r_done_proc : process (m_axi_aclk) is" :col 27)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 2197)
	       (:desc "        if (rising_edge(m_axi_aclk)) then" :col 12)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2197)
	       (:desc "        if (rising_edge(m_axi_aclk)) then" :col 24)
	       ("m_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 2198)
	       (:desc "            if (m_axi_aresetn = '0' or state /= READING_FROM_MEM or soft_reset = '1') then" :col 16)
	       ("state" :file "../files/common/hierarchy.vhd" :line 2198)
	       (:desc "            if (m_axi_aresetn = '0' or state /= READING_FROM_MEM or soft_reset = '1') then" :col 39)
	       ("READING_FROM_MEM" :file "../files/common/hierarchy.vhd" :line 2198)
	       (:desc "            if (m_axi_aresetn = '0' or state /= READING_FROM_MEM or soft_reset = '1') then" :col 48)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 2198)
	       (:desc "            if (m_axi_aresetn = '0' or state /= READING_FROM_MEM or soft_reset = '1') then" :col 68)
	       ("read_done" :file "../files/common/hierarchy.vhd" :line 2199)
	       (:desc "                read_done <= '0';" :col 16)
	       ("burst_read_counter" :file "../files/common/hierarchy.vhd" :line 2200)
	       (:desc "            elsif (burst_read_counter = std_logic_vector(unsigned(rd_burst_size)-1) and m_axi_rvalid = '1' and axi_rready = '1') then" :col 19)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2200)
	       (:desc "            elsif (burst_read_counter = std_logic_vector(unsigned(rd_burst_size)-1) and m_axi_rvalid = '1' and axi_rready = '1') then" :col 40)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 2200)
	       (:desc "            elsif (burst_read_counter = std_logic_vector(unsigned(rd_burst_size)-1) and m_axi_rvalid = '1' and axi_rready = '1') then" :col 57)
	       ("rd_burst_size" :file "../files/common/hierarchy.vhd" :line 2200)
	       (:desc "            elsif (burst_read_counter = std_logic_vector(unsigned(rd_burst_size)-1) and m_axi_rvalid = '1' and axi_rready = '1') then" :col 66)
	       ("m_axi_rvalid" :file "../files/common/hierarchy.vhd" :line 2200)
	       (:desc "            elsif (burst_read_counter = std_logic_vector(unsigned(rd_burst_size)-1) and m_axi_rvalid = '1' and axi_rready = '1') then" :col 88)
	       ("axi_rready" :file "../files/common/hierarchy.vhd" :line 2200)
	       (:desc "            elsif (burst_read_counter = std_logic_vector(unsigned(rd_burst_size)-1) and m_axi_rvalid = '1' and axi_rready = '1') then" :col 111)
	       ("read_done" :file "../files/common/hierarchy.vhd" :line 2201)
	       (:desc "                read_done <= '1';" :col 16)
	       ("r_done_proc" :file "../files/common/hierarchy.vhd" :line 2204)
	       (:desc "    end process r_done_proc;" :col 16)
	       ("write_burst_size_calc_proc" :file "../files/common/hierarchy.vhd" :line 2207)
	       (:desc "    write_burst_size_calc_proc : process (m_axi_aclk) is" :col 4)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2207)
	       (:desc "    write_burst_size_calc_proc : process (m_axi_aclk) is" :col 42)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 2209)
	       (:desc "        if (rising_edge(m_axi_aclk)) then" :col 12)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2209)
	       (:desc "        if (rising_edge(m_axi_aclk)) then" :col 24)
	       ("m_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 2210)
	       (:desc "            if (m_axi_aresetn = '0' or soft_reset = '1') then" :col 16)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 2210)
	       (:desc "            if (m_axi_aresetn = '0' or soft_reset = '1') then" :col 39)
	       ("wr_burst_size_calc_active" :file "../files/common/hierarchy.vhd" :line 2211)
	       (:desc "                wr_burst_size_calc_active <= '0';" :col 16)
	       ("wr_burst_size_calc_done" :file "../files/common/hierarchy.vhd" :line 2212)
	       (:desc "                wr_burst_size_calc_done   <= '0';" :col 16)
	       ("wr_burst_size" :file "../files/common/hierarchy.vhd" :line 2213)
	       (:desc "                wr_burst_size             <= (others => '0');" :col 16)
	       ("wr_short_burst_4kb" :file "../files/common/hierarchy.vhd" :line 2214)
	       (:desc "                wr_short_burst_4kb        <= '0';" :col 16)
	       ("state" :file "../files/common/hierarchy.vhd" :line 2215)
	       (:desc "            elsif (state = IDLE) then" :col 19)
	       ("IDLE" :file "../files/common/hierarchy.vhd" :line 2215)
	       (:desc "            elsif (state = IDLE) then" :col 27)
	       ("wr_short_burst_4kb" :file "../files/common/hierarchy.vhd" :line 2216)
	       (:desc "                wr_short_burst_4kb <= '0';" :col 16)
	       ("state" :file "../files/common/hierarchy.vhd" :line 2217)
	       (:desc "            elsif (state /= WRITE_BURST_SIZE_CALC) then" :col 19)
	       ("WRITE_BURST_SIZE_CALC" :file "../files/common/hierarchy.vhd" :line 2217)
	       (:desc "            elsif (state /= WRITE_BURST_SIZE_CALC) then" :col 28)
	       ("wr_burst_size_calc_active" :file "../files/common/hierarchy.vhd" :line 2218)
	       (:desc "                wr_burst_size_calc_active <= '0';" :col 16)
	       ("wr_burst_size_calc_done" :file "../files/common/hierarchy.vhd" :line 2219)
	       (:desc "                wr_burst_size_calc_done   <= '0';" :col 16)
	       ("wr_burst_size_calc_start" :file "../files/common/hierarchy.vhd" :line 2221)
	       (:desc "                if (wr_burst_size_calc_start = '1') then" :col 20)
	       ("wr_burst_size_calc_active" :file "../files/common/hierarchy.vhd" :line 2222)
	       (:desc "                    wr_burst_size_calc_active <= '1';" :col 20)
	       ("wr_burst_size_calc_done" :file "../files/common/hierarchy.vhd" :line 2223)
	       (:desc "                    wr_burst_size_calc_done   <= '0';" :col 20)
	       ("burst_wr_addr_end" :file "../files/common/hierarchy.vhd" :line 2224)
	       (:desc "                    burst_wr_addr_end         <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*to_unsigned(C_M_AXI_BURST_LEN, 8) + unsigned(burst_wr_addr));" :col 20)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2224)
	       (:desc "                    burst_wr_addr_end         <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*to_unsigned(C_M_AXI_BURST_LEN, 8) + unsigned(burst_wr_addr));" :col 49)
	       ("C_M_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 2224)
	       (:desc "                    burst_wr_addr_end         <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*to_unsigned(C_M_AXI_BURST_LEN, 8) + unsigned(burst_wr_addr));" :col 67)
	       ("to_unsigned" :file "../files/common/hierarchy.vhd" :line 2224)
	       (:desc "                    burst_wr_addr_end         <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*to_unsigned(C_M_AXI_BURST_LEN, 8) + unsigned(burst_wr_addr));" :col 89)
	       ("C_M_AXI_BURST_LEN" :file "../files/common/hierarchy.vhd" :line 2224)
	       (:desc "                    burst_wr_addr_end         <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*to_unsigned(C_M_AXI_BURST_LEN, 8) + unsigned(burst_wr_addr));" :col 101)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 2224)
	       (:desc "                    burst_wr_addr_end         <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*to_unsigned(C_M_AXI_BURST_LEN, 8) + unsigned(burst_wr_addr));" :col 125)
	       ("burst_wr_addr" :file "../files/common/hierarchy.vhd" :line 2224)
	       (:desc "                    burst_wr_addr_end         <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*to_unsigned(C_M_AXI_BURST_LEN, 8) + unsigned(burst_wr_addr));" :col 134)
	       ("wr_burst_size" :file "../files/common/hierarchy.vhd" :line 2225)
	       (:desc "                    wr_burst_size             <= std_logic_vector (to_unsigned(C_M_AXI_BURST_LEN, 8));" :col 20)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2225)
	       (:desc "                    wr_burst_size             <= std_logic_vector (to_unsigned(C_M_AXI_BURST_LEN, 8));" :col 49)
	       ("to_unsigned" :file "../files/common/hierarchy.vhd" :line 2225)
	       (:desc "                    wr_burst_size             <= std_logic_vector (to_unsigned(C_M_AXI_BURST_LEN, 8));" :col 67)
	       ("C_M_AXI_BURST_LEN" :file "../files/common/hierarchy.vhd" :line 2225)
	       (:desc "                    wr_burst_size             <= std_logic_vector (to_unsigned(C_M_AXI_BURST_LEN, 8));" :col 79)
	       ("wr_short_burst_4kb" :file "../files/common/hierarchy.vhd" :line 2226)
	       (:desc "                    wr_short_burst_4kb        <= '0';" :col 20)
	       ("wr_burst_size_calc_active" :file "../files/common/hierarchy.vhd" :line 2227)
	       (:desc "                elsif (wr_burst_size_calc_active = '1') then" :col 23)
	       ("burst_wr_addr_end" :file "../files/common/hierarchy.vhd" :line 2228)
	       (:desc "                    if (burst_wr_addr_end(12) /= burst_wr_addr(12) and" :col 24)
	       ("burst_wr_addr" :file "../files/common/hierarchy.vhd" :line 2228)
	       (:desc "                    if (burst_wr_addr_end(12) /= burst_wr_addr(12) and" :col 49)
	       ("burst_wr_addr_end" :file "../files/common/hierarchy.vhd" :line 2229)
	       (:desc "                        (burst_wr_addr_end(11 downto 0) /= std_logic_vector(to_unsigned(0, 12)))) then" :col 25)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2229)
	       (:desc "                        (burst_wr_addr_end(11 downto 0) /= std_logic_vector(to_unsigned(0, 12)))) then" :col 59)
	       ("to_unsigned" :file "../files/common/hierarchy.vhd" :line 2229)
	       (:desc "                        (burst_wr_addr_end(11 downto 0) /= std_logic_vector(to_unsigned(0, 12)))) then" :col 76)
	       ("wr_short_burst_4kb" :file "../files/common/hierarchy.vhd" :line 2230)
	       (:desc "                        wr_short_burst_4kb      <= '1';" :col 24)
	       ("wr_burst_size" :file "../files/common/hierarchy.vhd" :line 2231)
	       (:desc "                        wr_burst_size           <= (wr_burst_size srl 1);" :col 52)
	       ("burst_wr_addr_end" :file "../files/common/hierarchy.vhd" :line 2232)
	       (:desc "                        burst_wr_addr_end       <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*unsigned(wr_burst_size srl 1) + unsigned(burst_wr_addr));" :col 24)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2232)
	       (:desc "                        burst_wr_addr_end       <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*unsigned(wr_burst_size srl 1) + unsigned(burst_wr_addr));" :col 51)
	       ("C_M_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 2232)
	       (:desc "                        burst_wr_addr_end       <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*unsigned(wr_burst_size srl 1) + unsigned(burst_wr_addr));" :col 69)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 2232)
	       (:desc "                        burst_wr_addr_end       <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*unsigned(wr_burst_size srl 1) + unsigned(burst_wr_addr));" :col 123)
	       ("wr_burst_size" :file "../files/common/hierarchy.vhd" :line 2232)
	       (:desc "                        burst_wr_addr_end       <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*unsigned(wr_burst_size srl 1) + unsigned(burst_wr_addr));" :col 100)
	       ("burst_wr_addr" :file "../files/common/hierarchy.vhd" :line 2232)
	       (:desc "                        burst_wr_addr_end       <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*unsigned(wr_burst_size srl 1) + unsigned(burst_wr_addr));" :col 132)
	       ("wr_burst_size_calc_done" :file "../files/common/hierarchy.vhd" :line 2233)
	       (:desc "                        wr_burst_size_calc_done <= '0';" :col 24)
	       ("wr_burst_size_calc_active" :file "../files/common/hierarchy.vhd" :line 2235)
	       (:desc "                        wr_burst_size_calc_active <= '0';" :col 24)
	       ("wr_burst_size_calc_done" :file "../files/common/hierarchy.vhd" :line 2236)
	       (:desc "                        wr_burst_size_calc_done   <= '1';" :col 24)
	       ("write_burst_size_calc_proc" :file "../files/common/hierarchy.vhd" :line 2241)
	       (:desc "    end process write_burst_size_calc_proc;" :col 16)
	       ("awaddr_proc" :file "../files/common/hierarchy.vhd" :line 2244)
	       (:desc "    awaddr_proc : process (m_axi_aclk) is" :col 4)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2244)
	       (:desc "    awaddr_proc : process (m_axi_aclk) is" :col 27)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 2246)
	       (:desc "        if (rising_edge(m_axi_aclk)) then" :col 12)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2246)
	       (:desc "        if (rising_edge(m_axi_aclk)) then" :col 24)
	       ("m_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 2247)
	       (:desc "            if (m_axi_aresetn = '0' or soft_reset = '1') then" :col 16)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 2247)
	       (:desc "            if (m_axi_aresetn = '0' or soft_reset = '1') then" :col 39)
	       ("burst_wr_addr" :file "../files/common/hierarchy.vhd" :line 2248)
	       (:desc "                burst_wr_addr <= (others => '0');" :col 16)
	       ("state" :file "../files/common/hierarchy.vhd" :line 2249)
	       (:desc "            elsif (state = IDLE and req_pulse = '1' and conv_req.op_type = S2MM) then" :col 19)
	       ("IDLE" :file "../files/common/hierarchy.vhd" :line 2249)
	       (:desc "            elsif (state = IDLE and req_pulse = '1' and conv_req.op_type = S2MM) then" :col 27)
	       ("req_pulse" :file "../files/common/hierarchy.vhd" :line 2249)
	       (:desc "            elsif (state = IDLE and req_pulse = '1' and conv_req.op_type = S2MM) then" :col 36)
	       ("conv_req" :file "../files/common/hierarchy.vhd" :line 2249)
	       (:desc "            elsif (state = IDLE and req_pulse = '1' and conv_req.op_type = S2MM) then" :col 56)
	       ("op_type" :file "../files/common/hierarchy.vhd" :line 2249)
	       (:desc "            elsif (state = IDLE and req_pulse = '1' and conv_req.op_type = S2MM) then" :col 65)
	       ("S2MM" :file "../files/common/hierarchy.vhd" :line 2249)
	       (:desc "            elsif (state = IDLE and req_pulse = '1' and conv_req.op_type = S2MM) then" :col 75)
	       ("burst_wr_addr" :file "../files/common/hierarchy.vhd" :line 2250)
	       (:desc "                burst_wr_addr <= conv_req.address;" :col 16)
	       ("conv_req" :file "../files/common/hierarchy.vhd" :line 2250)
	       (:desc "                burst_wr_addr <= conv_req.address;" :col 33)
	       ("address" :file "../files/common/hierarchy.vhd" :line 2250)
	       (:desc "                burst_wr_addr <= conv_req.address;" :col 42)
	       ("write_done" :file "../files/common/hierarchy.vhd" :line 2251)
	       (:desc "            elsif (write_done = '1' and state = WRITING_TO_MEM) then" :col 19)
	       ("state" :file "../files/common/hierarchy.vhd" :line 2251)
	       (:desc "            elsif (write_done = '1' and state = WRITING_TO_MEM) then" :col 40)
	       ("WRITING_TO_MEM" :file "../files/common/hierarchy.vhd" :line 2251)
	       (:desc "            elsif (write_done = '1' and state = WRITING_TO_MEM) then" :col 48)
	       ("burst_wr_addr" :file "../files/common/hierarchy.vhd" :line 2252)
	       (:desc "                burst_wr_addr <= std_logic_vector(unsigned(burst_wr_addr) + unsigned(wr_burst_size)*(C_M_AXI_DATA_WIDTH/8));" :col 59)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2252)
	       (:desc "                burst_wr_addr <= std_logic_vector(unsigned(burst_wr_addr) + unsigned(wr_burst_size)*(C_M_AXI_DATA_WIDTH/8));" :col 33)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 2252)
	       (:desc "                burst_wr_addr <= std_logic_vector(unsigned(burst_wr_addr) + unsigned(wr_burst_size)*(C_M_AXI_DATA_WIDTH/8));" :col 76)
	       ("wr_burst_size" :file "../files/common/hierarchy.vhd" :line 2252)
	       (:desc "                burst_wr_addr <= std_logic_vector(unsigned(burst_wr_addr) + unsigned(wr_burst_size)*(C_M_AXI_DATA_WIDTH/8));" :col 85)
	       ("C_M_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 2252)
	       (:desc "                burst_wr_addr <= std_logic_vector(unsigned(burst_wr_addr) + unsigned(wr_burst_size)*(C_M_AXI_DATA_WIDTH/8));" :col 101)
	       ("awaddr_proc" :file "../files/common/hierarchy.vhd" :line 2255)
	       (:desc "    end process awaddr_proc;" :col 16)
	       ("strobe_burst_proc" :file "../files/common/hierarchy.vhd" :line 2258)
	       (:desc "    strobe_burst_proc : process (m_axi_aclk) is" :col 4)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2258)
	       (:desc "    strobe_burst_proc : process (m_axi_aclk) is" :col 33)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 2260)
	       (:desc "        if (rising_edge(m_axi_aclk)) then" :col 12)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2260)
	       (:desc "        if (rising_edge(m_axi_aclk)) then" :col 24)
	       ("m_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 2261)
	       (:desc "            if (m_axi_aresetn = '0' or soft_reset = '1') then" :col 16)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 2261)
	       (:desc "            if (m_axi_aresetn = '0' or soft_reset = '1') then" :col 39)
	       ("strobe_burst" :file "../files/common/hierarchy.vhd" :line 2262)
	       (:desc "                strobe_burst <= '0';" :col 16)
	       ("strobe_len" :file "../files/common/hierarchy.vhd" :line 2263)
	       (:desc "                strobe_len   <= (others => '0');" :col 16)
	       ("state" :file "../files/common/hierarchy.vhd" :line 2264)
	       (:desc "            elsif (state = IDLE) then" :col 19)
	       ("IDLE" :file "../files/common/hierarchy.vhd" :line 2264)
	       (:desc "            elsif (state = IDLE) then" :col 27)
	       ("strobe_burst" :file "../files/common/hierarchy.vhd" :line 2265)
	       (:desc "                strobe_burst <= '0';" :col 16)
	       ("strobe_len" :file "../files/common/hierarchy.vhd" :line 2266)
	       (:desc "                strobe_len   <= (others => '0');" :col 16)
	       ("state" :file "../files/common/hierarchy.vhd" :line 2267)
	       (:desc "            elsif (state = WRITE_BURST_SIZE_CALC) then" :col 19)
	       ("WRITE_BURST_SIZE_CALC" :file "../files/common/hierarchy.vhd" :line 2267)
	       (:desc "            elsif (state = WRITE_BURST_SIZE_CALC) then" :col 27)
	       ("wr_burst_size_calc_start" :file "../files/common/hierarchy.vhd" :line 2268)
	       (:desc "                if (wr_burst_size_calc_start = '1') then" :col 20)
	       ("strobe_burst" :file "../files/common/hierarchy.vhd" :line 2269)
	       (:desc "                    strobe_burst <= '0';" :col 20)
	       ("strobe_len" :file "../files/common/hierarchy.vhd" :line 2270)
	       (:desc "                    strobe_len   <= (others => '0');" :col 20)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 2272)
	       (:desc "                    if ((unsigned(transaction_wr_counter) + unsigned(wr_burst_size)) > unsigned(transaction_wr_size)) then" :col 87)
	       ("transaction_wr_counter" :file "../files/common/hierarchy.vhd" :line 2272)
	       (:desc "                    if ((unsigned(transaction_wr_counter) + unsigned(wr_burst_size)) > unsigned(transaction_wr_size)) then" :col 34)
	       ("wr_burst_size" :file "../files/common/hierarchy.vhd" :line 2272)
	       (:desc "                    if ((unsigned(transaction_wr_counter) + unsigned(wr_burst_size)) > unsigned(transaction_wr_size)) then" :col 69)
	       ("transaction_wr_size" :file "../files/common/hierarchy.vhd" :line 2272)
	       (:desc "                    if ((unsigned(transaction_wr_counter) + unsigned(wr_burst_size)) > unsigned(transaction_wr_size)) then" :col 96)
	       ("strobe_burst" :file "../files/common/hierarchy.vhd" :line 2273)
	       (:desc "                        strobe_burst <= '1';" :col 24)
	       ("strobe_len" :file "../files/common/hierarchy.vhd" :line 2274)
	       (:desc "                        strobe_len   <= std_logic_vector(resize((resize(unsigned(transaction_wr_size), 11)-unsigned(transaction_wr_counter)), 8));" :col 24)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2274)
	       (:desc "                        strobe_len   <= std_logic_vector(resize((resize(unsigned(transaction_wr_size), 11)-unsigned(transaction_wr_counter)), 8));" :col 40)
	       ("resize" :file "../files/common/hierarchy.vhd" :line 2274)
	       (:desc "                        strobe_len   <= std_logic_vector(resize((resize(unsigned(transaction_wr_size), 11)-unsigned(transaction_wr_counter)), 8));" :col 65)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 2274)
	       (:desc "                        strobe_len   <= std_logic_vector(resize((resize(unsigned(transaction_wr_size), 11)-unsigned(transaction_wr_counter)), 8));" :col 107)
	       ("transaction_wr_size" :file "../files/common/hierarchy.vhd" :line 2274)
	       (:desc "                        strobe_len   <= std_logic_vector(resize((resize(unsigned(transaction_wr_size), 11)-unsigned(transaction_wr_counter)), 8));" :col 81)
	       ("transaction_wr_counter" :file "../files/common/hierarchy.vhd" :line 2274)
	       (:desc "                        strobe_len   <= std_logic_vector(resize((resize(unsigned(transaction_wr_size), 11)-unsigned(transaction_wr_counter)), 8));" :col 116)
	       ("strobe_burst" :file "../files/common/hierarchy.vhd" :line 2276)
	       (:desc "                        strobe_burst <= '0';" :col 24)
	       ("strobe_len" :file "../files/common/hierarchy.vhd" :line 2277)
	       (:desc "                        strobe_len   <= (others => '0');" :col 24)
	       ("strobe_burst_proc" :file "../files/common/hierarchy.vhd" :line 2282)
	       (:desc "    end process strobe_burst_proc;" :col 16)
	       ("awlen_proc" :file "../files/common/hierarchy.vhd" :line 2285)
	       (:desc "    awlen_proc : process (m_axi_aclk) is" :col 4)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2285)
	       (:desc "    awlen_proc : process (m_axi_aclk) is" :col 26)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 2287)
	       (:desc "        if (rising_edge(m_axi_aclk)) then" :col 12)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2287)
	       (:desc "        if (rising_edge(m_axi_aclk)) then" :col 24)
	       ("m_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 2288)
	       (:desc "            if (m_axi_aresetn = '0' or soft_reset = '1') then" :col 16)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 2288)
	       (:desc "            if (m_axi_aresetn = '0' or soft_reset = '1') then" :col 39)
	       ("axi_awlen" :file "../files/common/hierarchy.vhd" :line 2289)
	       (:desc "                axi_awlen <= (others => '0');" :col 16)
	       ("wr_burst_start" :file "../files/common/hierarchy.vhd" :line 2290)
	       (:desc "            elsif (wr_burst_start = '1') then" :col 19)
	       ("axi_awlen" :file "../files/common/hierarchy.vhd" :line 2291)
	       (:desc "                axi_awlen <= wr_burst_size;" :col 16)
	       ("wr_burst_size" :file "../files/common/hierarchy.vhd" :line 2291)
	       (:desc "                axi_awlen <= wr_burst_size;" :col 29)
	       ("awlen_proc" :file "../files/common/hierarchy.vhd" :line 2294)
	       (:desc "    end process awlen_proc;" :col 16)
	       ("awvalid_proc" :file "../files/common/hierarchy.vhd" :line 2297)
	       (:desc "    awvalid_proc : process (m_axi_aclk) is" :col 4)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2297)
	       (:desc "    awvalid_proc : process (m_axi_aclk) is" :col 28)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 2299)
	       (:desc "        if (rising_edge(m_axi_aclk)) then" :col 12)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2299)
	       (:desc "        if (rising_edge(m_axi_aclk)) then" :col 24)
	       ("m_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 2300)
	       (:desc "            if (m_axi_aresetn = '0' or soft_reset = '1' or state /= WRITE_INITIATE) then" :col 16)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 2300)
	       (:desc "            if (m_axi_aresetn = '0' or soft_reset = '1' or state /= WRITE_INITIATE) then" :col 39)
	       ("state" :file "../files/common/hierarchy.vhd" :line 2300)
	       (:desc "            if (m_axi_aresetn = '0' or soft_reset = '1' or state /= WRITE_INITIATE) then" :col 59)
	       ("WRITE_INITIATE" :file "../files/common/hierarchy.vhd" :line 2300)
	       (:desc "            if (m_axi_aresetn = '0' or soft_reset = '1' or state /= WRITE_INITIATE) then" :col 68)
	       ("wr_burst_start_done" :file "../files/common/hierarchy.vhd" :line 2301)
	       (:desc "                wr_burst_start_done   <= '0';" :col 16)
	       ("wr_burst_start_active" :file "../files/common/hierarchy.vhd" :line 2302)
	       (:desc "                wr_burst_start_active <= '0';" :col 16)
	       ("axi_awvalid" :file "../files/common/hierarchy.vhd" :line 2303)
	       (:desc "                axi_awvalid           <= '0';" :col 16)
	       ("wr_burst_start" :file "../files/common/hierarchy.vhd" :line 2305)
	       (:desc "                if (wr_burst_start = '1') then" :col 20)
	       ("wr_burst_start_active" :file "../files/common/hierarchy.vhd" :line 2306)
	       (:desc "                    wr_burst_start_active <= '1';" :col 20)
	       ("wr_burst_start_active" :file "../files/common/hierarchy.vhd" :line 2309)
	       (:desc "                if (wr_burst_start_active = '1') then" :col 20)
	       ("axi_awvalid" :file "../files/common/hierarchy.vhd" :line 2310)
	       (:desc "                    axi_awvalid <= '1';" :col 20)
	       ("m_axi_awready" :file "../files/common/hierarchy.vhd" :line 2311)
	       (:desc "                    if (m_axi_awready = '1') then" :col 24)
	       ("wr_burst_start_active" :file "../files/common/hierarchy.vhd" :line 2312)
	       (:desc "                        wr_burst_start_active <= '0';" :col 24)
	       ("wr_burst_start_done" :file "../files/common/hierarchy.vhd" :line 2313)
	       (:desc "                        wr_burst_start_done   <= '1';" :col 24)
	       ("wr_burst_start_done" :file "../files/common/hierarchy.vhd" :line 2317)
	       (:desc "                if (wr_burst_start_done = '1') then" :col 20)
	       ("axi_awvalid" :file "../files/common/hierarchy.vhd" :line 2318)
	       (:desc "                    axi_awvalid <= '0';" :col 20)
	       ("awvalid_proc" :file "../files/common/hierarchy.vhd" :line 2322)
	       (:desc "    end process awvalid_proc;" :col 16)
	       ("wdata_counter_proc" :file "../files/common/hierarchy.vhd" :line 2325)
	       (:desc "    wdata_counter_proc : process (m_axi_aclk) is" :col 4)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2325)
	       (:desc "    wdata_counter_proc : process (m_axi_aclk) is" :col 34)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 2327)
	       (:desc "        if (rising_edge(m_axi_aclk)) then" :col 12)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2327)
	       (:desc "        if (rising_edge(m_axi_aclk)) then" :col 24)
	       ("m_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 2328)
	       (:desc "            if (m_axi_aresetn = '0' or state /= WRITING_TO_MEM or soft_reset = '1') then" :col 16)
	       ("state" :file "../files/common/hierarchy.vhd" :line 2328)
	       (:desc "            if (m_axi_aresetn = '0' or state /= WRITING_TO_MEM or soft_reset = '1') then" :col 39)
	       ("WRITING_TO_MEM" :file "../files/common/hierarchy.vhd" :line 2328)
	       (:desc "            if (m_axi_aresetn = '0' or state /= WRITING_TO_MEM or soft_reset = '1') then" :col 48)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 2328)
	       (:desc "            if (m_axi_aresetn = '0' or state /= WRITING_TO_MEM or soft_reset = '1') then" :col 66)
	       ("burst_write_counter" :file "../files/common/hierarchy.vhd" :line 2329)
	       (:desc "                burst_write_counter <= (others => '0');" :col 16)
	       ("m_axi_wready" :file "../files/common/hierarchy.vhd" :line 2331)
	       (:desc "                if (m_axi_wready = '1' and axi_wvalid = '1') then" :col 20)
	       ("axi_wvalid" :file "../files/common/hierarchy.vhd" :line 2331)
	       (:desc "                if (m_axi_wready = '1' and axi_wvalid = '1') then" :col 43)
	       ("burst_write_counter" :file "../files/common/hierarchy.vhd" :line 2332)
	       (:desc "                    burst_write_counter <= std_logic_vector(unsigned(burst_write_counter) + 1);" :col 69)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2332)
	       (:desc "                    burst_write_counter <= std_logic_vector(unsigned(burst_write_counter) + 1);" :col 43)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 2332)
	       (:desc "                    burst_write_counter <= std_logic_vector(unsigned(burst_write_counter) + 1);" :col 60)
	       ("wdata_counter_proc" :file "../files/common/hierarchy.vhd" :line 2336)
	       (:desc "    end process wdata_counter_proc;" :col 16)
	       ("wdata_total_counter_proc" :file "../files/common/hierarchy.vhd" :line 2339)
	       (:desc "    wdata_total_counter_proc : process (m_axi_aclk) is" :col 4)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2339)
	       (:desc "    wdata_total_counter_proc : process (m_axi_aclk) is" :col 40)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 2341)
	       (:desc "        if (rising_edge(m_axi_aclk)) then" :col 12)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2341)
	       (:desc "        if (rising_edge(m_axi_aclk)) then" :col 24)
	       ("m_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 2342)
	       (:desc "            if (m_axi_aresetn = '0' or soft_reset = '1') then" :col 16)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 2342)
	       (:desc "            if (m_axi_aresetn = '0' or soft_reset = '1') then" :col 39)
	       ("transaction_wr_counter" :file "../files/common/hierarchy.vhd" :line 2343)
	       (:desc "                transaction_wr_counter <= (others => '0');" :col 16)
	       ("m_axi_wstrb" :file "../files/common/hierarchy.vhd" :line 2344)
	       (:desc "                m_axi_wstrb            <= (others => '0');" :col 16)
	       ("state" :file "../files/common/hierarchy.vhd" :line 2345)
	       (:desc "            elsif (state = IDLE) then" :col 19)
	       ("IDLE" :file "../files/common/hierarchy.vhd" :line 2345)
	       (:desc "            elsif (state = IDLE) then" :col 27)
	       ("transaction_wr_counter" :file "../files/common/hierarchy.vhd" :line 2346)
	       (:desc "                transaction_wr_counter <= (others => '0');" :col 16)
	       ("state" :file "../files/common/hierarchy.vhd" :line 2347)
	       (:desc "            elsif (state /= WRITING_TO_MEM) then" :col 19)
	       ("WRITING_TO_MEM" :file "../files/common/hierarchy.vhd" :line 2347)
	       (:desc "            elsif (state /= WRITING_TO_MEM) then" :col 28)
	       ("m_axi_wstrb" :file "../files/common/hierarchy.vhd" :line 2348)
	       (:desc "                m_axi_wstrb <= (others => '0');" :col 16)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 2350)
	       (:desc "                if (unsigned(transaction_wr_counter) < unsigned(transaction_wr_size)) then" :col 55)
	       ("transaction_wr_counter" :file "../files/common/hierarchy.vhd" :line 2350)
	       (:desc "                if (unsigned(transaction_wr_counter) < unsigned(transaction_wr_size)) then" :col 29)
	       ("transaction_wr_size" :file "../files/common/hierarchy.vhd" :line 2350)
	       (:desc "                if (unsigned(transaction_wr_counter) < unsigned(transaction_wr_size)) then" :col 64)
	       ("m_axi_wstrb" :file "../files/common/hierarchy.vhd" :line 2351)
	       (:desc "                    m_axi_wstrb <= (others => '1');" :col 20)
	       ("m_axi_wstrb" :file "../files/common/hierarchy.vhd" :line 2353)
	       (:desc "                    m_axi_wstrb <= (others => '0');" :col 20)
	       ("m_axi_wready" :file "../files/common/hierarchy.vhd" :line 2356)
	       (:desc "                if (m_axi_wready = '1' and axi_wvalid = '1') then" :col 20)
	       ("axi_wvalid" :file "../files/common/hierarchy.vhd" :line 2356)
	       (:desc "                if (m_axi_wready = '1' and axi_wvalid = '1') then" :col 43)
	       ("transaction_wr_counter" :file "../files/common/hierarchy.vhd" :line 2357)
	       (:desc "                    transaction_wr_counter <= std_logic_vector(unsigned(transaction_wr_counter) + 1);" :col 72)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2357)
	       (:desc "                    transaction_wr_counter <= std_logic_vector(unsigned(transaction_wr_counter) + 1);" :col 46)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 2357)
	       (:desc "                    transaction_wr_counter <= std_logic_vector(unsigned(transaction_wr_counter) + 1);" :col 63)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 2358)
	       (:desc "                    if ((unsigned(transaction_wr_counter) + 1) >= unsigned(transaction_wr_size)) then" :col 66)
	       ("transaction_wr_counter" :file "../files/common/hierarchy.vhd" :line 2358)
	       (:desc "                    if ((unsigned(transaction_wr_counter) + 1) >= unsigned(transaction_wr_size)) then" :col 34)
	       ("transaction_wr_size" :file "../files/common/hierarchy.vhd" :line 2358)
	       (:desc "                    if ((unsigned(transaction_wr_counter) + 1) >= unsigned(transaction_wr_size)) then" :col 75)
	       ("m_axi_wstrb" :file "../files/common/hierarchy.vhd" :line 2359)
	       (:desc "                        m_axi_wstrb <= (others => '0');" :col 24)
	       ("wdata_total_counter_proc" :file "../files/common/hierarchy.vhd" :line 2365)
	       (:desc "    end process wdata_total_counter_proc;" :col 16)
	       ("wlast_proc" :file "../files/common/hierarchy.vhd" :line 2368)
	       (:desc "    wlast_proc : process (m_axi_aclk) is" :col 4)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2368)
	       (:desc "    wlast_proc : process (m_axi_aclk) is" :col 26)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 2370)
	       (:desc "        if (rising_edge(m_axi_aclk)) then" :col 12)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2370)
	       (:desc "        if (rising_edge(m_axi_aclk)) then" :col 24)
	       ("m_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 2371)
	       (:desc "            if (m_axi_aresetn = '0' or state /= WRITING_TO_MEM or soft_reset = '1') then" :col 16)
	       ("state" :file "../files/common/hierarchy.vhd" :line 2371)
	       (:desc "            if (m_axi_aresetn = '0' or state /= WRITING_TO_MEM or soft_reset = '1') then" :col 39)
	       ("WRITING_TO_MEM" :file "../files/common/hierarchy.vhd" :line 2371)
	       (:desc "            if (m_axi_aresetn = '0' or state /= WRITING_TO_MEM or soft_reset = '1') then" :col 48)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 2371)
	       (:desc "            if (m_axi_aresetn = '0' or state /= WRITING_TO_MEM or soft_reset = '1') then" :col 66)
	       ("axi_wlast_i" :file "../files/common/hierarchy.vhd" :line 2372)
	       (:desc "                axi_wlast_i <= '0';" :col 16)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 2374)
	       (:desc "                if (unsigned(wr_burst_size) > 2) then" :col 20)
	       ("wr_burst_size" :file "../files/common/hierarchy.vhd" :line 2374)
	       (:desc "                if (unsigned(wr_burst_size) > 2) then" :col 29)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 2375)
	       (:desc "                    if ((unsigned(burst_write_counter) = unsigned(wr_burst_size)-2) and (axi_wvalid = '1') and (m_axi_wready = '1')) then" :col 57)
	       ("burst_write_counter" :file "../files/common/hierarchy.vhd" :line 2375)
	       (:desc "                    if ((unsigned(burst_write_counter) = unsigned(wr_burst_size)-2) and (axi_wvalid = '1') and (m_axi_wready = '1')) then" :col 34)
	       ("wr_burst_size" :file "../files/common/hierarchy.vhd" :line 2375)
	       (:desc "                    if ((unsigned(burst_write_counter) = unsigned(wr_burst_size)-2) and (axi_wvalid = '1') and (m_axi_wready = '1')) then" :col 66)
	       ("axi_wvalid" :file "../files/common/hierarchy.vhd" :line 2375)
	       (:desc "                    if ((unsigned(burst_write_counter) = unsigned(wr_burst_size)-2) and (axi_wvalid = '1') and (m_axi_wready = '1')) then" :col 89)
	       ("m_axi_wready" :file "../files/common/hierarchy.vhd" :line 2375)
	       (:desc "                    if ((unsigned(burst_write_counter) = unsigned(wr_burst_size)-2) and (axi_wvalid = '1') and (m_axi_wready = '1')) then" :col 112)
	       ("axi_wlast_i" :file "../files/common/hierarchy.vhd" :line 2376)
	       (:desc "                        axi_wlast_i <= '1';" :col 24)
	       ("axi_wlast_i" :file "../files/common/hierarchy.vhd" :line 2378)
	       (:desc "                        axi_wlast_i <= '0';" :col 24)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 2380)
	       (:desc "                elsif (unsigned(wr_burst_size) = 2) then" :col 23)
	       ("wr_burst_size" :file "../files/common/hierarchy.vhd" :line 2380)
	       (:desc "                elsif (unsigned(wr_burst_size) = 2) then" :col 32)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 2381)
	       (:desc "                    if ((unsigned(burst_write_counter) = unsigned(wr_burst_size)-2) and (axi_wvalid = '1') and (m_axi_wready = '1')) then" :col 57)
	       ("burst_write_counter" :file "../files/common/hierarchy.vhd" :line 2381)
	       (:desc "                    if ((unsigned(burst_write_counter) = unsigned(wr_burst_size)-2) and (axi_wvalid = '1') and (m_axi_wready = '1')) then" :col 34)
	       ("wr_burst_size" :file "../files/common/hierarchy.vhd" :line 2381)
	       (:desc "                    if ((unsigned(burst_write_counter) = unsigned(wr_burst_size)-2) and (axi_wvalid = '1') and (m_axi_wready = '1')) then" :col 66)
	       ("axi_wvalid" :file "../files/common/hierarchy.vhd" :line 2381)
	       (:desc "                    if ((unsigned(burst_write_counter) = unsigned(wr_burst_size)-2) and (axi_wvalid = '1') and (m_axi_wready = '1')) then" :col 89)
	       ("m_axi_wready" :file "../files/common/hierarchy.vhd" :line 2381)
	       (:desc "                    if ((unsigned(burst_write_counter) = unsigned(wr_burst_size)-2) and (axi_wvalid = '1') and (m_axi_wready = '1')) then" :col 112)
	       ("axi_wlast_i" :file "../files/common/hierarchy.vhd" :line 2382)
	       (:desc "                        axi_wlast_i <= '1';" :col 24)
	       ("axi_wlast_i" :file "../files/common/hierarchy.vhd" :line 2384)
	       (:desc "                        axi_wlast_i <= '0';" :col 24)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 2387)
	       (:desc "                    if ((unsigned(burst_write_counter) = unsigned(wr_burst_size)-1)) then" :col 57)
	       ("burst_write_counter" :file "../files/common/hierarchy.vhd" :line 2387)
	       (:desc "                    if ((unsigned(burst_write_counter) = unsigned(wr_burst_size)-1)) then" :col 34)
	       ("wr_burst_size" :file "../files/common/hierarchy.vhd" :line 2387)
	       (:desc "                    if ((unsigned(burst_write_counter) = unsigned(wr_burst_size)-1)) then" :col 66)
	       ("axi_wlast_i" :file "../files/common/hierarchy.vhd" :line 2388)
	       (:desc "                        axi_wlast_i <= '1';" :col 24)
	       ("axi_wlast_i" :file "../files/common/hierarchy.vhd" :line 2390)
	       (:desc "                        axi_wlast_i <= '0';" :col 24)
	       ("wlast_proc" :file "../files/common/hierarchy.vhd" :line 2395)
	       (:desc "    end process wlast_proc;" :col 16)
	       ("bready_proc" :file "../files/common/hierarchy.vhd" :line 2398)
	       (:desc "    bready_proc : process (m_axi_aclk) is" :col 4)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2398)
	       (:desc "    bready_proc : process (m_axi_aclk) is" :col 27)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 2400)
	       (:desc "        if (rising_edge(m_axi_aclk)) then" :col 12)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2400)
	       (:desc "        if (rising_edge(m_axi_aclk)) then" :col 24)
	       ("m_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 2401)
	       (:desc "            if (m_axi_aresetn = '0' or state /= WRITING_TO_MEM or soft_reset = '1') then" :col 16)
	       ("state" :file "../files/common/hierarchy.vhd" :line 2401)
	       (:desc "            if (m_axi_aresetn = '0' or state /= WRITING_TO_MEM or soft_reset = '1') then" :col 39)
	       ("WRITING_TO_MEM" :file "../files/common/hierarchy.vhd" :line 2401)
	       (:desc "            if (m_axi_aresetn = '0' or state /= WRITING_TO_MEM or soft_reset = '1') then" :col 48)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 2401)
	       (:desc "            if (m_axi_aresetn = '0' or state /= WRITING_TO_MEM or soft_reset = '1') then" :col 66)
	       ("axi_bready" :file "../files/common/hierarchy.vhd" :line 2402)
	       (:desc "                axi_bready <= '0';" :col 16)
	       ("write_done" :file "../files/common/hierarchy.vhd" :line 2403)
	       (:desc "                write_done <= '0';" :col 16)
	       ("m_axi_bvalid" :file "../files/common/hierarchy.vhd" :line 2405)
	       (:desc "                if (m_axi_bvalid = '1' and axi_bready = '0') then" :col 20)
	       ("axi_bready" :file "../files/common/hierarchy.vhd" :line 2405)
	       (:desc "                if (m_axi_bvalid = '1' and axi_bready = '0') then" :col 43)
	       ("axi_bready" :file "../files/common/hierarchy.vhd" :line 2406)
	       (:desc "                    axi_bready <= '1';" :col 20)
	       ("axi_bready" :file "../files/common/hierarchy.vhd" :line 2408)
	       (:desc "                    axi_bready <= axi_bready;" :col 34)
	       ("axi_bready" :file "../files/common/hierarchy.vhd" :line 2409)
	       (:desc "                    if (axi_bready = '1') then" :col 24)
	       ("axi_bready" :file "../files/common/hierarchy.vhd" :line 2410)
	       (:desc "                        axi_bready <= '0';" :col 24)
	       ("write_done" :file "../files/common/hierarchy.vhd" :line 2411)
	       (:desc "                        if (write_done = '1') then" :col 28)
	       ("write_done" :file "../files/common/hierarchy.vhd" :line 2412)
	       (:desc "                            write_done <= '0';" :col 28)
	       ("write_done" :file "../files/common/hierarchy.vhd" :line 2414)
	       (:desc "                            write_done <= '1';" :col 28)
	       ("bready_proc" :file "../files/common/hierarchy.vhd" :line 2420)
	       (:desc "    end process bready_proc;" :col 16)
	       ("request_edge_detection_proc" :file "../files/common/hierarchy.vhd" :line 2423)
	       (:desc "    request_edge_detection_proc : process (m_axi_aclk) is" :col 4)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2423)
	       (:desc "    request_edge_detection_proc : process (m_axi_aclk) is" :col 43)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 2425)
	       (:desc "        if (rising_edge(m_axi_aclk)) then" :col 12)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2425)
	       (:desc "        if (rising_edge(m_axi_aclk)) then" :col 24)
	       ("m_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 2426)
	       (:desc "            if (m_axi_aresetn = '0' or soft_reset = '1') then" :col 16)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 2426)
	       (:desc "            if (m_axi_aresetn = '0' or soft_reset = '1') then" :col 39)
	       ("req_dd" :file "../files/common/hierarchy.vhd" :line 2427)
	       (:desc "                req_dd <= '0';" :col 16)
	       ("req_d" :file "../files/common/hierarchy.vhd" :line 2428)
	       (:desc "                req_d  <= '0';" :col 16)
	       ("req_d" :file "../files/common/hierarchy.vhd" :line 2430)
	       (:desc "                req_d  <= conv_req.request;" :col 16)
	       ("conv_req" :file "../files/common/hierarchy.vhd" :line 2430)
	       (:desc "                req_d  <= conv_req.request;" :col 26)
	       ("request" :file "../files/common/hierarchy.vhd" :line 2430)
	       (:desc "                req_d  <= conv_req.request;" :col 35)
	       ("req_dd" :file "../files/common/hierarchy.vhd" :line 2431)
	       (:desc "                req_dd <= req_d;" :col 16)
	       ("req_d" :file "../files/common/hierarchy.vhd" :line 2431)
	       (:desc "                req_dd <= req_d;" :col 26)
	       ("request_edge_detection_proc" :file "../files/common/hierarchy.vhd" :line 2434)
	       (:desc "    end process request_edge_detection_proc;" :col 16)
	       ("pattern_cnt_proc" :file "../files/common/hierarchy.vhd" :line 2437)
	       (:desc "    pattern_cnt_proc : process (m_axi_aclk) is" :col 4)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2437)
	       (:desc "    pattern_cnt_proc : process (m_axi_aclk) is" :col 32)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 2439)
	       (:desc "        if (rising_edge(m_axi_aclk)) then" :col 12)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2439)
	       (:desc "        if (rising_edge(m_axi_aclk)) then" :col 24)
	       ("m_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 2440)
	       (:desc "            if (m_axi_aresetn = '0' or soft_reset = '1') then" :col 16)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 2440)
	       (:desc "            if (m_axi_aresetn = '0' or soft_reset = '1') then" :col 39)
	       ("pattern_finished_i" :file "../files/common/hierarchy.vhd" :line 2441)
	       (:desc "                pattern_finished_i <= '0';" :col 16)
	       ("pattern_cnt" :file "../files/common/hierarchy.vhd" :line 2442)
	       (:desc "                pattern_cnt        <= (others => '0');" :col 16)
	       ("m_axis_tready" :file "../files/common/hierarchy.vhd" :line 2444)
	       (:desc "                if (m_axis_tready = '1' and pattern_req = '1' and pattern_finished_i = '0') then" :col 20)
	       ("pattern_req" :file "../files/common/hierarchy.vhd" :line 2444)
	       (:desc "                if (m_axis_tready = '1' and pattern_req = '1' and pattern_finished_i = '0') then" :col 44)
	       ("pattern_finished_i" :file "../files/common/hierarchy.vhd" :line 2444)
	       (:desc "                if (m_axis_tready = '1' and pattern_req = '1' and pattern_finished_i = '0') then" :col 66)
	       ("pattern_cnt" :file "../files/common/hierarchy.vhd" :line 2445)
	       (:desc "                    if (pattern_cnt = pattern_len-1) then" :col 24)
	       ("pattern_len" :file "../files/common/hierarchy.vhd" :line 2445)
	       (:desc "                    if (pattern_cnt = pattern_len-1) then" :col 38)
	       ("pattern_finished_i" :file "../files/common/hierarchy.vhd" :line 2446)
	       (:desc "                        pattern_finished_i <= '1';" :col 24)
	       ("pattern_cnt" :file "../files/common/hierarchy.vhd" :line 2448)
	       (:desc "                        pattern_cnt <= pattern_cnt + 1;" :col 39)
	       ("pattern_req" :file "../files/common/hierarchy.vhd" :line 2452)
	       (:desc "                if (pattern_req = '0') then" :col 20)
	       ("pattern_finished_i" :file "../files/common/hierarchy.vhd" :line 2453)
	       (:desc "                    pattern_finished_i <= '0';" :col 20)
	       ("pattern_cnt" :file "../files/common/hierarchy.vhd" :line 2454)
	       (:desc "                    pattern_cnt        <= (others => '0');" :col 20)
	       ("pattern_cnt_proc" :file "../files/common/hierarchy.vhd" :line 2459)
	       (:desc "    end process pattern_cnt_proc;" :col 16)
	       ("RTL" :file "../files/common/hierarchy.vhd" :line 2462)
	       (:desc "end RTL;" :col 4)
	       ("ieee" :file "../files/common/hierarchy.vhd" :line 2486)
	       (:desc "library ieee;" :col 8)
	       ("ieee" :file "../files/common/hierarchy.vhd" :line 2487)
	       (:desc "use ieee.std_logic_1164.all;" :col 4)
	       ("std_logic_1164" :file "../files/common/hierarchy.vhd" :line 2487)
	       (:desc "use ieee.std_logic_1164.all;" :col 9)
	       ("ieee" :file "../files/common/hierarchy.vhd" :line 2488)
	       (:desc "use ieee.numeric_std.all;" :col 4)
	       ("numeric_std" :file "../files/common/hierarchy.vhd" :line 2488)
	       (:desc "use ieee.numeric_std.all;" :col 9)
	       ("xil_defaultlib" :file "../files/common/hierarchy.vhd" :line 2489)
	       (:desc "library xil_defaultlib;" :col 8)
	       ("axi_lite_regs" :file "../files/common/hierarchy.vhd" :line 2491)
	       (:desc "entity axi_lite_regs is" :col 7)
	       ("C_S_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 2493)
	       (:desc "        C_S_AXI_DATA_WIDTH : integer := 32;" :col 8)
	       ("integer" :file "../files/common/hierarchy.vhd" :line 2493)
	       (:desc "        C_S_AXI_DATA_WIDTH : integer := 32;" :col 29)
	       ("C_S_AXI_ADDR_WIDTH" :file "../files/common/hierarchy.vhd" :line 2494)
	       (:desc "        C_S_AXI_ADDR_WIDTH : integer := 7" :col 8)
	       ("integer" :file "../files/common/hierarchy.vhd" :line 2494)
	       (:desc "        C_S_AXI_ADDR_WIDTH : integer := 7" :col 29)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 2497)
	       (:desc "        soft_reset     : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2497)
	       (:desc "        soft_reset     : out std_logic;" :col 29)
	       ("system_enable" :file "../files/common/hierarchy.vhd" :line 2498)
	       (:desc "        system_enable  : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2498)
	       (:desc "        system_enable  : out std_logic;" :col 29)
	       ("system_running" :file "../files/common/hierarchy.vhd" :line 2499)
	       (:desc "        system_running : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2499)
	       (:desc "        system_running : in  std_logic;" :col 29)
	       ("conv_op_lch" :file "../files/common/hierarchy.vhd" :line 2501)
	       (:desc "        conv_op_lch : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2501)
	       (:desc "        conv_op_lch : out std_logic;" :col 26)
	       ("conv_op_rch" :file "../files/common/hierarchy.vhd" :line 2502)
	       (:desc "        conv_op_rch : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2502)
	       (:desc "        conv_op_rch : out std_logic;" :col 26)
	       ("read_size_l" :file "../files/common/hierarchy.vhd" :line 2503)
	       (:desc "        read_size_l : out unsigned(15 downto 0);" :col 8)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 2503)
	       (:desc "        read_size_l : out unsigned(15 downto 0);" :col 26)
	       ("read_size_r" :file "../files/common/hierarchy.vhd" :line 2504)
	       (:desc "        read_size_r : out unsigned(15 downto 0);" :col 8)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 2504)
	       (:desc "        read_size_r : out unsigned(15 downto 0);" :col 26)
	       ("write_request" :file "../files/common/hierarchy.vhd" :line 2507)
	       (:desc "        write_request : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2507)
	       (:desc "        write_request : out std_logic;" :col 28)
	       ("write_data" :file "../files/common/hierarchy.vhd" :line 2508)
	       (:desc "        write_data    : out std_logic_vector(31 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2508)
	       (:desc "        write_data    : out std_logic_vector(31 downto 0);" :col 28)
	       ("write_address" :file "../files/common/hierarchy.vhd" :line 2509)
	       (:desc "        write_address : out std_logic_vector(31 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2509)
	       (:desc "        write_address : out std_logic_vector(31 downto 0);" :col 28)
	       ("write_done" :file "../files/common/hierarchy.vhd" :line 2510)
	       (:desc "        write_done    : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2510)
	       (:desc "        write_done    : in  std_logic;" :col 28)
	       ("read_request" :file "../files/common/hierarchy.vhd" :line 2512)
	       (:desc "        read_request    : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2512)
	       (:desc "        read_request    : out std_logic;" :col 30)
	       ("read_address" :file "../files/common/hierarchy.vhd" :line 2513)
	       (:desc "        read_address    : out std_logic_vector(31 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2513)
	       (:desc "        read_address    : out std_logic_vector(31 downto 0);" :col 30)
	       ("read_data" :file "../files/common/hierarchy.vhd" :line 2514)
	       (:desc "        read_data       : in  std_logic_vector (31 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2514)
	       (:desc "        read_data       : in  std_logic_vector (31 downto 0);" :col 30)
	       ("read_data_valid" :file "../files/common/hierarchy.vhd" :line 2515)
	       (:desc "        read_data_valid : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2515)
	       (:desc "        read_data_valid : in  std_logic;" :col 30)
	       ("transaction_error" :file "../files/common/hierarchy.vhd" :line 2517)
	       (:desc "        transaction_error : in std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2517)
	       (:desc "        transaction_error : in std_logic;" :col 31)
	       ("count_lch" :file "../files/common/hierarchy.vhd" :line 2520)
	       (:desc "        count_lch         : in unsigned(31 downto 0);" :col 8)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 2520)
	       (:desc "        count_lch         : in unsigned(31 downto 0);" :col 31)
	       ("pattern_count_lch" :file "../files/common/hierarchy.vhd" :line 2521)
	       (:desc "        pattern_count_lch : in unsigned(31 downto 0);" :col 8)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 2521)
	       (:desc "        pattern_count_lch : in unsigned(31 downto 0);" :col 31)
	       ("count_rch" :file "../files/common/hierarchy.vhd" :line 2522)
	       (:desc "        count_rch         : in unsigned(31 downto 0);" :col 8)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 2522)
	       (:desc "        count_rch         : in unsigned(31 downto 0);" :col 31)
	       ("pattern_count_rch" :file "../files/common/hierarchy.vhd" :line 2523)
	       (:desc "        pattern_count_rch : in unsigned(31 downto 0);" :col 8)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 2523)
	       (:desc "        pattern_count_rch : in unsigned(31 downto 0);" :col 31)
	       ("bram_overflow_error" :file "../files/common/hierarchy.vhd" :line 2525)
	       (:desc "        bram_overflow_error       : in std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2525)
	       (:desc "        bram_overflow_error       : in std_logic;" :col 39)
	       ("out_reg_underflow_error_l" :file "../files/common/hierarchy.vhd" :line 2526)
	       (:desc "        out_reg_underflow_error_l : in std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2526)
	       (:desc "        out_reg_underflow_error_l : in std_logic;" :col 39)
	       ("out_reg_overflow_error_l" :file "../files/common/hierarchy.vhd" :line 2527)
	       (:desc "        out_reg_overflow_error_l  : in std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2527)
	       (:desc "        out_reg_overflow_error_l  : in std_logic;" :col 39)
	       ("out_reg_underflow_error_r" :file "../files/common/hierarchy.vhd" :line 2528)
	       (:desc "        out_reg_underflow_error_r : in std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2528)
	       (:desc "        out_reg_underflow_error_r : in std_logic;" :col 39)
	       ("out_reg_overflow_error_r" :file "../files/common/hierarchy.vhd" :line 2529)
	       (:desc "        out_reg_overflow_error_r  : in std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2529)
	       (:desc "        out_reg_overflow_error_r  : in std_logic;" :col 39)
	       ("s_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2532)
	       (:desc "        s_axi_aclk    : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2532)
	       (:desc "        s_axi_aclk    : in  std_logic;" :col 28)
	       ("s_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 2533)
	       (:desc "        s_axi_aresetn : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2533)
	       (:desc "        s_axi_aresetn : in  std_logic;" :col 28)
	       ("s_axi_awaddr" :file "../files/common/hierarchy.vhd" :line 2534)
	       (:desc "        s_axi_awaddr  : in  std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2534)
	       (:desc "        s_axi_awaddr  : in  std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);" :col 28)
	       ("C_S_AXI_ADDR_WIDTH" :file "../files/common/hierarchy.vhd" :line 2534)
	       (:desc "        s_axi_awaddr  : in  std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);" :col 45)
	       ("s_axi_awprot" :file "../files/common/hierarchy.vhd" :line 2535)
	       (:desc "        s_axi_awprot  : in  std_logic_vector(2 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2535)
	       (:desc "        s_axi_awprot  : in  std_logic_vector(2 downto 0);" :col 28)
	       ("s_axi_awvalid" :file "../files/common/hierarchy.vhd" :line 2536)
	       (:desc "        s_axi_awvalid : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2536)
	       (:desc "        s_axi_awvalid : in  std_logic;" :col 28)
	       ("s_axi_awready" :file "../files/common/hierarchy.vhd" :line 2537)
	       (:desc "        s_axi_awready : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2537)
	       (:desc "        s_axi_awready : out std_logic;" :col 28)
	       ("s_axi_wdata" :file "../files/common/hierarchy.vhd" :line 2538)
	       (:desc "        s_axi_wdata   : in  std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2538)
	       (:desc "        s_axi_wdata   : in  std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 28)
	       ("C_S_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 2538)
	       (:desc "        s_axi_wdata   : in  std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 45)
	       ("s_axi_wstrb" :file "../files/common/hierarchy.vhd" :line 2539)
	       (:desc "        s_axi_wstrb   : in  std_logic_vector((C_S_AXI_DATA_WIDTH/8)-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2539)
	       (:desc "        s_axi_wstrb   : in  std_logic_vector((C_S_AXI_DATA_WIDTH/8)-1 downto 0);" :col 28)
	       ("C_S_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 2539)
	       (:desc "        s_axi_wstrb   : in  std_logic_vector((C_S_AXI_DATA_WIDTH/8)-1 downto 0);" :col 46)
	       ("s_axi_wvalid" :file "../files/common/hierarchy.vhd" :line 2540)
	       (:desc "        s_axi_wvalid  : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2540)
	       (:desc "        s_axi_wvalid  : in  std_logic;" :col 28)
	       ("s_axi_wready" :file "../files/common/hierarchy.vhd" :line 2541)
	       (:desc "        s_axi_wready  : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2541)
	       (:desc "        s_axi_wready  : out std_logic;" :col 28)
	       ("s_axi_bresp" :file "../files/common/hierarchy.vhd" :line 2542)
	       (:desc "        s_axi_bresp   : out std_logic_vector(1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2542)
	       (:desc "        s_axi_bresp   : out std_logic_vector(1 downto 0);" :col 28)
	       ("s_axi_bvalid" :file "../files/common/hierarchy.vhd" :line 2543)
	       (:desc "        s_axi_bvalid  : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2543)
	       (:desc "        s_axi_bvalid  : out std_logic;" :col 28)
	       ("s_axi_bready" :file "../files/common/hierarchy.vhd" :line 2544)
	       (:desc "        s_axi_bready  : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2544)
	       (:desc "        s_axi_bready  : in  std_logic;" :col 28)
	       ("s_axi_araddr" :file "../files/common/hierarchy.vhd" :line 2545)
	       (:desc "        s_axi_araddr  : in  std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2545)
	       (:desc "        s_axi_araddr  : in  std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);" :col 28)
	       ("C_S_AXI_ADDR_WIDTH" :file "../files/common/hierarchy.vhd" :line 2545)
	       (:desc "        s_axi_araddr  : in  std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);" :col 45)
	       ("s_axi_arprot" :file "../files/common/hierarchy.vhd" :line 2546)
	       (:desc "        s_axi_arprot  : in  std_logic_vector(2 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2546)
	       (:desc "        s_axi_arprot  : in  std_logic_vector(2 downto 0);" :col 28)
	       ("s_axi_arvalid" :file "../files/common/hierarchy.vhd" :line 2547)
	       (:desc "        s_axi_arvalid : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2547)
	       (:desc "        s_axi_arvalid : in  std_logic;" :col 28)
	       ("s_axi_arready" :file "../files/common/hierarchy.vhd" :line 2548)
	       (:desc "        s_axi_arready : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2548)
	       (:desc "        s_axi_arready : out std_logic;" :col 28)
	       ("s_axi_rdata" :file "../files/common/hierarchy.vhd" :line 2549)
	       (:desc "        s_axi_rdata   : out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2549)
	       (:desc "        s_axi_rdata   : out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 28)
	       ("C_S_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 2549)
	       (:desc "        s_axi_rdata   : out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 45)
	       ("s_axi_rresp" :file "../files/common/hierarchy.vhd" :line 2550)
	       (:desc "        s_axi_rresp   : out std_logic_vector(1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2550)
	       (:desc "        s_axi_rresp   : out std_logic_vector(1 downto 0);" :col 28)
	       ("s_axi_rvalid" :file "../files/common/hierarchy.vhd" :line 2551)
	       (:desc "        s_axi_rvalid  : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2551)
	       (:desc "        s_axi_rvalid  : out std_logic;" :col 28)
	       ("s_axi_rready" :file "../files/common/hierarchy.vhd" :line 2552)
	       (:desc "        s_axi_rready  : in  std_logic" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2552)
	       (:desc "        s_axi_rready  : in  std_logic" :col 28)
	       ("axi_lite_regs" :file "../files/common/hierarchy.vhd" :line 2555)
	       (:desc "end axi_lite_regs;" :col 4)
	       ("RTL" :file "../files/common/hierarchy.vhd" :line 2558)
	       (:desc "architecture RTL of axi_lite_regs is" :col 13)
	       ("axi_lite_regs" :file "../files/common/hierarchy.vhd" :line 2558)
	       (:desc "architecture RTL of axi_lite_regs is" :col 20)
	       ("axi_awaddr" :file "../files/common/hierarchy.vhd" :line 2560)
	       (:desc "    signal axi_awaddr  : std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2560)
	       (:desc "    signal axi_awaddr  : std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);" :col 25)
	       ("C_S_AXI_ADDR_WIDTH" :file "../files/common/hierarchy.vhd" :line 2560)
	       (:desc "    signal axi_awaddr  : std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);" :col 42)
	       ("axi_awready" :file "../files/common/hierarchy.vhd" :line 2561)
	       (:desc "    signal axi_awready : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2561)
	       (:desc "    signal axi_awready : std_logic;" :col 25)
	       ("axi_wready" :file "../files/common/hierarchy.vhd" :line 2562)
	       (:desc "    signal axi_wready  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2562)
	       (:desc "    signal axi_wready  : std_logic;" :col 25)
	       ("axi_bresp" :file "../files/common/hierarchy.vhd" :line 2563)
	       (:desc "    signal axi_bresp   : std_logic_vector(1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2563)
	       (:desc "    signal axi_bresp   : std_logic_vector(1 downto 0);" :col 25)
	       ("axi_bvalid" :file "../files/common/hierarchy.vhd" :line 2564)
	       (:desc "    signal axi_bvalid  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2564)
	       (:desc "    signal axi_bvalid  : std_logic;" :col 25)
	       ("axi_araddr" :file "../files/common/hierarchy.vhd" :line 2565)
	       (:desc "    signal axi_araddr  : std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2565)
	       (:desc "    signal axi_araddr  : std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);" :col 25)
	       ("C_S_AXI_ADDR_WIDTH" :file "../files/common/hierarchy.vhd" :line 2565)
	       (:desc "    signal axi_araddr  : std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);" :col 42)
	       ("axi_arready" :file "../files/common/hierarchy.vhd" :line 2566)
	       (:desc "    signal axi_arready : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2566)
	       (:desc "    signal axi_arready : std_logic;" :col 25)
	       ("axi_rdata" :file "../files/common/hierarchy.vhd" :line 2567)
	       (:desc "    signal axi_rdata   : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2567)
	       (:desc "    signal axi_rdata   : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 25)
	       ("C_S_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 2567)
	       (:desc "    signal axi_rdata   : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 42)
	       ("axi_rresp" :file "../files/common/hierarchy.vhd" :line 2568)
	       (:desc "    signal axi_rresp   : std_logic_vector(1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2568)
	       (:desc "    signal axi_rresp   : std_logic_vector(1 downto 0);" :col 25)
	       ("axi_rvalid" :file "../files/common/hierarchy.vhd" :line 2569)
	       (:desc "    signal axi_rvalid  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2569)
	       (:desc "    signal axi_rvalid  : std_logic;" :col 25)
	       ("ADDR_LSB" :file "../files/common/hierarchy.vhd" :line 2571)
	       (:desc "    constant ADDR_LSB          : integer := (C_S_AXI_DATA_WIDTH/32)+ 1;" :col 13)
	       ("integer" :file "../files/common/hierarchy.vhd" :line 2571)
	       (:desc "    constant ADDR_LSB          : integer := (C_S_AXI_DATA_WIDTH/32)+ 1;" :col 33)
	       ("C_S_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 2571)
	       (:desc "    constant ADDR_LSB          : integer := (C_S_AXI_DATA_WIDTH/32)+ 1;" :col 45)
	       ("OPT_MEM_ADDR_BITS" :file "../files/common/hierarchy.vhd" :line 2572)
	       (:desc "    constant OPT_MEM_ADDR_BITS : integer := 4;" :col 13)
	       ("integer" :file "../files/common/hierarchy.vhd" :line 2572)
	       (:desc "    constant OPT_MEM_ADDR_BITS : integer := 4;" :col 33)
	       ("slv_reg_rden" :file "../files/common/hierarchy.vhd" :line 2574)
	       (:desc "    signal slv_reg_rden : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2574)
	       (:desc "    signal slv_reg_rden : std_logic;" :col 26)
	       ("slv_reg_wren" :file "../files/common/hierarchy.vhd" :line 2575)
	       (:desc "    signal slv_reg_wren : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2575)
	       (:desc "    signal slv_reg_wren : std_logic;" :col 26)
	       ("reg_data_out" :file "../files/common/hierarchy.vhd" :line 2576)
	       (:desc "    signal reg_data_out : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2576)
	       (:desc "    signal reg_data_out : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 26)
	       ("C_S_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 2576)
	       (:desc "    signal reg_data_out : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 43)
	       ("byte_index" :file "../files/common/hierarchy.vhd" :line 2577)
	       (:desc "    signal byte_index   : integer;" :col 11)
	       ("integer" :file "../files/common/hierarchy.vhd" :line 2577)
	       (:desc "    signal byte_index   : integer;" :col 26)
	       ("soft_reset_i" :file "../files/common/hierarchy.vhd" :line 2579)
	       (:desc "    signal soft_reset_i        : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2579)
	       (:desc "    signal soft_reset_i        : std_logic;" :col 33)
	       ("soft_reset_cnt" :file "../files/common/hierarchy.vhd" :line 2580)
	       (:desc "    signal soft_reset_cnt      : integer;" :col 11)
	       ("integer" :file "../files/common/hierarchy.vhd" :line 2580)
	       (:desc "    signal soft_reset_cnt      : integer;" :col 33)
	       ("SOFT_RESET_CYCLES" :file "../files/common/hierarchy.vhd" :line 2581)
	       (:desc "    constant SOFT_RESET_CYCLES : integer := 50;" :col 13)
	       ("integer" :file "../files/common/hierarchy.vhd" :line 2581)
	       (:desc "    constant SOFT_RESET_CYCLES : integer := 50;" :col 33)
	       ("control_reg" :file "../files/common/hierarchy.vhd" :line 2584)
	       (:desc "    signal control_reg              : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2584)
	       (:desc "    signal control_reg              : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 38)
	       ("C_S_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 2584)
	       (:desc "    signal control_reg              : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 55)
	       ("status_reg" :file "../files/common/hierarchy.vhd" :line 2585)
	       (:desc "    signal status_reg               : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2585)
	       (:desc "    signal status_reg               : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 38)
	       ("C_S_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 2585)
	       (:desc "    signal status_reg               : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 55)
	       ("version_reg" :file "../files/common/hierarchy.vhd" :line 2586)
	       (:desc "    signal version_reg              : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2586)
	       (:desc "    signal version_reg              : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 38)
	       ("C_S_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 2586)
	       (:desc "    signal version_reg              : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 55)
	       ("converter_setup_reg" :file "../files/common/hierarchy.vhd" :line 2587)
	       (:desc "    signal converter_setup_reg      : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2587)
	       (:desc "    signal converter_setup_reg      : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 38)
	       ("C_S_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 2587)
	       (:desc "    signal converter_setup_reg      : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 55)
	       ("mm2s_size_reg" :file "../files/common/hierarchy.vhd" :line 2588)
	       (:desc "    signal mm2s_size_reg            : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2588)
	       (:desc "    signal mm2s_size_reg            : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 38)
	       ("C_S_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 2588)
	       (:desc "    signal mm2s_size_reg            : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 55)
	       ("master_lite_wr_setup_reg" :file "../files/common/hierarchy.vhd" :line 2589)
	       (:desc "    signal master_lite_wr_setup_reg : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2589)
	       (:desc "    signal master_lite_wr_setup_reg : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 38)
	       ("C_S_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 2589)
	       (:desc "    signal master_lite_wr_setup_reg : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 55)
	       ("master_lite_wr_add_reg" :file "../files/common/hierarchy.vhd" :line 2590)
	       (:desc "    signal master_lite_wr_add_reg   : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2590)
	       (:desc "    signal master_lite_wr_add_reg   : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 38)
	       ("C_S_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 2590)
	       (:desc "    signal master_lite_wr_add_reg   : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 55)
	       ("master_lite_wr_data_reg" :file "../files/common/hierarchy.vhd" :line 2591)
	       (:desc "    signal master_lite_wr_data_reg  : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2591)
	       (:desc "    signal master_lite_wr_data_reg  : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 38)
	       ("C_S_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 2591)
	       (:desc "    signal master_lite_wr_data_reg  : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 55)
	       ("master_lite_rd_setup_reg" :file "../files/common/hierarchy.vhd" :line 2592)
	       (:desc "    signal master_lite_rd_setup_reg : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2592)
	       (:desc "    signal master_lite_rd_setup_reg : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 38)
	       ("C_S_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 2592)
	       (:desc "    signal master_lite_rd_setup_reg : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 55)
	       ("master_lite_rd_add_reg" :file "../files/common/hierarchy.vhd" :line 2593)
	       (:desc "    signal master_lite_rd_add_reg   : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2593)
	       (:desc "    signal master_lite_rd_add_reg   : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 38)
	       ("C_S_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 2593)
	       (:desc "    signal master_lite_rd_add_reg   : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 55)
	       ("master_lite_rd_data_reg" :file "../files/common/hierarchy.vhd" :line 2594)
	       (:desc "    signal master_lite_rd_data_reg  : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2594)
	       (:desc "    signal master_lite_rd_data_reg  : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 38)
	       ("C_S_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 2594)
	       (:desc "    signal master_lite_rd_data_reg  : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 55)
	       ("count_lch_reg" :file "../files/common/hierarchy.vhd" :line 2595)
	       (:desc "    signal count_lch_reg            : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2595)
	       (:desc "    signal count_lch_reg            : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 38)
	       ("C_S_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 2595)
	       (:desc "    signal count_lch_reg            : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 55)
	       ("pattern_count_lch_reg" :file "../files/common/hierarchy.vhd" :line 2596)
	       (:desc "    signal pattern_count_lch_reg    : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2596)
	       (:desc "    signal pattern_count_lch_reg    : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 38)
	       ("C_S_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 2596)
	       (:desc "    signal pattern_count_lch_reg    : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 55)
	       ("count_rch_reg" :file "../files/common/hierarchy.vhd" :line 2597)
	       (:desc "    signal count_rch_reg            : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2597)
	       (:desc "    signal count_rch_reg            : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 38)
	       ("C_S_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 2597)
	       (:desc "    signal count_rch_reg            : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 55)
	       ("pattern_count_rch_reg" :file "../files/common/hierarchy.vhd" :line 2598)
	       (:desc "    signal pattern_count_rch_reg    : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2598)
	       (:desc "    signal pattern_count_rch_reg    : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 38)
	       ("C_S_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 2598)
	       (:desc "    signal pattern_count_rch_reg    : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 55)
	       ("keep" :file "../files/common/hierarchy.vhd" :line 2600)
	       (:desc "    attribute keep                             : boolean;" :col 14)
	       ("boolean" :file "../files/common/hierarchy.vhd" :line 2600)
	       (:desc "    attribute keep                             : boolean;" :col 49)
	       ("keep" :file "../files/common/hierarchy.vhd" :line 2601)
	       (:desc "    attribute keep of control_reg              : signal is true;" :col 14)
	       ("control_reg" :file "../files/common/hierarchy.vhd" :line 2601)
	       (:desc "    attribute keep of control_reg              : signal is true;" :col 22)
	       ("true" :file "../files/common/hierarchy.vhd" :line 2601)
	       (:desc "    attribute keep of control_reg              : signal is true;" :col 59)
	       ("keep" :file "../files/common/hierarchy.vhd" :line 2602)
	       (:desc "    attribute keep of status_reg               : signal is true;" :col 14)
	       ("status_reg" :file "../files/common/hierarchy.vhd" :line 2602)
	       (:desc "    attribute keep of status_reg               : signal is true;" :col 22)
	       ("true" :file "../files/common/hierarchy.vhd" :line 2602)
	       (:desc "    attribute keep of status_reg               : signal is true;" :col 59)
	       ("keep" :file "../files/common/hierarchy.vhd" :line 2603)
	       (:desc "    attribute keep of version_reg              : signal is true;" :col 14)
	       ("version_reg" :file "../files/common/hierarchy.vhd" :line 2603)
	       (:desc "    attribute keep of version_reg              : signal is true;" :col 22)
	       ("true" :file "../files/common/hierarchy.vhd" :line 2603)
	       (:desc "    attribute keep of version_reg              : signal is true;" :col 59)
	       ("keep" :file "../files/common/hierarchy.vhd" :line 2604)
	       (:desc "    attribute keep of converter_setup_reg      : signal is true;" :col 14)
	       ("converter_setup_reg" :file "../files/common/hierarchy.vhd" :line 2604)
	       (:desc "    attribute keep of converter_setup_reg      : signal is true;" :col 22)
	       ("true" :file "../files/common/hierarchy.vhd" :line 2604)
	       (:desc "    attribute keep of converter_setup_reg      : signal is true;" :col 59)
	       ("keep" :file "../files/common/hierarchy.vhd" :line 2605)
	       (:desc "    attribute keep of mm2s_size_reg            : signal is true;" :col 14)
	       ("mm2s_size_reg" :file "../files/common/hierarchy.vhd" :line 2605)
	       (:desc "    attribute keep of mm2s_size_reg            : signal is true;" :col 22)
	       ("true" :file "../files/common/hierarchy.vhd" :line 2605)
	       (:desc "    attribute keep of mm2s_size_reg            : signal is true;" :col 59)
	       ("keep" :file "../files/common/hierarchy.vhd" :line 2606)
	       (:desc "    attribute keep of master_lite_wr_setup_reg : signal is true;" :col 14)
	       ("master_lite_wr_setup_reg" :file "../files/common/hierarchy.vhd" :line 2606)
	       (:desc "    attribute keep of master_lite_wr_setup_reg : signal is true;" :col 22)
	       ("true" :file "../files/common/hierarchy.vhd" :line 2606)
	       (:desc "    attribute keep of master_lite_wr_setup_reg : signal is true;" :col 59)
	       ("keep" :file "../files/common/hierarchy.vhd" :line 2607)
	       (:desc "    attribute keep of master_lite_wr_add_reg   : signal is true;" :col 14)
	       ("master_lite_wr_add_reg" :file "../files/common/hierarchy.vhd" :line 2607)
	       (:desc "    attribute keep of master_lite_wr_add_reg   : signal is true;" :col 22)
	       ("true" :file "../files/common/hierarchy.vhd" :line 2607)
	       (:desc "    attribute keep of master_lite_wr_add_reg   : signal is true;" :col 59)
	       ("keep" :file "../files/common/hierarchy.vhd" :line 2608)
	       (:desc "    attribute keep of master_lite_wr_data_reg  : signal is true;" :col 14)
	       ("master_lite_wr_data_reg" :file "../files/common/hierarchy.vhd" :line 2608)
	       (:desc "    attribute keep of master_lite_wr_data_reg  : signal is true;" :col 22)
	       ("true" :file "../files/common/hierarchy.vhd" :line 2608)
	       (:desc "    attribute keep of master_lite_wr_data_reg  : signal is true;" :col 59)
	       ("keep" :file "../files/common/hierarchy.vhd" :line 2609)
	       (:desc "    attribute keep of master_lite_rd_setup_reg : signal is true;" :col 14)
	       ("master_lite_rd_setup_reg" :file "../files/common/hierarchy.vhd" :line 2609)
	       (:desc "    attribute keep of master_lite_rd_setup_reg : signal is true;" :col 22)
	       ("true" :file "../files/common/hierarchy.vhd" :line 2609)
	       (:desc "    attribute keep of master_lite_rd_setup_reg : signal is true;" :col 59)
	       ("keep" :file "../files/common/hierarchy.vhd" :line 2610)
	       (:desc "    attribute keep of master_lite_rd_add_reg   : signal is true;" :col 14)
	       ("master_lite_rd_add_reg" :file "../files/common/hierarchy.vhd" :line 2610)
	       (:desc "    attribute keep of master_lite_rd_add_reg   : signal is true;" :col 22)
	       ("true" :file "../files/common/hierarchy.vhd" :line 2610)
	       (:desc "    attribute keep of master_lite_rd_add_reg   : signal is true;" :col 59)
	       ("keep" :file "../files/common/hierarchy.vhd" :line 2611)
	       (:desc "    attribute keep of master_lite_rd_data_reg  : signal is true;" :col 14)
	       ("master_lite_rd_data_reg" :file "../files/common/hierarchy.vhd" :line 2611)
	       (:desc "    attribute keep of master_lite_rd_data_reg  : signal is true;" :col 22)
	       ("true" :file "../files/common/hierarchy.vhd" :line 2611)
	       (:desc "    attribute keep of master_lite_rd_data_reg  : signal is true;" :col 59)
	       ("keep" :file "../files/common/hierarchy.vhd" :line 2612)
	       (:desc "    attribute keep of count_lch_reg            : signal is true;" :col 14)
	       ("count_lch_reg" :file "../files/common/hierarchy.vhd" :line 2612)
	       (:desc "    attribute keep of count_lch_reg            : signal is true;" :col 22)
	       ("true" :file "../files/common/hierarchy.vhd" :line 2612)
	       (:desc "    attribute keep of count_lch_reg            : signal is true;" :col 59)
	       ("keep" :file "../files/common/hierarchy.vhd" :line 2613)
	       (:desc "    attribute keep of pattern_count_lch_reg    : signal is true;" :col 14)
	       ("pattern_count_lch_reg" :file "../files/common/hierarchy.vhd" :line 2613)
	       (:desc "    attribute keep of pattern_count_lch_reg    : signal is true;" :col 22)
	       ("true" :file "../files/common/hierarchy.vhd" :line 2613)
	       (:desc "    attribute keep of pattern_count_lch_reg    : signal is true;" :col 59)
	       ("keep" :file "../files/common/hierarchy.vhd" :line 2614)
	       (:desc "    attribute keep of count_rch_reg            : signal is true;" :col 14)
	       ("count_rch_reg" :file "../files/common/hierarchy.vhd" :line 2614)
	       (:desc "    attribute keep of count_rch_reg            : signal is true;" :col 22)
	       ("true" :file "../files/common/hierarchy.vhd" :line 2614)
	       (:desc "    attribute keep of count_rch_reg            : signal is true;" :col 59)
	       ("keep" :file "../files/common/hierarchy.vhd" :line 2615)
	       (:desc "    attribute keep of pattern_count_rch_reg    : signal is true;" :col 14)
	       ("pattern_count_rch_reg" :file "../files/common/hierarchy.vhd" :line 2615)
	       (:desc "    attribute keep of pattern_count_rch_reg    : signal is true;" :col 22)
	       ("true" :file "../files/common/hierarchy.vhd" :line 2615)
	       (:desc "    attribute keep of pattern_count_rch_reg    : signal is true;" :col 59)
	       ("BIT_ENABLE" :file "../files/common/hierarchy.vhd" :line 2618)
	       (:desc "    alias BIT_ENABLE     : std_logic is control_reg(0);" :col 10)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2618)
	       (:desc "    alias BIT_ENABLE     : std_logic is control_reg(0);" :col 27)
	       ("control_reg" :file "../files/common/hierarchy.vhd" :line 2618)
	       (:desc "    alias BIT_ENABLE     : std_logic is control_reg(0);" :col 40)
	       ("BIT_SOFT_RESET" :file "../files/common/hierarchy.vhd" :line 2619)
	       (:desc "    alias BIT_SOFT_RESET : std_logic is control_reg(31);" :col 10)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2619)
	       (:desc "    alias BIT_SOFT_RESET : std_logic is control_reg(31);" :col 27)
	       ("control_reg" :file "../files/common/hierarchy.vhd" :line 2619)
	       (:desc "    alias BIT_SOFT_RESET : std_logic is control_reg(31);" :col 40)
	       ("BIT_RUNNING" :file "../files/common/hierarchy.vhd" :line 2621)
	       (:desc "    alias BIT_RUNNING                 : std_logic is status_reg(0);" :col 10)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2621)
	       (:desc "    alias BIT_RUNNING                 : std_logic is status_reg(0);" :col 40)
	       ("status_reg" :file "../files/common/hierarchy.vhd" :line 2621)
	       (:desc "    alias BIT_RUNNING                 : std_logic is status_reg(0);" :col 53)
	       ("BIT_AXI_LITE_MASTER_ERR" :file "../files/common/hierarchy.vhd" :line 2622)
	       (:desc "    alias BIT_AXI_LITE_MASTER_ERR     : std_logic is status_reg(26);" :col 10)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2622)
	       (:desc "    alias BIT_AXI_LITE_MASTER_ERR     : std_logic is status_reg(26);" :col 40)
	       ("status_reg" :file "../files/common/hierarchy.vhd" :line 2622)
	       (:desc "    alias BIT_AXI_LITE_MASTER_ERR     : std_logic is status_reg(26);" :col 53)
	       ("BIT_BRAM_OVERFLOW_ERR" :file "../files/common/hierarchy.vhd" :line 2623)
	       (:desc "    alias BIT_BRAM_OVERFLOW_ERR       : std_logic is status_reg(27);" :col 10)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2623)
	       (:desc "    alias BIT_BRAM_OVERFLOW_ERR       : std_logic is status_reg(27);" :col 40)
	       ("status_reg" :file "../files/common/hierarchy.vhd" :line 2623)
	       (:desc "    alias BIT_BRAM_OVERFLOW_ERR       : std_logic is status_reg(27);" :col 53)
	       ("BIT_OUT_REG_UNDERFLOW_ERR_L" :file "../files/common/hierarchy.vhd" :line 2624)
	       (:desc "    alias BIT_OUT_REG_UNDERFLOW_ERR_L : std_logic is status_reg(28);" :col 10)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2624)
	       (:desc "    alias BIT_OUT_REG_UNDERFLOW_ERR_L : std_logic is status_reg(28);" :col 40)
	       ("status_reg" :file "../files/common/hierarchy.vhd" :line 2624)
	       (:desc "    alias BIT_OUT_REG_UNDERFLOW_ERR_L : std_logic is status_reg(28);" :col 53)
	       ("BIT_OUT_REG_OVERFLOW_ERR_L" :file "../files/common/hierarchy.vhd" :line 2625)
	       (:desc "    alias BIT_OUT_REG_OVERFLOW_ERR_L  : std_logic is status_reg(29);" :col 10)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2625)
	       (:desc "    alias BIT_OUT_REG_OVERFLOW_ERR_L  : std_logic is status_reg(29);" :col 40)
	       ("status_reg" :file "../files/common/hierarchy.vhd" :line 2625)
	       (:desc "    alias BIT_OUT_REG_OVERFLOW_ERR_L  : std_logic is status_reg(29);" :col 53)
	       ("BIT_OUT_REG_UNDERFLOW_ERR_R" :file "../files/common/hierarchy.vhd" :line 2626)
	       (:desc "    alias BIT_OUT_REG_UNDERFLOW_ERR_R : std_logic is status_reg(30);" :col 10)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2626)
	       (:desc "    alias BIT_OUT_REG_UNDERFLOW_ERR_R : std_logic is status_reg(30);" :col 40)
	       ("status_reg" :file "../files/common/hierarchy.vhd" :line 2626)
	       (:desc "    alias BIT_OUT_REG_UNDERFLOW_ERR_R : std_logic is status_reg(30);" :col 53)
	       ("BIT_OUT_REG_OVERFLOW_ERR_R" :file "../files/common/hierarchy.vhd" :line 2627)
	       (:desc "    alias BIT_OUT_REG_OVERFLOW_ERR_R  : std_logic is status_reg(31);" :col 10)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2627)
	       (:desc "    alias BIT_OUT_REG_OVERFLOW_ERR_R  : std_logic is status_reg(31);" :col 40)
	       ("status_reg" :file "../files/common/hierarchy.vhd" :line 2627)
	       (:desc "    alias BIT_OUT_REG_OVERFLOW_ERR_R  : std_logic is status_reg(31);" :col 53)
	       ("IP_VERSION" :file "../files/common/hierarchy.vhd" :line 2629)
	       (:desc "    constant IP_VERSION : std_logic_vector(31 downto 0) := x\"DEAD_BEEF\";" :col 13)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2629)
	       (:desc "    constant IP_VERSION : std_logic_vector(31 downto 0) := x\"DEAD_BEEF\";" :col 26)
	       ("BIT_CONV_OP_L" :file "../files/common/hierarchy.vhd" :line 2631)
	       (:desc "    alias BIT_CONV_OP_L : std_logic is converter_setup_reg(0);" :col 10)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2631)
	       (:desc "    alias BIT_CONV_OP_L : std_logic is converter_setup_reg(0);" :col 26)
	       ("converter_setup_reg" :file "../files/common/hierarchy.vhd" :line 2631)
	       (:desc "    alias BIT_CONV_OP_L : std_logic is converter_setup_reg(0);" :col 39)
	       ("BIT_CONV_OP_R" :file "../files/common/hierarchy.vhd" :line 2632)
	       (:desc "    alias BIT_CONV_OP_R : std_logic is converter_setup_reg(1);" :col 10)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2632)
	       (:desc "    alias BIT_CONV_OP_R : std_logic is converter_setup_reg(1);" :col 26)
	       ("converter_setup_reg" :file "../files/common/hierarchy.vhd" :line 2632)
	       (:desc "    alias BIT_CONV_OP_R : std_logic is converter_setup_reg(1);" :col 39)
	       ("BIT_WRITE_REQUEST" :file "../files/common/hierarchy.vhd" :line 2634)
	       (:desc "    alias BIT_WRITE_REQUEST   : std_logic is master_lite_wr_setup_reg(0);" :col 10)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2634)
	       (:desc "    alias BIT_WRITE_REQUEST   : std_logic is master_lite_wr_setup_reg(0);" :col 32)
	       ("master_lite_wr_setup_reg" :file "../files/common/hierarchy.vhd" :line 2634)
	       (:desc "    alias BIT_WRITE_REQUEST   : std_logic is master_lite_wr_setup_reg(0);" :col 45)
	       ("BIT_WRITE_DONE" :file "../files/common/hierarchy.vhd" :line 2635)
	       (:desc "    alias BIT_WRITE_DONE      : std_logic is master_lite_wr_setup_reg(31);" :col 10)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2635)
	       (:desc "    alias BIT_WRITE_DONE      : std_logic is master_lite_wr_setup_reg(31);" :col 32)
	       ("master_lite_wr_setup_reg" :file "../files/common/hierarchy.vhd" :line 2635)
	       (:desc "    alias BIT_WRITE_DONE      : std_logic is master_lite_wr_setup_reg(31);" :col 45)
	       ("BIT_READ_REQUEST" :file "../files/common/hierarchy.vhd" :line 2636)
	       (:desc "    alias BIT_READ_REQUEST    : std_logic is master_lite_rd_setup_reg(0);" :col 10)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2636)
	       (:desc "    alias BIT_READ_REQUEST    : std_logic is master_lite_rd_setup_reg(0);" :col 32)
	       ("master_lite_rd_setup_reg" :file "../files/common/hierarchy.vhd" :line 2636)
	       (:desc "    alias BIT_READ_REQUEST    : std_logic is master_lite_rd_setup_reg(0);" :col 45)
	       ("BIT_READ_DATA_VALID" :file "../files/common/hierarchy.vhd" :line 2637)
	       (:desc "    alias BIT_READ_DATA_VALID : std_logic is master_lite_rd_setup_reg(31);" :col 10)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2637)
	       (:desc "    alias BIT_READ_DATA_VALID : std_logic is master_lite_rd_setup_reg(31);" :col 32)
	       ("master_lite_rd_setup_reg" :file "../files/common/hierarchy.vhd" :line 2637)
	       (:desc "    alias BIT_READ_DATA_VALID : std_logic is master_lite_rd_setup_reg(31);" :col 45)
	       ("add_bit" :file "../files/common/hierarchy.vhd" :line 2641)
	       (:desc "    procedure add_bit (signal sigH : in std_logic; signal bitpos : out std_logic) is" :col 14)
	       ("sigH" :file "../files/common/hierarchy.vhd" :line 2641)
	       (:desc "    procedure add_bit (signal sigH : in std_logic; signal bitpos : out std_logic) is" :col 30)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 2641)
	       (:desc "    procedure add_bit (signal sigH : in std_logic; signal bitpos : out std_logic) is" :col 71)
	       ("bitpos" :file "../files/common/hierarchy.vhd" :line 2641)
	       (:desc "    procedure add_bit (signal sigH : in std_logic; signal bitpos : out std_logic) is" :col 58)
	       ("sigH" :file "../files/common/hierarchy.vhd" :line 2643)
	       (:desc "        if (sigH) then bitpos <= '1';" :col 12)
	       ("bitpos" :file "../files/common/hierarchy.vhd" :line 2643)
	       (:desc "        if (sigH) then bitpos <= '1';" :col 23)
	       ("bitpos" :file "../files/common/hierarchy.vhd" :line 2644)
	       (:desc "        else bitpos           <= '0';" :col 13)
	       ("add_bit" :file "../files/common/hierarchy.vhd" :line 2646)
	       (:desc "    end procedure add_bit;" :col 18)
	       ("s_axi_awready" :file "../files/common/hierarchy.vhd" :line 2651)
	       (:desc "    s_axi_awready <= axi_awready;" :col 4)
	       ("axi_awready" :file "../files/common/hierarchy.vhd" :line 2651)
	       (:desc "    s_axi_awready <= axi_awready;" :col 21)
	       ("s_axi_wready" :file "../files/common/hierarchy.vhd" :line 2652)
	       (:desc "    s_axi_wready  <= axi_wready;" :col 4)
	       ("axi_wready" :file "../files/common/hierarchy.vhd" :line 2652)
	       (:desc "    s_axi_wready  <= axi_wready;" :col 21)
	       ("s_axi_bresp" :file "../files/common/hierarchy.vhd" :line 2653)
	       (:desc "    s_axi_bresp   <= axi_bresp;" :col 4)
	       ("axi_bresp" :file "../files/common/hierarchy.vhd" :line 2653)
	       (:desc "    s_axi_bresp   <= axi_bresp;" :col 21)
	       ("s_axi_bvalid" :file "../files/common/hierarchy.vhd" :line 2654)
	       (:desc "    s_axi_bvalid  <= axi_bvalid;" :col 4)
	       ("axi_bvalid" :file "../files/common/hierarchy.vhd" :line 2654)
	       (:desc "    s_axi_bvalid  <= axi_bvalid;" :col 21)
	       ("s_axi_arready" :file "../files/common/hierarchy.vhd" :line 2655)
	       (:desc "    s_axi_arready <= axi_arready;" :col 4)
	       ("axi_arready" :file "../files/common/hierarchy.vhd" :line 2655)
	       (:desc "    s_axi_arready <= axi_arready;" :col 21)
	       ("s_axi_rdata" :file "../files/common/hierarchy.vhd" :line 2656)
	       (:desc "    s_axi_rdata   <= axi_rdata;" :col 4)
	       ("axi_rdata" :file "../files/common/hierarchy.vhd" :line 2656)
	       (:desc "    s_axi_rdata   <= axi_rdata;" :col 21)
	       ("s_axi_rresp" :file "../files/common/hierarchy.vhd" :line 2657)
	       (:desc "    s_axi_rresp   <= axi_rresp;" :col 4)
	       ("axi_rresp" :file "../files/common/hierarchy.vhd" :line 2657)
	       (:desc "    s_axi_rresp   <= axi_rresp;" :col 21)
	       ("s_axi_rvalid" :file "../files/common/hierarchy.vhd" :line 2658)
	       (:desc "    s_axi_rvalid  <= axi_rvalid;" :col 4)
	       ("axi_rvalid" :file "../files/common/hierarchy.vhd" :line 2658)
	       (:desc "    s_axi_rvalid  <= axi_rvalid;" :col 21)
	       ("slv_reg_wren" :file "../files/common/hierarchy.vhd" :line 2660)
	       (:desc "    slv_reg_wren <= axi_wready and s_axi_wvalid and axi_awready and s_axi_awvalid;" :col 4)
	       ("axi_wready" :file "../files/common/hierarchy.vhd" :line 2660)
	       (:desc "    slv_reg_wren <= axi_wready and s_axi_wvalid and axi_awready and s_axi_awvalid;" :col 20)
	       ("s_axi_wvalid" :file "../files/common/hierarchy.vhd" :line 2660)
	       (:desc "    slv_reg_wren <= axi_wready and s_axi_wvalid and axi_awready and s_axi_awvalid;" :col 35)
	       ("axi_awready" :file "../files/common/hierarchy.vhd" :line 2660)
	       (:desc "    slv_reg_wren <= axi_wready and s_axi_wvalid and axi_awready and s_axi_awvalid;" :col 52)
	       ("s_axi_awvalid" :file "../files/common/hierarchy.vhd" :line 2660)
	       (:desc "    slv_reg_wren <= axi_wready and s_axi_wvalid and axi_awready and s_axi_awvalid;" :col 68)
	       ("slv_reg_rden" :file "../files/common/hierarchy.vhd" :line 2661)
	       (:desc "    slv_reg_rden <= axi_arready and s_axi_arvalid and (not axi_rvalid);" :col 4)
	       ("axi_arready" :file "../files/common/hierarchy.vhd" :line 2661)
	       (:desc "    slv_reg_rden <= axi_arready and s_axi_arvalid and (not axi_rvalid);" :col 20)
	       ("s_axi_arvalid" :file "../files/common/hierarchy.vhd" :line 2661)
	       (:desc "    slv_reg_rden <= axi_arready and s_axi_arvalid and (not axi_rvalid);" :col 36)
	       ("axi_rvalid" :file "../files/common/hierarchy.vhd" :line 2661)
	       (:desc "    slv_reg_rden <= axi_arready and s_axi_arvalid and (not axi_rvalid);" :col 59)
	       ("axi_awready_proc" :file "../files/common/hierarchy.vhd" :line 2668)
	       (:desc "    axi_awready_proc : process (s_axi_aclk)" :col 4)
	       ("s_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2668)
	       (:desc "    axi_awready_proc : process (s_axi_aclk)" :col 32)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 2670)
	       (:desc "        if rising_edge(s_axi_aclk) then" :col 11)
	       ("s_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2670)
	       (:desc "        if rising_edge(s_axi_aclk) then" :col 23)
	       ("s_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 2671)
	       (:desc "            if (s_axi_aresetn = '0' or soft_reset_i = '1') then" :col 16)
	       ("soft_reset_i" :file "../files/common/hierarchy.vhd" :line 2671)
	       (:desc "            if (s_axi_aresetn = '0' or soft_reset_i = '1') then" :col 39)
	       ("axi_awready" :file "../files/common/hierarchy.vhd" :line 2672)
	       (:desc "                axi_awready <= '0';" :col 16)
	       ("axi_awready" :file "../files/common/hierarchy.vhd" :line 2674)
	       (:desc "                if (axi_awready = '0' and s_axi_awvalid = '1' and s_axi_wvalid = '1') then" :col 20)
	       ("s_axi_awvalid" :file "../files/common/hierarchy.vhd" :line 2674)
	       (:desc "                if (axi_awready = '0' and s_axi_awvalid = '1' and s_axi_wvalid = '1') then" :col 42)
	       ("s_axi_wvalid" :file "../files/common/hierarchy.vhd" :line 2674)
	       (:desc "                if (axi_awready = '0' and s_axi_awvalid = '1' and s_axi_wvalid = '1') then" :col 66)
	       ("axi_awready" :file "../files/common/hierarchy.vhd" :line 2675)
	       (:desc "                    axi_awready <= '1';" :col 20)
	       ("axi_awready" :file "../files/common/hierarchy.vhd" :line 2677)
	       (:desc "                    axi_awready <= '0';" :col 20)
	       ("axi_awready_proc" :file "../files/common/hierarchy.vhd" :line 2681)
	       (:desc "    end process axi_awready_proc;" :col 16)
	       ("axi_awaddr_proc" :file "../files/common/hierarchy.vhd" :line 2687)
	       (:desc "    axi_awaddr_proc : process (s_axi_aclk)" :col 4)
	       ("s_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2687)
	       (:desc "    axi_awaddr_proc : process (s_axi_aclk)" :col 31)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 2689)
	       (:desc "        if rising_edge(s_axi_aclk) then" :col 11)
	       ("s_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2689)
	       (:desc "        if rising_edge(s_axi_aclk) then" :col 23)
	       ("s_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 2690)
	       (:desc "            if (s_axi_aresetn = '0' or soft_reset_i = '1') then" :col 16)
	       ("soft_reset_i" :file "../files/common/hierarchy.vhd" :line 2690)
	       (:desc "            if (s_axi_aresetn = '0' or soft_reset_i = '1') then" :col 39)
	       ("axi_awaddr" :file "../files/common/hierarchy.vhd" :line 2691)
	       (:desc "                axi_awaddr <= (others => '0');" :col 16)
	       ("axi_awready" :file "../files/common/hierarchy.vhd" :line 2692)
	       (:desc "            elsif (axi_awready = '0' and s_axi_awvalid = '1' and s_axi_wvalid = '1') then" :col 19)
	       ("s_axi_awvalid" :file "../files/common/hierarchy.vhd" :line 2692)
	       (:desc "            elsif (axi_awready = '0' and s_axi_awvalid = '1' and s_axi_wvalid = '1') then" :col 41)
	       ("s_axi_wvalid" :file "../files/common/hierarchy.vhd" :line 2692)
	       (:desc "            elsif (axi_awready = '0' and s_axi_awvalid = '1' and s_axi_wvalid = '1') then" :col 65)
	       ("axi_awaddr" :file "../files/common/hierarchy.vhd" :line 2693)
	       (:desc "                axi_awaddr <= s_axi_awaddr;" :col 16)
	       ("s_axi_awaddr" :file "../files/common/hierarchy.vhd" :line 2693)
	       (:desc "                axi_awaddr <= s_axi_awaddr;" :col 30)
	       ("axi_awaddr_proc" :file "../files/common/hierarchy.vhd" :line 2696)
	       (:desc "    end process axi_awaddr_proc;" :col 16)
	       ("axi_wready_proc" :file "../files/common/hierarchy.vhd" :line 2703)
	       (:desc "    axi_wready_proc : process (s_axi_aclk)" :col 4)
	       ("s_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2703)
	       (:desc "    axi_wready_proc : process (s_axi_aclk)" :col 31)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 2705)
	       (:desc "        if rising_edge(s_axi_aclk) then" :col 11)
	       ("s_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2705)
	       (:desc "        if rising_edge(s_axi_aclk) then" :col 23)
	       ("s_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 2706)
	       (:desc "            if (s_axi_aresetn = '0' or soft_reset_i = '1') then" :col 16)
	       ("soft_reset_i" :file "../files/common/hierarchy.vhd" :line 2706)
	       (:desc "            if (s_axi_aresetn = '0' or soft_reset_i = '1') then" :col 39)
	       ("axi_wready" :file "../files/common/hierarchy.vhd" :line 2707)
	       (:desc "                axi_wready <= '0';" :col 16)
	       ("axi_wready" :file "../files/common/hierarchy.vhd" :line 2709)
	       (:desc "                if (axi_wready = '0' and s_axi_wvalid = '1' and s_axi_awvalid = '1') then" :col 20)
	       ("s_axi_wvalid" :file "../files/common/hierarchy.vhd" :line 2709)
	       (:desc "                if (axi_wready = '0' and s_axi_wvalid = '1' and s_axi_awvalid = '1') then" :col 41)
	       ("s_axi_awvalid" :file "../files/common/hierarchy.vhd" :line 2709)
	       (:desc "                if (axi_wready = '0' and s_axi_wvalid = '1' and s_axi_awvalid = '1') then" :col 64)
	       ("axi_wready" :file "../files/common/hierarchy.vhd" :line 2710)
	       (:desc "                    axi_wready <= '1';" :col 20)
	       ("axi_wready" :file "../files/common/hierarchy.vhd" :line 2712)
	       (:desc "                    axi_wready <= '0';" :col 20)
	       ("axi_wready_proc" :file "../files/common/hierarchy.vhd" :line 2716)
	       (:desc "    end process axi_wready_proc;" :col 16)
	       ("axi_bvalid_proc" :file "../files/common/hierarchy.vhd" :line 2724)
	       (:desc "    axi_bvalid_proc : process (s_axi_aclk)" :col 4)
	       ("s_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2724)
	       (:desc "    axi_bvalid_proc : process (s_axi_aclk)" :col 31)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 2726)
	       (:desc "        if rising_edge(s_axi_aclk) then" :col 11)
	       ("s_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2726)
	       (:desc "        if rising_edge(s_axi_aclk) then" :col 23)
	       ("s_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 2727)
	       (:desc "            if (s_axi_aresetn = '0' or soft_reset_i = '1') then" :col 16)
	       ("soft_reset_i" :file "../files/common/hierarchy.vhd" :line 2727)
	       (:desc "            if (s_axi_aresetn = '0' or soft_reset_i = '1') then" :col 39)
	       ("axi_bvalid" :file "../files/common/hierarchy.vhd" :line 2728)
	       (:desc "                axi_bvalid <= '0';" :col 16)
	       ("axi_bresp" :file "../files/common/hierarchy.vhd" :line 2729)
	       (:desc "                axi_bresp  <= \"00\";" :col 16)
	       ("axi_awready" :file "../files/common/hierarchy.vhd" :line 2731)
	       (:desc "                if (axi_awready = '1' and s_axi_awvalid = '1' and axi_wready = '1' and s_axi_wvalid = '1' and axi_bvalid = '0') then" :col 20)
	       ("s_axi_awvalid" :file "../files/common/hierarchy.vhd" :line 2731)
	       (:desc "                if (axi_awready = '1' and s_axi_awvalid = '1' and axi_wready = '1' and s_axi_wvalid = '1' and axi_bvalid = '0') then" :col 42)
	       ("axi_wready" :file "../files/common/hierarchy.vhd" :line 2731)
	       (:desc "                if (axi_awready = '1' and s_axi_awvalid = '1' and axi_wready = '1' and s_axi_wvalid = '1' and axi_bvalid = '0') then" :col 66)
	       ("s_axi_wvalid" :file "../files/common/hierarchy.vhd" :line 2731)
	       (:desc "                if (axi_awready = '1' and s_axi_awvalid = '1' and axi_wready = '1' and s_axi_wvalid = '1' and axi_bvalid = '0') then" :col 87)
	       ("axi_bvalid" :file "../files/common/hierarchy.vhd" :line 2731)
	       (:desc "                if (axi_awready = '1' and s_axi_awvalid = '1' and axi_wready = '1' and s_axi_wvalid = '1' and axi_bvalid = '0') then" :col 110)
	       ("axi_bvalid" :file "../files/common/hierarchy.vhd" :line 2732)
	       (:desc "                    axi_bvalid <= '1';" :col 20)
	       ("axi_bresp" :file "../files/common/hierarchy.vhd" :line 2733)
	       (:desc "                    axi_bresp  <= \"00\";" :col 20)
	       ("s_axi_bready" :file "../files/common/hierarchy.vhd" :line 2734)
	       (:desc "                elsif (s_axi_bready = '1' and axi_bvalid = '1') then" :col 23)
	       ("axi_bvalid" :file "../files/common/hierarchy.vhd" :line 2734)
	       (:desc "                elsif (s_axi_bready = '1' and axi_bvalid = '1') then" :col 46)
	       ("axi_bvalid" :file "../files/common/hierarchy.vhd" :line 2735)
	       (:desc "                    axi_bvalid <= '0';" :col 20)
	       ("axi_bvalid_proc" :file "../files/common/hierarchy.vhd" :line 2739)
	       (:desc "    end process axi_bvalid_proc;" :col 16)
	       ("axi_arready_proc" :file "../files/common/hierarchy.vhd" :line 2748)
	       (:desc "    axi_arready_proc : process (s_axi_aclk)" :col 4)
	       ("s_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2748)
	       (:desc "    axi_arready_proc : process (s_axi_aclk)" :col 32)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 2750)
	       (:desc "        if rising_edge(s_axi_aclk) then" :col 11)
	       ("s_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2750)
	       (:desc "        if rising_edge(s_axi_aclk) then" :col 23)
	       ("s_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 2751)
	       (:desc "            if (s_axi_aresetn = '0' or soft_reset_i = '1') then" :col 16)
	       ("soft_reset_i" :file "../files/common/hierarchy.vhd" :line 2751)
	       (:desc "            if (s_axi_aresetn = '0' or soft_reset_i = '1') then" :col 39)
	       ("axi_arready" :file "../files/common/hierarchy.vhd" :line 2752)
	       (:desc "                axi_arready <= '0';" :col 16)
	       ("axi_araddr" :file "../files/common/hierarchy.vhd" :line 2753)
	       (:desc "                axi_araddr  <= (others => '1');" :col 16)
	       ("axi_arready" :file "../files/common/hierarchy.vhd" :line 2755)
	       (:desc "                if (axi_arready = '0' and s_axi_arvalid = '1') then" :col 20)
	       ("s_axi_arvalid" :file "../files/common/hierarchy.vhd" :line 2755)
	       (:desc "                if (axi_arready = '0' and s_axi_arvalid = '1') then" :col 42)
	       ("axi_arready" :file "../files/common/hierarchy.vhd" :line 2756)
	       (:desc "                    axi_arready <= '1';" :col 20)
	       ("axi_araddr" :file "../files/common/hierarchy.vhd" :line 2757)
	       (:desc "                    axi_araddr  <= s_axi_araddr;" :col 20)
	       ("s_axi_araddr" :file "../files/common/hierarchy.vhd" :line 2757)
	       (:desc "                    axi_araddr  <= s_axi_araddr;" :col 35)
	       ("axi_arready" :file "../files/common/hierarchy.vhd" :line 2759)
	       (:desc "                    axi_arready <= '0';" :col 20)
	       ("axi_arready_proc" :file "../files/common/hierarchy.vhd" :line 2763)
	       (:desc "    end process axi_arready_proc;" :col 16)
	       ("axi_rvalid_proc" :file "../files/common/hierarchy.vhd" :line 2774)
	       (:desc "    axi_rvalid_proc : process (s_axi_aclk)" :col 4)
	       ("s_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2774)
	       (:desc "    axi_rvalid_proc : process (s_axi_aclk)" :col 31)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 2776)
	       (:desc "        if rising_edge(s_axi_aclk) then" :col 11)
	       ("s_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2776)
	       (:desc "        if rising_edge(s_axi_aclk) then" :col 23)
	       ("s_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 2777)
	       (:desc "            if (s_axi_aresetn = '0' or soft_reset_i = '1') then" :col 16)
	       ("soft_reset_i" :file "../files/common/hierarchy.vhd" :line 2777)
	       (:desc "            if (s_axi_aresetn = '0' or soft_reset_i = '1') then" :col 39)
	       ("axi_rvalid" :file "../files/common/hierarchy.vhd" :line 2778)
	       (:desc "                axi_rvalid <= '0';" :col 16)
	       ("axi_rresp" :file "../files/common/hierarchy.vhd" :line 2779)
	       (:desc "                axi_rresp  <= \"00\";" :col 16)
	       ("axi_arready" :file "../files/common/hierarchy.vhd" :line 2781)
	       (:desc "                if (axi_arready = '1' and s_axi_arvalid = '1' and axi_rvalid = '0') then" :col 20)
	       ("s_axi_arvalid" :file "../files/common/hierarchy.vhd" :line 2781)
	       (:desc "                if (axi_arready = '1' and s_axi_arvalid = '1' and axi_rvalid = '0') then" :col 42)
	       ("axi_rvalid" :file "../files/common/hierarchy.vhd" :line 2781)
	       (:desc "                if (axi_arready = '1' and s_axi_arvalid = '1' and axi_rvalid = '0') then" :col 66)
	       ("axi_rvalid" :file "../files/common/hierarchy.vhd" :line 2782)
	       (:desc "                    axi_rvalid <= '1';" :col 20)
	       ("axi_rresp" :file "../files/common/hierarchy.vhd" :line 2783)
	       (:desc "                    axi_rresp  <= \"00\";" :col 20)
	       ("axi_rvalid" :file "../files/common/hierarchy.vhd" :line 2784)
	       (:desc "                elsif (axi_rvalid = '1' and s_axi_rready = '1') then" :col 23)
	       ("s_axi_rready" :file "../files/common/hierarchy.vhd" :line 2784)
	       (:desc "                elsif (axi_rvalid = '1' and s_axi_rready = '1') then" :col 44)
	       ("axi_rvalid" :file "../files/common/hierarchy.vhd" :line 2785)
	       (:desc "                    axi_rvalid <= '0';" :col 20)
	       ("axi_rvalid_proc" :file "../files/common/hierarchy.vhd" :line 2789)
	       (:desc "    end process axi_rvalid_proc;" :col 16)
	       ("axi_rdata_proc" :file "../files/common/hierarchy.vhd" :line 2793)
	       (:desc "    axi_rdata_proc : process(s_axi_aclk) is" :col 4)
	       ("s_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2793)
	       (:desc "    axi_rdata_proc : process(s_axi_aclk) is" :col 29)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 2795)
	       (:desc "        if (rising_edge (s_axi_aclk)) then" :col 12)
	       ("s_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2795)
	       (:desc "        if (rising_edge (s_axi_aclk)) then" :col 25)
	       ("s_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 2796)
	       (:desc "            if (s_axi_aresetn = '0' or soft_reset_i = '1') then" :col 16)
	       ("soft_reset_i" :file "../files/common/hierarchy.vhd" :line 2796)
	       (:desc "            if (s_axi_aresetn = '0' or soft_reset_i = '1') then" :col 39)
	       ("axi_rdata" :file "../files/common/hierarchy.vhd" :line 2797)
	       (:desc "                axi_rdata <= (others => '0');" :col 16)
	       ("slv_reg_rden" :file "../files/common/hierarchy.vhd" :line 2799)
	       (:desc "                if (slv_reg_rden = '1') then" :col 20)
	       ("axi_rdata" :file "../files/common/hierarchy.vhd" :line 2800)
	       (:desc "                    axi_rdata <= reg_data_out;" :col 20)
	       ("reg_data_out" :file "../files/common/hierarchy.vhd" :line 2800)
	       (:desc "                    axi_rdata <= reg_data_out;" :col 33)
	       ("axi_rdata_proc" :file "../files/common/hierarchy.vhd" :line 2804)
	       (:desc "    end process axi_rdata_proc;" :col 16)
	       ("address_decoding_proc" :file "../files/common/hierarchy.vhd" :line 2808)
	       (:desc "    address_decoding_proc : process (all)" :col 4)
	       ("loc_addr" :file "../files/common/hierarchy.vhd" :line 2809)
	       (:desc "        variable loc_addr : std_logic_vector(OPT_MEM_ADDR_BITS downto 0);" :col 17)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2809)
	       (:desc "        variable loc_addr : std_logic_vector(OPT_MEM_ADDR_BITS downto 0);" :col 28)
	       ("OPT_MEM_ADDR_BITS" :file "../files/common/hierarchy.vhd" :line 2809)
	       (:desc "        variable loc_addr : std_logic_vector(OPT_MEM_ADDR_BITS downto 0);" :col 45)
	       ("loc_addr" :file "../files/common/hierarchy.vhd" :line 2811)
	       (:desc "        loc_addr := axi_araddr(ADDR_LSB + OPT_MEM_ADDR_BITS downto ADDR_LSB);" :col 8)
	       ("axi_araddr" :file "../files/common/hierarchy.vhd" :line 2811)
	       (:desc "        loc_addr := axi_araddr(ADDR_LSB + OPT_MEM_ADDR_BITS downto ADDR_LSB);" :col 20)
	       ("ADDR_LSB" :file "../files/common/hierarchy.vhd" :line 2811)
	       (:desc "        loc_addr := axi_araddr(ADDR_LSB + OPT_MEM_ADDR_BITS downto ADDR_LSB);" :col 67)
	       ("OPT_MEM_ADDR_BITS" :file "../files/common/hierarchy.vhd" :line 2811)
	       (:desc "        loc_addr := axi_araddr(ADDR_LSB + OPT_MEM_ADDR_BITS downto ADDR_LSB);" :col 42)
	       ("loc_addr" :file "../files/common/hierarchy.vhd" :line 2812)
	       (:desc "        case loc_addr is" :col 13)
	       ("reg_data_out" :file "../files/common/hierarchy.vhd" :line 2814)
	       (:desc "                reg_data_out <= control_reg;" :col 16)
	       ("control_reg" :file "../files/common/hierarchy.vhd" :line 2814)
	       (:desc "                reg_data_out <= control_reg;" :col 32)
	       ("reg_data_out" :file "../files/common/hierarchy.vhd" :line 2816)
	       (:desc "                reg_data_out <= status_reg;" :col 16)
	       ("status_reg" :file "../files/common/hierarchy.vhd" :line 2816)
	       (:desc "                reg_data_out <= status_reg;" :col 32)
	       ("reg_data_out" :file "../files/common/hierarchy.vhd" :line 2818)
	       (:desc "                reg_data_out <= version_reg;" :col 16)
	       ("version_reg" :file "../files/common/hierarchy.vhd" :line 2818)
	       (:desc "                reg_data_out <= version_reg;" :col 32)
	       ("reg_data_out" :file "../files/common/hierarchy.vhd" :line 2820)
	       (:desc "                reg_data_out <= converter_setup_reg;" :col 16)
	       ("converter_setup_reg" :file "../files/common/hierarchy.vhd" :line 2820)
	       (:desc "                reg_data_out <= converter_setup_reg;" :col 32)
	       ("reg_data_out" :file "../files/common/hierarchy.vhd" :line 2822)
	       (:desc "                reg_data_out <= mm2s_size_reg;" :col 16)
	       ("mm2s_size_reg" :file "../files/common/hierarchy.vhd" :line 2822)
	       (:desc "                reg_data_out <= mm2s_size_reg;" :col 32)
	       ("reg_data_out" :file "../files/common/hierarchy.vhd" :line 2824)
	       (:desc "                reg_data_out <= master_lite_wr_setup_reg;" :col 16)
	       ("master_lite_wr_setup_reg" :file "../files/common/hierarchy.vhd" :line 2824)
	       (:desc "                reg_data_out <= master_lite_wr_setup_reg;" :col 32)
	       ("reg_data_out" :file "../files/common/hierarchy.vhd" :line 2826)
	       (:desc "                reg_data_out <= master_lite_wr_add_reg;" :col 16)
	       ("master_lite_wr_add_reg" :file "../files/common/hierarchy.vhd" :line 2826)
	       (:desc "                reg_data_out <= master_lite_wr_add_reg;" :col 32)
	       ("reg_data_out" :file "../files/common/hierarchy.vhd" :line 2828)
	       (:desc "                reg_data_out <= master_lite_wr_data_reg;" :col 16)
	       ("master_lite_wr_data_reg" :file "../files/common/hierarchy.vhd" :line 2828)
	       (:desc "                reg_data_out <= master_lite_wr_data_reg;" :col 32)
	       ("reg_data_out" :file "../files/common/hierarchy.vhd" :line 2830)
	       (:desc "                reg_data_out <= master_lite_rd_setup_reg;" :col 16)
	       ("master_lite_rd_setup_reg" :file "../files/common/hierarchy.vhd" :line 2830)
	       (:desc "                reg_data_out <= master_lite_rd_setup_reg;" :col 32)
	       ("reg_data_out" :file "../files/common/hierarchy.vhd" :line 2832)
	       (:desc "                reg_data_out <= master_lite_rd_add_reg;" :col 16)
	       ("master_lite_rd_add_reg" :file "../files/common/hierarchy.vhd" :line 2832)
	       (:desc "                reg_data_out <= master_lite_rd_add_reg;" :col 32)
	       ("reg_data_out" :file "../files/common/hierarchy.vhd" :line 2834)
	       (:desc "                reg_data_out <= master_lite_rd_data_reg;" :col 16)
	       ("master_lite_rd_data_reg" :file "../files/common/hierarchy.vhd" :line 2834)
	       (:desc "                reg_data_out <= master_lite_rd_data_reg;" :col 32)
	       ("reg_data_out" :file "../files/common/hierarchy.vhd" :line 2836)
	       (:desc "                reg_data_out <= count_lch_reg;" :col 16)
	       ("count_lch_reg" :file "../files/common/hierarchy.vhd" :line 2836)
	       (:desc "                reg_data_out <= count_lch_reg;" :col 32)
	       ("reg_data_out" :file "../files/common/hierarchy.vhd" :line 2838)
	       (:desc "                reg_data_out <= pattern_count_lch_reg;" :col 16)
	       ("pattern_count_lch_reg" :file "../files/common/hierarchy.vhd" :line 2838)
	       (:desc "                reg_data_out <= pattern_count_lch_reg;" :col 32)
	       ("reg_data_out" :file "../files/common/hierarchy.vhd" :line 2840)
	       (:desc "                reg_data_out <= count_rch_reg;" :col 16)
	       ("count_rch_reg" :file "../files/common/hierarchy.vhd" :line 2840)
	       (:desc "                reg_data_out <= count_rch_reg;" :col 32)
	       ("reg_data_out" :file "../files/common/hierarchy.vhd" :line 2842)
	       (:desc "                reg_data_out <= pattern_count_rch_reg;" :col 16)
	       ("pattern_count_rch_reg" :file "../files/common/hierarchy.vhd" :line 2842)
	       (:desc "                reg_data_out <= pattern_count_rch_reg;" :col 32)
	       ("reg_data_out" :file "../files/common/hierarchy.vhd" :line 2844)
	       (:desc "                reg_data_out <= (others => '0');" :col 16)
	       ("address_decoding_proc" :file "../files/common/hierarchy.vhd" :line 2846)
	       (:desc "    end process address_decoding_proc;" :col 16)
	       ("read_write_regs_proc" :file "../files/common/hierarchy.vhd" :line 2856)
	       (:desc "    read_write_regs_proc : process (s_axi_aclk)" :col 4)
	       ("s_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2856)
	       (:desc "    read_write_regs_proc : process (s_axi_aclk)" :col 36)
	       ("loc_addr" :file "../files/common/hierarchy.vhd" :line 2857)
	       (:desc "        variable loc_addr : std_logic_vector(OPT_MEM_ADDR_BITS downto 0);" :col 17)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2857)
	       (:desc "        variable loc_addr : std_logic_vector(OPT_MEM_ADDR_BITS downto 0);" :col 28)
	       ("OPT_MEM_ADDR_BITS" :file "../files/common/hierarchy.vhd" :line 2857)
	       (:desc "        variable loc_addr : std_logic_vector(OPT_MEM_ADDR_BITS downto 0);" :col 45)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 2859)
	       (:desc "        if rising_edge(s_axi_aclk) then" :col 11)
	       ("s_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2859)
	       (:desc "        if rising_edge(s_axi_aclk) then" :col 23)
	       ("s_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 2860)
	       (:desc "            if (s_axi_aresetn = '0') then" :col 16)
	       ("control_reg" :file "../files/common/hierarchy.vhd" :line 2861)
	       (:desc "                control_reg              <= (others => '0');" :col 16)
	       ("converter_setup_reg" :file "../files/common/hierarchy.vhd" :line 2862)
	       (:desc "                converter_setup_reg      <= (others => '0');" :col 16)
	       ("mm2s_size_reg" :file "../files/common/hierarchy.vhd" :line 2863)
	       (:desc "                mm2s_size_reg            <= (others => '0');" :col 16)
	       ("master_lite_wr_setup_reg" :file "../files/common/hierarchy.vhd" :line 2864)
	       (:desc "                master_lite_wr_setup_reg <= (others => '0');" :col 16)
	       ("master_lite_wr_add_reg" :file "../files/common/hierarchy.vhd" :line 2865)
	       (:desc "                master_lite_wr_add_reg   <= (others => '0');" :col 16)
	       ("master_lite_wr_data_reg" :file "../files/common/hierarchy.vhd" :line 2866)
	       (:desc "                master_lite_wr_data_reg  <= (others => '0');" :col 16)
	       ("master_lite_rd_setup_reg" :file "../files/common/hierarchy.vhd" :line 2867)
	       (:desc "                master_lite_rd_setup_reg <= (others => '0');" :col 16)
	       ("master_lite_rd_add_reg" :file "../files/common/hierarchy.vhd" :line 2868)
	       (:desc "                master_lite_rd_add_reg   <= (others => '0');" :col 16)
	       ("loc_addr" :file "../files/common/hierarchy.vhd" :line 2870)
	       (:desc "                loc_addr := axi_awaddr(ADDR_LSB + OPT_MEM_ADDR_BITS downto ADDR_LSB);" :col 16)
	       ("axi_awaddr" :file "../files/common/hierarchy.vhd" :line 2870)
	       (:desc "                loc_addr := axi_awaddr(ADDR_LSB + OPT_MEM_ADDR_BITS downto ADDR_LSB);" :col 28)
	       ("ADDR_LSB" :file "../files/common/hierarchy.vhd" :line 2870)
	       (:desc "                loc_addr := axi_awaddr(ADDR_LSB + OPT_MEM_ADDR_BITS downto ADDR_LSB);" :col 75)
	       ("OPT_MEM_ADDR_BITS" :file "../files/common/hierarchy.vhd" :line 2870)
	       (:desc "                loc_addr := axi_awaddr(ADDR_LSB + OPT_MEM_ADDR_BITS downto ADDR_LSB);" :col 50)
	       ("slv_reg_wren" :file "../files/common/hierarchy.vhd" :line 2871)
	       (:desc "                if (slv_reg_wren = '1') then" :col 20)
	       ("loc_addr" :file "../files/common/hierarchy.vhd" :line 2872)
	       (:desc "                    case loc_addr is" :col 25)
	       ("byte_index" :file "../files/common/hierarchy.vhd" :line 2874)
	       (:desc "                            for byte_index in 0 to (C_S_AXI_DATA_WIDTH/8-1) loop" :col 32)
	       ("C_S_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 2874)
	       (:desc "                            for byte_index in 0 to (C_S_AXI_DATA_WIDTH/8-1) loop" :col 52)
	       ("s_axi_wstrb" :file "../files/common/hierarchy.vhd" :line 2875)
	       (:desc "                                if (s_axi_wstrb(byte_index) = '1') then" :col 36)
	       ("byte_index" :file "../files/common/hierarchy.vhd" :line 2875)
	       (:desc "                                if (s_axi_wstrb(byte_index) = '1') then" :col 48)
	       ("control_reg" :file "../files/common/hierarchy.vhd" :line 2876)
	       (:desc "                                    control_reg(byte_index*8+7 downto byte_index*8) <= s_axi_wdata(byte_index*8+7 downto byte_index*8);" :col 36)
	       ("byte_index" :file "../files/common/hierarchy.vhd" :line 2876)
	       (:desc "                                    control_reg(byte_index*8+7 downto byte_index*8) <= s_axi_wdata(byte_index*8+7 downto byte_index*8);" :col 121)
	       ("s_axi_wdata" :file "../files/common/hierarchy.vhd" :line 2876)
	       (:desc "                                    control_reg(byte_index*8+7 downto byte_index*8) <= s_axi_wdata(byte_index*8+7 downto byte_index*8);" :col 87)
	       ("byte_index" :file "../files/common/hierarchy.vhd" :line 2881)
	       (:desc "                            for byte_index in 0 to (C_S_AXI_DATA_WIDTH/8-1) loop" :col 32)
	       ("C_S_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 2881)
	       (:desc "                            for byte_index in 0 to (C_S_AXI_DATA_WIDTH/8-1) loop" :col 52)
	       ("s_axi_wstrb" :file "../files/common/hierarchy.vhd" :line 2882)
	       (:desc "                                if (s_axi_wstrb(byte_index) = '1') then" :col 36)
	       ("byte_index" :file "../files/common/hierarchy.vhd" :line 2882)
	       (:desc "                                if (s_axi_wstrb(byte_index) = '1') then" :col 48)
	       ("converter_setup_reg" :file "../files/common/hierarchy.vhd" :line 2883)
	       (:desc "                                    converter_setup_reg(byte_index*8+7 downto byte_index*8) <= s_axi_wdata(byte_index*8+7 downto byte_index*8);" :col 36)
	       ("byte_index" :file "../files/common/hierarchy.vhd" :line 2883)
	       (:desc "                                    converter_setup_reg(byte_index*8+7 downto byte_index*8) <= s_axi_wdata(byte_index*8+7 downto byte_index*8);" :col 129)
	       ("s_axi_wdata" :file "../files/common/hierarchy.vhd" :line 2883)
	       (:desc "                                    converter_setup_reg(byte_index*8+7 downto byte_index*8) <= s_axi_wdata(byte_index*8+7 downto byte_index*8);" :col 95)
	       ("byte_index" :file "../files/common/hierarchy.vhd" :line 2888)
	       (:desc "                            for byte_index in 0 to (C_S_AXI_DATA_WIDTH/8-1) loop" :col 32)
	       ("C_S_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 2888)
	       (:desc "                            for byte_index in 0 to (C_S_AXI_DATA_WIDTH/8-1) loop" :col 52)
	       ("s_axi_wstrb" :file "../files/common/hierarchy.vhd" :line 2889)
	       (:desc "                                if (s_axi_wstrb(byte_index) = '1') then" :col 36)
	       ("byte_index" :file "../files/common/hierarchy.vhd" :line 2889)
	       (:desc "                                if (s_axi_wstrb(byte_index) = '1') then" :col 48)
	       ("mm2s_size_reg" :file "../files/common/hierarchy.vhd" :line 2890)
	       (:desc "                                    mm2s_size_reg(byte_index*8+7 downto byte_index*8) <= s_axi_wdata(byte_index*8+7 downto byte_index*8);" :col 36)
	       ("byte_index" :file "../files/common/hierarchy.vhd" :line 2890)
	       (:desc "                                    mm2s_size_reg(byte_index*8+7 downto byte_index*8) <= s_axi_wdata(byte_index*8+7 downto byte_index*8);" :col 123)
	       ("s_axi_wdata" :file "../files/common/hierarchy.vhd" :line 2890)
	       (:desc "                                    mm2s_size_reg(byte_index*8+7 downto byte_index*8) <= s_axi_wdata(byte_index*8+7 downto byte_index*8);" :col 89)
	       ("byte_index" :file "../files/common/hierarchy.vhd" :line 2895)
	       (:desc "                            for byte_index in 0 to (C_S_AXI_DATA_WIDTH/8-1) loop" :col 32)
	       ("C_S_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 2895)
	       (:desc "                            for byte_index in 0 to (C_S_AXI_DATA_WIDTH/8-1) loop" :col 52)
	       ("s_axi_wstrb" :file "../files/common/hierarchy.vhd" :line 2896)
	       (:desc "                                if (s_axi_wstrb(byte_index) = '1') then" :col 36)
	       ("byte_index" :file "../files/common/hierarchy.vhd" :line 2896)
	       (:desc "                                if (s_axi_wstrb(byte_index) = '1') then" :col 48)
	       ("master_lite_wr_setup_reg" :file "../files/common/hierarchy.vhd" :line 2897)
	       (:desc "                                    master_lite_wr_setup_reg(byte_index*8+7 downto byte_index*8) <= s_axi_wdata(byte_index*8+7 downto byte_index*8);" :col 36)
	       ("byte_index" :file "../files/common/hierarchy.vhd" :line 2897)
	       (:desc "                                    master_lite_wr_setup_reg(byte_index*8+7 downto byte_index*8) <= s_axi_wdata(byte_index*8+7 downto byte_index*8);" :col 134)
	       ("s_axi_wdata" :file "../files/common/hierarchy.vhd" :line 2897)
	       (:desc "                                    master_lite_wr_setup_reg(byte_index*8+7 downto byte_index*8) <= s_axi_wdata(byte_index*8+7 downto byte_index*8);" :col 100)
	       ("byte_index" :file "../files/common/hierarchy.vhd" :line 2902)
	       (:desc "                            for byte_index in 0 to (C_S_AXI_DATA_WIDTH/8-1) loop" :col 32)
	       ("C_S_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 2902)
	       (:desc "                            for byte_index in 0 to (C_S_AXI_DATA_WIDTH/8-1) loop" :col 52)
	       ("s_axi_wstrb" :file "../files/common/hierarchy.vhd" :line 2903)
	       (:desc "                                if (s_axi_wstrb(byte_index) = '1') then" :col 36)
	       ("byte_index" :file "../files/common/hierarchy.vhd" :line 2903)
	       (:desc "                                if (s_axi_wstrb(byte_index) = '1') then" :col 48)
	       ("master_lite_wr_add_reg" :file "../files/common/hierarchy.vhd" :line 2904)
	       (:desc "                                    master_lite_wr_add_reg(byte_index*8+7 downto byte_index*8) <= s_axi_wdata(byte_index*8+7 downto byte_index*8);" :col 36)
	       ("byte_index" :file "../files/common/hierarchy.vhd" :line 2904)
	       (:desc "                                    master_lite_wr_add_reg(byte_index*8+7 downto byte_index*8) <= s_axi_wdata(byte_index*8+7 downto byte_index*8);" :col 132)
	       ("s_axi_wdata" :file "../files/common/hierarchy.vhd" :line 2904)
	       (:desc "                                    master_lite_wr_add_reg(byte_index*8+7 downto byte_index*8) <= s_axi_wdata(byte_index*8+7 downto byte_index*8);" :col 98)
	       ("byte_index" :file "../files/common/hierarchy.vhd" :line 2909)
	       (:desc "                            for byte_index in 0 to (C_S_AXI_DATA_WIDTH/8-1) loop" :col 32)
	       ("C_S_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 2909)
	       (:desc "                            for byte_index in 0 to (C_S_AXI_DATA_WIDTH/8-1) loop" :col 52)
	       ("s_axi_wstrb" :file "../files/common/hierarchy.vhd" :line 2910)
	       (:desc "                                if (s_axi_wstrb(byte_index) = '1') then" :col 36)
	       ("byte_index" :file "../files/common/hierarchy.vhd" :line 2910)
	       (:desc "                                if (s_axi_wstrb(byte_index) = '1') then" :col 48)
	       ("master_lite_wr_data_reg" :file "../files/common/hierarchy.vhd" :line 2911)
	       (:desc "                                    master_lite_wr_data_reg(byte_index*8+7 downto byte_index*8) <= s_axi_wdata(byte_index*8+7 downto byte_index*8);" :col 36)
	       ("byte_index" :file "../files/common/hierarchy.vhd" :line 2911)
	       (:desc "                                    master_lite_wr_data_reg(byte_index*8+7 downto byte_index*8) <= s_axi_wdata(byte_index*8+7 downto byte_index*8);" :col 133)
	       ("s_axi_wdata" :file "../files/common/hierarchy.vhd" :line 2911)
	       (:desc "                                    master_lite_wr_data_reg(byte_index*8+7 downto byte_index*8) <= s_axi_wdata(byte_index*8+7 downto byte_index*8);" :col 99)
	       ("byte_index" :file "../files/common/hierarchy.vhd" :line 2916)
	       (:desc "                            for byte_index in 0 to (C_S_AXI_DATA_WIDTH/8-1) loop" :col 32)
	       ("C_S_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 2916)
	       (:desc "                            for byte_index in 0 to (C_S_AXI_DATA_WIDTH/8-1) loop" :col 52)
	       ("s_axi_wstrb" :file "../files/common/hierarchy.vhd" :line 2917)
	       (:desc "                                if (s_axi_wstrb(byte_index) = '1') then" :col 36)
	       ("byte_index" :file "../files/common/hierarchy.vhd" :line 2917)
	       (:desc "                                if (s_axi_wstrb(byte_index) = '1') then" :col 48)
	       ("master_lite_rd_setup_reg" :file "../files/common/hierarchy.vhd" :line 2918)
	       (:desc "                                    master_lite_rd_setup_reg(byte_index*8+7 downto byte_index*8) <= s_axi_wdata(byte_index*8+7 downto byte_index*8);" :col 36)
	       ("byte_index" :file "../files/common/hierarchy.vhd" :line 2918)
	       (:desc "                                    master_lite_rd_setup_reg(byte_index*8+7 downto byte_index*8) <= s_axi_wdata(byte_index*8+7 downto byte_index*8);" :col 134)
	       ("s_axi_wdata" :file "../files/common/hierarchy.vhd" :line 2918)
	       (:desc "                                    master_lite_rd_setup_reg(byte_index*8+7 downto byte_index*8) <= s_axi_wdata(byte_index*8+7 downto byte_index*8);" :col 100)
	       ("byte_index" :file "../files/common/hierarchy.vhd" :line 2923)
	       (:desc "                            for byte_index in 0 to (C_S_AXI_DATA_WIDTH/8-1) loop" :col 32)
	       ("C_S_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 2923)
	       (:desc "                            for byte_index in 0 to (C_S_AXI_DATA_WIDTH/8-1) loop" :col 52)
	       ("s_axi_wstrb" :file "../files/common/hierarchy.vhd" :line 2924)
	       (:desc "                                if (s_axi_wstrb(byte_index) = '1') then" :col 36)
	       ("byte_index" :file "../files/common/hierarchy.vhd" :line 2924)
	       (:desc "                                if (s_axi_wstrb(byte_index) = '1') then" :col 48)
	       ("master_lite_rd_add_reg" :file "../files/common/hierarchy.vhd" :line 2925)
	       (:desc "                                    master_lite_rd_add_reg(byte_index*8+7 downto byte_index*8) <= s_axi_wdata(byte_index*8+7 downto byte_index*8);" :col 36)
	       ("byte_index" :file "../files/common/hierarchy.vhd" :line 2925)
	       (:desc "                                    master_lite_rd_add_reg(byte_index*8+7 downto byte_index*8) <= s_axi_wdata(byte_index*8+7 downto byte_index*8);" :col 132)
	       ("s_axi_wdata" :file "../files/common/hierarchy.vhd" :line 2925)
	       (:desc "                                    master_lite_rd_add_reg(byte_index*8+7 downto byte_index*8) <= s_axi_wdata(byte_index*8+7 downto byte_index*8);" :col 98)
	       ("soft_reset_cnt" :file "../files/common/hierarchy.vhd" :line 2935)
	       (:desc "                if (soft_reset_cnt = SOFT_RESET_CYCLES - 1) then" :col 20)
	       ("SOFT_RESET_CYCLES" :file "../files/common/hierarchy.vhd" :line 2935)
	       (:desc "                if (soft_reset_cnt = SOFT_RESET_CYCLES - 1) then" :col 37)
	       ("BIT_SOFT_RESET" :file "../files/common/hierarchy.vhd" :line 2936)
	       (:desc "                    BIT_SOFT_RESET <= '0';" :col 20)
	       ("read_request" :file "../files/common/hierarchy.vhd" :line 2940)
	       (:desc "                if (read_request) then" :col 20)
	       ("BIT_READ_REQUEST" :file "../files/common/hierarchy.vhd" :line 2941)
	       (:desc "                    BIT_READ_REQUEST <= '0';" :col 20)
	       ("read_data_valid" :file "../files/common/hierarchy.vhd" :line 2944)
	       (:desc "                if (read_data_valid) then" :col 20)
	       ("BIT_READ_DATA_VALID" :file "../files/common/hierarchy.vhd" :line 2945)
	       (:desc "                    BIT_READ_DATA_VALID <= '1';" :col 20)
	       ("write_request" :file "../files/common/hierarchy.vhd" :line 2948)
	       (:desc "                if (write_request) then" :col 20)
	       ("BIT_WRITE_REQUEST" :file "../files/common/hierarchy.vhd" :line 2949)
	       (:desc "                    BIT_WRITE_REQUEST <= '0';" :col 20)
	       ("write_done" :file "../files/common/hierarchy.vhd" :line 2952)
	       (:desc "                if (write_done) then" :col 20)
	       ("BIT_WRITE_DONE" :file "../files/common/hierarchy.vhd" :line 2953)
	       (:desc "                    BIT_WRITE_DONE <= '1';" :col 20)
	       ("read_write_regs_proc" :file "../files/common/hierarchy.vhd" :line 2960)
	       (:desc "    end process read_write_regs_proc;" :col 16)
	       ("read_only_regs_proc" :file "../files/common/hierarchy.vhd" :line 2964)
	       (:desc "    read_only_regs_proc : process (s_axi_aclk) is" :col 4)
	       ("s_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2964)
	       (:desc "    read_only_regs_proc : process (s_axi_aclk) is" :col 35)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 2966)
	       (:desc "        if rising_edge(s_axi_aclk) then" :col 11)
	       ("s_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2966)
	       (:desc "        if rising_edge(s_axi_aclk) then" :col 23)
	       ("s_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 2967)
	       (:desc "            if (s_axi_aresetn = '0' or soft_reset_i = '1') then" :col 16)
	       ("soft_reset_i" :file "../files/common/hierarchy.vhd" :line 2967)
	       (:desc "            if (s_axi_aresetn = '0' or soft_reset_i = '1') then" :col 39)
	       ("status_reg" :file "../files/common/hierarchy.vhd" :line 2968)
	       (:desc "                status_reg              <= (others => '0');" :col 16)
	       ("version_reg" :file "../files/common/hierarchy.vhd" :line 2969)
	       (:desc "                version_reg             <= IP_VERSION;" :col 16)
	       ("IP_VERSION" :file "../files/common/hierarchy.vhd" :line 2969)
	       (:desc "                version_reg             <= IP_VERSION;" :col 43)
	       ("count_lch_reg" :file "../files/common/hierarchy.vhd" :line 2970)
	       (:desc "                count_lch_reg           <= (others => '0');" :col 16)
	       ("pattern_count_lch_reg" :file "../files/common/hierarchy.vhd" :line 2971)
	       (:desc "                pattern_count_lch_reg   <= (others => '0');" :col 16)
	       ("count_rch_reg" :file "../files/common/hierarchy.vhd" :line 2972)
	       (:desc "                count_rch_reg           <= (others => '0');" :col 16)
	       ("pattern_count_rch_reg" :file "../files/common/hierarchy.vhd" :line 2973)
	       (:desc "                pattern_count_rch_reg   <= (others => '0');" :col 16)
	       ("master_lite_rd_data_reg" :file "../files/common/hierarchy.vhd" :line 2974)
	       (:desc "                master_lite_rd_data_reg <= (others => '0');" :col 16)
	       ("add_bit" :file "../files/common/hierarchy.vhd" :line 2977)
	       (:desc "                add_bit(system_running, BIT_RUNNING);" :col 16)
	       ("system_running" :file "../files/common/hierarchy.vhd" :line 2977)
	       (:desc "                add_bit(system_running, BIT_RUNNING);" :col 24)
	       ("BIT_RUNNING" :file "../files/common/hierarchy.vhd" :line 2977)
	       (:desc "                add_bit(system_running, BIT_RUNNING);" :col 40)
	       ("add_bit" :file "../files/common/hierarchy.vhd" :line 2978)
	       (:desc "                add_bit(transaction_error, BIT_AXI_LITE_MASTER_ERR);" :col 16)
	       ("transaction_error" :file "../files/common/hierarchy.vhd" :line 2978)
	       (:desc "                add_bit(transaction_error, BIT_AXI_LITE_MASTER_ERR);" :col 24)
	       ("BIT_AXI_LITE_MASTER_ERR" :file "../files/common/hierarchy.vhd" :line 2978)
	       (:desc "                add_bit(transaction_error, BIT_AXI_LITE_MASTER_ERR);" :col 43)
	       ("add_bit" :file "../files/common/hierarchy.vhd" :line 2979)
	       (:desc "                add_bit(bram_overflow_error, BIT_BRAM_OVERFLOW_ERR);" :col 16)
	       ("bram_overflow_error" :file "../files/common/hierarchy.vhd" :line 2979)
	       (:desc "                add_bit(bram_overflow_error, BIT_BRAM_OVERFLOW_ERR);" :col 24)
	       ("BIT_BRAM_OVERFLOW_ERR" :file "../files/common/hierarchy.vhd" :line 2979)
	       (:desc "                add_bit(bram_overflow_error, BIT_BRAM_OVERFLOW_ERR);" :col 45)
	       ("add_bit" :file "../files/common/hierarchy.vhd" :line 2980)
	       (:desc "                add_bit(out_reg_underflow_error_l, BIT_OUT_REG_UNDERFLOW_ERR_L);" :col 16)
	       ("out_reg_underflow_error_l" :file "../files/common/hierarchy.vhd" :line 2980)
	       (:desc "                add_bit(out_reg_underflow_error_l, BIT_OUT_REG_UNDERFLOW_ERR_L);" :col 24)
	       ("BIT_OUT_REG_UNDERFLOW_ERR_L" :file "../files/common/hierarchy.vhd" :line 2980)
	       (:desc "                add_bit(out_reg_underflow_error_l, BIT_OUT_REG_UNDERFLOW_ERR_L);" :col 51)
	       ("add_bit" :file "../files/common/hierarchy.vhd" :line 2981)
	       (:desc "                add_bit(out_reg_overflow_error_l, BIT_OUT_REG_OVERFLOW_ERR_L);" :col 16)
	       ("out_reg_overflow_error_l" :file "../files/common/hierarchy.vhd" :line 2981)
	       (:desc "                add_bit(out_reg_overflow_error_l, BIT_OUT_REG_OVERFLOW_ERR_L);" :col 24)
	       ("BIT_OUT_REG_OVERFLOW_ERR_L" :file "../files/common/hierarchy.vhd" :line 2981)
	       (:desc "                add_bit(out_reg_overflow_error_l, BIT_OUT_REG_OVERFLOW_ERR_L);" :col 50)
	       ("add_bit" :file "../files/common/hierarchy.vhd" :line 2982)
	       (:desc "                add_bit(out_reg_underflow_error_r, BIT_OUT_REG_UNDERFLOW_ERR_R);" :col 16)
	       ("out_reg_underflow_error_r" :file "../files/common/hierarchy.vhd" :line 2982)
	       (:desc "                add_bit(out_reg_underflow_error_r, BIT_OUT_REG_UNDERFLOW_ERR_R);" :col 24)
	       ("BIT_OUT_REG_UNDERFLOW_ERR_R" :file "../files/common/hierarchy.vhd" :line 2982)
	       (:desc "                add_bit(out_reg_underflow_error_r, BIT_OUT_REG_UNDERFLOW_ERR_R);" :col 51)
	       ("add_bit" :file "../files/common/hierarchy.vhd" :line 2983)
	       (:desc "                add_bit(out_reg_overflow_error_r, BIT_OUT_REG_OVERFLOW_ERR_R);" :col 16)
	       ("out_reg_overflow_error_r" :file "../files/common/hierarchy.vhd" :line 2983)
	       (:desc "                add_bit(out_reg_overflow_error_r, BIT_OUT_REG_OVERFLOW_ERR_R);" :col 24)
	       ("BIT_OUT_REG_OVERFLOW_ERR_R" :file "../files/common/hierarchy.vhd" :line 2983)
	       (:desc "                add_bit(out_reg_overflow_error_r, BIT_OUT_REG_OVERFLOW_ERR_R);" :col 50)
	       ("version_reg" :file "../files/common/hierarchy.vhd" :line 2985)
	       (:desc "                version_reg             <= IP_VERSION;" :col 16)
	       ("IP_VERSION" :file "../files/common/hierarchy.vhd" :line 2985)
	       (:desc "                version_reg             <= IP_VERSION;" :col 43)
	       ("count_lch_reg" :file "../files/common/hierarchy.vhd" :line 2987)
	       (:desc "                count_lch_reg           <= std_logic_vector(count_lch);" :col 16)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2987)
	       (:desc "                count_lch_reg           <= std_logic_vector(count_lch);" :col 43)
	       ("count_lch" :file "../files/common/hierarchy.vhd" :line 2987)
	       (:desc "                count_lch_reg           <= std_logic_vector(count_lch);" :col 60)
	       ("pattern_count_lch_reg" :file "../files/common/hierarchy.vhd" :line 2988)
	       (:desc "                pattern_count_lch_reg   <= std_logic_vector(pattern_count_lch);" :col 16)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2988)
	       (:desc "                pattern_count_lch_reg   <= std_logic_vector(pattern_count_lch);" :col 43)
	       ("pattern_count_lch" :file "../files/common/hierarchy.vhd" :line 2988)
	       (:desc "                pattern_count_lch_reg   <= std_logic_vector(pattern_count_lch);" :col 60)
	       ("count_rch_reg" :file "../files/common/hierarchy.vhd" :line 2989)
	       (:desc "                count_rch_reg           <= std_logic_vector(count_rch);" :col 16)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2989)
	       (:desc "                count_rch_reg           <= std_logic_vector(count_rch);" :col 43)
	       ("count_rch" :file "../files/common/hierarchy.vhd" :line 2989)
	       (:desc "                count_rch_reg           <= std_logic_vector(count_rch);" :col 60)
	       ("pattern_count_rch_reg" :file "../files/common/hierarchy.vhd" :line 2990)
	       (:desc "                pattern_count_rch_reg   <= std_logic_vector(pattern_count_rch);" :col 16)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 2990)
	       (:desc "                pattern_count_rch_reg   <= std_logic_vector(pattern_count_rch);" :col 43)
	       ("pattern_count_rch" :file "../files/common/hierarchy.vhd" :line 2990)
	       (:desc "                pattern_count_rch_reg   <= std_logic_vector(pattern_count_rch);" :col 60)
	       ("master_lite_rd_data_reg" :file "../files/common/hierarchy.vhd" :line 2992)
	       (:desc "                master_lite_rd_data_reg <= read_data;" :col 16)
	       ("read_data" :file "../files/common/hierarchy.vhd" :line 2992)
	       (:desc "                master_lite_rd_data_reg <= read_data;" :col 43)
	       ("read_only_regs_proc" :file "../files/common/hierarchy.vhd" :line 2995)
	       (:desc "    end process read_only_regs_proc;" :col 16)
	       ("control_reg_signals_proc" :file "../files/common/hierarchy.vhd" :line 2999)
	       (:desc "    control_reg_signals_proc : process (s_axi_aclk) is" :col 4)
	       ("s_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2999)
	       (:desc "    control_reg_signals_proc : process (s_axi_aclk) is" :col 40)
	       ("add_out_sigH" :file "../files/common/hierarchy.vhd" :line 3000)
	       (:desc "        procedure add_out_sigH (signal sigH : out std_logic; signal bitpos : in std_logic) is" :col 18)
	       ("sigH" :file "../files/common/hierarchy.vhd" :line 3000)
	       (:desc "        procedure add_out_sigH (signal sigH : out std_logic; signal bitpos : in std_logic) is" :col 39)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 3000)
	       (:desc "        procedure add_out_sigH (signal sigH : out std_logic; signal bitpos : in std_logic) is" :col 80)
	       ("bitpos" :file "../files/common/hierarchy.vhd" :line 3000)
	       (:desc "        procedure add_out_sigH (signal sigH : out std_logic; signal bitpos : in std_logic) is" :col 68)
	       ("bitpos" :file "../files/common/hierarchy.vhd" :line 3002)
	       (:desc "            if (bitpos) then sigH <= '1';" :col 16)
	       ("sigH" :file "../files/common/hierarchy.vhd" :line 3002)
	       (:desc "            if (bitpos) then sigH <= '1';" :col 29)
	       ("sigH" :file "../files/common/hierarchy.vhd" :line 3003)
	       (:desc "            else sigH             <= '0';" :col 17)
	       ("add_out_sigH" :file "../files/common/hierarchy.vhd" :line 3005)
	       (:desc "        end procedure add_out_sigH;" :col 22)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 3008)
	       (:desc "        if rising_edge(s_axi_aclk) then" :col 11)
	       ("s_axi_aclk" :file "../files/common/hierarchy.vhd" :line 3008)
	       (:desc "        if rising_edge(s_axi_aclk) then" :col 23)
	       ("s_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 3009)
	       (:desc "            if (s_axi_aresetn = '0' or soft_reset_i = '1') then" :col 16)
	       ("soft_reset_i" :file "../files/common/hierarchy.vhd" :line 3009)
	       (:desc "            if (s_axi_aresetn = '0' or soft_reset_i = '1') then" :col 39)
	       ("system_enable" :file "../files/common/hierarchy.vhd" :line 3010)
	       (:desc "                system_enable <= '0';" :col 16)
	       ("add_out_sigH" :file "../files/common/hierarchy.vhd" :line 3012)
	       (:desc "                add_out_sigH(system_enable, BIT_ENABLE);" :col 16)
	       ("system_enable" :file "../files/common/hierarchy.vhd" :line 3012)
	       (:desc "                add_out_sigH(system_enable, BIT_ENABLE);" :col 29)
	       ("BIT_ENABLE" :file "../files/common/hierarchy.vhd" :line 3012)
	       (:desc "                add_out_sigH(system_enable, BIT_ENABLE);" :col 44)
	       ("control_reg_signals_proc" :file "../files/common/hierarchy.vhd" :line 3015)
	       (:desc "    end process control_reg_signals_proc;" :col 16)
	       ("soft_reset_out_proc" :file "../files/common/hierarchy.vhd" :line 3019)
	       (:desc "    soft_reset_out_proc : process (s_axi_aclk) is" :col 4)
	       ("s_axi_aclk" :file "../files/common/hierarchy.vhd" :line 3019)
	       (:desc "    soft_reset_out_proc : process (s_axi_aclk) is" :col 35)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 3021)
	       (:desc "        if (rising_edge(s_axi_aclk)) then" :col 12)
	       ("s_axi_aclk" :file "../files/common/hierarchy.vhd" :line 3021)
	       (:desc "        if (rising_edge(s_axi_aclk)) then" :col 24)
	       ("s_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 3022)
	       (:desc "            if (s_axi_aresetn = '0') then" :col 16)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 3023)
	       (:desc "                soft_reset     <= '0';" :col 16)
	       ("soft_reset_i" :file "../files/common/hierarchy.vhd" :line 3024)
	       (:desc "                soft_reset_i   <= '0';" :col 16)
	       ("soft_reset_cnt" :file "../files/common/hierarchy.vhd" :line 3025)
	       (:desc "                soft_reset_cnt <= 0;" :col 16)
	       ("BIT_SOFT_RESET" :file "../files/common/hierarchy.vhd" :line 3027)
	       (:desc "                if (BIT_SOFT_RESET = '1') then" :col 20)
	       ("soft_reset_i" :file "../files/common/hierarchy.vhd" :line 3028)
	       (:desc "                    soft_reset_i   <= '1';" :col 20)
	       ("soft_reset_cnt" :file "../files/common/hierarchy.vhd" :line 3029)
	       (:desc "                    soft_reset_cnt <= soft_reset_cnt + 1;" :col 38)
	       ("soft_reset_i" :file "../files/common/hierarchy.vhd" :line 3031)
	       (:desc "                    soft_reset_i   <= '0';" :col 20)
	       ("soft_reset_cnt" :file "../files/common/hierarchy.vhd" :line 3032)
	       (:desc "                    soft_reset_cnt <= 0;" :col 20)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 3035)
	       (:desc "                soft_reset <= soft_reset_i;" :col 16)
	       ("soft_reset_i" :file "../files/common/hierarchy.vhd" :line 3035)
	       (:desc "                soft_reset <= soft_reset_i;" :col 30)
	       ("soft_reset_out_proc" :file "../files/common/hierarchy.vhd" :line 3038)
	       (:desc "    end process soft_reset_out_proc;" :col 16)
	       ("mm2s_proc" :file "../files/common/hierarchy.vhd" :line 3041)
	       (:desc "    mm2s_proc : process (s_axi_aclk) is" :col 4)
	       ("s_axi_aclk" :file "../files/common/hierarchy.vhd" :line 3041)
	       (:desc "    mm2s_proc : process (s_axi_aclk) is" :col 25)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 3043)
	       (:desc "        if (rising_edge(s_axi_aclk)) then" :col 12)
	       ("s_axi_aclk" :file "../files/common/hierarchy.vhd" :line 3043)
	       (:desc "        if (rising_edge(s_axi_aclk)) then" :col 24)
	       ("s_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 3044)
	       (:desc "            if (s_axi_aresetn = '0' or soft_reset_i = '1') then" :col 16)
	       ("soft_reset_i" :file "../files/common/hierarchy.vhd" :line 3044)
	       (:desc "            if (s_axi_aresetn = '0' or soft_reset_i = '1') then" :col 39)
	       ("conv_op_lch" :file "../files/common/hierarchy.vhd" :line 3045)
	       (:desc "                conv_op_lch <= '0';" :col 16)
	       ("conv_op_rch" :file "../files/common/hierarchy.vhd" :line 3046)
	       (:desc "                conv_op_rch <= '0';" :col 16)
	       ("read_size_l" :file "../files/common/hierarchy.vhd" :line 3047)
	       (:desc "                read_size_l <= (others => '0');" :col 16)
	       ("read_size_r" :file "../files/common/hierarchy.vhd" :line 3048)
	       (:desc "                read_size_r <= (others => '0');" :col 16)
	       ("add_bit" :file "../files/common/hierarchy.vhd" :line 3050)
	       (:desc "                add_bit(BIT_CONV_OP_L, conv_op_lch);" :col 16)
	       ("BIT_CONV_OP_L" :file "../files/common/hierarchy.vhd" :line 3050)
	       (:desc "                add_bit(BIT_CONV_OP_L, conv_op_lch);" :col 24)
	       ("conv_op_lch" :file "../files/common/hierarchy.vhd" :line 3050)
	       (:desc "                add_bit(BIT_CONV_OP_L, conv_op_lch);" :col 39)
	       ("add_bit" :file "../files/common/hierarchy.vhd" :line 3051)
	       (:desc "                add_bit(BIT_CONV_OP_R, conv_op_rch);" :col 16)
	       ("BIT_CONV_OP_R" :file "../files/common/hierarchy.vhd" :line 3051)
	       (:desc "                add_bit(BIT_CONV_OP_R, conv_op_rch);" :col 24)
	       ("conv_op_rch" :file "../files/common/hierarchy.vhd" :line 3051)
	       (:desc "                add_bit(BIT_CONV_OP_R, conv_op_rch);" :col 39)
	       ("read_size_l" :file "../files/common/hierarchy.vhd" :line 3052)
	       (:desc "                read_size_l <= unsigned(mm2s_size_reg(15 downto 0));" :col 16)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 3052)
	       (:desc "                read_size_l <= unsigned(mm2s_size_reg(15 downto 0));" :col 31)
	       ("mm2s_size_reg" :file "../files/common/hierarchy.vhd" :line 3052)
	       (:desc "                read_size_l <= unsigned(mm2s_size_reg(15 downto 0));" :col 40)
	       ("read_size_r" :file "../files/common/hierarchy.vhd" :line 3053)
	       (:desc "                read_size_r <= unsigned(mm2s_size_reg(31 downto 16));" :col 16)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 3053)
	       (:desc "                read_size_r <= unsigned(mm2s_size_reg(31 downto 16));" :col 31)
	       ("mm2s_size_reg" :file "../files/common/hierarchy.vhd" :line 3053)
	       (:desc "                read_size_r <= unsigned(mm2s_size_reg(31 downto 16));" :col 40)
	       ("mm2s_proc" :file "../files/common/hierarchy.vhd" :line 3056)
	       (:desc "    end process mm2s_proc;" :col 16)
	       ("master_lite_proc" :file "../files/common/hierarchy.vhd" :line 3059)
	       (:desc "    master_lite_proc : process (s_axi_aclk) is" :col 4)
	       ("s_axi_aclk" :file "../files/common/hierarchy.vhd" :line 3059)
	       (:desc "    master_lite_proc : process (s_axi_aclk) is" :col 32)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 3061)
	       (:desc "        if (rising_edge(s_axi_aclk)) then" :col 12)
	       ("s_axi_aclk" :file "../files/common/hierarchy.vhd" :line 3061)
	       (:desc "        if (rising_edge(s_axi_aclk)) then" :col 24)
	       ("s_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 3062)
	       (:desc "            if (s_axi_aresetn = '0' or soft_reset_i = '1') then" :col 16)
	       ("soft_reset_i" :file "../files/common/hierarchy.vhd" :line 3062)
	       (:desc "            if (s_axi_aresetn = '0' or soft_reset_i = '1') then" :col 39)
	       ("write_address" :file "../files/common/hierarchy.vhd" :line 3063)
	       (:desc "                write_address <= (others => '0');" :col 16)
	       ("write_data" :file "../files/common/hierarchy.vhd" :line 3064)
	       (:desc "                write_data    <= (others => '0');" :col 16)
	       ("write_request" :file "../files/common/hierarchy.vhd" :line 3065)
	       (:desc "                write_request <= '0';" :col 16)
	       ("read_address" :file "../files/common/hierarchy.vhd" :line 3066)
	       (:desc "                read_address  <= (others => '0');" :col 16)
	       ("read_request" :file "../files/common/hierarchy.vhd" :line 3067)
	       (:desc "                read_request  <= '0';" :col 16)
	       ("write_address" :file "../files/common/hierarchy.vhd" :line 3069)
	       (:desc "                write_address <= master_lite_wr_add_reg;" :col 16)
	       ("master_lite_wr_add_reg" :file "../files/common/hierarchy.vhd" :line 3069)
	       (:desc "                write_address <= master_lite_wr_add_reg;" :col 33)
	       ("write_data" :file "../files/common/hierarchy.vhd" :line 3070)
	       (:desc "                write_data    <= master_lite_wr_data_reg;" :col 16)
	       ("master_lite_wr_data_reg" :file "../files/common/hierarchy.vhd" :line 3070)
	       (:desc "                write_data    <= master_lite_wr_data_reg;" :col 33)
	       ("write_request" :file "../files/common/hierarchy.vhd" :line 3071)
	       (:desc "                write_request <= BIT_WRITE_REQUEST;" :col 16)
	       ("BIT_WRITE_REQUEST" :file "../files/common/hierarchy.vhd" :line 3071)
	       (:desc "                write_request <= BIT_WRITE_REQUEST;" :col 33)
	       ("read_address" :file "../files/common/hierarchy.vhd" :line 3072)
	       (:desc "                read_address  <= master_lite_rd_add_reg;" :col 16)
	       ("master_lite_rd_add_reg" :file "../files/common/hierarchy.vhd" :line 3072)
	       (:desc "                read_address  <= master_lite_rd_add_reg;" :col 33)
	       ("read_request" :file "../files/common/hierarchy.vhd" :line 3073)
	       (:desc "                read_request  <= BIT_READ_REQUEST;" :col 16)
	       ("BIT_READ_REQUEST" :file "../files/common/hierarchy.vhd" :line 3073)
	       (:desc "                read_request  <= BIT_READ_REQUEST;" :col 33)
	       ("master_lite_proc" :file "../files/common/hierarchy.vhd" :line 3076)
	       (:desc "    end process master_lite_proc;" :col 16)
	       ("RTL" :file "../files/common/hierarchy.vhd" :line 3080)
	       (:desc "end RTL;" :col 4)
	       ("ieee" :file "../files/common/hierarchy.vhd" :line 3084)
	       (:desc "library ieee;" :col 8)
	       ("xil_defaultlib" :file "../files/common/hierarchy.vhd" :line 3085)
	       (:desc "library xil_defaultlib;" :col 8)
	       ("ieee" :file "../files/common/hierarchy.vhd" :line 3086)
	       (:desc "use ieee.std_logic_1164.all;" :col 4)
	       ("std_logic_1164" :file "../files/common/hierarchy.vhd" :line 3086)
	       (:desc "use ieee.std_logic_1164.all;" :col 9)
	       ("ieee" :file "../files/common/hierarchy.vhd" :line 3087)
	       (:desc "use ieee.numeric_std.all;" :col 4)
	       ("numeric_std" :file "../files/common/hierarchy.vhd" :line 3087)
	       (:desc "use ieee.numeric_std.all;" :col 9)
	       ("axi_lite_master" :file "../files/common/hierarchy.vhd" :line 3089)
	       (:desc "entity axi_lite_master is" :col 7)
	       ("C_M_AXIL_MASTER_TARGET_BASE_ADDR" :file "../files/common/hierarchy.vhd" :line 3091)
	       (:desc "        C_M_AXIL_MASTER_TARGET_BASE_ADDR : std_logic_vector := x\"0000_0000\";" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 3091)
	       (:desc "        C_M_AXIL_MASTER_TARGET_BASE_ADDR : std_logic_vector := x\"0000_0000\";" :col 43)
	       ("C_M_AXIL_MASTER_ADDR_WIDTH" :file "../files/common/hierarchy.vhd" :line 3092)
	       (:desc "        C_M_AXIL_MASTER_ADDR_WIDTH       : integer          := 32;" :col 8)
	       ("integer" :file "../files/common/hierarchy.vhd" :line 3092)
	       (:desc "        C_M_AXIL_MASTER_ADDR_WIDTH       : integer          := 32;" :col 43)
	       ("C_M_AXIL_MASTER_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 3093)
	       (:desc "        C_M_AXIL_MASTER_DATA_WIDTH       : integer          := 32" :col 8)
	       ("integer" :file "../files/common/hierarchy.vhd" :line 3093)
	       (:desc "        C_M_AXIL_MASTER_DATA_WIDTH       : integer          := 32" :col 43)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 3096)
	       (:desc "        soft_reset        : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 3096)
	       (:desc "        soft_reset        : in  std_logic;" :col 32)
	       ("transaction_error" :file "../files/common/hierarchy.vhd" :line 3097)
	       (:desc "        transaction_error : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 3097)
	       (:desc "        transaction_error : out std_logic;" :col 32)
	       ("write_request" :file "../files/common/hierarchy.vhd" :line 3099)
	       (:desc "        write_request : in  std_logic                     := '0';" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 3099)
	       (:desc "        write_request : in  std_logic                     := '0';" :col 28)
	       ("write_data" :file "../files/common/hierarchy.vhd" :line 3100)
	       (:desc "        write_data    : in  std_logic_vector(31 downto 0) := x\"0000_0000\";" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 3100)
	       (:desc "        write_data    : in  std_logic_vector(31 downto 0) := x\"0000_0000\";" :col 28)
	       ("write_address" :file "../files/common/hierarchy.vhd" :line 3101)
	       (:desc "        write_address : in  std_logic_vector(31 downto 0) := x\"0000_0000\";" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 3101)
	       (:desc "        write_address : in  std_logic_vector(31 downto 0) := x\"0000_0000\";" :col 28)
	       ("write_done" :file "../files/common/hierarchy.vhd" :line 3102)
	       (:desc "        write_done    : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 3102)
	       (:desc "        write_done    : out std_logic;" :col 28)
	       ("read_request" :file "../files/common/hierarchy.vhd" :line 3104)
	       (:desc "        read_request    : in  std_logic                     := '0';" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 3104)
	       (:desc "        read_request    : in  std_logic                     := '0';" :col 30)
	       ("read_address" :file "../files/common/hierarchy.vhd" :line 3105)
	       (:desc "        read_address    : in  std_logic_vector(31 downto 0) := x\"0000_0000\";" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 3105)
	       (:desc "        read_address    : in  std_logic_vector(31 downto 0) := x\"0000_0000\";" :col 30)
	       ("read_data" :file "../files/common/hierarchy.vhd" :line 3106)
	       (:desc "        read_data       : out std_logic_vector (31 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 3106)
	       (:desc "        read_data       : out std_logic_vector (31 downto 0);" :col 30)
	       ("read_data_valid" :file "../files/common/hierarchy.vhd" :line 3107)
	       (:desc "        read_data_valid : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 3107)
	       (:desc "        read_data_valid : out std_logic;" :col 30)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 3109)
	       (:desc "        m_axi_aclk    : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 3109)
	       (:desc "        m_axi_aclk    : in  std_logic;" :col 28)
	       ("m_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 3110)
	       (:desc "        m_axi_aresetn : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 3110)
	       (:desc "        m_axi_aresetn : in  std_logic;" :col 28)
	       ("m_axi_awaddr" :file "../files/common/hierarchy.vhd" :line 3111)
	       (:desc "        m_axi_awaddr  : out std_logic_vector(C_M_AXIL_MASTER_ADDR_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 3111)
	       (:desc "        m_axi_awaddr  : out std_logic_vector(C_M_AXIL_MASTER_ADDR_WIDTH-1 downto 0);" :col 28)
	       ("C_M_AXIL_MASTER_ADDR_WIDTH" :file "../files/common/hierarchy.vhd" :line 3111)
	       (:desc "        m_axi_awaddr  : out std_logic_vector(C_M_AXIL_MASTER_ADDR_WIDTH-1 downto 0);" :col 45)
	       ("m_axi_awprot" :file "../files/common/hierarchy.vhd" :line 3112)
	       (:desc "        m_axi_awprot  : out std_logic_vector(2 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 3112)
	       (:desc "        m_axi_awprot  : out std_logic_vector(2 downto 0);" :col 28)
	       ("m_axi_awvalid" :file "../files/common/hierarchy.vhd" :line 3113)
	       (:desc "        m_axi_awvalid : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 3113)
	       (:desc "        m_axi_awvalid : out std_logic;" :col 28)
	       ("m_axi_awready" :file "../files/common/hierarchy.vhd" :line 3114)
	       (:desc "        m_axi_awready : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 3114)
	       (:desc "        m_axi_awready : in  std_logic;" :col 28)
	       ("m_axi_wdata" :file "../files/common/hierarchy.vhd" :line 3115)
	       (:desc "        m_axi_wdata   : out std_logic_vector(C_M_AXIL_MASTER_DATA_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 3115)
	       (:desc "        m_axi_wdata   : out std_logic_vector(C_M_AXIL_MASTER_DATA_WIDTH-1 downto 0);" :col 28)
	       ("C_M_AXIL_MASTER_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 3115)
	       (:desc "        m_axi_wdata   : out std_logic_vector(C_M_AXIL_MASTER_DATA_WIDTH-1 downto 0);" :col 45)
	       ("m_axi_wstrb" :file "../files/common/hierarchy.vhd" :line 3116)
	       (:desc "        m_axi_wstrb   : out std_logic_vector(C_M_AXIL_MASTER_DATA_WIDTH/8-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 3116)
	       (:desc "        m_axi_wstrb   : out std_logic_vector(C_M_AXIL_MASTER_DATA_WIDTH/8-1 downto 0);" :col 28)
	       ("C_M_AXIL_MASTER_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 3116)
	       (:desc "        m_axi_wstrb   : out std_logic_vector(C_M_AXIL_MASTER_DATA_WIDTH/8-1 downto 0);" :col 45)
	       ("m_axi_wvalid" :file "../files/common/hierarchy.vhd" :line 3117)
	       (:desc "        m_axi_wvalid  : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 3117)
	       (:desc "        m_axi_wvalid  : out std_logic;" :col 28)
	       ("m_axi_wready" :file "../files/common/hierarchy.vhd" :line 3118)
	       (:desc "        m_axi_wready  : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 3118)
	       (:desc "        m_axi_wready  : in  std_logic;" :col 28)
	       ("m_axi_bresp" :file "../files/common/hierarchy.vhd" :line 3119)
	       (:desc "        m_axi_bresp   : in  std_logic_vector(1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 3119)
	       (:desc "        m_axi_bresp   : in  std_logic_vector(1 downto 0);" :col 28)
	       ("m_axi_bvalid" :file "../files/common/hierarchy.vhd" :line 3120)
	       (:desc "        m_axi_bvalid  : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 3120)
	       (:desc "        m_axi_bvalid  : in  std_logic;" :col 28)
	       ("m_axi_bready" :file "../files/common/hierarchy.vhd" :line 3121)
	       (:desc "        m_axi_bready  : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 3121)
	       (:desc "        m_axi_bready  : out std_logic;" :col 28)
	       ("m_axi_araddr" :file "../files/common/hierarchy.vhd" :line 3122)
	       (:desc "        m_axi_araddr  : out std_logic_vector(C_M_AXIL_MASTER_ADDR_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 3122)
	       (:desc "        m_axi_araddr  : out std_logic_vector(C_M_AXIL_MASTER_ADDR_WIDTH-1 downto 0);" :col 28)
	       ("C_M_AXIL_MASTER_ADDR_WIDTH" :file "../files/common/hierarchy.vhd" :line 3122)
	       (:desc "        m_axi_araddr  : out std_logic_vector(C_M_AXIL_MASTER_ADDR_WIDTH-1 downto 0);" :col 45)
	       ("m_axi_arprot" :file "../files/common/hierarchy.vhd" :line 3123)
	       (:desc "        m_axi_arprot  : out std_logic_vector(2 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 3123)
	       (:desc "        m_axi_arprot  : out std_logic_vector(2 downto 0);" :col 28)
	       ("m_axi_arvalid" :file "../files/common/hierarchy.vhd" :line 3124)
	       (:desc "        m_axi_arvalid : out std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 3124)
	       (:desc "        m_axi_arvalid : out std_logic;" :col 28)
	       ("m_axi_arready" :file "../files/common/hierarchy.vhd" :line 3125)
	       (:desc "        m_axi_arready : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 3125)
	       (:desc "        m_axi_arready : in  std_logic;" :col 28)
	       ("m_axi_rdata" :file "../files/common/hierarchy.vhd" :line 3126)
	       (:desc "        m_axi_rdata   : in  std_logic_vector(C_M_AXIL_MASTER_DATA_WIDTH-1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 3126)
	       (:desc "        m_axi_rdata   : in  std_logic_vector(C_M_AXIL_MASTER_DATA_WIDTH-1 downto 0);" :col 28)
	       ("C_M_AXIL_MASTER_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 3126)
	       (:desc "        m_axi_rdata   : in  std_logic_vector(C_M_AXIL_MASTER_DATA_WIDTH-1 downto 0);" :col 45)
	       ("m_axi_rresp" :file "../files/common/hierarchy.vhd" :line 3127)
	       (:desc "        m_axi_rresp   : in  std_logic_vector(1 downto 0);" :col 8)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 3127)
	       (:desc "        m_axi_rresp   : in  std_logic_vector(1 downto 0);" :col 28)
	       ("m_axi_rvalid" :file "../files/common/hierarchy.vhd" :line 3128)
	       (:desc "        m_axi_rvalid  : in  std_logic;" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 3128)
	       (:desc "        m_axi_rvalid  : in  std_logic;" :col 28)
	       ("m_axi_rready" :file "../files/common/hierarchy.vhd" :line 3129)
	       (:desc "        m_axi_rready  : out std_logic" :col 8)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 3129)
	       (:desc "        m_axi_rready  : out std_logic" :col 28)
	       ("axi_lite_master" :file "../files/common/hierarchy.vhd" :line 3131)
	       (:desc "end axi_lite_master;" :col 4)
	       ("RTL" :file "../files/common/hierarchy.vhd" :line 3134)
	       (:desc "architecture RTL of axi_lite_master is" :col 13)
	       ("axi_lite_master" :file "../files/common/hierarchy.vhd" :line 3134)
	       (:desc "architecture RTL of axi_lite_master is" :col 20)
	       ("axi_awvalid" :file "../files/common/hierarchy.vhd" :line 3136)
	       (:desc "    signal axi_awvalid : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 3136)
	       (:desc "    signal axi_awvalid : std_logic;" :col 25)
	       ("axi_wvalid" :file "../files/common/hierarchy.vhd" :line 3137)
	       (:desc "    signal axi_wvalid  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 3137)
	       (:desc "    signal axi_wvalid  : std_logic;" :col 25)
	       ("axi_arvalid" :file "../files/common/hierarchy.vhd" :line 3138)
	       (:desc "    signal axi_arvalid : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 3138)
	       (:desc "    signal axi_arvalid : std_logic;" :col 25)
	       ("axi_rready" :file "../files/common/hierarchy.vhd" :line 3139)
	       (:desc "    signal axi_rready  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 3139)
	       (:desc "    signal axi_rready  : std_logic;" :col 25)
	       ("axi_bready" :file "../files/common/hierarchy.vhd" :line 3140)
	       (:desc "    signal axi_bready  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 3140)
	       (:desc "    signal axi_bready  : std_logic;" :col 25)
	       ("axi_awaddr" :file "../files/common/hierarchy.vhd" :line 3141)
	       (:desc "    signal axi_awaddr  : std_logic_vector(C_M_AXIL_MASTER_ADDR_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 3141)
	       (:desc "    signal axi_awaddr  : std_logic_vector(C_M_AXIL_MASTER_ADDR_WIDTH-1 downto 0);" :col 25)
	       ("C_M_AXIL_MASTER_ADDR_WIDTH" :file "../files/common/hierarchy.vhd" :line 3141)
	       (:desc "    signal axi_awaddr  : std_logic_vector(C_M_AXIL_MASTER_ADDR_WIDTH-1 downto 0);" :col 42)
	       ("axi_wdata" :file "../files/common/hierarchy.vhd" :line 3142)
	       (:desc "    signal axi_wdata   : std_logic_vector(C_M_AXIL_MASTER_DATA_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 3142)
	       (:desc "    signal axi_wdata   : std_logic_vector(C_M_AXIL_MASTER_DATA_WIDTH-1 downto 0);" :col 25)
	       ("C_M_AXIL_MASTER_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 3142)
	       (:desc "    signal axi_wdata   : std_logic_vector(C_M_AXIL_MASTER_DATA_WIDTH-1 downto 0);" :col 42)
	       ("axi_araddr" :file "../files/common/hierarchy.vhd" :line 3143)
	       (:desc "    signal axi_araddr  : std_logic_vector(C_M_AXIL_MASTER_ADDR_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 3143)
	       (:desc "    signal axi_araddr  : std_logic_vector(C_M_AXIL_MASTER_ADDR_WIDTH-1 downto 0);" :col 25)
	       ("C_M_AXIL_MASTER_ADDR_WIDTH" :file "../files/common/hierarchy.vhd" :line 3143)
	       (:desc "    signal axi_araddr  : std_logic_vector(C_M_AXIL_MASTER_ADDR_WIDTH-1 downto 0);" :col 42)
	       ("write_resp_error" :file "../files/common/hierarchy.vhd" :line 3145)
	       (:desc "    signal write_resp_error : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 3145)
	       (:desc "    signal write_resp_error : std_logic;" :col 30)
	       ("read_resp_error" :file "../files/common/hierarchy.vhd" :line 3146)
	       (:desc "    signal read_resp_error  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 3146)
	       (:desc "    signal read_resp_error  : std_logic;" :col 30)
	       ("start_single_read" :file "../files/common/hierarchy.vhd" :line 3148)
	       (:desc "    signal start_single_read : std_logic := '0';" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 3148)
	       (:desc "    signal start_single_read : std_logic := '0';" :col 31)
	       ("reading" :file "../files/common/hierarchy.vhd" :line 3149)
	       (:desc "    signal reading           : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/hierarchy.vhd" :line 3149)
	       (:desc "    signal reading           : std_logic;" :col 31)
	       ("m_axi_awaddr" :file "../files/common/hierarchy.vhd" :line 3154)
	       (:desc "    m_axi_awaddr  <= std_logic_vector (unsigned(C_M_AXIL_MASTER_TARGET_BASE_ADDR) + unsigned(axi_awaddr));" :col 4)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 3154)
	       (:desc "    m_axi_awaddr  <= std_logic_vector (unsigned(C_M_AXIL_MASTER_TARGET_BASE_ADDR) + unsigned(axi_awaddr));" :col 21)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 3154)
	       (:desc "    m_axi_awaddr  <= std_logic_vector (unsigned(C_M_AXIL_MASTER_TARGET_BASE_ADDR) + unsigned(axi_awaddr));" :col 84)
	       ("C_M_AXIL_MASTER_TARGET_BASE_ADDR" :file "../files/common/hierarchy.vhd" :line 3154)
	       (:desc "    m_axi_awaddr  <= std_logic_vector (unsigned(C_M_AXIL_MASTER_TARGET_BASE_ADDR) + unsigned(axi_awaddr));" :col 48)
	       ("axi_awaddr" :file "../files/common/hierarchy.vhd" :line 3154)
	       (:desc "    m_axi_awaddr  <= std_logic_vector (unsigned(C_M_AXIL_MASTER_TARGET_BASE_ADDR) + unsigned(axi_awaddr));" :col 93)
	       ("m_axi_wdata" :file "../files/common/hierarchy.vhd" :line 3155)
	       (:desc "    m_axi_wdata   <= axi_wdata;" :col 4)
	       ("axi_wdata" :file "../files/common/hierarchy.vhd" :line 3155)
	       (:desc "    m_axi_wdata   <= axi_wdata;" :col 21)
	       ("m_axi_awvalid" :file "../files/common/hierarchy.vhd" :line 3156)
	       (:desc "    m_axi_awvalid <= axi_awvalid;" :col 4)
	       ("axi_awvalid" :file "../files/common/hierarchy.vhd" :line 3156)
	       (:desc "    m_axi_awvalid <= axi_awvalid;" :col 21)
	       ("m_axi_wvalid" :file "../files/common/hierarchy.vhd" :line 3157)
	       (:desc "    m_axi_wvalid  <= axi_wvalid;" :col 4)
	       ("axi_wvalid" :file "../files/common/hierarchy.vhd" :line 3157)
	       (:desc "    m_axi_wvalid  <= axi_wvalid;" :col 21)
	       ("m_axi_bready" :file "../files/common/hierarchy.vhd" :line 3158)
	       (:desc "    m_axi_bready  <= axi_bready;" :col 4)
	       ("axi_bready" :file "../files/common/hierarchy.vhd" :line 3158)
	       (:desc "    m_axi_bready  <= axi_bready;" :col 21)
	       ("m_axi_araddr" :file "../files/common/hierarchy.vhd" :line 3159)
	       (:desc "    m_axi_araddr  <= std_logic_vector(unsigned(C_M_AXIL_MASTER_TARGET_BASE_ADDR) + unsigned(axi_araddr));" :col 4)
	       ("std_logic_vector" :file "../files/common/hierarchy.vhd" :line 3159)
	       (:desc "    m_axi_araddr  <= std_logic_vector(unsigned(C_M_AXIL_MASTER_TARGET_BASE_ADDR) + unsigned(axi_araddr));" :col 21)
	       ("unsigned" :file "../files/common/hierarchy.vhd" :line 3159)
	       (:desc "    m_axi_araddr  <= std_logic_vector(unsigned(C_M_AXIL_MASTER_TARGET_BASE_ADDR) + unsigned(axi_araddr));" :col 83)
	       ("C_M_AXIL_MASTER_TARGET_BASE_ADDR" :file "../files/common/hierarchy.vhd" :line 3159)
	       (:desc "    m_axi_araddr  <= std_logic_vector(unsigned(C_M_AXIL_MASTER_TARGET_BASE_ADDR) + unsigned(axi_araddr));" :col 47)
	       ("axi_araddr" :file "../files/common/hierarchy.vhd" :line 3159)
	       (:desc "    m_axi_araddr  <= std_logic_vector(unsigned(C_M_AXIL_MASTER_TARGET_BASE_ADDR) + unsigned(axi_araddr));" :col 92)
	       ("m_axi_rready" :file "../files/common/hierarchy.vhd" :line 3160)
	       (:desc "    m_axi_rready  <= axi_rready;" :col 4)
	       ("axi_rready" :file "../files/common/hierarchy.vhd" :line 3160)
	       (:desc "    m_axi_rready  <= axi_rready;" :col 21)
	       ("m_axi_arvalid" :file "../files/common/hierarchy.vhd" :line 3161)
	       (:desc "    m_axi_arvalid <= axi_arvalid;" :col 4)
	       ("axi_arvalid" :file "../files/common/hierarchy.vhd" :line 3161)
	       (:desc "    m_axi_arvalid <= axi_arvalid;" :col 21)
	       ("m_axi_awprot" :file "../files/common/hierarchy.vhd" :line 3162)
	       (:desc "    m_axi_awprot  <= \"000\";" :col 4)
	       ("m_axi_wstrb" :file "../files/common/hierarchy.vhd" :line 3163)
	       (:desc "    m_axi_wstrb   <= \"1111\";" :col 4)
	       ("m_axi_arprot" :file "../files/common/hierarchy.vhd" :line 3164)
	       (:desc "    m_axi_arprot  <= \"001\";" :col 4)
	       ("read_data" :file "../files/common/hierarchy.vhd" :line 3166)
	       (:desc "    read_data <= m_axi_rdata when (m_axi_rvalid = '1' and axi_rready = '1') else" :col 4)
	       ("m_axi_rdata" :file "../files/common/hierarchy.vhd" :line 3166)
	       (:desc "    read_data <= m_axi_rdata when (m_axi_rvalid = '1' and axi_rready = '1') else" :col 17)
	       ("m_axi_rvalid" :file "../files/common/hierarchy.vhd" :line 3166)
	       (:desc "    read_data <= m_axi_rdata when (m_axi_rvalid = '1' and axi_rready = '1') else" :col 35)
	       ("axi_rready" :file "../files/common/hierarchy.vhd" :line 3166)
	       (:desc "    read_data <= m_axi_rdata when (m_axi_rvalid = '1' and axi_rready = '1') else" :col 58)
	       ("read_data_valid" :file "../files/common/hierarchy.vhd" :line 3168)
	       (:desc "    read_data_valid <= axi_rready and m_axi_rvalid;" :col 4)
	       ("axi_rready" :file "../files/common/hierarchy.vhd" :line 3168)
	       (:desc "    read_data_valid <= axi_rready and m_axi_rvalid;" :col 23)
	       ("m_axi_rvalid" :file "../files/common/hierarchy.vhd" :line 3168)
	       (:desc "    read_data_valid <= axi_rready and m_axi_rvalid;" :col 38)
	       ("write_done" :file "../files/common/hierarchy.vhd" :line 3169)
	       (:desc "    write_done      <= axi_bready and m_axi_bvalid;" :col 4)
	       ("axi_bready" :file "../files/common/hierarchy.vhd" :line 3169)
	       (:desc "    write_done      <= axi_bready and m_axi_bvalid;" :col 23)
	       ("m_axi_bvalid" :file "../files/common/hierarchy.vhd" :line 3169)
	       (:desc "    write_done      <= axi_bready and m_axi_bvalid;" :col 38)
	       ("write_resp_error" :file "../files/common/hierarchy.vhd" :line 3171)
	       (:desc "    write_resp_error <= (axi_bready and m_axi_bvalid and m_axi_bresp(1));" :col 4)
	       ("axi_bready" :file "../files/common/hierarchy.vhd" :line 3171)
	       (:desc "    write_resp_error <= (axi_bready and m_axi_bvalid and m_axi_bresp(1));" :col 25)
	       ("m_axi_bvalid" :file "../files/common/hierarchy.vhd" :line 3171)
	       (:desc "    write_resp_error <= (axi_bready and m_axi_bvalid and m_axi_bresp(1));" :col 40)
	       ("m_axi_bresp" :file "../files/common/hierarchy.vhd" :line 3171)
	       (:desc "    write_resp_error <= (axi_bready and m_axi_bvalid and m_axi_bresp(1));" :col 57)
	       ("read_resp_error" :file "../files/common/hierarchy.vhd" :line 3172)
	       (:desc "    read_resp_error  <= (axi_rready and m_axi_rvalid and m_axi_rresp(1));" :col 4)
	       ("axi_rready" :file "../files/common/hierarchy.vhd" :line 3172)
	       (:desc "    read_resp_error  <= (axi_rready and m_axi_rvalid and m_axi_rresp(1));" :col 25)
	       ("m_axi_rvalid" :file "../files/common/hierarchy.vhd" :line 3172)
	       (:desc "    read_resp_error  <= (axi_rready and m_axi_rvalid and m_axi_rresp(1));" :col 40)
	       ("m_axi_rresp" :file "../files/common/hierarchy.vhd" :line 3172)
	       (:desc "    read_resp_error  <= (axi_rready and m_axi_rvalid and m_axi_rresp(1));" :col 57)
	       ("awvalid_proc" :file "../files/common/hierarchy.vhd" :line 3175)
	       (:desc "    awvalid_proc : process(m_axi_aclk)" :col 4)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 3175)
	       (:desc "    awvalid_proc : process(m_axi_aclk)" :col 27)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 3177)
	       (:desc "        if (rising_edge (m_axi_aclk)) then" :col 12)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 3177)
	       (:desc "        if (rising_edge (m_axi_aclk)) then" :col 25)
	       ("m_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 3178)
	       (:desc "            if (m_axi_aresetn = '0' or soft_reset = '1') then" :col 16)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 3178)
	       (:desc "            if (m_axi_aresetn = '0' or soft_reset = '1') then" :col 39)
	       ("axi_awvalid" :file "../files/common/hierarchy.vhd" :line 3179)
	       (:desc "                axi_awvalid <= '0';" :col 16)
	       ("write_request" :file "../files/common/hierarchy.vhd" :line 3181)
	       (:desc "                if (write_request = '1') then" :col 20)
	       ("axi_awvalid" :file "../files/common/hierarchy.vhd" :line 3182)
	       (:desc "                    axi_awvalid <= '1';" :col 20)
	       ("m_axi_awready" :file "../files/common/hierarchy.vhd" :line 3183)
	       (:desc "                elsif (m_axi_awready = '1' and axi_awvalid = '1') then" :col 23)
	       ("axi_awvalid" :file "../files/common/hierarchy.vhd" :line 3183)
	       (:desc "                elsif (m_axi_awready = '1' and axi_awvalid = '1') then" :col 47)
	       ("axi_awvalid" :file "../files/common/hierarchy.vhd" :line 3184)
	       (:desc "                    axi_awvalid <= '0';" :col 20)
	       ("awvalid_proc" :file "../files/common/hierarchy.vhd" :line 3188)
	       (:desc "    end process awvalid_proc;" :col 16)
	       ("wvalid_proc" :file "../files/common/hierarchy.vhd" :line 3191)
	       (:desc "    wvalid_proc : process(m_axi_aclk)" :col 4)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 3191)
	       (:desc "    wvalid_proc : process(m_axi_aclk)" :col 26)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 3193)
	       (:desc "        if (rising_edge (m_axi_aclk)) then" :col 12)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 3193)
	       (:desc "        if (rising_edge (m_axi_aclk)) then" :col 25)
	       ("m_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 3194)
	       (:desc "            if (m_axi_aresetn = '0' or soft_reset = '1') then" :col 16)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 3194)
	       (:desc "            if (m_axi_aresetn = '0' or soft_reset = '1') then" :col 39)
	       ("axi_wvalid" :file "../files/common/hierarchy.vhd" :line 3195)
	       (:desc "                axi_wvalid <= '0';" :col 16)
	       ("write_request" :file "../files/common/hierarchy.vhd" :line 3197)
	       (:desc "                if (write_request = '1') then" :col 20)
	       ("axi_wvalid" :file "../files/common/hierarchy.vhd" :line 3198)
	       (:desc "                    axi_wvalid <= '1';" :col 20)
	       ("m_axi_wready" :file "../files/common/hierarchy.vhd" :line 3199)
	       (:desc "                elsif (m_axi_wready = '1' and axi_wvalid = '1') then" :col 23)
	       ("axi_wvalid" :file "../files/common/hierarchy.vhd" :line 3199)
	       (:desc "                elsif (m_axi_wready = '1' and axi_wvalid = '1') then" :col 46)
	       ("axi_wvalid" :file "../files/common/hierarchy.vhd" :line 3200)
	       (:desc "                    axi_wvalid <= '0';" :col 20)
	       ("wvalid_proc" :file "../files/common/hierarchy.vhd" :line 3204)
	       (:desc "    end process wvalid_proc;" :col 16)
	       ("awaddr_proc" :file "../files/common/hierarchy.vhd" :line 3207)
	       (:desc "    awaddr_proc : process(m_axi_aclk)" :col 4)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 3207)
	       (:desc "    awaddr_proc : process(m_axi_aclk)" :col 26)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 3209)
	       (:desc "        if (rising_edge (m_axi_aclk)) then" :col 12)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 3209)
	       (:desc "        if (rising_edge (m_axi_aclk)) then" :col 25)
	       ("m_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 3210)
	       (:desc "            if (m_axi_aresetn = '0' or soft_reset = '1') then" :col 16)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 3210)
	       (:desc "            if (m_axi_aresetn = '0' or soft_reset = '1') then" :col 39)
	       ("axi_awaddr" :file "../files/common/hierarchy.vhd" :line 3211)
	       (:desc "                axi_awaddr <= (others => '0');" :col 16)
	       ("write_request" :file "../files/common/hierarchy.vhd" :line 3212)
	       (:desc "            elsif (write_request = '1') then" :col 19)
	       ("axi_awaddr" :file "../files/common/hierarchy.vhd" :line 3213)
	       (:desc "                axi_awaddr <= write_address;" :col 16)
	       ("write_address" :file "../files/common/hierarchy.vhd" :line 3213)
	       (:desc "                axi_awaddr <= write_address;" :col 30)
	       ("awaddr_proc" :file "../files/common/hierarchy.vhd" :line 3216)
	       (:desc "    end process awaddr_proc;" :col 16)
	       ("wdata_proc" :file "../files/common/hierarchy.vhd" :line 3219)
	       (:desc "    wdata_proc : process(m_axi_aclk)" :col 4)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 3219)
	       (:desc "    wdata_proc : process(m_axi_aclk)" :col 25)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 3221)
	       (:desc "        if (rising_edge (m_axi_aclk)) then" :col 12)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 3221)
	       (:desc "        if (rising_edge (m_axi_aclk)) then" :col 25)
	       ("m_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 3222)
	       (:desc "            if (m_axi_aresetn = '0' or soft_reset = '1') then" :col 16)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 3222)
	       (:desc "            if (m_axi_aresetn = '0' or soft_reset = '1') then" :col 39)
	       ("axi_wdata" :file "../files/common/hierarchy.vhd" :line 3223)
	       (:desc "                axi_wdata <= (others => '0');" :col 16)
	       ("write_request" :file "../files/common/hierarchy.vhd" :line 3225)
	       (:desc "                if (write_request = '1') then" :col 20)
	       ("axi_wdata" :file "../files/common/hierarchy.vhd" :line 3226)
	       (:desc "                    axi_wdata <= write_data;" :col 20)
	       ("write_data" :file "../files/common/hierarchy.vhd" :line 3226)
	       (:desc "                    axi_wdata <= write_data;" :col 33)
	       ("m_axi_bvalid" :file "../files/common/hierarchy.vhd" :line 3227)
	       (:desc "                elsif (m_axi_bvalid = '1' and axi_bready = '1') then" :col 23)
	       ("axi_bready" :file "../files/common/hierarchy.vhd" :line 3227)
	       (:desc "                elsif (m_axi_bvalid = '1' and axi_bready = '1') then" :col 46)
	       ("axi_wdata" :file "../files/common/hierarchy.vhd" :line 3228)
	       (:desc "                    axi_wdata <= (others => '0');" :col 20)
	       ("wdata_proc" :file "../files/common/hierarchy.vhd" :line 3232)
	       (:desc "    end process wdata_proc;" :col 16)
	       ("bready_proc" :file "../files/common/hierarchy.vhd" :line 3235)
	       (:desc "    bready_proc : process(m_axi_aclk)" :col 4)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 3235)
	       (:desc "    bready_proc : process(m_axi_aclk)" :col 26)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 3237)
	       (:desc "        if (rising_edge (m_axi_aclk)) then" :col 12)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 3237)
	       (:desc "        if (rising_edge (m_axi_aclk)) then" :col 25)
	       ("m_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 3238)
	       (:desc "            if (m_axi_aresetn = '0' or soft_reset = '1') then" :col 16)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 3238)
	       (:desc "            if (m_axi_aresetn = '0' or soft_reset = '1') then" :col 39)
	       ("axi_bready" :file "../files/common/hierarchy.vhd" :line 3239)
	       (:desc "                axi_bready <= '0';" :col 16)
	       ("m_axi_bvalid" :file "../files/common/hierarchy.vhd" :line 3241)
	       (:desc "                if (m_axi_bvalid = '1' and axi_bready = '0') then" :col 20)
	       ("axi_bready" :file "../files/common/hierarchy.vhd" :line 3241)
	       (:desc "                if (m_axi_bvalid = '1' and axi_bready = '0') then" :col 43)
	       ("axi_bready" :file "../files/common/hierarchy.vhd" :line 3242)
	       (:desc "                    axi_bready <= '1';" :col 20)
	       ("axi_bready" :file "../files/common/hierarchy.vhd" :line 3243)
	       (:desc "                elsif (axi_bready = '1') then" :col 23)
	       ("axi_bready" :file "../files/common/hierarchy.vhd" :line 3244)
	       (:desc "                    axi_bready <= '0';" :col 20)
	       ("bready_proc" :file "../files/common/hierarchy.vhd" :line 3248)
	       (:desc "    end process bready_proc;" :col 16)
	       ("arvalid_proc" :file "../files/common/hierarchy.vhd" :line 3251)
	       (:desc "    arvalid_proc : process(m_axi_aclk)" :col 4)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 3251)
	       (:desc "    arvalid_proc : process(m_axi_aclk)" :col 27)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 3253)
	       (:desc "        if (rising_edge (m_axi_aclk)) then" :col 12)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 3253)
	       (:desc "        if (rising_edge (m_axi_aclk)) then" :col 25)
	       ("m_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 3254)
	       (:desc "            if (m_axi_aresetn = '0' or soft_reset = '1') then" :col 16)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 3254)
	       (:desc "            if (m_axi_aresetn = '0' or soft_reset = '1') then" :col 39)
	       ("axi_arvalid" :file "../files/common/hierarchy.vhd" :line 3255)
	       (:desc "                axi_arvalid <= '0';" :col 16)
	       ("start_single_read" :file "../files/common/hierarchy.vhd" :line 3257)
	       (:desc "                if (start_single_read = '1') then" :col 20)
	       ("axi_arvalid" :file "../files/common/hierarchy.vhd" :line 3258)
	       (:desc "                    axi_arvalid <= '1';" :col 20)
	       ("m_axi_arready" :file "../files/common/hierarchy.vhd" :line 3259)
	       (:desc "                elsif (m_axi_arready = '1' and axi_arvalid = '1') then" :col 23)
	       ("axi_arvalid" :file "../files/common/hierarchy.vhd" :line 3259)
	       (:desc "                elsif (m_axi_arready = '1' and axi_arvalid = '1') then" :col 47)
	       ("axi_arvalid" :file "../files/common/hierarchy.vhd" :line 3260)
	       (:desc "                    axi_arvalid <= '0';" :col 20)
	       ("arvalid_proc" :file "../files/common/hierarchy.vhd" :line 3264)
	       (:desc "    end process arvalid_proc;" :col 16)
	       ("rready_proc" :file "../files/common/hierarchy.vhd" :line 3267)
	       (:desc "    rready_proc : process(m_axi_aclk)" :col 4)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 3267)
	       (:desc "    rready_proc : process(m_axi_aclk)" :col 26)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 3269)
	       (:desc "        if (rising_edge (m_axi_aclk)) then" :col 12)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 3269)
	       (:desc "        if (rising_edge (m_axi_aclk)) then" :col 25)
	       ("m_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 3270)
	       (:desc "            if (m_axi_aresetn = '0' or soft_reset = '1') then" :col 16)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 3270)
	       (:desc "            if (m_axi_aresetn = '0' or soft_reset = '1') then" :col 39)
	       ("axi_rready" :file "../files/common/hierarchy.vhd" :line 3271)
	       (:desc "                axi_rready <= '0';" :col 16)
	       ("m_axi_rvalid" :file "../files/common/hierarchy.vhd" :line 3273)
	       (:desc "                if (m_axi_rvalid = '1' and axi_rready = '0') then" :col 20)
	       ("axi_rready" :file "../files/common/hierarchy.vhd" :line 3273)
	       (:desc "                if (m_axi_rvalid = '1' and axi_rready = '0') then" :col 43)
	       ("axi_rready" :file "../files/common/hierarchy.vhd" :line 3274)
	       (:desc "                    axi_rready <= '1';" :col 20)
	       ("axi_rready" :file "../files/common/hierarchy.vhd" :line 3275)
	       (:desc "                elsif (axi_rready = '1') then" :col 23)
	       ("axi_rready" :file "../files/common/hierarchy.vhd" :line 3276)
	       (:desc "                    axi_rready <= '0';" :col 20)
	       ("rready_proc" :file "../files/common/hierarchy.vhd" :line 3280)
	       (:desc "    end process rready_proc;" :col 16)
	       ("araddr_proc" :file "../files/common/hierarchy.vhd" :line 3283)
	       (:desc "    araddr_proc : process(m_axi_aclk)" :col 4)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 3283)
	       (:desc "    araddr_proc : process(m_axi_aclk)" :col 26)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 3285)
	       (:desc "        if (rising_edge (m_axi_aclk)) then" :col 12)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 3285)
	       (:desc "        if (rising_edge (m_axi_aclk)) then" :col 25)
	       ("m_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 3286)
	       (:desc "            if (m_axi_aresetn = '0' or soft_reset = '1') then" :col 16)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 3286)
	       (:desc "            if (m_axi_aresetn = '0' or soft_reset = '1') then" :col 39)
	       ("axi_araddr" :file "../files/common/hierarchy.vhd" :line 3287)
	       (:desc "                axi_araddr <= (others => '0');" :col 16)
	       ("read_request" :file "../files/common/hierarchy.vhd" :line 3288)
	       (:desc "            elsif (read_request = '1') then" :col 19)
	       ("axi_araddr" :file "../files/common/hierarchy.vhd" :line 3289)
	       (:desc "                axi_araddr <= read_address;" :col 16)
	       ("read_address" :file "../files/common/hierarchy.vhd" :line 3289)
	       (:desc "                axi_araddr <= read_address;" :col 30)
	       ("araddr_proc" :file "../files/common/hierarchy.vhd" :line 3292)
	       (:desc "    end process araddr_proc;" :col 16)
	       ("do_read" :file "../files/common/hierarchy.vhd" :line 3295)
	       (:desc "    do_read : process (m_axi_aclk) is" :col 4)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 3295)
	       (:desc "    do_read : process (m_axi_aclk) is" :col 23)
	       ("rising_edge" :file "../files/common/hierarchy.vhd" :line 3297)
	       (:desc "        if (rising_edge(m_axi_aclk)) then" :col 12)
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 3297)
	       (:desc "        if (rising_edge(m_axi_aclk)) then" :col 24)
	       ("m_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 3298)
	       (:desc "            if (m_axi_aresetn = '0' or soft_reset = '1') then" :col 16)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 3298)
	       (:desc "            if (m_axi_aresetn = '0' or soft_reset = '1') then" :col 39)
	       ("start_single_read" :file "../files/common/hierarchy.vhd" :line 3299)
	       (:desc "                start_single_read <= '0';" :col 16)
	       ("reading" :file "../files/common/hierarchy.vhd" :line 3300)
	       (:desc "                reading           <= '0';" :col 16)
	       ("read_request" :file "../files/common/hierarchy.vhd" :line 3302)
	       (:desc "                if (read_request = '1' or reading = '1') then" :col 20)
	       ("reading" :file "../files/common/hierarchy.vhd" :line 3302)
	       (:desc "                if (read_request = '1' or reading = '1') then" :col 42)
	       ("start_single_read" :file "../files/common/hierarchy.vhd" :line 3303)
	       (:desc "                    if (start_single_read = '1') then" :col 24)
	       ("start_single_read" :file "../files/common/hierarchy.vhd" :line 3304)
	       (:desc "                        start_single_read <= '0';" :col 24)
	       ("reading" :file "../files/common/hierarchy.vhd" :line 3306)
	       (:desc "                    elsif (reading = '0') then" :col 27)
	       ("start_single_read" :file "../files/common/hierarchy.vhd" :line 3307)
	       (:desc "                        start_single_read <= '1';" :col 24)
	       ("reading" :file "../files/common/hierarchy.vhd" :line 3308)
	       (:desc "                        reading           <= '1';" :col 24)
	       ("read_data_valid" :file "../files/common/hierarchy.vhd" :line 3312)
	       (:desc "                if (read_data_valid = '1') then" :col 20)
	       ("reading" :file "../files/common/hierarchy.vhd" :line 3313)
	       (:desc "                    reading <= '0';" :col 20)
	       ("do_read" :file "../files/common/hierarchy.vhd" :line 3318)
	       (:desc "    end process do_read;" :col 16)
	       ("error_proc" :file "../files/common/hierarchy.vhd" :line 3321)
	       (:desc "    error_proc : process (all) is" :col 4)
	       ("transaction_error" :file "../files/common/hierarchy.vhd" :line 3323)
	       (:desc "        transaction_error <= read_resp_error or write_resp_error;" :col 8)
	       ("read_resp_error" :file "../files/common/hierarchy.vhd" :line 3323)
	       (:desc "        transaction_error <= read_resp_error or write_resp_error;" :col 29)
	       ("write_resp_error" :file "../files/common/hierarchy.vhd" :line 3323)
	       (:desc "        transaction_error <= read_resp_error or write_resp_error;" :col 48)
	       ("error_proc" :file "../files/common/hierarchy.vhd" :line 3324)
	       (:desc "    end process error_proc;" :col 16)
	       ("RTL" :file "../files/common/hierarchy.vhd" :line 3328)
	       (:desc "end RTL;" :col 4)))
