
// Generated by Cadence Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1

// Verification Directory fv/dsc_mul 

module comp_1b(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_1;
  AND2X1 g14(.A (n_1), .B (a), .Y (a_larger));
  INVX1 g15(.A (b), .Y (n_1));
endmodule

module comp_1b_1(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_2(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_3(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_4(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_5(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_6(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_7(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_8(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_9(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_10b(a_gt_b, a, b);
  input [9:0] a, b;
  output a_gt_b;
  wire [9:0] a, b;
  wire a_gt_b;
  wire UNCONNECTED, agt, agt_29, agt_31, agt_34, agt_37, agt_40, agt_43;
  wire agt_46, agt_49, agt_52, e, e_21, e_22, e_23, e_24;
  wire e_25, e_26, e_27, e_28, n_0, n_1, n_2, n_3;
  wire n_4, n_5, n_6, n_7, n_8, n_9, n_10, n_11;
  wire n_12, n_13, n_14, n_15, n_16, n_17, n_18, n_19;
  wire n_20, n_21;
  comp_1b comp0(.a (a[0]), .b (b[0]), .equal (UNCONNECTED), .a_larger
       (agt_52));
  comp_1b_1 comp1(.a (a[1]), .b (b[1]), .equal (e_28), .a_larger
       (agt_49));
  comp_1b_2 comp2(.a (a[2]), .b (b[2]), .equal (e_27), .a_larger
       (agt_46));
  comp_1b_3 comp3(.a (a[3]), .b (b[3]), .equal (e_26), .a_larger
       (agt_43));
  comp_1b_4 comp4(.a (a[4]), .b (b[4]), .equal (e_25), .a_larger
       (agt_40));
  comp_1b_5 comp5(.a (a[5]), .b (b[5]), .equal (e_24), .a_larger
       (agt_37));
  comp_1b_6 comp6(.a (a[6]), .b (b[6]), .equal (e_23), .a_larger
       (agt_34));
  comp_1b_7 comp7(.a (a[7]), .b (b[7]), .equal (e_22), .a_larger
       (agt_31));
  comp_1b_8 comp8(.a (a[8]), .b (b[8]), .equal (e_21), .a_larger (agt));
  comp_1b_9 comp9(.a (a[9]), .b (b[9]), .equal (e), .a_larger (agt_29));
  INVX1 g34(.A (e_22), .Y (n_21));
  INVX1 g32(.A (e_26), .Y (n_20));
  INVX1 g33(.A (e_24), .Y (n_19));
  INVX1 g35(.A (e), .Y (n_18));
  OAI21X1 g247(.A (n_18), .B (n_4), .C (n_5), .Y (a_gt_b));
  AOI21X1 g248(.A (e_21), .B (n_16), .C (agt), .Y (n_17));
  OAI21X1 g249(.A (n_21), .B (n_3), .C (n_8), .Y (n_16));
  AOI21X1 g250(.A (e_23), .B (n_14), .C (agt_34), .Y (n_15));
  OAI21X1 g251(.A (n_19), .B (n_1), .C (n_7), .Y (n_14));
  AOI21X1 g252(.A (e_25), .B (n_12), .C (agt_40), .Y (n_13));
  OAI21X1 g253(.A (n_20), .B (n_2), .C (n_6), .Y (n_12));
  AOI21X1 g254(.A (e_27), .B (n_10), .C (agt_46), .Y (n_11));
  INVX1 g255(.A (n_0), .Y (n_10));
  AOI21X1 g256(.A (agt_52), .B (e_28), .C (agt_49), .Y (n_9));
  INVX1 g257(.A (agt_31), .Y (n_8));
  INVX1 g258(.A (agt_37), .Y (n_7));
  INVX1 g259(.A (agt_43), .Y (n_6));
  INVX1 g260(.A (agt_29), .Y (n_5));
  BUFX2 drc_bufs(.A (n_17), .Y (n_4));
  BUFX2 drc_bufs261(.A (n_15), .Y (n_3));
  BUFX2 drc_bufs262(.A (n_11), .Y (n_2));
  BUFX2 drc_bufs263(.A (n_13), .Y (n_1));
  BUFX2 drc_bufs264(.A (n_9), .Y (n_0));
endmodule

module comp_1b_10(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_1;
  AND2X1 g14(.A (n_1), .B (a), .Y (a_larger));
  INVX1 g15(.A (b), .Y (n_1));
endmodule

module comp_1b_11(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_12(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_13(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_14(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_15(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_16(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_17(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_18(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_19(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_10b_1(a_gt_b, a, b);
  input [9:0] a, b;
  output a_gt_b;
  wire [9:0] a, b;
  wire a_gt_b;
  wire UNCONNECTED0, agt, agt_29, agt_31, agt_34, agt_37, agt_40,
       agt_43;
  wire agt_46, agt_49, agt_52, e, e_21, e_22, e_23, e_24;
  wire e_25, e_26, e_27, e_28, n_0, n_1, n_2, n_3;
  wire n_4, n_5, n_6, n_7, n_8, n_9, n_10, n_11;
  wire n_12, n_13, n_14, n_15, n_16, n_17, n_18, n_19;
  wire n_20, n_21;
  comp_1b_10 comp0(.a (a[0]), .b (b[0]), .equal (UNCONNECTED0),
       .a_larger (agt_52));
  comp_1b_11 comp1(.a (a[1]), .b (b[1]), .equal (e_28), .a_larger
       (agt_49));
  comp_1b_12 comp2(.a (a[2]), .b (b[2]), .equal (e_27), .a_larger
       (agt_46));
  comp_1b_13 comp3(.a (a[3]), .b (b[3]), .equal (e_26), .a_larger
       (agt_43));
  comp_1b_14 comp4(.a (a[4]), .b (b[4]), .equal (e_25), .a_larger
       (agt_40));
  comp_1b_15 comp5(.a (a[5]), .b (b[5]), .equal (e_24), .a_larger
       (agt_37));
  comp_1b_16 comp6(.a (a[6]), .b (b[6]), .equal (e_23), .a_larger
       (agt_34));
  comp_1b_17 comp7(.a (a[7]), .b (b[7]), .equal (e_22), .a_larger
       (agt_31));
  comp_1b_18 comp8(.a (a[8]), .b (b[8]), .equal (e_21), .a_larger
       (agt));
  comp_1b_19 comp9(.a (a[9]), .b (b[9]), .equal (e), .a_larger
       (agt_29));
  INVX1 g32(.A (e_26), .Y (n_21));
  INVX1 g33(.A (e_24), .Y (n_20));
  INVX1 g34(.A (e_22), .Y (n_19));
  INVX1 g35(.A (e), .Y (n_18));
  OAI21X1 g247(.A (n_18), .B (n_4), .C (n_5), .Y (a_gt_b));
  AOI21X1 g248(.A (e_21), .B (n_16), .C (agt), .Y (n_17));
  OAI21X1 g249(.A (n_19), .B (n_3), .C (n_8), .Y (n_16));
  AOI21X1 g250(.A (e_23), .B (n_14), .C (agt_34), .Y (n_15));
  OAI21X1 g251(.A (n_20), .B (n_1), .C (n_7), .Y (n_14));
  AOI21X1 g252(.A (e_25), .B (n_12), .C (agt_40), .Y (n_13));
  OAI21X1 g253(.A (n_21), .B (n_2), .C (n_6), .Y (n_12));
  AOI21X1 g254(.A (e_27), .B (n_10), .C (agt_46), .Y (n_11));
  INVX1 g255(.A (n_0), .Y (n_10));
  AOI21X1 g256(.A (agt_52), .B (e_28), .C (agt_49), .Y (n_9));
  INVX1 g257(.A (agt_31), .Y (n_8));
  INVX1 g258(.A (agt_37), .Y (n_7));
  INVX1 g259(.A (agt_43), .Y (n_6));
  INVX1 g260(.A (agt_29), .Y (n_5));
  BUFX2 drc_bufs(.A (n_17), .Y (n_4));
  BUFX2 drc_bufs261(.A (n_15), .Y (n_3));
  BUFX2 drc_bufs262(.A (n_11), .Y (n_2));
  BUFX2 drc_bufs263(.A (n_13), .Y (n_1));
  BUFX2 drc_bufs264(.A (n_9), .Y (n_0));
endmodule

module comp_1b_20(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_1;
  AND2X1 g14(.A (n_1), .B (a), .Y (a_larger));
  INVX1 g15(.A (b), .Y (n_1));
endmodule

module comp_1b_21(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_22(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_23(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_24(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_25(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_26(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_27(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_28(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_29(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_10b_2(a_gt_b, a, b);
  input [9:0] a, b;
  output a_gt_b;
  wire [9:0] a, b;
  wire a_gt_b;
  wire UNCONNECTED1, agt, agt_29, agt_31, agt_34, agt_37, agt_40,
       agt_43;
  wire agt_46, agt_49, agt_52, e, e_21, e_22, e_23, e_24;
  wire e_25, e_26, e_27, e_28, n_0, n_1, n_2, n_3;
  wire n_4, n_5, n_6, n_7, n_8, n_9, n_10, n_11;
  wire n_12, n_13, n_14, n_15, n_16, n_17, n_18, n_19;
  wire n_20, n_21;
  comp_1b_20 comp0(.a (a[0]), .b (b[0]), .equal (UNCONNECTED1),
       .a_larger (agt_52));
  comp_1b_21 comp1(.a (a[1]), .b (b[1]), .equal (e_28), .a_larger
       (agt_49));
  comp_1b_22 comp2(.a (a[2]), .b (b[2]), .equal (e_27), .a_larger
       (agt_46));
  comp_1b_23 comp3(.a (a[3]), .b (b[3]), .equal (e_26), .a_larger
       (agt_43));
  comp_1b_24 comp4(.a (a[4]), .b (b[4]), .equal (e_25), .a_larger
       (agt_40));
  comp_1b_25 comp5(.a (a[5]), .b (b[5]), .equal (e_24), .a_larger
       (agt_37));
  comp_1b_26 comp6(.a (a[6]), .b (b[6]), .equal (e_23), .a_larger
       (agt_34));
  comp_1b_27 comp7(.a (a[7]), .b (b[7]), .equal (e_22), .a_larger
       (agt_31));
  comp_1b_28 comp8(.a (a[8]), .b (b[8]), .equal (e_21), .a_larger
       (agt));
  comp_1b_29 comp9(.a (a[9]), .b (b[9]), .equal (e), .a_larger
       (agt_29));
  INVX1 g32(.A (e_26), .Y (n_21));
  INVX1 g33(.A (e_24), .Y (n_20));
  INVX1 g34(.A (e_22), .Y (n_19));
  INVX1 g35(.A (e), .Y (n_18));
  OAI21X1 g247(.A (n_18), .B (n_4), .C (n_5), .Y (a_gt_b));
  AOI21X1 g248(.A (e_21), .B (n_16), .C (agt), .Y (n_17));
  OAI21X1 g249(.A (n_19), .B (n_3), .C (n_8), .Y (n_16));
  AOI21X1 g250(.A (e_23), .B (n_14), .C (agt_34), .Y (n_15));
  OAI21X1 g251(.A (n_20), .B (n_1), .C (n_7), .Y (n_14));
  AOI21X1 g252(.A (e_25), .B (n_12), .C (agt_40), .Y (n_13));
  OAI21X1 g253(.A (n_21), .B (n_2), .C (n_6), .Y (n_12));
  AOI21X1 g254(.A (e_27), .B (n_10), .C (agt_46), .Y (n_11));
  INVX1 g255(.A (n_0), .Y (n_10));
  AOI21X1 g256(.A (agt_52), .B (e_28), .C (agt_49), .Y (n_9));
  INVX1 g257(.A (agt_31), .Y (n_8));
  INVX1 g258(.A (agt_37), .Y (n_7));
  INVX1 g259(.A (agt_43), .Y (n_6));
  INVX1 g260(.A (agt_29), .Y (n_5));
  BUFX2 drc_bufs(.A (n_17), .Y (n_4));
  BUFX2 drc_bufs261(.A (n_15), .Y (n_3));
  BUFX2 drc_bufs262(.A (n_11), .Y (n_2));
  BUFX2 drc_bufs263(.A (n_13), .Y (n_1));
  BUFX2 drc_bufs264(.A (n_9), .Y (n_0));
endmodule

module comp_1b_30(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_1;
  AND2X1 g14(.A (n_1), .B (a), .Y (a_larger));
  INVX1 g15(.A (b), .Y (n_1));
endmodule

module comp_1b_31(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_32(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_33(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_34(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_35(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_36(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_37(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_38(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_39(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_10b_3(a_gt_b, a, b);
  input [9:0] a, b;
  output a_gt_b;
  wire [9:0] a, b;
  wire a_gt_b;
  wire UNCONNECTED2, agt, agt_29, agt_31, agt_34, agt_37, agt_40,
       agt_43;
  wire agt_46, agt_49, agt_52, e, e_21, e_22, e_23, e_24;
  wire e_25, e_26, e_27, e_28, n_0, n_1, n_2, n_3;
  wire n_4, n_5, n_6, n_7, n_8, n_9, n_10, n_11;
  wire n_12, n_13, n_14, n_15, n_16, n_17, n_18, n_19;
  wire n_20, n_21;
  comp_1b_30 comp0(.a (a[0]), .b (b[0]), .equal (UNCONNECTED2),
       .a_larger (agt_52));
  comp_1b_31 comp1(.a (a[1]), .b (b[1]), .equal (e_28), .a_larger
       (agt_49));
  comp_1b_32 comp2(.a (a[2]), .b (b[2]), .equal (e_27), .a_larger
       (agt_46));
  comp_1b_33 comp3(.a (a[3]), .b (b[3]), .equal (e_26), .a_larger
       (agt_43));
  comp_1b_34 comp4(.a (a[4]), .b (b[4]), .equal (e_25), .a_larger
       (agt_40));
  comp_1b_35 comp5(.a (a[5]), .b (b[5]), .equal (e_24), .a_larger
       (agt_37));
  comp_1b_36 comp6(.a (a[6]), .b (b[6]), .equal (e_23), .a_larger
       (agt_34));
  comp_1b_37 comp7(.a (a[7]), .b (b[7]), .equal (e_22), .a_larger
       (agt_31));
  comp_1b_38 comp8(.a (a[8]), .b (b[8]), .equal (e_21), .a_larger
       (agt));
  comp_1b_39 comp9(.a (a[9]), .b (b[9]), .equal (e), .a_larger
       (agt_29));
  INVX1 g32(.A (e_26), .Y (n_21));
  INVX1 g34(.A (e_22), .Y (n_20));
  INVX1 g35(.A (e), .Y (n_19));
  INVX1 g33(.A (e_24), .Y (n_18));
  OAI21X1 g247(.A (n_19), .B (n_4), .C (n_5), .Y (a_gt_b));
  AOI21X1 g248(.A (e_21), .B (n_16), .C (agt), .Y (n_17));
  OAI21X1 g249(.A (n_20), .B (n_3), .C (n_8), .Y (n_16));
  AOI21X1 g250(.A (e_23), .B (n_14), .C (agt_34), .Y (n_15));
  OAI21X1 g251(.A (n_18), .B (n_1), .C (n_7), .Y (n_14));
  AOI21X1 g252(.A (e_25), .B (n_12), .C (agt_40), .Y (n_13));
  OAI21X1 g253(.A (n_21), .B (n_2), .C (n_6), .Y (n_12));
  AOI21X1 g254(.A (e_27), .B (n_10), .C (agt_46), .Y (n_11));
  INVX1 g255(.A (n_0), .Y (n_10));
  AOI21X1 g256(.A (agt_52), .B (e_28), .C (agt_49), .Y (n_9));
  INVX1 g257(.A (agt_31), .Y (n_8));
  INVX1 g258(.A (agt_37), .Y (n_7));
  INVX1 g259(.A (agt_43), .Y (n_6));
  INVX1 g260(.A (agt_29), .Y (n_5));
  BUFX2 drc_bufs(.A (n_17), .Y (n_4));
  BUFX2 drc_bufs261(.A (n_15), .Y (n_3));
  BUFX2 drc_bufs262(.A (n_11), .Y (n_2));
  BUFX2 drc_bufs263(.A (n_13), .Y (n_1));
  BUFX2 drc_bufs264(.A (n_9), .Y (n_0));
endmodule

module counter_WIDTH10(out, clk, en, rst, overflow);
  input clk, en, rst;
  output [9:0] out;
  output overflow;
  wire clk, en, rst;
  wire [9:0] out;
  wire overflow;
  wire n_0, n_13, n_14, n_15, n_16, n_17, n_18, n_19;
  wire n_20, n_21, n_22, n_23, n_24, n_25, n_26, n_27;
  wire n_28, n_29, n_30, n_31, n_32, n_33, n_34, n_35;
  wire n_36, n_37, n_38, n_39, n_40, n_41, n_42, n_43;
  wire n_44, n_45, n_46, n_47, n_48, n_49, n_50, n_51;
  wire n_54, n_55, n_56, n_57, n_58, n_59, n_60, n_61;
  wire n_62, n_63;
  DFFSR \out_reg[9] (.R (n_13), .S (1'b1), .CLK (clk), .D (n_51), .Q
       (n_54));
  DFFSR overflow_reg(.R (n_13), .S (1'b1), .CLK (clk), .D (n_49), .Q
       (overflow));
  INVX1 g168(.A (n_50), .Y (n_51));
  MUX2X1 g169(.A (n_47), .B (out[9]), .S (en), .Y (n_50));
  INVX1 g170(.A (n_48), .Y (n_49));
  MUX2X1 g171(.A (n_46), .B (overflow), .S (en), .Y (n_48));
  DFFSR \out_reg[8] (.R (n_13), .S (1'b1), .CLK (clk), .D (n_45), .Q
       (n_55));
  HAX1 g173(.A (out[9]), .B (n_42), .YC (n_46), .YS (n_47));
  INVX1 g174(.A (n_44), .Y (n_45));
  MUX2X1 g175(.A (n_43), .B (out[8]), .S (en), .Y (n_44));
  DFFSR \out_reg[7] (.R (n_13), .S (1'b1), .CLK (clk), .D (n_41), .Q
       (n_56));
  HAX1 g177(.A (out[8]), .B (n_38), .YC (n_42), .YS (n_43));
  INVX1 g178(.A (n_40), .Y (n_41));
  MUX2X1 g179(.A (n_39), .B (out[7]), .S (en), .Y (n_40));
  DFFSR \out_reg[6] (.R (n_13), .S (1'b1), .CLK (clk), .D (n_37), .Q
       (n_57));
  HAX1 g181(.A (out[7]), .B (n_34), .YC (n_38), .YS (n_39));
  INVX1 g182(.A (n_36), .Y (n_37));
  MUX2X1 g183(.A (n_35), .B (out[6]), .S (en), .Y (n_36));
  DFFSR \out_reg[5] (.R (n_13), .S (1'b1), .CLK (clk), .D (n_33), .Q
       (n_58));
  HAX1 g185(.A (out[6]), .B (n_30), .YC (n_34), .YS (n_35));
  INVX1 g186(.A (n_32), .Y (n_33));
  MUX2X1 g187(.A (n_31), .B (out[5]), .S (en), .Y (n_32));
  DFFSR \out_reg[4] (.R (n_13), .S (1'b1), .CLK (clk), .D (n_29), .Q
       (n_59));
  HAX1 g189(.A (out[5]), .B (n_26), .YC (n_30), .YS (n_31));
  INVX1 g190(.A (n_28), .Y (n_29));
  MUX2X1 g191(.A (n_27), .B (out[4]), .S (en), .Y (n_28));
  DFFSR \out_reg[3] (.R (n_13), .S (1'b1), .CLK (clk), .D (n_25), .Q
       (n_60));
  HAX1 g193(.A (out[4]), .B (n_22), .YC (n_26), .YS (n_27));
  INVX1 g194(.A (n_24), .Y (n_25));
  MUX2X1 g195(.A (n_23), .B (out[3]), .S (en), .Y (n_24));
  DFFSR \out_reg[2] (.R (n_13), .S (1'b1), .CLK (clk), .D (n_21), .Q
       (n_61));
  HAX1 g197(.A (out[3]), .B (n_18), .YC (n_22), .YS (n_23));
  INVX1 g198(.A (n_20), .Y (n_21));
  MUX2X1 g199(.A (n_19), .B (out[2]), .S (en), .Y (n_20));
  DFFSR \out_reg[1] (.R (n_13), .S (1'b1), .CLK (clk), .D (n_17), .Q
       (n_62));
  HAX1 g201(.A (out[2]), .B (n_14), .YC (n_18), .YS (n_19));
  INVX1 g202(.A (n_16), .Y (n_17));
  MUX2X1 g203(.A (n_15), .B (out[1]), .S (en), .Y (n_16));
  DFFSR \out_reg[0] (.R (n_13), .S (1'b1), .CLK (clk), .D (n_0), .Q
       (n_63));
  HAX1 g205(.A (out[1]), .B (out[0]), .YC (n_14), .YS (n_15));
  INVX1 g228(.A (rst), .Y (n_13));
  BUFX2 drc_bufs272(.A (n_63), .Y (out[0]));
  BUFX2 drc_bufs274(.A (n_54), .Y (out[9]));
  BUFX2 drc_bufs275(.A (n_55), .Y (out[8]));
  BUFX2 drc_bufs276(.A (n_56), .Y (out[7]));
  BUFX2 drc_bufs277(.A (n_57), .Y (out[6]));
  BUFX2 drc_bufs278(.A (n_58), .Y (out[5]));
  BUFX2 drc_bufs279(.A (n_59), .Y (out[4]));
  BUFX2 drc_bufs280(.A (n_60), .Y (out[3]));
  BUFX2 drc_bufs281(.A (n_61), .Y (out[2]));
  BUFX2 drc_bufs282(.A (n_62), .Y (out[1]));
  XOR2X1 g2(.A (en), .B (out[0]), .Y (n_0));
endmodule

module prg_10b_quad(clk, rst, en, bin_in_a, bin_in_b, bin_in_c,
     bin_in_d, sn_out_a, sn_out_b, sn_out_c, sn_out_d, ctr_overflow);
  input clk, rst, en;
  input [9:0] bin_in_a, bin_in_b, bin_in_c, bin_in_d;
  output sn_out_a, sn_out_b, sn_out_c, sn_out_d, ctr_overflow;
  wire clk, rst, en;
  wire [9:0] bin_in_a, bin_in_b, bin_in_c, bin_in_d;
  wire sn_out_a, sn_out_b, sn_out_c, sn_out_d, ctr_overflow;
  wire [9:0] ctr4_out;
  comp_10b comp10_a(.a_gt_b (sn_out_a), .a (bin_in_a), .b (ctr4_out));
  comp_10b_1 comp10_b(.a_gt_b (sn_out_b), .a (bin_in_b), .b (ctr4_out));
  comp_10b_2 comp10_c(.a_gt_b (sn_out_c), .a (bin_in_c), .b (ctr4_out));
  comp_10b_3 comp10_d(.a_gt_b (sn_out_d), .a (bin_in_d), .b (ctr4_out));
  counter_WIDTH10 ctr4(.out (ctr4_out), .clk (clk), .en (en), .rst
       (rst), .overflow (ctr_overflow));
endmodule

module prg_10b_4in_max(clk, rst, en, bin_in_a, bin_in_b, bin_in_c,
     bin_in_d, sn_out, ctr_overflow);
  input clk, rst, en;
  input [9:0] bin_in_a, bin_in_b, bin_in_c, bin_in_d;
  output sn_out, ctr_overflow;
  wire clk, rst, en;
  wire [9:0] bin_in_a, bin_in_b, bin_in_c, bin_in_d;
  wire sn_out, ctr_overflow;
  wire n_0, n_1, sn_out_a, sn_out_b, sn_out_c, sn_out_d;
  prg_10b_quad prg_ab(.clk (clk), .rst (rst), .en (en), .bin_in_a
       (bin_in_a), .bin_in_b (bin_in_b), .bin_in_c (bin_in_c),
       .bin_in_d (bin_in_d), .sn_out_a (sn_out_a), .sn_out_b
       (sn_out_b), .sn_out_c (sn_out_c), .sn_out_d (sn_out_d),
       .ctr_overflow (ctr_overflow));
  OR2X1 g19(.A (n_0), .B (n_1), .Y (sn_out));
  OR2X1 g20(.A (sn_out_b), .B (sn_out_a), .Y (n_1));
  OR2X1 g21(.A (sn_out_d), .B (sn_out_c), .Y (n_0));
endmodule

module comp_1b_40(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_1;
  AND2X1 g14(.A (n_1), .B (a), .Y (a_larger));
  INVX1 g15(.A (b), .Y (n_1));
endmodule

module comp_1b_41(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_42(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_43(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_44(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_45(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_46(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_47(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_48(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_49(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_10b_4(a_gt_b, a, b);
  input [9:0] a, b;
  output a_gt_b;
  wire [9:0] a, b;
  wire a_gt_b;
  wire UNCONNECTED3, agt, agt_29, agt_31, agt_34, agt_37, agt_40,
       agt_43;
  wire agt_46, agt_49, agt_52, e, e_21, e_22, e_23, e_24;
  wire e_25, e_26, e_27, e_28, n_0, n_1, n_2, n_3;
  wire n_4, n_5, n_6, n_7, n_8, n_9, n_10, n_11;
  wire n_12, n_13, n_14, n_15, n_16, n_17, n_18, n_19;
  wire n_20, n_21;
  comp_1b_40 comp0(.a (a[0]), .b (b[0]), .equal (UNCONNECTED3),
       .a_larger (agt_52));
  comp_1b_41 comp1(.a (a[1]), .b (b[1]), .equal (e_28), .a_larger
       (agt_49));
  comp_1b_42 comp2(.a (a[2]), .b (b[2]), .equal (e_27), .a_larger
       (agt_46));
  comp_1b_43 comp3(.a (a[3]), .b (b[3]), .equal (e_26), .a_larger
       (agt_43));
  comp_1b_44 comp4(.a (a[4]), .b (b[4]), .equal (e_25), .a_larger
       (agt_40));
  comp_1b_45 comp5(.a (a[5]), .b (b[5]), .equal (e_24), .a_larger
       (agt_37));
  comp_1b_46 comp6(.a (a[6]), .b (b[6]), .equal (e_23), .a_larger
       (agt_34));
  comp_1b_47 comp7(.a (a[7]), .b (b[7]), .equal (e_22), .a_larger
       (agt_31));
  comp_1b_48 comp8(.a (a[8]), .b (b[8]), .equal (e_21), .a_larger
       (agt));
  comp_1b_49 comp9(.a (a[9]), .b (b[9]), .equal (e), .a_larger
       (agt_29));
  INVX1 g33(.A (e_26), .Y (n_21));
  INVX1 g34(.A (e_24), .Y (n_20));
  INVX1 g35(.A (e_22), .Y (n_19));
  INVX1 g32(.A (e), .Y (n_18));
  OAI21X1 g247(.A (n_18), .B (n_4), .C (n_5), .Y (a_gt_b));
  AOI21X1 g248(.A (e_21), .B (n_16), .C (agt), .Y (n_17));
  OAI21X1 g249(.A (n_19), .B (n_3), .C (n_8), .Y (n_16));
  AOI21X1 g250(.A (e_23), .B (n_14), .C (agt_34), .Y (n_15));
  OAI21X1 g251(.A (n_20), .B (n_1), .C (n_7), .Y (n_14));
  AOI21X1 g252(.A (e_25), .B (n_12), .C (agt_40), .Y (n_13));
  OAI21X1 g253(.A (n_21), .B (n_2), .C (n_6), .Y (n_12));
  AOI21X1 g254(.A (e_27), .B (n_10), .C (agt_46), .Y (n_11));
  INVX1 g255(.A (n_0), .Y (n_10));
  AOI21X1 g256(.A (agt_52), .B (e_28), .C (agt_49), .Y (n_9));
  INVX1 g257(.A (agt_31), .Y (n_8));
  INVX1 g258(.A (agt_37), .Y (n_7));
  INVX1 g259(.A (agt_43), .Y (n_6));
  INVX1 g260(.A (agt_29), .Y (n_5));
  BUFX2 drc_bufs(.A (n_17), .Y (n_4));
  BUFX2 drc_bufs261(.A (n_15), .Y (n_3));
  BUFX2 drc_bufs262(.A (n_11), .Y (n_2));
  BUFX2 drc_bufs263(.A (n_13), .Y (n_1));
  BUFX2 drc_bufs264(.A (n_9), .Y (n_0));
endmodule

module comp_1b_50(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_1;
  AND2X1 g14(.A (n_1), .B (a), .Y (a_larger));
  INVX1 g15(.A (b), .Y (n_1));
endmodule

module comp_1b_51(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_52(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_53(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_54(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_55(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_56(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_57(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_58(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_59(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_10b_5(a_gt_b, a, b);
  input [9:0] a, b;
  output a_gt_b;
  wire [9:0] a, b;
  wire a_gt_b;
  wire UNCONNECTED4, agt, agt_29, agt_31, agt_34, agt_37, agt_40,
       agt_43;
  wire agt_46, agt_49, agt_52, e, e_21, e_22, e_23, e_24;
  wire e_25, e_26, e_27, e_28, n_0, n_1, n_2, n_3;
  wire n_4, n_5, n_6, n_7, n_8, n_9, n_10, n_11;
  wire n_12, n_13, n_14, n_15, n_16, n_17, n_18, n_19;
  wire n_20, n_21;
  comp_1b_50 comp0(.a (a[0]), .b (b[0]), .equal (UNCONNECTED4),
       .a_larger (agt_52));
  comp_1b_51 comp1(.a (a[1]), .b (b[1]), .equal (e_28), .a_larger
       (agt_49));
  comp_1b_52 comp2(.a (a[2]), .b (b[2]), .equal (e_27), .a_larger
       (agt_46));
  comp_1b_53 comp3(.a (a[3]), .b (b[3]), .equal (e_26), .a_larger
       (agt_43));
  comp_1b_54 comp4(.a (a[4]), .b (b[4]), .equal (e_25), .a_larger
       (agt_40));
  comp_1b_55 comp5(.a (a[5]), .b (b[5]), .equal (e_24), .a_larger
       (agt_37));
  comp_1b_56 comp6(.a (a[6]), .b (b[6]), .equal (e_23), .a_larger
       (agt_34));
  comp_1b_57 comp7(.a (a[7]), .b (b[7]), .equal (e_22), .a_larger
       (agt_31));
  comp_1b_58 comp8(.a (a[8]), .b (b[8]), .equal (e_21), .a_larger
       (agt));
  comp_1b_59 comp9(.a (a[9]), .b (b[9]), .equal (e), .a_larger
       (agt_29));
  INVX1 g32(.A (e_26), .Y (n_21));
  INVX1 g33(.A (e_24), .Y (n_20));
  INVX1 g34(.A (e_22), .Y (n_19));
  INVX1 g35(.A (e), .Y (n_18));
  OAI21X1 g247(.A (n_18), .B (n_4), .C (n_5), .Y (a_gt_b));
  AOI21X1 g248(.A (e_21), .B (n_16), .C (agt), .Y (n_17));
  OAI21X1 g249(.A (n_19), .B (n_3), .C (n_8), .Y (n_16));
  AOI21X1 g250(.A (e_23), .B (n_14), .C (agt_34), .Y (n_15));
  OAI21X1 g251(.A (n_20), .B (n_1), .C (n_7), .Y (n_14));
  AOI21X1 g252(.A (e_25), .B (n_12), .C (agt_40), .Y (n_13));
  OAI21X1 g253(.A (n_21), .B (n_2), .C (n_6), .Y (n_12));
  AOI21X1 g254(.A (e_27), .B (n_10), .C (agt_46), .Y (n_11));
  INVX1 g255(.A (n_0), .Y (n_10));
  AOI21X1 g256(.A (agt_52), .B (e_28), .C (agt_49), .Y (n_9));
  INVX1 g257(.A (agt_31), .Y (n_8));
  INVX1 g258(.A (agt_37), .Y (n_7));
  INVX1 g259(.A (agt_43), .Y (n_6));
  INVX1 g260(.A (agt_29), .Y (n_5));
  BUFX2 drc_bufs(.A (n_17), .Y (n_4));
  BUFX2 drc_bufs261(.A (n_15), .Y (n_3));
  BUFX2 drc_bufs262(.A (n_11), .Y (n_2));
  BUFX2 drc_bufs263(.A (n_13), .Y (n_1));
  BUFX2 drc_bufs264(.A (n_9), .Y (n_0));
endmodule

module comp_1b_60(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_1;
  AND2X1 g14(.A (n_1), .B (a), .Y (a_larger));
  INVX1 g15(.A (b), .Y (n_1));
endmodule

module comp_1b_61(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_62(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_63(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_64(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_65(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_66(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_67(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_68(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_69(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_10b_6(a_gt_b, a, b);
  input [9:0] a, b;
  output a_gt_b;
  wire [9:0] a, b;
  wire a_gt_b;
  wire UNCONNECTED5, agt, agt_29, agt_31, agt_34, agt_37, agt_40,
       agt_43;
  wire agt_46, agt_49, agt_52, e, e_21, e_22, e_23, e_24;
  wire e_25, e_26, e_27, e_28, n_0, n_1, n_2, n_3;
  wire n_4, n_5, n_6, n_7, n_8, n_9, n_10, n_11;
  wire n_12, n_13, n_14, n_15, n_16, n_17, n_18, n_19;
  wire n_20, n_21;
  comp_1b_60 comp0(.a (a[0]), .b (b[0]), .equal (UNCONNECTED5),
       .a_larger (agt_52));
  comp_1b_61 comp1(.a (a[1]), .b (b[1]), .equal (e_28), .a_larger
       (agt_49));
  comp_1b_62 comp2(.a (a[2]), .b (b[2]), .equal (e_27), .a_larger
       (agt_46));
  comp_1b_63 comp3(.a (a[3]), .b (b[3]), .equal (e_26), .a_larger
       (agt_43));
  comp_1b_64 comp4(.a (a[4]), .b (b[4]), .equal (e_25), .a_larger
       (agt_40));
  comp_1b_65 comp5(.a (a[5]), .b (b[5]), .equal (e_24), .a_larger
       (agt_37));
  comp_1b_66 comp6(.a (a[6]), .b (b[6]), .equal (e_23), .a_larger
       (agt_34));
  comp_1b_67 comp7(.a (a[7]), .b (b[7]), .equal (e_22), .a_larger
       (agt_31));
  comp_1b_68 comp8(.a (a[8]), .b (b[8]), .equal (e_21), .a_larger
       (agt));
  comp_1b_69 comp9(.a (a[9]), .b (b[9]), .equal (e), .a_larger
       (agt_29));
  INVX1 g32(.A (e_26), .Y (n_21));
  INVX1 g33(.A (e_24), .Y (n_20));
  INVX1 g34(.A (e_22), .Y (n_19));
  INVX1 g35(.A (e), .Y (n_18));
  OAI21X1 g247(.A (n_18), .B (n_4), .C (n_5), .Y (a_gt_b));
  AOI21X1 g248(.A (e_21), .B (n_16), .C (agt), .Y (n_17));
  OAI21X1 g249(.A (n_19), .B (n_3), .C (n_8), .Y (n_16));
  AOI21X1 g250(.A (e_23), .B (n_14), .C (agt_34), .Y (n_15));
  OAI21X1 g251(.A (n_20), .B (n_1), .C (n_7), .Y (n_14));
  AOI21X1 g252(.A (e_25), .B (n_12), .C (agt_40), .Y (n_13));
  OAI21X1 g253(.A (n_21), .B (n_2), .C (n_6), .Y (n_12));
  AOI21X1 g254(.A (e_27), .B (n_10), .C (agt_46), .Y (n_11));
  INVX1 g255(.A (n_0), .Y (n_10));
  AOI21X1 g256(.A (agt_52), .B (e_28), .C (agt_49), .Y (n_9));
  INVX1 g257(.A (agt_31), .Y (n_8));
  INVX1 g258(.A (agt_37), .Y (n_7));
  INVX1 g259(.A (agt_43), .Y (n_6));
  INVX1 g260(.A (agt_29), .Y (n_5));
  BUFX2 drc_bufs(.A (n_17), .Y (n_4));
  BUFX2 drc_bufs261(.A (n_15), .Y (n_3));
  BUFX2 drc_bufs262(.A (n_11), .Y (n_2));
  BUFX2 drc_bufs263(.A (n_13), .Y (n_1));
  BUFX2 drc_bufs264(.A (n_9), .Y (n_0));
endmodule

module comp_1b_70(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_1;
  AND2X1 g14(.A (n_1), .B (a), .Y (a_larger));
  INVX1 g15(.A (b), .Y (n_1));
endmodule

module comp_1b_71(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_72(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_73(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_74(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_75(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_76(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_77(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_78(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_79(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_10b_7(a_gt_b, a, b);
  input [9:0] a, b;
  output a_gt_b;
  wire [9:0] a, b;
  wire a_gt_b;
  wire UNCONNECTED6, agt, agt_29, agt_31, agt_34, agt_37, agt_40,
       agt_43;
  wire agt_46, agt_49, agt_52, e, e_21, e_22, e_23, e_24;
  wire e_25, e_26, e_27, e_28, n_0, n_1, n_2, n_3;
  wire n_4, n_5, n_6, n_7, n_8, n_9, n_10, n_11;
  wire n_12, n_13, n_14, n_15, n_16, n_17, n_18, n_19;
  wire n_20, n_21;
  comp_1b_70 comp0(.a (a[0]), .b (b[0]), .equal (UNCONNECTED6),
       .a_larger (agt_52));
  comp_1b_71 comp1(.a (a[1]), .b (b[1]), .equal (e_28), .a_larger
       (agt_49));
  comp_1b_72 comp2(.a (a[2]), .b (b[2]), .equal (e_27), .a_larger
       (agt_46));
  comp_1b_73 comp3(.a (a[3]), .b (b[3]), .equal (e_26), .a_larger
       (agt_43));
  comp_1b_74 comp4(.a (a[4]), .b (b[4]), .equal (e_25), .a_larger
       (agt_40));
  comp_1b_75 comp5(.a (a[5]), .b (b[5]), .equal (e_24), .a_larger
       (agt_37));
  comp_1b_76 comp6(.a (a[6]), .b (b[6]), .equal (e_23), .a_larger
       (agt_34));
  comp_1b_77 comp7(.a (a[7]), .b (b[7]), .equal (e_22), .a_larger
       (agt_31));
  comp_1b_78 comp8(.a (a[8]), .b (b[8]), .equal (e_21), .a_larger
       (agt));
  comp_1b_79 comp9(.a (a[9]), .b (b[9]), .equal (e), .a_larger
       (agt_29));
  INVX1 g35(.A (e_26), .Y (n_21));
  INVX1 g32(.A (e_22), .Y (n_20));
  INVX1 g34(.A (e_24), .Y (n_19));
  INVX1 g33(.A (e), .Y (n_18));
  OAI21X1 g247(.A (n_18), .B (n_4), .C (n_5), .Y (a_gt_b));
  AOI21X1 g248(.A (e_21), .B (n_16), .C (agt), .Y (n_17));
  OAI21X1 g249(.A (n_20), .B (n_3), .C (n_8), .Y (n_16));
  AOI21X1 g250(.A (e_23), .B (n_14), .C (agt_34), .Y (n_15));
  OAI21X1 g251(.A (n_19), .B (n_1), .C (n_7), .Y (n_14));
  AOI21X1 g252(.A (e_25), .B (n_12), .C (agt_40), .Y (n_13));
  OAI21X1 g253(.A (n_21), .B (n_2), .C (n_6), .Y (n_12));
  AOI21X1 g254(.A (e_27), .B (n_10), .C (agt_46), .Y (n_11));
  INVX1 g255(.A (n_0), .Y (n_10));
  AOI21X1 g256(.A (agt_52), .B (e_28), .C (agt_49), .Y (n_9));
  INVX1 g257(.A (agt_31), .Y (n_8));
  INVX1 g258(.A (agt_37), .Y (n_7));
  INVX1 g259(.A (agt_43), .Y (n_6));
  INVX1 g260(.A (agt_29), .Y (n_5));
  BUFX2 drc_bufs(.A (n_17), .Y (n_4));
  BUFX2 drc_bufs261(.A (n_15), .Y (n_3));
  BUFX2 drc_bufs262(.A (n_11), .Y (n_2));
  BUFX2 drc_bufs263(.A (n_13), .Y (n_1));
  BUFX2 drc_bufs264(.A (n_9), .Y (n_0));
endmodule

module counter_WIDTH10_1(out, clk, en, rst, overflow);
  input clk, en, rst;
  output [9:0] out;
  output overflow;
  wire clk, en, rst;
  wire [9:0] out;
  wire overflow;
  wire n_0, n_1, n_2, n_5, n_9, n_11, n_15, n_17;
  wire n_19, n_22, n_23, n_24, n_25, n_26, n_27, n_28;
  wire n_29, n_30, n_31, n_32, n_33, n_34, n_35, n_36;
  wire n_37, n_38, n_39, n_40, n_41, n_42, n_43, n_44;
  wire n_45, n_46, n_47, n_48, n_49, n_50, n_52, n_53;
  wire n_54, n_55, n_57, n_58, n_59, n_60, n_61, n_62;
  wire n_63, n_64, n_67, n_68, n_69, n_70, n_71, n_72;
  wire n_73, n_74, n_75, n_76, n_79, n_80;
  DFFSR \out_reg[7] (.R (n_22), .S (1'b1), .CLK (clk), .D (n_64), .Q
       (n_69));
  MUX2X1 g375(.A (n_61), .B (n_11), .S (en), .Y (n_64));
  DFFSR \out_reg[6] (.R (n_22), .S (1'b1), .CLK (clk), .D (n_63), .Q
       (n_70));
  INVX1 g377(.A (n_62), .Y (n_63));
  MUX2X1 g378(.A (n_60), .B (out[6]), .S (en), .Y (n_62));
  MUX2X1 g379(.A (n_11), .B (out[7]), .S (n_59), .Y (n_61));
  DFFSR \out_reg[5] (.R (n_22), .S (1'b1), .CLK (clk), .D (n_58), .Q
       (n_71));
  DFFSR \out_reg[9] (.R (n_22), .S (1'b1), .CLK (clk), .D (n_80), .Q
       (n_67));
  HAX1 g382(.A (out[6]), .B (n_54), .YC (n_59), .YS (n_60));
  INVX1 g383(.A (n_57), .Y (n_58));
  MUX2X1 g384(.A (n_55), .B (out[5]), .S (en), .Y (n_57));
  DFFSR \out_reg[8] (.R (n_22), .S (1'b1), .CLK (clk), .D (n_53), .Q
       (n_68));
  HAX1 g387(.A (out[5]), .B (n_45), .YC (n_54), .YS (n_55));
  DFFSR \out_reg[4] (.R (n_22), .S (1'b1), .CLK (clk), .D (n_50), .Q
       (n_72));
  INVX1 g389(.A (n_52), .Y (n_53));
  MUX2X1 g390(.A (n_48), .B (out[8]), .S (en), .Y (n_52));
  INVX1 g392(.A (n_49), .Y (n_50));
  MUX2X1 g393(.A (n_46), .B (out[4]), .S (en), .Y (n_49));
  HAX1 g394(.A (out[8]), .B (n_41), .YC (n_47), .YS (n_48));
  HAX1 g395(.A (out[4]), .B (n_39), .YC (n_45), .YS (n_46));
  DFFSR \out_reg[3] (.R (n_22), .S (1'b1), .CLK (clk), .D (n_44), .Q
       (n_73));
  DFFSR overflow_reg(.R (n_22), .S (1'b1), .CLK (clk), .D (n_42), .Q
       (overflow));
  INVX1 g398(.A (n_43), .Y (n_44));
  MUX2X1 g399(.A (n_38), .B (out[3]), .S (en), .Y (n_43));
  OAI21X1 g400(.A (n_23), .B (n_1), .C (n_0), .Y (n_42));
  AND2X1 g401(.A (n_39), .B (n_29), .Y (n_41));
  DFFSR \out_reg[2] (.R (n_22), .S (1'b1), .CLK (clk), .D (n_37), .Q
       (n_74));
  NAND3X1 g403(.A (out[0]), .B (out[8]), .C (n_35), .Y (n_40));
  HAX1 g404(.A (out[3]), .B (n_33), .YC (n_39), .YS (n_38));
  INVX1 g405(.A (n_36), .Y (n_37));
  MUX2X1 g406(.A (out[2]), .B (n_34), .S (n_23), .Y (n_36));
  NOR3X1 g407(.A (n_15), .B (n_9), .C (n_2), .Y (n_35));
  DFFSR \out_reg[1] (.R (n_22), .S (1'b1), .CLK (clk), .D (n_31), .Q
       (n_75));
  HAX1 g409(.A (out[2]), .B (n_27), .YC (n_33), .YS (n_34));
  NAND3X1 g410(.A (out[1]), .B (out[9]), .C (n_29), .Y (n_32));
  INVX1 g411(.A (n_30), .Y (n_31));
  MUX2X1 g412(.A (out[1]), .B (n_28), .S (n_23), .Y (n_30));
  DFFSR \out_reg[0] (.R (n_22), .S (1'b1), .CLK (clk), .D (n_26), .Q
       (n_76));
  NOR3X1 g414(.A (n_17), .B (n_19), .C (n_24), .Y (n_29));
  HAX1 g415(.A (out[1]), .B (out[0]), .YC (n_27), .YS (n_28));
  MUX2X1 g416(.A (en), .B (n_23), .S (out[0]), .Y (n_26));
  NAND2X1 g417(.A (overflow), .B (n_23), .Y (n_25));
  OR2X1 g418(.A (n_5), .B (n_11), .Y (n_24));
  INVX1 g451(.A (en), .Y (n_23));
  INVX1 g452(.A (rst), .Y (n_22));
  INVX1 drc_bufs454(.A (out[7]), .Y (n_11));
  INVX1 drc_bufs466(.A (out[3]), .Y (n_15));
  INVX1 drc_bufs474(.A (out[4]), .Y (n_17));
  INVX1 drc_bufs482(.A (out[2]), .Y (n_9));
  INVX1 drc_bufs486(.A (out[6]), .Y (n_5));
  INVX1 drc_bufs490(.A (out[5]), .Y (n_19));
  BUFX2 drc_bufs496(.A (n_32), .Y (n_2));
  BUFX2 drc_bufs497(.A (n_40), .Y (n_1));
  BUFX2 drc_bufs498(.A (n_25), .Y (n_0));
  BUFX2 drc_bufs499(.A (n_76), .Y (out[0]));
  BUFX2 drc_bufs500(.A (n_75), .Y (out[1]));
  BUFX2 drc_bufs501(.A (n_73), .Y (out[3]));
  BUFX2 drc_bufs502(.A (n_69), .Y (out[7]));
  BUFX2 drc_bufs504(.A (n_67), .Y (out[9]));
  BUFX2 drc_bufs505(.A (n_68), .Y (out[8]));
  BUFX2 drc_bufs506(.A (n_72), .Y (out[4]));
  BUFX2 drc_bufs507(.A (n_70), .Y (out[6]));
  BUFX2 drc_bufs508(.A (n_71), .Y (out[5]));
  BUFX2 drc_bufs509(.A (n_74), .Y (out[2]));
  XOR2X1 g2(.A (n_79), .B (out[9]), .Y (n_80));
  AND2X1 g3(.A (n_47), .B (en), .Y (n_79));
endmodule

module prg_10b_quad_1(clk, rst, en, bin_in_a, bin_in_b, bin_in_c,
     bin_in_d, sn_out_a, sn_out_b, sn_out_c, sn_out_d, ctr_overflow);
  input clk, rst, en;
  input [9:0] bin_in_a, bin_in_b, bin_in_c, bin_in_d;
  output sn_out_a, sn_out_b, sn_out_c, sn_out_d, ctr_overflow;
  wire clk, rst, en;
  wire [9:0] bin_in_a, bin_in_b, bin_in_c, bin_in_d;
  wire sn_out_a, sn_out_b, sn_out_c, sn_out_d, ctr_overflow;
  wire [9:0] ctr4_out;
  comp_10b_4 comp10_a(.a_gt_b (sn_out_a), .a (bin_in_a), .b (ctr4_out));
  comp_10b_5 comp10_b(.a_gt_b (sn_out_b), .a (bin_in_b), .b (ctr4_out));
  comp_10b_6 comp10_c(.a_gt_b (sn_out_c), .a (bin_in_c), .b (ctr4_out));
  comp_10b_7 comp10_d(.a_gt_b (sn_out_d), .a (bin_in_d), .b (ctr4_out));
  counter_WIDTH10_1 ctr4(.out (ctr4_out), .clk (clk), .en (en), .rst
       (rst), .overflow (ctr_overflow));
endmodule

module prg_10b_4in_lowmid(clk, rst, en, bin_in_a, bin_in_b, bin_in_c,
     bin_in_d, sn_out, ctr_overflow);
  input clk, rst, en;
  input [9:0] bin_in_a, bin_in_b, bin_in_c, bin_in_d;
  output sn_out, ctr_overflow;
  wire clk, rst, en;
  wire [9:0] bin_in_a, bin_in_b, bin_in_c, bin_in_d;
  wire sn_out, ctr_overflow;
  wire UNCONNECTED7, n_0, n_2, n_4, n_50, sn_out_a, sn_out_b, sn_out_c;
  wire sn_out_d;
  prg_10b_quad_1 prg_ab(.clk (clk), .rst (rst), .en (en), .bin_in_a
       (bin_in_a), .bin_in_b (bin_in_b), .bin_in_c (bin_in_c),
       .bin_in_d (bin_in_d), .sn_out_a (sn_out_a), .sn_out_b
       (sn_out_b), .sn_out_c (sn_out_c), .sn_out_d (sn_out_d),
       .ctr_overflow (ctr_overflow));
  INVX1 g8(.A (sn_out_d), .Y (n_4));
  OAI21X1 g67(.A (n_4), .B (n_2), .C (n_0), .Y (sn_out));
  NOR3X1 g69(.A (sn_out_b), .B (sn_out_c), .C (sn_out_a), .Y (n_2));
  INVX1 g3(.A (n_50), .Y (n_0));
  FAX1 g2(.A (sn_out_a), .B (sn_out_b), .C (sn_out_c), .YC (n_50), .YS
       (UNCONNECTED7));
endmodule

module comp_1b_80(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_1;
  AND2X1 g14(.A (n_1), .B (a), .Y (a_larger));
  INVX1 g15(.A (b), .Y (n_1));
endmodule

module comp_1b_81(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_82(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_83(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_84(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_85(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_86(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_87(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_88(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_89(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_10b_8(a_gt_b, a, b);
  input [9:0] a, b;
  output a_gt_b;
  wire [9:0] a, b;
  wire a_gt_b;
  wire UNCONNECTED8, agt, agt_29, agt_31, agt_34, agt_37, agt_40,
       agt_43;
  wire agt_46, agt_49, agt_52, e, e_21, e_22, e_23, e_24;
  wire e_25, e_26, e_27, e_28, n_0, n_1, n_2, n_3;
  wire n_4, n_5, n_6, n_7, n_8, n_9, n_10, n_11;
  wire n_12, n_13, n_14, n_15, n_16, n_17, n_18, n_19;
  wire n_20, n_21;
  comp_1b_80 comp0(.a (a[0]), .b (b[0]), .equal (UNCONNECTED8),
       .a_larger (agt_52));
  comp_1b_81 comp1(.a (a[1]), .b (b[1]), .equal (e_28), .a_larger
       (agt_49));
  comp_1b_82 comp2(.a (a[2]), .b (b[2]), .equal (e_27), .a_larger
       (agt_46));
  comp_1b_83 comp3(.a (a[3]), .b (b[3]), .equal (e_26), .a_larger
       (agt_43));
  comp_1b_84 comp4(.a (a[4]), .b (b[4]), .equal (e_25), .a_larger
       (agt_40));
  comp_1b_85 comp5(.a (a[5]), .b (b[5]), .equal (e_24), .a_larger
       (agt_37));
  comp_1b_86 comp6(.a (a[6]), .b (b[6]), .equal (e_23), .a_larger
       (agt_34));
  comp_1b_87 comp7(.a (a[7]), .b (b[7]), .equal (e_22), .a_larger
       (agt_31));
  comp_1b_88 comp8(.a (a[8]), .b (b[8]), .equal (e_21), .a_larger
       (agt));
  comp_1b_89 comp9(.a (a[9]), .b (b[9]), .equal (e), .a_larger
       (agt_29));
  INVX1 g32(.A (e_26), .Y (n_21));
  INVX1 g33(.A (e_24), .Y (n_20));
  INVX1 g34(.A (e_22), .Y (n_19));
  INVX1 g35(.A (e), .Y (n_18));
  OAI21X1 g247(.A (n_18), .B (n_4), .C (n_5), .Y (a_gt_b));
  AOI21X1 g248(.A (e_21), .B (n_16), .C (agt), .Y (n_17));
  OAI21X1 g249(.A (n_19), .B (n_3), .C (n_8), .Y (n_16));
  AOI21X1 g250(.A (e_23), .B (n_14), .C (agt_34), .Y (n_15));
  OAI21X1 g251(.A (n_20), .B (n_1), .C (n_7), .Y (n_14));
  AOI21X1 g252(.A (e_25), .B (n_12), .C (agt_40), .Y (n_13));
  OAI21X1 g253(.A (n_21), .B (n_2), .C (n_6), .Y (n_12));
  AOI21X1 g254(.A (e_27), .B (n_10), .C (agt_46), .Y (n_11));
  INVX1 g255(.A (n_0), .Y (n_10));
  AOI21X1 g256(.A (agt_52), .B (e_28), .C (agt_49), .Y (n_9));
  INVX1 g257(.A (agt_31), .Y (n_8));
  INVX1 g258(.A (agt_37), .Y (n_7));
  INVX1 g259(.A (agt_43), .Y (n_6));
  INVX1 g260(.A (agt_29), .Y (n_5));
  BUFX2 drc_bufs(.A (n_17), .Y (n_4));
  BUFX2 drc_bufs261(.A (n_15), .Y (n_3));
  BUFX2 drc_bufs262(.A (n_11), .Y (n_2));
  BUFX2 drc_bufs263(.A (n_13), .Y (n_1));
  BUFX2 drc_bufs264(.A (n_9), .Y (n_0));
endmodule

module comp_1b_90(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_1;
  AND2X1 g14(.A (n_1), .B (a), .Y (a_larger));
  INVX1 g15(.A (b), .Y (n_1));
endmodule

module comp_1b_91(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_92(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_93(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_94(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_95(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_96(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_97(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_98(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_99(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_10b_9(a_gt_b, a, b);
  input [9:0] a, b;
  output a_gt_b;
  wire [9:0] a, b;
  wire a_gt_b;
  wire UNCONNECTED9, agt, agt_29, agt_31, agt_34, agt_37, agt_40,
       agt_43;
  wire agt_46, agt_49, agt_52, e, e_21, e_22, e_23, e_24;
  wire e_25, e_26, e_27, e_28, n_0, n_1, n_2, n_3;
  wire n_4, n_5, n_6, n_7, n_8, n_9, n_10, n_11;
  wire n_12, n_13, n_14, n_15, n_16, n_17, n_18, n_19;
  wire n_20, n_21;
  comp_1b_90 comp0(.a (a[0]), .b (b[0]), .equal (UNCONNECTED9),
       .a_larger (agt_52));
  comp_1b_91 comp1(.a (a[1]), .b (b[1]), .equal (e_28), .a_larger
       (agt_49));
  comp_1b_92 comp2(.a (a[2]), .b (b[2]), .equal (e_27), .a_larger
       (agt_46));
  comp_1b_93 comp3(.a (a[3]), .b (b[3]), .equal (e_26), .a_larger
       (agt_43));
  comp_1b_94 comp4(.a (a[4]), .b (b[4]), .equal (e_25), .a_larger
       (agt_40));
  comp_1b_95 comp5(.a (a[5]), .b (b[5]), .equal (e_24), .a_larger
       (agt_37));
  comp_1b_96 comp6(.a (a[6]), .b (b[6]), .equal (e_23), .a_larger
       (agt_34));
  comp_1b_97 comp7(.a (a[7]), .b (b[7]), .equal (e_22), .a_larger
       (agt_31));
  comp_1b_98 comp8(.a (a[8]), .b (b[8]), .equal (e_21), .a_larger
       (agt));
  comp_1b_99 comp9(.a (a[9]), .b (b[9]), .equal (e), .a_larger
       (agt_29));
  INVX1 g32(.A (e_26), .Y (n_21));
  INVX1 g33(.A (e_24), .Y (n_20));
  INVX1 g34(.A (e_22), .Y (n_19));
  INVX1 g35(.A (e), .Y (n_18));
  OAI21X1 g247(.A (n_18), .B (n_4), .C (n_5), .Y (a_gt_b));
  AOI21X1 g248(.A (e_21), .B (n_16), .C (agt), .Y (n_17));
  OAI21X1 g249(.A (n_19), .B (n_3), .C (n_8), .Y (n_16));
  AOI21X1 g250(.A (e_23), .B (n_14), .C (agt_34), .Y (n_15));
  OAI21X1 g251(.A (n_20), .B (n_1), .C (n_7), .Y (n_14));
  AOI21X1 g252(.A (e_25), .B (n_12), .C (agt_40), .Y (n_13));
  OAI21X1 g253(.A (n_21), .B (n_2), .C (n_6), .Y (n_12));
  AOI21X1 g254(.A (e_27), .B (n_10), .C (agt_46), .Y (n_11));
  INVX1 g255(.A (n_0), .Y (n_10));
  AOI21X1 g256(.A (agt_52), .B (e_28), .C (agt_49), .Y (n_9));
  INVX1 g257(.A (agt_31), .Y (n_8));
  INVX1 g258(.A (agt_37), .Y (n_7));
  INVX1 g259(.A (agt_43), .Y (n_6));
  INVX1 g260(.A (agt_29), .Y (n_5));
  BUFX2 drc_bufs(.A (n_17), .Y (n_4));
  BUFX2 drc_bufs261(.A (n_15), .Y (n_3));
  BUFX2 drc_bufs262(.A (n_11), .Y (n_2));
  BUFX2 drc_bufs263(.A (n_13), .Y (n_1));
  BUFX2 drc_bufs264(.A (n_9), .Y (n_0));
endmodule

module comp_1b_100(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_1;
  AND2X1 g14(.A (n_1), .B (a), .Y (a_larger));
  INVX1 g15(.A (b), .Y (n_1));
endmodule

module comp_1b_101(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_102(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_103(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_104(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_105(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_106(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_107(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_108(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_109(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_10b_10(a_gt_b, a, b);
  input [9:0] a, b;
  output a_gt_b;
  wire [9:0] a, b;
  wire a_gt_b;
  wire UNCONNECTED10, agt, agt_29, agt_31, agt_34, agt_37, agt_40,
       agt_43;
  wire agt_46, agt_49, agt_52, e, e_21, e_22, e_23, e_24;
  wire e_25, e_26, e_27, e_28, n_0, n_1, n_2, n_3;
  wire n_4, n_5, n_6, n_7, n_8, n_9, n_10, n_11;
  wire n_12, n_13, n_14, n_15, n_16, n_17, n_18, n_19;
  wire n_20, n_21;
  comp_1b_100 comp0(.a (a[0]), .b (b[0]), .equal (UNCONNECTED10),
       .a_larger (agt_52));
  comp_1b_101 comp1(.a (a[1]), .b (b[1]), .equal (e_28), .a_larger
       (agt_49));
  comp_1b_102 comp2(.a (a[2]), .b (b[2]), .equal (e_27), .a_larger
       (agt_46));
  comp_1b_103 comp3(.a (a[3]), .b (b[3]), .equal (e_26), .a_larger
       (agt_43));
  comp_1b_104 comp4(.a (a[4]), .b (b[4]), .equal (e_25), .a_larger
       (agt_40));
  comp_1b_105 comp5(.a (a[5]), .b (b[5]), .equal (e_24), .a_larger
       (agt_37));
  comp_1b_106 comp6(.a (a[6]), .b (b[6]), .equal (e_23), .a_larger
       (agt_34));
  comp_1b_107 comp7(.a (a[7]), .b (b[7]), .equal (e_22), .a_larger
       (agt_31));
  comp_1b_108 comp8(.a (a[8]), .b (b[8]), .equal (e_21), .a_larger
       (agt));
  comp_1b_109 comp9(.a (a[9]), .b (b[9]), .equal (e), .a_larger
       (agt_29));
  INVX1 g32(.A (e_26), .Y (n_21));
  INVX1 g33(.A (e_24), .Y (n_20));
  INVX1 g34(.A (e_22), .Y (n_19));
  INVX1 g35(.A (e), .Y (n_18));
  OAI21X1 g247(.A (n_18), .B (n_4), .C (n_5), .Y (a_gt_b));
  AOI21X1 g248(.A (e_21), .B (n_16), .C (agt), .Y (n_17));
  OAI21X1 g249(.A (n_19), .B (n_3), .C (n_8), .Y (n_16));
  AOI21X1 g250(.A (e_23), .B (n_14), .C (agt_34), .Y (n_15));
  OAI21X1 g251(.A (n_20), .B (n_1), .C (n_7), .Y (n_14));
  AOI21X1 g252(.A (e_25), .B (n_12), .C (agt_40), .Y (n_13));
  OAI21X1 g253(.A (n_21), .B (n_2), .C (n_6), .Y (n_12));
  AOI21X1 g254(.A (e_27), .B (n_10), .C (agt_46), .Y (n_11));
  INVX1 g255(.A (n_0), .Y (n_10));
  AOI21X1 g256(.A (agt_52), .B (e_28), .C (agt_49), .Y (n_9));
  INVX1 g257(.A (agt_31), .Y (n_8));
  INVX1 g258(.A (agt_37), .Y (n_7));
  INVX1 g259(.A (agt_43), .Y (n_6));
  INVX1 g260(.A (agt_29), .Y (n_5));
  BUFX2 drc_bufs(.A (n_17), .Y (n_4));
  BUFX2 drc_bufs261(.A (n_15), .Y (n_3));
  BUFX2 drc_bufs262(.A (n_11), .Y (n_2));
  BUFX2 drc_bufs263(.A (n_13), .Y (n_1));
  BUFX2 drc_bufs264(.A (n_9), .Y (n_0));
endmodule

module comp_1b_110(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_1;
  AND2X1 g14(.A (n_1), .B (a), .Y (a_larger));
  INVX1 g15(.A (b), .Y (n_1));
endmodule

module comp_1b_111(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_112(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_113(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_114(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_115(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_116(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_117(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_118(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_119(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_10b_11(a_gt_b, a, b);
  input [9:0] a, b;
  output a_gt_b;
  wire [9:0] a, b;
  wire a_gt_b;
  wire UNCONNECTED11, agt, agt_29, agt_31, agt_34, agt_37, agt_40,
       agt_43;
  wire agt_46, agt_49, agt_52, e, e_21, e_22, e_23, e_24;
  wire e_25, e_26, e_27, e_28, n_0, n_1, n_2, n_3;
  wire n_4, n_5, n_6, n_7, n_8, n_9, n_10, n_11;
  wire n_12, n_13, n_14, n_15, n_16, n_17, n_18, n_19;
  wire n_20, n_21;
  comp_1b_110 comp0(.a (a[0]), .b (b[0]), .equal (UNCONNECTED11),
       .a_larger (agt_52));
  comp_1b_111 comp1(.a (a[1]), .b (b[1]), .equal (e_28), .a_larger
       (agt_49));
  comp_1b_112 comp2(.a (a[2]), .b (b[2]), .equal (e_27), .a_larger
       (agt_46));
  comp_1b_113 comp3(.a (a[3]), .b (b[3]), .equal (e_26), .a_larger
       (agt_43));
  comp_1b_114 comp4(.a (a[4]), .b (b[4]), .equal (e_25), .a_larger
       (agt_40));
  comp_1b_115 comp5(.a (a[5]), .b (b[5]), .equal (e_24), .a_larger
       (agt_37));
  comp_1b_116 comp6(.a (a[6]), .b (b[6]), .equal (e_23), .a_larger
       (agt_34));
  comp_1b_117 comp7(.a (a[7]), .b (b[7]), .equal (e_22), .a_larger
       (agt_31));
  comp_1b_118 comp8(.a (a[8]), .b (b[8]), .equal (e_21), .a_larger
       (agt));
  comp_1b_119 comp9(.a (a[9]), .b (b[9]), .equal (e), .a_larger
       (agt_29));
  INVX1 g32(.A (e_26), .Y (n_21));
  INVX1 g33(.A (e_24), .Y (n_20));
  INVX1 g34(.A (e_22), .Y (n_19));
  INVX1 g35(.A (e), .Y (n_18));
  OAI21X1 g247(.A (n_18), .B (n_4), .C (n_5), .Y (a_gt_b));
  AOI21X1 g248(.A (e_21), .B (n_16), .C (agt), .Y (n_17));
  OAI21X1 g249(.A (n_19), .B (n_3), .C (n_8), .Y (n_16));
  AOI21X1 g250(.A (e_23), .B (n_14), .C (agt_34), .Y (n_15));
  OAI21X1 g251(.A (n_20), .B (n_1), .C (n_7), .Y (n_14));
  AOI21X1 g252(.A (e_25), .B (n_12), .C (agt_40), .Y (n_13));
  OAI21X1 g253(.A (n_21), .B (n_2), .C (n_6), .Y (n_12));
  AOI21X1 g254(.A (e_27), .B (n_10), .C (agt_46), .Y (n_11));
  INVX1 g255(.A (n_0), .Y (n_10));
  AOI21X1 g256(.A (agt_52), .B (e_28), .C (agt_49), .Y (n_9));
  INVX1 g257(.A (agt_31), .Y (n_8));
  INVX1 g258(.A (agt_37), .Y (n_7));
  INVX1 g259(.A (agt_43), .Y (n_6));
  INVX1 g260(.A (agt_29), .Y (n_5));
  BUFX2 drc_bufs(.A (n_17), .Y (n_4));
  BUFX2 drc_bufs261(.A (n_15), .Y (n_3));
  BUFX2 drc_bufs262(.A (n_11), .Y (n_2));
  BUFX2 drc_bufs263(.A (n_13), .Y (n_1));
  BUFX2 drc_bufs264(.A (n_9), .Y (n_0));
endmodule

module counter_WIDTH10_2(out, clk, en, rst, overflow);
  input clk, en, rst;
  output [9:0] out;
  output overflow;
  wire clk, en, rst;
  wire [9:0] out;
  wire overflow;
  wire n_0, n_1, n_2, n_5, n_9, n_11, n_15, n_17;
  wire n_19, n_22, n_23, n_24, n_25, n_26, n_27, n_28;
  wire n_29, n_30, n_31, n_32, n_33, n_34, n_35, n_36;
  wire n_37, n_38, n_39, n_40, n_41, n_42, n_43, n_44;
  wire n_45, n_46, n_47, n_48, n_49, n_50, n_52, n_53;
  wire n_54, n_55, n_57, n_58, n_59, n_60, n_61, n_62;
  wire n_63, n_64, n_67, n_68, n_69, n_70, n_71, n_72;
  wire n_73, n_74, n_75, n_76, n_79, n_80;
  DFFSR \out_reg[7] (.R (n_22), .S (1'b1), .CLK (clk), .D (n_64), .Q
       (n_69));
  MUX2X1 g375(.A (n_61), .B (n_11), .S (en), .Y (n_64));
  DFFSR \out_reg[6] (.R (n_22), .S (1'b1), .CLK (clk), .D (n_63), .Q
       (n_70));
  INVX1 g377(.A (n_62), .Y (n_63));
  MUX2X1 g378(.A (n_60), .B (out[6]), .S (en), .Y (n_62));
  MUX2X1 g379(.A (n_11), .B (out[7]), .S (n_59), .Y (n_61));
  DFFSR \out_reg[5] (.R (n_22), .S (1'b1), .CLK (clk), .D (n_58), .Q
       (n_71));
  DFFSR \out_reg[9] (.R (n_22), .S (1'b1), .CLK (clk), .D (n_80), .Q
       (n_67));
  HAX1 g382(.A (out[6]), .B (n_54), .YC (n_59), .YS (n_60));
  INVX1 g383(.A (n_57), .Y (n_58));
  MUX2X1 g384(.A (n_55), .B (out[5]), .S (en), .Y (n_57));
  DFFSR \out_reg[8] (.R (n_22), .S (1'b1), .CLK (clk), .D (n_53), .Q
       (n_68));
  HAX1 g387(.A (out[5]), .B (n_45), .YC (n_54), .YS (n_55));
  DFFSR \out_reg[4] (.R (n_22), .S (1'b1), .CLK (clk), .D (n_50), .Q
       (n_72));
  INVX1 g389(.A (n_52), .Y (n_53));
  MUX2X1 g390(.A (n_48), .B (out[8]), .S (en), .Y (n_52));
  INVX1 g392(.A (n_49), .Y (n_50));
  MUX2X1 g393(.A (n_46), .B (out[4]), .S (en), .Y (n_49));
  HAX1 g394(.A (out[8]), .B (n_41), .YC (n_47), .YS (n_48));
  HAX1 g395(.A (out[4]), .B (n_39), .YC (n_45), .YS (n_46));
  DFFSR \out_reg[3] (.R (n_22), .S (1'b1), .CLK (clk), .D (n_44), .Q
       (n_73));
  DFFSR overflow_reg(.R (n_22), .S (1'b1), .CLK (clk), .D (n_42), .Q
       (overflow));
  INVX1 g398(.A (n_43), .Y (n_44));
  MUX2X1 g399(.A (n_38), .B (out[3]), .S (en), .Y (n_43));
  OAI21X1 g400(.A (n_23), .B (n_1), .C (n_0), .Y (n_42));
  AND2X1 g401(.A (n_39), .B (n_29), .Y (n_41));
  DFFSR \out_reg[2] (.R (n_22), .S (1'b1), .CLK (clk), .D (n_37), .Q
       (n_74));
  NAND3X1 g403(.A (out[0]), .B (out[8]), .C (n_35), .Y (n_40));
  HAX1 g404(.A (out[3]), .B (n_33), .YC (n_39), .YS (n_38));
  INVX1 g405(.A (n_36), .Y (n_37));
  MUX2X1 g406(.A (out[2]), .B (n_34), .S (n_23), .Y (n_36));
  NOR3X1 g407(.A (n_15), .B (n_9), .C (n_2), .Y (n_35));
  DFFSR \out_reg[1] (.R (n_22), .S (1'b1), .CLK (clk), .D (n_31), .Q
       (n_75));
  HAX1 g409(.A (out[2]), .B (n_27), .YC (n_33), .YS (n_34));
  NAND3X1 g410(.A (out[1]), .B (out[9]), .C (n_29), .Y (n_32));
  INVX1 g411(.A (n_30), .Y (n_31));
  MUX2X1 g412(.A (out[1]), .B (n_28), .S (n_23), .Y (n_30));
  DFFSR \out_reg[0] (.R (n_22), .S (1'b1), .CLK (clk), .D (n_26), .Q
       (n_76));
  NOR3X1 g414(.A (n_17), .B (n_19), .C (n_24), .Y (n_29));
  HAX1 g415(.A (out[1]), .B (out[0]), .YC (n_27), .YS (n_28));
  MUX2X1 g416(.A (en), .B (n_23), .S (out[0]), .Y (n_26));
  NAND2X1 g417(.A (overflow), .B (n_23), .Y (n_25));
  OR2X1 g418(.A (n_5), .B (n_11), .Y (n_24));
  INVX1 g451(.A (en), .Y (n_23));
  INVX1 g452(.A (rst), .Y (n_22));
  INVX1 drc_bufs454(.A (out[7]), .Y (n_11));
  INVX1 drc_bufs466(.A (out[3]), .Y (n_15));
  INVX1 drc_bufs474(.A (out[4]), .Y (n_17));
  INVX1 drc_bufs482(.A (out[2]), .Y (n_9));
  INVX1 drc_bufs486(.A (out[6]), .Y (n_5));
  INVX1 drc_bufs490(.A (out[5]), .Y (n_19));
  BUFX2 drc_bufs496(.A (n_32), .Y (n_2));
  BUFX2 drc_bufs497(.A (n_40), .Y (n_1));
  BUFX2 drc_bufs498(.A (n_25), .Y (n_0));
  BUFX2 drc_bufs499(.A (n_76), .Y (out[0]));
  BUFX2 drc_bufs500(.A (n_75), .Y (out[1]));
  BUFX2 drc_bufs501(.A (n_73), .Y (out[3]));
  BUFX2 drc_bufs502(.A (n_69), .Y (out[7]));
  BUFX2 drc_bufs504(.A (n_67), .Y (out[9]));
  BUFX2 drc_bufs505(.A (n_68), .Y (out[8]));
  BUFX2 drc_bufs506(.A (n_72), .Y (out[4]));
  BUFX2 drc_bufs507(.A (n_70), .Y (out[6]));
  BUFX2 drc_bufs508(.A (n_71), .Y (out[5]));
  BUFX2 drc_bufs509(.A (n_74), .Y (out[2]));
  XOR2X1 g2(.A (n_79), .B (out[9]), .Y (n_80));
  AND2X1 g3(.A (n_47), .B (en), .Y (n_79));
endmodule

module prg_10b_quad_2(clk, rst, en, bin_in_a, bin_in_b, bin_in_c,
     bin_in_d, sn_out_a, sn_out_b, sn_out_c, sn_out_d, ctr_overflow);
  input clk, rst, en;
  input [9:0] bin_in_a, bin_in_b, bin_in_c, bin_in_d;
  output sn_out_a, sn_out_b, sn_out_c, sn_out_d, ctr_overflow;
  wire clk, rst, en;
  wire [9:0] bin_in_a, bin_in_b, bin_in_c, bin_in_d;
  wire sn_out_a, sn_out_b, sn_out_c, sn_out_d, ctr_overflow;
  wire [9:0] ctr4_out;
  comp_10b_8 comp10_a(.a_gt_b (sn_out_a), .a (bin_in_a), .b (ctr4_out));
  comp_10b_9 comp10_b(.a_gt_b (sn_out_b), .a (bin_in_b), .b (ctr4_out));
  comp_10b_10 comp10_c(.a_gt_b (sn_out_c), .a (bin_in_c), .b
       (ctr4_out));
  comp_10b_11 comp10_d(.a_gt_b (sn_out_d), .a (bin_in_d), .b
       (ctr4_out));
  counter_WIDTH10_2 ctr4(.out (ctr4_out), .clk (clk), .en (en), .rst
       (rst), .overflow (ctr_overflow));
endmodule

module prg_10b_4in_highmid(clk, rst, en, bin_in_a, bin_in_b, bin_in_c,
     bin_in_d, sn_out, ctr_overflow);
  input clk, rst, en;
  input [9:0] bin_in_a, bin_in_b, bin_in_c, bin_in_d;
  output sn_out, ctr_overflow;
  wire clk, rst, en;
  wire [9:0] bin_in_a, bin_in_b, bin_in_c, bin_in_d;
  wire sn_out, ctr_overflow;
  wire n_0, n_1, n_2, n_3, n_4, n_5, sn_out_a, sn_out_b;
  wire sn_out_c, sn_out_d;
  prg_10b_quad_2 prg_ab(.clk (clk), .rst (rst), .en (en), .bin_in_a
       (bin_in_a), .bin_in_b (bin_in_b), .bin_in_c (bin_in_c),
       .bin_in_d (bin_in_d), .sn_out_a (sn_out_a), .sn_out_b
       (sn_out_b), .sn_out_c (sn_out_c), .sn_out_d (sn_out_d),
       .ctr_overflow (ctr_overflow));
  OAI21X1 g67(.A (n_0), .B (n_1), .C (n_5), .Y (sn_out));
  OAI21X1 g68(.A (sn_out_b), .B (sn_out_a), .C (n_2), .Y (n_5));
  NOR2X1 g69(.A (sn_out_c), .B (sn_out_d), .Y (n_4));
  NAND2X1 g70(.A (sn_out_b), .B (sn_out_a), .Y (n_3));
  AND2X1 g71(.A (sn_out_d), .B (sn_out_c), .Y (n_2));
  BUFX2 drc_bufs(.A (n_4), .Y (n_1));
  BUFX2 drc_bufs72(.A (n_3), .Y (n_0));
endmodule

module comp_1b_120(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_1;
  AND2X1 g14(.A (n_1), .B (a), .Y (a_larger));
  INVX1 g15(.A (b), .Y (n_1));
endmodule

module comp_1b_121(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_122(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_123(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_124(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_125(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_126(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_127(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_128(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_129(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_10b_12(a_gt_b, a, b);
  input [9:0] a, b;
  output a_gt_b;
  wire [9:0] a, b;
  wire a_gt_b;
  wire UNCONNECTED12, agt, agt_29, agt_31, agt_34, agt_37, agt_40,
       agt_43;
  wire agt_46, agt_49, agt_52, e, e_21, e_22, e_23, e_24;
  wire e_25, e_26, e_27, e_28, n_0, n_1, n_2, n_3;
  wire n_4, n_5, n_6, n_7, n_8, n_9, n_10, n_11;
  wire n_12, n_13, n_14, n_15, n_16, n_17, n_18, n_19;
  wire n_20, n_21;
  comp_1b_120 comp0(.a (a[0]), .b (b[0]), .equal (UNCONNECTED12),
       .a_larger (agt_52));
  comp_1b_121 comp1(.a (a[1]), .b (b[1]), .equal (e_28), .a_larger
       (agt_49));
  comp_1b_122 comp2(.a (a[2]), .b (b[2]), .equal (e_27), .a_larger
       (agt_46));
  comp_1b_123 comp3(.a (a[3]), .b (b[3]), .equal (e_26), .a_larger
       (agt_43));
  comp_1b_124 comp4(.a (a[4]), .b (b[4]), .equal (e_25), .a_larger
       (agt_40));
  comp_1b_125 comp5(.a (a[5]), .b (b[5]), .equal (e_24), .a_larger
       (agt_37));
  comp_1b_126 comp6(.a (a[6]), .b (b[6]), .equal (e_23), .a_larger
       (agt_34));
  comp_1b_127 comp7(.a (a[7]), .b (b[7]), .equal (e_22), .a_larger
       (agt_31));
  comp_1b_128 comp8(.a (a[8]), .b (b[8]), .equal (e_21), .a_larger
       (agt));
  comp_1b_129 comp9(.a (a[9]), .b (b[9]), .equal (e), .a_larger
       (agt_29));
  INVX1 g32(.A (e_26), .Y (n_21));
  INVX1 g34(.A (e_22), .Y (n_20));
  INVX1 g33(.A (e_24), .Y (n_19));
  INVX1 g35(.A (e), .Y (n_18));
  OAI21X1 g247(.A (n_18), .B (n_4), .C (n_5), .Y (a_gt_b));
  AOI21X1 g248(.A (e_21), .B (n_16), .C (agt), .Y (n_17));
  OAI21X1 g249(.A (n_20), .B (n_3), .C (n_8), .Y (n_16));
  AOI21X1 g250(.A (e_23), .B (n_14), .C (agt_34), .Y (n_15));
  OAI21X1 g251(.A (n_19), .B (n_1), .C (n_7), .Y (n_14));
  AOI21X1 g252(.A (e_25), .B (n_12), .C (agt_40), .Y (n_13));
  OAI21X1 g253(.A (n_21), .B (n_2), .C (n_6), .Y (n_12));
  AOI21X1 g254(.A (e_27), .B (n_10), .C (agt_46), .Y (n_11));
  INVX1 g255(.A (n_0), .Y (n_10));
  AOI21X1 g256(.A (agt_52), .B (e_28), .C (agt_49), .Y (n_9));
  INVX1 g257(.A (agt_31), .Y (n_8));
  INVX1 g258(.A (agt_37), .Y (n_7));
  INVX1 g259(.A (agt_43), .Y (n_6));
  INVX1 g260(.A (agt_29), .Y (n_5));
  BUFX2 drc_bufs(.A (n_17), .Y (n_4));
  BUFX2 drc_bufs261(.A (n_15), .Y (n_3));
  BUFX2 drc_bufs262(.A (n_11), .Y (n_2));
  BUFX2 drc_bufs263(.A (n_13), .Y (n_1));
  BUFX2 drc_bufs264(.A (n_9), .Y (n_0));
endmodule

module comp_1b_130(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_1;
  AND2X1 g14(.A (n_1), .B (a), .Y (a_larger));
  INVX1 g15(.A (b), .Y (n_1));
endmodule

module comp_1b_131(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_132(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_133(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_134(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_135(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_136(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_137(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_138(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_139(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_10b_13(a_gt_b, a, b);
  input [9:0] a, b;
  output a_gt_b;
  wire [9:0] a, b;
  wire a_gt_b;
  wire UNCONNECTED13, agt, agt_29, agt_31, agt_34, agt_37, agt_40,
       agt_43;
  wire agt_46, agt_49, agt_52, e, e_21, e_22, e_23, e_24;
  wire e_25, e_26, e_27, e_28, n_0, n_1, n_2, n_3;
  wire n_4, n_5, n_6, n_7, n_8, n_9, n_10, n_11;
  wire n_12, n_13, n_14, n_15, n_16, n_17, n_18, n_19;
  wire n_20, n_21;
  comp_1b_130 comp0(.a (a[0]), .b (b[0]), .equal (UNCONNECTED13),
       .a_larger (agt_52));
  comp_1b_131 comp1(.a (a[1]), .b (b[1]), .equal (e_28), .a_larger
       (agt_49));
  comp_1b_132 comp2(.a (a[2]), .b (b[2]), .equal (e_27), .a_larger
       (agt_46));
  comp_1b_133 comp3(.a (a[3]), .b (b[3]), .equal (e_26), .a_larger
       (agt_43));
  comp_1b_134 comp4(.a (a[4]), .b (b[4]), .equal (e_25), .a_larger
       (agt_40));
  comp_1b_135 comp5(.a (a[5]), .b (b[5]), .equal (e_24), .a_larger
       (agt_37));
  comp_1b_136 comp6(.a (a[6]), .b (b[6]), .equal (e_23), .a_larger
       (agt_34));
  comp_1b_137 comp7(.a (a[7]), .b (b[7]), .equal (e_22), .a_larger
       (agt_31));
  comp_1b_138 comp8(.a (a[8]), .b (b[8]), .equal (e_21), .a_larger
       (agt));
  comp_1b_139 comp9(.a (a[9]), .b (b[9]), .equal (e), .a_larger
       (agt_29));
  INVX1 g34(.A (e_26), .Y (n_21));
  INVX1 g33(.A (e_24), .Y (n_20));
  INVX1 g32(.A (e_22), .Y (n_19));
  INVX1 g35(.A (e), .Y (n_18));
  OAI21X1 g247(.A (n_18), .B (n_4), .C (n_5), .Y (a_gt_b));
  AOI21X1 g248(.A (e_21), .B (n_16), .C (agt), .Y (n_17));
  OAI21X1 g249(.A (n_19), .B (n_3), .C (n_8), .Y (n_16));
  AOI21X1 g250(.A (e_23), .B (n_14), .C (agt_34), .Y (n_15));
  OAI21X1 g251(.A (n_20), .B (n_1), .C (n_7), .Y (n_14));
  AOI21X1 g252(.A (e_25), .B (n_12), .C (agt_40), .Y (n_13));
  OAI21X1 g253(.A (n_21), .B (n_2), .C (n_6), .Y (n_12));
  AOI21X1 g254(.A (e_27), .B (n_10), .C (agt_46), .Y (n_11));
  INVX1 g255(.A (n_0), .Y (n_10));
  AOI21X1 g256(.A (agt_52), .B (e_28), .C (agt_49), .Y (n_9));
  INVX1 g257(.A (agt_31), .Y (n_8));
  INVX1 g258(.A (agt_37), .Y (n_7));
  INVX1 g259(.A (agt_43), .Y (n_6));
  INVX1 g260(.A (agt_29), .Y (n_5));
  BUFX2 drc_bufs(.A (n_17), .Y (n_4));
  BUFX2 drc_bufs261(.A (n_15), .Y (n_3));
  BUFX2 drc_bufs262(.A (n_11), .Y (n_2));
  BUFX2 drc_bufs263(.A (n_13), .Y (n_1));
  BUFX2 drc_bufs264(.A (n_9), .Y (n_0));
endmodule

module comp_1b_140(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_1;
  AND2X1 g14(.A (n_1), .B (a), .Y (a_larger));
  INVX1 g15(.A (b), .Y (n_1));
endmodule

module comp_1b_141(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_142(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_143(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_144(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_145(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_146(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_147(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_148(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_149(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_10b_14(a_gt_b, a, b);
  input [9:0] a, b;
  output a_gt_b;
  wire [9:0] a, b;
  wire a_gt_b;
  wire UNCONNECTED14, agt, agt_29, agt_31, agt_34, agt_37, agt_40,
       agt_43;
  wire agt_46, agt_49, agt_52, e, e_21, e_22, e_23, e_24;
  wire e_25, e_26, e_27, e_28, n_0, n_1, n_2, n_3;
  wire n_4, n_5, n_6, n_7, n_8, n_9, n_10, n_11;
  wire n_12, n_13, n_14, n_15, n_16, n_17, n_18, n_19;
  wire n_20, n_21;
  comp_1b_140 comp0(.a (a[0]), .b (b[0]), .equal (UNCONNECTED14),
       .a_larger (agt_52));
  comp_1b_141 comp1(.a (a[1]), .b (b[1]), .equal (e_28), .a_larger
       (agt_49));
  comp_1b_142 comp2(.a (a[2]), .b (b[2]), .equal (e_27), .a_larger
       (agt_46));
  comp_1b_143 comp3(.a (a[3]), .b (b[3]), .equal (e_26), .a_larger
       (agt_43));
  comp_1b_144 comp4(.a (a[4]), .b (b[4]), .equal (e_25), .a_larger
       (agt_40));
  comp_1b_145 comp5(.a (a[5]), .b (b[5]), .equal (e_24), .a_larger
       (agt_37));
  comp_1b_146 comp6(.a (a[6]), .b (b[6]), .equal (e_23), .a_larger
       (agt_34));
  comp_1b_147 comp7(.a (a[7]), .b (b[7]), .equal (e_22), .a_larger
       (agt_31));
  comp_1b_148 comp8(.a (a[8]), .b (b[8]), .equal (e_21), .a_larger
       (agt));
  comp_1b_149 comp9(.a (a[9]), .b (b[9]), .equal (e), .a_larger
       (agt_29));
  INVX1 g33(.A (e_24), .Y (n_21));
  INVX1 g32(.A (e_26), .Y (n_20));
  INVX1 g34(.A (e_22), .Y (n_19));
  INVX1 g35(.A (e), .Y (n_18));
  OAI21X1 g247(.A (n_18), .B (n_4), .C (n_5), .Y (a_gt_b));
  AOI21X1 g248(.A (e_21), .B (n_16), .C (agt), .Y (n_17));
  OAI21X1 g249(.A (n_19), .B (n_3), .C (n_8), .Y (n_16));
  AOI21X1 g250(.A (e_23), .B (n_14), .C (agt_34), .Y (n_15));
  OAI21X1 g251(.A (n_21), .B (n_1), .C (n_7), .Y (n_14));
  AOI21X1 g252(.A (e_25), .B (n_12), .C (agt_40), .Y (n_13));
  OAI21X1 g253(.A (n_20), .B (n_2), .C (n_6), .Y (n_12));
  AOI21X1 g254(.A (e_27), .B (n_10), .C (agt_46), .Y (n_11));
  INVX1 g255(.A (n_0), .Y (n_10));
  AOI21X1 g256(.A (agt_52), .B (e_28), .C (agt_49), .Y (n_9));
  INVX1 g257(.A (agt_31), .Y (n_8));
  INVX1 g258(.A (agt_37), .Y (n_7));
  INVX1 g259(.A (agt_43), .Y (n_6));
  INVX1 g260(.A (agt_29), .Y (n_5));
  BUFX2 drc_bufs(.A (n_17), .Y (n_4));
  BUFX2 drc_bufs261(.A (n_15), .Y (n_3));
  BUFX2 drc_bufs262(.A (n_11), .Y (n_2));
  BUFX2 drc_bufs263(.A (n_13), .Y (n_1));
  BUFX2 drc_bufs264(.A (n_9), .Y (n_0));
endmodule

module comp_1b_150(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_1;
  AND2X1 g14(.A (n_1), .B (a), .Y (a_larger));
  INVX1 g15(.A (b), .Y (n_1));
endmodule

module comp_1b_151(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_152(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_153(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_154(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_155(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_156(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_157(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_158(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_159(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_10b_15(a_gt_b, a, b);
  input [9:0] a, b;
  output a_gt_b;
  wire [9:0] a, b;
  wire a_gt_b;
  wire UNCONNECTED15, agt, agt_29, agt_31, agt_34, agt_37, agt_40,
       agt_43;
  wire agt_46, agt_49, agt_52, e, e_21, e_22, e_23, e_24;
  wire e_25, e_26, e_27, e_28, n_0, n_1, n_2, n_3;
  wire n_4, n_5, n_6, n_7, n_8, n_9, n_10, n_11;
  wire n_12, n_13, n_14, n_15, n_16, n_17, n_18, n_19;
  wire n_20, n_21;
  comp_1b_150 comp0(.a (a[0]), .b (b[0]), .equal (UNCONNECTED15),
       .a_larger (agt_52));
  comp_1b_151 comp1(.a (a[1]), .b (b[1]), .equal (e_28), .a_larger
       (agt_49));
  comp_1b_152 comp2(.a (a[2]), .b (b[2]), .equal (e_27), .a_larger
       (agt_46));
  comp_1b_153 comp3(.a (a[3]), .b (b[3]), .equal (e_26), .a_larger
       (agt_43));
  comp_1b_154 comp4(.a (a[4]), .b (b[4]), .equal (e_25), .a_larger
       (agt_40));
  comp_1b_155 comp5(.a (a[5]), .b (b[5]), .equal (e_24), .a_larger
       (agt_37));
  comp_1b_156 comp6(.a (a[6]), .b (b[6]), .equal (e_23), .a_larger
       (agt_34));
  comp_1b_157 comp7(.a (a[7]), .b (b[7]), .equal (e_22), .a_larger
       (agt_31));
  comp_1b_158 comp8(.a (a[8]), .b (b[8]), .equal (e_21), .a_larger
       (agt));
  comp_1b_159 comp9(.a (a[9]), .b (b[9]), .equal (e), .a_larger
       (agt_29));
  INVX1 g35(.A (e_24), .Y (n_21));
  INVX1 g32(.A (e_26), .Y (n_20));
  INVX1 g34(.A (e), .Y (n_19));
  INVX1 g33(.A (e_22), .Y (n_18));
  OAI21X1 g247(.A (n_19), .B (n_4), .C (n_5), .Y (a_gt_b));
  AOI21X1 g248(.A (e_21), .B (n_16), .C (agt), .Y (n_17));
  OAI21X1 g249(.A (n_18), .B (n_3), .C (n_8), .Y (n_16));
  AOI21X1 g250(.A (e_23), .B (n_14), .C (agt_34), .Y (n_15));
  OAI21X1 g251(.A (n_21), .B (n_1), .C (n_7), .Y (n_14));
  AOI21X1 g252(.A (e_25), .B (n_12), .C (agt_40), .Y (n_13));
  OAI21X1 g253(.A (n_20), .B (n_2), .C (n_6), .Y (n_12));
  AOI21X1 g254(.A (e_27), .B (n_10), .C (agt_46), .Y (n_11));
  INVX1 g255(.A (n_0), .Y (n_10));
  AOI21X1 g256(.A (agt_52), .B (e_28), .C (agt_49), .Y (n_9));
  INVX1 g257(.A (agt_31), .Y (n_8));
  INVX1 g258(.A (agt_37), .Y (n_7));
  INVX1 g259(.A (agt_43), .Y (n_6));
  INVX1 g260(.A (agt_29), .Y (n_5));
  BUFX2 drc_bufs(.A (n_17), .Y (n_4));
  BUFX2 drc_bufs261(.A (n_15), .Y (n_3));
  BUFX2 drc_bufs262(.A (n_11), .Y (n_2));
  BUFX2 drc_bufs263(.A (n_13), .Y (n_1));
  BUFX2 drc_bufs264(.A (n_9), .Y (n_0));
endmodule

module counter_WIDTH10_3(out, clk, en, rst, overflow);
  input clk, en, rst;
  output [9:0] out;
  output overflow;
  wire clk, en, rst;
  wire [9:0] out;
  wire overflow;
  wire n_0, n_1, n_2, n_5, n_9, n_11, n_15, n_17;
  wire n_19, n_22, n_23, n_24, n_25, n_26, n_27, n_28;
  wire n_29, n_30, n_31, n_32, n_33, n_34, n_35, n_36;
  wire n_37, n_38, n_39, n_40, n_41, n_42, n_43, n_44;
  wire n_45, n_46, n_47, n_48, n_49, n_50, n_52, n_53;
  wire n_54, n_55, n_57, n_58, n_59, n_60, n_61, n_62;
  wire n_63, n_64, n_65, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_79, n_80;
  DFFSR \out_reg[7] (.R (n_22), .S (1'b1), .CLK (clk), .D (n_64), .Q
       (n_69));
  MUX2X1 g375(.A (n_61), .B (n_11), .S (en), .Y (n_64));
  DFFSR \out_reg[6] (.R (n_22), .S (1'b1), .CLK (clk), .D (n_63), .Q
       (n_70));
  INVX1 g377(.A (n_62), .Y (n_63));
  MUX2X1 g378(.A (n_60), .B (out[6]), .S (en), .Y (n_62));
  MUX2X1 g379(.A (n_11), .B (out[7]), .S (n_59), .Y (n_61));
  DFFSR \out_reg[5] (.R (n_22), .S (1'b1), .CLK (clk), .D (n_58), .Q
       (n_71));
  DFFSR \out_reg[9] (.R (n_22), .S (1'b1), .CLK (clk), .D (n_80), .Q
       (n_67));
  HAX1 g382(.A (out[6]), .B (n_54), .YC (n_59), .YS (n_60));
  INVX1 g383(.A (n_57), .Y (n_58));
  MUX2X1 g384(.A (n_55), .B (out[5]), .S (en), .Y (n_57));
  DFFSR \out_reg[8] (.R (n_22), .S (1'b1), .CLK (clk), .D (n_53), .Q
       (n_68));
  HAX1 g387(.A (out[5]), .B (n_45), .YC (n_54), .YS (n_55));
  DFFSR \out_reg[4] (.R (n_22), .S (1'b1), .CLK (clk), .D (n_50), .Q
       (n_72));
  INVX1 g389(.A (n_52), .Y (n_53));
  MUX2X1 g390(.A (n_48), .B (out[8]), .S (en), .Y (n_52));
  INVX1 g392(.A (n_49), .Y (n_50));
  MUX2X1 g393(.A (n_46), .B (out[4]), .S (en), .Y (n_49));
  HAX1 g394(.A (out[8]), .B (n_41), .YC (n_47), .YS (n_48));
  HAX1 g395(.A (out[4]), .B (n_39), .YC (n_45), .YS (n_46));
  DFFSR \out_reg[3] (.R (n_22), .S (1'b1), .CLK (clk), .D (n_44), .Q
       (n_73));
  DFFSR overflow_reg(.R (n_22), .S (1'b1), .CLK (clk), .D (n_42), .Q
       (n_65));
  INVX1 g398(.A (n_43), .Y (n_44));
  MUX2X1 g399(.A (n_38), .B (out[3]), .S (en), .Y (n_43));
  OAI21X1 g400(.A (n_23), .B (n_1), .C (n_0), .Y (n_42));
  AND2X1 g401(.A (n_39), .B (n_29), .Y (n_41));
  DFFSR \out_reg[2] (.R (n_22), .S (1'b1), .CLK (clk), .D (n_37), .Q
       (n_74));
  NAND3X1 g403(.A (out[0]), .B (out[8]), .C (n_35), .Y (n_40));
  HAX1 g404(.A (out[3]), .B (n_33), .YC (n_39), .YS (n_38));
  INVX1 g405(.A (n_36), .Y (n_37));
  MUX2X1 g406(.A (out[2]), .B (n_34), .S (n_23), .Y (n_36));
  NOR3X1 g407(.A (n_15), .B (n_9), .C (n_2), .Y (n_35));
  DFFSR \out_reg[1] (.R (n_22), .S (1'b1), .CLK (clk), .D (n_31), .Q
       (n_75));
  HAX1 g409(.A (out[2]), .B (n_27), .YC (n_33), .YS (n_34));
  NAND3X1 g410(.A (out[1]), .B (out[9]), .C (n_29), .Y (n_32));
  INVX1 g411(.A (n_30), .Y (n_31));
  MUX2X1 g412(.A (out[1]), .B (n_28), .S (n_23), .Y (n_30));
  DFFSR \out_reg[0] (.R (n_22), .S (1'b1), .CLK (clk), .D (n_26), .Q
       (n_76));
  NOR3X1 g414(.A (n_17), .B (n_19), .C (n_24), .Y (n_29));
  HAX1 g415(.A (out[1]), .B (out[0]), .YC (n_27), .YS (n_28));
  MUX2X1 g416(.A (en), .B (n_23), .S (out[0]), .Y (n_26));
  NAND2X1 g417(.A (n_23), .B (overflow), .Y (n_25));
  OR2X1 g418(.A (n_5), .B (n_11), .Y (n_24));
  INVX1 g451(.A (en), .Y (n_23));
  INVX1 g452(.A (rst), .Y (n_22));
  INVX1 drc_bufs454(.A (out[7]), .Y (n_11));
  INVX1 drc_bufs466(.A (out[3]), .Y (n_15));
  INVX1 drc_bufs474(.A (out[4]), .Y (n_17));
  INVX1 drc_bufs482(.A (out[2]), .Y (n_9));
  INVX1 drc_bufs486(.A (out[6]), .Y (n_5));
  INVX1 drc_bufs490(.A (out[5]), .Y (n_19));
  BUFX2 drc_bufs496(.A (n_32), .Y (n_2));
  BUFX2 drc_bufs497(.A (n_40), .Y (n_1));
  BUFX2 drc_bufs498(.A (n_25), .Y (n_0));
  BUFX2 drc_bufs499(.A (n_76), .Y (out[0]));
  BUFX2 drc_bufs500(.A (n_75), .Y (out[1]));
  BUFX2 drc_bufs501(.A (n_73), .Y (out[3]));
  BUFX2 drc_bufs502(.A (n_69), .Y (out[7]));
  BUFX2 drc_bufs503(.A (n_65), .Y (overflow));
  BUFX2 drc_bufs504(.A (n_67), .Y (out[9]));
  BUFX2 drc_bufs505(.A (n_68), .Y (out[8]));
  BUFX2 drc_bufs506(.A (n_72), .Y (out[4]));
  BUFX2 drc_bufs507(.A (n_70), .Y (out[6]));
  BUFX2 drc_bufs508(.A (n_71), .Y (out[5]));
  BUFX2 drc_bufs509(.A (n_74), .Y (out[2]));
  XOR2X1 g2(.A (n_79), .B (out[9]), .Y (n_80));
  AND2X1 g3(.A (n_47), .B (en), .Y (n_79));
endmodule

module prg_10b_quad_3(clk, rst, en, bin_in_a, bin_in_b, bin_in_c,
     bin_in_d, sn_out_a, sn_out_b, sn_out_c, sn_out_d, ctr_overflow);
  input clk, rst, en;
  input [9:0] bin_in_a, bin_in_b, bin_in_c, bin_in_d;
  output sn_out_a, sn_out_b, sn_out_c, sn_out_d, ctr_overflow;
  wire clk, rst, en;
  wire [9:0] bin_in_a, bin_in_b, bin_in_c, bin_in_d;
  wire sn_out_a, sn_out_b, sn_out_c, sn_out_d, ctr_overflow;
  wire [9:0] ctr4_out;
  comp_10b_12 comp10_a(.a_gt_b (sn_out_a), .a (bin_in_a), .b
       (ctr4_out));
  comp_10b_13 comp10_b(.a_gt_b (sn_out_b), .a (bin_in_b), .b
       (ctr4_out));
  comp_10b_14 comp10_c(.a_gt_b (sn_out_c), .a (bin_in_c), .b
       (ctr4_out));
  comp_10b_15 comp10_d(.a_gt_b (sn_out_d), .a (bin_in_d), .b
       (ctr4_out));
  counter_WIDTH10_3 ctr4(.out (ctr4_out), .clk (clk), .en (en), .rst
       (rst), .overflow (ctr_overflow));
endmodule

module prg_10b_4in_min(clk, rst, en, bin_in_a, bin_in_b, bin_in_c,
     bin_in_d, sn_out, ctr_overflow);
  input clk, rst, en;
  input [9:0] bin_in_a, bin_in_b, bin_in_c, bin_in_d;
  output sn_out, ctr_overflow;
  wire clk, rst, en;
  wire [9:0] bin_in_a, bin_in_b, bin_in_c, bin_in_d;
  wire sn_out, ctr_overflow;
  wire n_0, n_1, n_2, sn_out_a, sn_out_b, sn_out_c, sn_out_d;
  prg_10b_quad_3 prg_ab(.clk (clk), .rst (rst), .en (en), .bin_in_a
       (bin_in_a), .bin_in_b (bin_in_b), .bin_in_c (bin_in_c),
       .bin_in_d (bin_in_d), .sn_out_a (sn_out_a), .sn_out_b
       (sn_out_b), .sn_out_c (sn_out_c), .sn_out_d (sn_out_d),
       .ctr_overflow (ctr_overflow));
  INVX1 g23(.A (n_0), .Y (sn_out));
  NAND3X1 g24(.A (sn_out_c), .B (sn_out_d), .C (n_1), .Y (n_2));
  AND2X1 g25(.A (sn_out_b), .B (sn_out_a), .Y (n_1));
  BUFX2 drc_bufs(.A (n_2), .Y (n_0));
endmodule

module increment_unsigned_6(A, CI, Z);
  input [39:0] A;
  input CI;
  output [39:0] Z;
  wire [39:0] A;
  wire CI;
  wire [39:0] Z;
  wire n_1, n_3, n_5, n_7, n_9, n_11, n_13, n_15;
  wire n_17, n_19, n_21, n_23, n_25, n_27, n_29, n_31;
  wire n_33, n_35, n_37, n_39, n_41, n_43, n_45, n_47;
  wire n_49, n_51, n_53, n_55, n_57, n_59, n_61, n_63;
  wire n_65, n_67, n_69, n_71, n_73, n_75;
  XOR2X1 g273(.A (n_75), .B (A[39]), .Y (Z[39]));
  HAX1 g274(.A (A[38]), .B (n_73), .YC (n_75), .YS (Z[38]));
  HAX1 g275(.A (A[37]), .B (n_71), .YC (n_73), .YS (Z[37]));
  HAX1 g276(.A (A[36]), .B (n_69), .YC (n_71), .YS (Z[36]));
  HAX1 g277(.A (A[35]), .B (n_67), .YC (n_69), .YS (Z[35]));
  HAX1 g278(.A (A[34]), .B (n_65), .YC (n_67), .YS (Z[34]));
  HAX1 g279(.A (A[33]), .B (n_63), .YC (n_65), .YS (Z[33]));
  HAX1 g280(.A (A[32]), .B (n_61), .YC (n_63), .YS (Z[32]));
  HAX1 g281(.A (A[31]), .B (n_59), .YC (n_61), .YS (Z[31]));
  HAX1 g282(.A (A[30]), .B (n_57), .YC (n_59), .YS (Z[30]));
  HAX1 g283(.A (A[29]), .B (n_55), .YC (n_57), .YS (Z[29]));
  HAX1 g284(.A (A[28]), .B (n_53), .YC (n_55), .YS (Z[28]));
  HAX1 g285(.A (A[27]), .B (n_51), .YC (n_53), .YS (Z[27]));
  HAX1 g286(.A (A[26]), .B (n_49), .YC (n_51), .YS (Z[26]));
  HAX1 g287(.A (A[25]), .B (n_47), .YC (n_49), .YS (Z[25]));
  HAX1 g288(.A (A[24]), .B (n_45), .YC (n_47), .YS (Z[24]));
  HAX1 g289(.A (A[23]), .B (n_43), .YC (n_45), .YS (Z[23]));
  HAX1 g290(.A (A[22]), .B (n_41), .YC (n_43), .YS (Z[22]));
  HAX1 g291(.A (A[21]), .B (n_39), .YC (n_41), .YS (Z[21]));
  HAX1 g292(.A (A[20]), .B (n_37), .YC (n_39), .YS (Z[20]));
  HAX1 g293(.A (A[19]), .B (n_35), .YC (n_37), .YS (Z[19]));
  HAX1 g294(.A (A[18]), .B (n_33), .YC (n_35), .YS (Z[18]));
  HAX1 g295(.A (A[17]), .B (n_31), .YC (n_33), .YS (Z[17]));
  HAX1 g296(.A (A[16]), .B (n_29), .YC (n_31), .YS (Z[16]));
  HAX1 g297(.A (A[15]), .B (n_27), .YC (n_29), .YS (Z[15]));
  HAX1 g298(.A (A[14]), .B (n_25), .YC (n_27), .YS (Z[14]));
  HAX1 g299(.A (A[13]), .B (n_23), .YC (n_25), .YS (Z[13]));
  HAX1 g300(.A (A[12]), .B (n_21), .YC (n_23), .YS (Z[12]));
  HAX1 g301(.A (A[11]), .B (n_19), .YC (n_21), .YS (Z[11]));
  HAX1 g302(.A (A[10]), .B (n_17), .YC (n_19), .YS (Z[10]));
  HAX1 g303(.A (A[9]), .B (n_15), .YC (n_17), .YS (Z[9]));
  HAX1 g304(.A (A[8]), .B (n_13), .YC (n_15), .YS (Z[8]));
  HAX1 g305(.A (A[7]), .B (n_11), .YC (n_13), .YS (Z[7]));
  HAX1 g306(.A (A[6]), .B (n_9), .YC (n_11), .YS (Z[6]));
  HAX1 g307(.A (A[5]), .B (n_7), .YC (n_9), .YS (Z[5]));
  HAX1 g308(.A (A[4]), .B (n_5), .YC (n_7), .YS (Z[4]));
  HAX1 g309(.A (A[3]), .B (n_3), .YC (n_5), .YS (Z[3]));
  HAX1 g310(.A (A[2]), .B (n_1), .YC (n_3), .YS (Z[2]));
  HAX1 g311(.A (A[0]), .B (A[1]), .YC (n_1), .YS (Z[1]));
endmodule

module counter_WIDTH40(out, clk, en, rst, overflow);
  input clk, en, rst;
  output [39:0] out;
  output overflow;
  wire clk, en, rst;
  wire [39:0] out;
  wire overflow;
  wire UNCONNECTED16, n_0, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102, n_103;
  wire n_104, n_105, n_106, n_107, n_108, n_109, n_110, n_111;
  wire n_112, n_113, n_114, n_115, n_116, n_117, n_118, n_119;
  wire n_122, n_123, n_124, n_125, n_126, n_127, n_128, n_129;
  wire n_130, n_131, n_132, n_133, n_134, n_135, n_136, n_137;
  wire n_138, n_139, n_140, n_141, n_142, n_143, n_144, n_145;
  wire n_146, n_147, n_148, n_192, n_193, n_194, n_195, n_196;
  wire n_197, n_198, n_199, n_200, n_201, n_202, n_203, n_204;
  increment_unsigned_6 inc_add_36_16_2(.A (out), .CI (1'b1), .Z
       ({n_192, n_193, n_194, n_195, n_196, n_197, n_198, n_199, n_200,
       n_201, n_202, n_203, n_204, n_123, n_124, n_125, n_126, n_127,
       n_128, n_129, n_130, n_131, n_132, n_133, n_134, n_135, n_136,
       n_137, n_138, n_139, n_140, n_141, n_142, n_143, n_144, n_145,
       n_146, n_147, n_148, UNCONNECTED16}));
  INVX1 g66(.A (rst), .Y (n_122));
  DFFSR \out_reg[10] (.R (n_122), .S (1'b1), .CLK (clk), .D (n_66), .Q
       (n_90));
  DFFSR \out_reg[11] (.R (n_122), .S (1'b1), .CLK (clk), .D (n_64), .Q
       (n_91));
  DFFSR \out_reg[1] (.R (n_122), .S (1'b1), .CLK (clk), .D (n_79), .Q
       (n_81));
  DFFSR \out_reg[20] (.R (n_122), .S (1'b1), .CLK (clk), .D (n_78), .Q
       (n_100));
  DFFSR \out_reg[21] (.R (n_122), .S (1'b1), .CLK (clk), .D (n_77), .Q
       (n_101));
  DFFSR \out_reg[22] (.R (n_122), .S (1'b1), .CLK (clk), .D (n_76), .Q
       (n_102));
  DFFSR \out_reg[23] (.R (n_122), .S (1'b1), .CLK (clk), .D (n_75), .Q
       (n_103));
  DFFSR \out_reg[24] (.R (n_122), .S (1'b1), .CLK (clk), .D (n_74), .Q
       (n_104));
  DFFSR \out_reg[25] (.R (n_122), .S (1'b1), .CLK (clk), .D (n_73), .Q
       (n_105));
  DFFSR \out_reg[26] (.R (n_122), .S (1'b1), .CLK (clk), .D (n_72), .Q
       (n_106));
  DFFSR \out_reg[27] (.R (n_122), .S (1'b1), .CLK (clk), .D (n_71), .Q
       (n_107));
  DFFSR \out_reg[28] (.R (n_122), .S (1'b1), .CLK (clk), .D (n_70), .Q
       (n_108));
  DFFSR \out_reg[29] (.R (n_122), .S (1'b1), .CLK (clk), .D (n_69), .Q
       (n_109));
  DFFSR \out_reg[2] (.R (n_122), .S (1'b1), .CLK (clk), .D (n_68), .Q
       (n_82));
  DFFSR \out_reg[30] (.R (n_122), .S (1'b1), .CLK (clk), .D (n_67), .Q
       (n_110));
  DFFSR \out_reg[31] (.R (n_122), .S (1'b1), .CLK (clk), .D (n_65), .Q
       (n_111));
  DFFSR \out_reg[32] (.R (n_122), .S (1'b1), .CLK (clk), .D (n_63), .Q
       (n_112));
  DFFSR \out_reg[33] (.R (n_122), .S (1'b1), .CLK (clk), .D (n_62), .Q
       (n_113));
  DFFSR \out_reg[12] (.R (n_122), .S (1'b1), .CLK (clk), .D (n_60), .Q
       (n_92));
  DFFSR \out_reg[13] (.R (n_122), .S (1'b1), .CLK (clk), .D (n_38), .Q
       (n_93));
  DFFSR \out_reg[34] (.R (n_122), .S (1'b1), .CLK (clk), .D (n_61), .Q
       (n_114));
  DFFSR \out_reg[35] (.R (n_122), .S (1'b1), .CLK (clk), .D (n_39), .Q
       (n_115));
  DFFSR \out_reg[36] (.R (n_122), .S (1'b1), .CLK (clk), .D (n_37), .Q
       (n_116));
  DFFSR \out_reg[37] (.R (n_122), .S (1'b1), .CLK (clk), .D (n_36), .Q
       (n_117));
  DFFSR \out_reg[14] (.R (n_122), .S (1'b1), .CLK (clk), .D (n_35), .Q
       (n_94));
  DFFSR \out_reg[38] (.R (n_122), .S (1'b1), .CLK (clk), .D (n_34), .Q
       (n_118));
  DFFSR \out_reg[39] (.R (n_122), .S (1'b1), .CLK (clk), .D (n_33), .Q
       (n_119));
  DFFSR \out_reg[15] (.R (n_122), .S (1'b1), .CLK (clk), .D (n_30), .Q
       (n_95));
  DFFSR \out_reg[3] (.R (n_122), .S (1'b1), .CLK (clk), .D (n_32), .Q
       (n_83));
  DFFSR \out_reg[4] (.R (n_122), .S (1'b1), .CLK (clk), .D (n_31), .Q
       (n_84));
  DFFSR \out_reg[16] (.R (n_122), .S (1'b1), .CLK (clk), .D (n_27), .Q
       (n_96));
  DFFSR \out_reg[17] (.R (n_122), .S (1'b1), .CLK (clk), .D (n_24), .Q
       (n_97));
  DFFSR \out_reg[5] (.R (n_122), .S (1'b1), .CLK (clk), .D (n_29), .Q
       (n_85));
  DFFSR \out_reg[6] (.R (n_122), .S (1'b1), .CLK (clk), .D (n_28), .Q
       (n_86));
  DFFSR \out_reg[7] (.R (n_122), .S (1'b1), .CLK (clk), .D (n_26), .Q
       (n_87));
  DFFSR \out_reg[8] (.R (n_122), .S (1'b1), .CLK (clk), .D (n_25), .Q
       (n_88));
  DFFSR \out_reg[18] (.R (n_122), .S (1'b1), .CLK (clk), .D (n_23), .Q
       (n_98));
  DFFSR \out_reg[9] (.R (n_122), .S (1'b1), .CLK (clk), .D (n_22), .Q
       (n_89));
  DFFSR \out_reg[19] (.R (n_122), .S (1'b1), .CLK (clk), .D (n_21), .Q
       (n_99));
  DFFSR \out_reg[0] (.R (n_122), .S (1'b1), .CLK (clk), .D (n_0), .Q
       (n_80));
  INVX1 g106(.A (n_59), .Y (n_79));
  INVX1 g107(.A (n_58), .Y (n_78));
  INVX1 g108(.A (n_57), .Y (n_77));
  INVX1 g109(.A (n_56), .Y (n_76));
  INVX1 g110(.A (n_55), .Y (n_75));
  INVX1 g111(.A (n_54), .Y (n_74));
  INVX1 g112(.A (n_53), .Y (n_73));
  INVX1 g113(.A (n_52), .Y (n_72));
  INVX1 g114(.A (n_51), .Y (n_71));
  INVX1 g115(.A (n_50), .Y (n_70));
  INVX1 g116(.A (n_49), .Y (n_69));
  INVX1 g117(.A (n_48), .Y (n_68));
  INVX1 g118(.A (n_47), .Y (n_67));
  INVX1 g119(.A (n_46), .Y (n_66));
  INVX1 g120(.A (n_45), .Y (n_65));
  INVX1 g121(.A (n_44), .Y (n_64));
  INVX1 g122(.A (n_43), .Y (n_63));
  INVX1 g123(.A (n_42), .Y (n_62));
  INVX1 g124(.A (n_41), .Y (n_61));
  INVX1 g125(.A (n_40), .Y (n_60));
  MUX2X1 g126(.A (n_148), .B (out[1]), .S (en), .Y (n_59));
  MUX2X1 g127(.A (n_129), .B (out[20]), .S (en), .Y (n_58));
  MUX2X1 g128(.A (n_128), .B (out[21]), .S (en), .Y (n_57));
  MUX2X1 g129(.A (n_127), .B (out[22]), .S (en), .Y (n_56));
  MUX2X1 g130(.A (n_126), .B (out[23]), .S (en), .Y (n_55));
  MUX2X1 g131(.A (n_125), .B (out[24]), .S (en), .Y (n_54));
  MUX2X1 g132(.A (n_124), .B (out[25]), .S (en), .Y (n_53));
  MUX2X1 g133(.A (n_123), .B (out[26]), .S (en), .Y (n_52));
  MUX2X1 g134(.A (n_204), .B (out[27]), .S (en), .Y (n_51));
  MUX2X1 g135(.A (n_203), .B (out[28]), .S (en), .Y (n_50));
  MUX2X1 g136(.A (n_202), .B (out[29]), .S (en), .Y (n_49));
  MUX2X1 g137(.A (n_147), .B (out[2]), .S (en), .Y (n_48));
  MUX2X1 g138(.A (n_201), .B (out[30]), .S (en), .Y (n_47));
  MUX2X1 g139(.A (n_139), .B (out[10]), .S (en), .Y (n_46));
  MUX2X1 g140(.A (n_200), .B (out[31]), .S (en), .Y (n_45));
  MUX2X1 g141(.A (n_138), .B (out[11]), .S (en), .Y (n_44));
  MUX2X1 g142(.A (n_199), .B (out[32]), .S (en), .Y (n_43));
  MUX2X1 g143(.A (n_198), .B (out[33]), .S (en), .Y (n_42));
  MUX2X1 g144(.A (n_197), .B (out[34]), .S (en), .Y (n_41));
  MUX2X1 g145(.A (n_137), .B (out[12]), .S (en), .Y (n_40));
  INVX1 g146(.A (n_20), .Y (n_39));
  INVX1 g147(.A (n_19), .Y (n_38));
  INVX1 g148(.A (n_18), .Y (n_37));
  INVX1 g149(.A (n_17), .Y (n_36));
  INVX1 g150(.A (n_16), .Y (n_35));
  INVX1 g151(.A (n_15), .Y (n_34));
  INVX1 g152(.A (n_14), .Y (n_33));
  INVX1 g153(.A (n_13), .Y (n_32));
  INVX1 g154(.A (n_12), .Y (n_31));
  INVX1 g155(.A (n_11), .Y (n_30));
  INVX1 g156(.A (n_10), .Y (n_29));
  INVX1 g157(.A (n_9), .Y (n_28));
  INVX1 g158(.A (n_8), .Y (n_27));
  INVX1 g159(.A (n_7), .Y (n_26));
  INVX1 g160(.A (n_6), .Y (n_25));
  INVX1 g161(.A (n_5), .Y (n_24));
  INVX1 g162(.A (n_4), .Y (n_23));
  INVX1 g163(.A (n_3), .Y (n_22));
  INVX1 g164(.A (n_2), .Y (n_21));
  MUX2X1 g165(.A (n_196), .B (out[35]), .S (en), .Y (n_20));
  MUX2X1 g166(.A (n_136), .B (out[13]), .S (en), .Y (n_19));
  MUX2X1 g167(.A (n_195), .B (out[36]), .S (en), .Y (n_18));
  MUX2X1 g168(.A (n_194), .B (out[37]), .S (en), .Y (n_17));
  MUX2X1 g169(.A (n_135), .B (out[14]), .S (en), .Y (n_16));
  MUX2X1 g170(.A (n_193), .B (out[38]), .S (en), .Y (n_15));
  MUX2X1 g171(.A (n_192), .B (out[39]), .S (en), .Y (n_14));
  MUX2X1 g172(.A (n_146), .B (out[3]), .S (en), .Y (n_13));
  MUX2X1 g173(.A (n_145), .B (out[4]), .S (en), .Y (n_12));
  MUX2X1 g174(.A (n_134), .B (out[15]), .S (en), .Y (n_11));
  MUX2X1 g175(.A (n_144), .B (out[5]), .S (en), .Y (n_10));
  MUX2X1 g176(.A (n_143), .B (out[6]), .S (en), .Y (n_9));
  MUX2X1 g177(.A (n_133), .B (out[16]), .S (en), .Y (n_8));
  MUX2X1 g178(.A (n_142), .B (out[7]), .S (en), .Y (n_7));
  MUX2X1 g179(.A (n_141), .B (out[8]), .S (en), .Y (n_6));
  MUX2X1 g180(.A (n_132), .B (out[17]), .S (en), .Y (n_5));
  MUX2X1 g181(.A (n_131), .B (out[18]), .S (en), .Y (n_4));
  MUX2X1 g182(.A (n_140), .B (out[9]), .S (en), .Y (n_3));
  MUX2X1 g183(.A (n_130), .B (out[19]), .S (en), .Y (n_2));
  BUFX2 drc_bufs346(.A (n_119), .Y (out[39]));
  BUFX2 drc_bufs347(.A (n_80), .Y (out[0]));
  BUFX2 drc_bufs348(.A (n_81), .Y (out[1]));
  BUFX2 drc_bufs349(.A (n_82), .Y (out[2]));
  BUFX2 drc_bufs350(.A (n_83), .Y (out[3]));
  BUFX2 drc_bufs351(.A (n_84), .Y (out[4]));
  BUFX2 drc_bufs352(.A (n_85), .Y (out[5]));
  BUFX2 drc_bufs353(.A (n_86), .Y (out[6]));
  BUFX2 drc_bufs354(.A (n_87), .Y (out[7]));
  BUFX2 drc_bufs355(.A (n_88), .Y (out[8]));
  BUFX2 drc_bufs356(.A (n_89), .Y (out[9]));
  BUFX2 drc_bufs357(.A (n_90), .Y (out[10]));
  BUFX2 drc_bufs358(.A (n_91), .Y (out[11]));
  BUFX2 drc_bufs359(.A (n_92), .Y (out[12]));
  BUFX2 drc_bufs360(.A (n_93), .Y (out[13]));
  BUFX2 drc_bufs361(.A (n_94), .Y (out[14]));
  BUFX2 drc_bufs362(.A (n_95), .Y (out[15]));
  BUFX2 drc_bufs363(.A (n_96), .Y (out[16]));
  BUFX2 drc_bufs364(.A (n_97), .Y (out[17]));
  BUFX2 drc_bufs365(.A (n_98), .Y (out[18]));
  BUFX2 drc_bufs366(.A (n_99), .Y (out[19]));
  BUFX2 drc_bufs367(.A (n_100), .Y (out[20]));
  BUFX2 drc_bufs368(.A (n_101), .Y (out[21]));
  BUFX2 drc_bufs369(.A (n_102), .Y (out[22]));
  BUFX2 drc_bufs370(.A (n_103), .Y (out[23]));
  BUFX2 drc_bufs371(.A (n_104), .Y (out[24]));
  BUFX2 drc_bufs372(.A (n_105), .Y (out[25]));
  BUFX2 drc_bufs373(.A (n_106), .Y (out[26]));
  BUFX2 drc_bufs374(.A (n_107), .Y (out[27]));
  BUFX2 drc_bufs375(.A (n_108), .Y (out[28]));
  BUFX2 drc_bufs376(.A (n_109), .Y (out[29]));
  BUFX2 drc_bufs377(.A (n_110), .Y (out[30]));
  BUFX2 drc_bufs378(.A (n_111), .Y (out[31]));
  BUFX2 drc_bufs379(.A (n_112), .Y (out[32]));
  BUFX2 drc_bufs380(.A (n_113), .Y (out[33]));
  BUFX2 drc_bufs381(.A (n_114), .Y (out[34]));
  BUFX2 drc_bufs382(.A (n_115), .Y (out[35]));
  BUFX2 drc_bufs383(.A (n_116), .Y (out[36]));
  BUFX2 drc_bufs384(.A (n_117), .Y (out[37]));
  BUFX2 drc_bufs385(.A (n_118), .Y (out[38]));
  XOR2X1 g2(.A (en), .B (out[0]), .Y (n_0));
endmodule

module dsc_mul(a, b, c, d, z, clk, rst, en, ov);
  input [9:0] a, b, c, d;
  input clk, rst, en;
  output [39:0] z;
  output ov;
  wire [9:0] a, b, c, d;
  wire clk, rst, en;
  wire [39:0] z;
  wire ov;
  wire ctr_ov_a, ctr_ov_b, ctr_ov_c, ctr_ov_d, dummy_ov, n_0, n_1, n_2;
  wire n_3, sn_out_a, sn_out_b, sn_out_c, sn_out_d, sn_out_mul;
  prg_10b_4in_max prg_a(.clk (clk), .rst (rst), .en (en), .bin_in_a
       (a), .bin_in_b (b), .bin_in_c (c), .bin_in_d (d), .sn_out
       (sn_out_a), .ctr_overflow (ctr_ov_a));
  prg_10b_4in_lowmid prg_b(.clk (ctr_ov_a), .rst (rst), .en (en),
       .bin_in_a (a), .bin_in_b (b), .bin_in_c (c), .bin_in_d (d),
       .sn_out (sn_out_b), .ctr_overflow (ctr_ov_b));
  prg_10b_4in_highmid prg_c(.clk (ctr_ov_b), .rst (rst), .en (en),
       .bin_in_a (a), .bin_in_b (b), .bin_in_c (c), .bin_in_d (d),
       .sn_out (sn_out_c), .ctr_overflow (ctr_ov_c));
  prg_10b_4in_min prg_d(.clk (ctr_ov_c), .rst (rst), .en (en),
       .bin_in_a (a), .bin_in_b (b), .bin_in_c (c), .bin_in_d (d),
       .sn_out (sn_out_d), .ctr_overflow (ctr_ov_d));
  counter_WIDTH40 stoch2bin_out(.out (z), .clk (clk), .en (sn_out_mul),
       .rst (rst), .overflow (dummy_ov));
  AND2X2 g28(.A (sn_out_b), .B (n_3), .Y (sn_out_mul));
  INVX1 g29(.A (n_0), .Y (n_3));
  NAND3X1 g30(.A (sn_out_d), .B (sn_out_c), .C (sn_out_a), .Y (n_2));
  OR2X1 g31(.A (ctr_ov_d), .B (n_1), .Y (ov));
  INVX1 g32(.A (sn_out_d), .Y (n_1));
  BUFX2 drc_bufs(.A (n_2), .Y (n_0));
endmodule

