Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (lin64) Build 6299465 Fri Nov 14 12:34:56 MST 2025
| Date         : Wed Jan 21 20:36:51 2026
| Host         : dan-alencar running 64-bit Linux Mint 22.2
| Command      : report_utilization -file hdmi_tx_bd_mdm_1_0_utilization_synth.rpt -pb hdmi_tx_bd_mdm_1_0_utilization_synth.pb
| Design       : hdmi_tx_bd_mdm_1_0
| Device       : xcau15p-ffvb676-2-e
| Speed File   : -2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs*                  |  163 |     0 |          0 |     77760 |  0.21 |
|   LUT as Logic             |  140 |     0 |          0 |     77760 |  0.18 |
|   LUT as Memory            |   23 |     0 |          0 |     40320 |  0.06 |
|     LUT as Distributed RAM |    0 |     0 |            |           |       |
|     LUT as Shift Register  |   23 |     0 |            |           |       |
| CLB Registers              |  176 |     0 |          0 |    155520 |  0.11 |
|   Register as Flip Flop    |  176 |     0 |          0 |    155520 |  0.11 |
|   Register as Latch        |    0 |     0 |          0 |    155520 |  0.00 |
| CARRY8                     |    2 |     0 |          0 |      9720 |  0.02 |
| F7 Muxes                   |    0 |     0 |          0 |     38880 |  0.00 |
| F8 Muxes                   |    0 |     0 |          0 |     19440 |  0.00 |
| F9 Muxes                   |    0 |     0 |          0 |      9720 |  0.00 |
| Unique Control Sets        |   32 |       |          0 |     19440 |  0.16 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.
Warning! For any ECO changes, please run place_design if there are unplaced instances
** Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 6     |          Yes |           - |          Set |
| 32    |          Yes |           - |        Reset |
| 3     |          Yes |         Set |            - |
| 135   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       144 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       144 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |       288 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |       576 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


4. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    0 |     0 |          0 |       228 |  0.00 |
|   HPIOB_M        |    0 |     0 |          0 |        72 |  0.00 |
|   HPIOB_S        |    0 |     0 |          0 |        72 |  0.00 |
|   HDIOB_M        |    0 |     0 |          0 |        36 |  0.00 |
|   HDIOB_S        |    0 |     0 |          0 |        36 |  0.00 |
|   HPIOB_SNGL     |    0 |     0 |          0 |        12 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        36 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |       936 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        12 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    1 |     0 |          0 |        84 |  1.19 |
| BUFGCE_DIV |    0 |     0 |          0 |        12 |  0.00 |
| BUFG_GT    |    0 |     0 |          0 |        72 |  0.00 |
| BUFGCTRL*  |    0 |     0 |          0 |        24 |  0.00 |
| PLL        |    0 |     0 |          0 |         6 |  0.00 |
| MMCM       |    0 |     0 |          0 |         3 |  0.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |        12 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         3 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         6 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         6 |  0.00 |
| PCIE4CE4        |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |  135 |            Register |
| LUT6     |   52 |                 CLB |
| LUT5     |   33 |                 CLB |
| FDCE     |   32 |            Register |
| LUT3     |   31 |                 CLB |
| LUT4     |   30 |                 CLB |
| SRL16E   |   23 |                 CLB |
| LUT2     |   21 |                 CLB |
| LUT1     |    7 |                 CLB |
| FDPE     |    6 |            Register |
| FDSE     |    3 |            Register |
| CARRY8   |    2 |                 CLB |
| BUFGCE   |    1 |               Clock |
| BSCANE2  |    1 |       Configuration |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


