

================================================================
== Vivado HLS Report for 'do_macc_macc'
================================================================
* Date:           Fri Apr 15 14:50:41 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        squeezenet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045fbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   53|   53|    5|    5| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     10|     696|    1422|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     219|
|Register         |        -|      -|     592|     224|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     10|    1288|    1865|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      1|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |                 Instance                |                Module                | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |do_macc_fadd_32ns_32ns_32_5_full_dsp_U1  |do_macc_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |do_macc_fadd_32ns_32ns_32_5_full_dsp_U2  |do_macc_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |do_macc_fmul_32ns_32ns_32_4_max_dsp_U3   |do_macc_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |do_macc_fmul_32ns_32ns_32_4_max_dsp_U4   |do_macc_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |Total                                    |                                      |        0|     10|  696| 1422|
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |   1|          6|    1|          6|
    |ap_reg_ppiten_pp0_it0   |   1|          2|    1|          2|
    |ap_reg_ppiten_pp0_it10  |   1|          2|    1|          2|
    |filt_in_address0        |   4|          6|    4|         24|
    |filt_in_address1        |   4|          5|    4|         20|
    |grp_fu_298_p0           |  32|          6|   32|        192|
    |grp_fu_298_p1           |  32|          6|   32|        192|
    |grp_fu_303_p0           |  32|          5|   32|        160|
    |grp_fu_303_p1           |  32|          5|   32|        160|
    |img_in_address0         |   4|          6|    4|         24|
    |img_in_address1         |   4|          5|    4|         20|
    |prod_out_address0       |   4|          6|    4|         24|
    |prod_out_address1       |   4|          5|    4|         20|
    |prod_out_d0             |  32|          3|   32|         96|
    |prod_out_d1             |  32|          3|   32|         96|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 219|         71|  219|       1038|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                             | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                     |   5|   0|    5|          0|
    |ap_reg_ppiten_pp0_it0_preg                                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it10                                        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4                                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5                                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6                                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it7                                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it8                                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it9                                         |   1|   0|    1|          0|
    |ap_reg_ppstg_processing_element_products_1_s_reg_468_pp0_it1  |  32|   0|   32|          0|
    |processing_element_products_1_s_reg_468                       |  32|   0|   32|          0|
    |processing_element_products_2_s_reg_503                       |  32|   0|   32|          0|
    |processing_element_products_3_s_reg_508                       |  32|   0|   32|          0|
    |processing_element_products_4_s_reg_523                       |  32|   0|   32|          0|
    |processing_element_products_5_s_reg_528                       |  32|   0|   32|          0|
    |processing_element_products_6_s_reg_533                       |  32|   0|   32|          0|
    |processing_element_products_7_s_reg_538                       |  32|   0|   32|          0|
    |processing_element_products_8_s_reg_543                       |  32|   0|   32|          0|
    |processing_element_products_reg_463                           |  32|   0|   32|          0|
    |tmp_5_1_reg_553                                               |  32|   0|   32|          0|
    |tmp_5_2_reg_558                                               |  32|   0|   32|          0|
    |tmp_5_3_reg_563                                               |  32|   0|   32|          0|
    |tmp_5_4_reg_568                                               |  32|   0|   32|          0|
    |tmp_5_5_reg_573                                               |  32|   0|   32|          0|
    |tmp_5_6_reg_578                                               |  32|   0|   32|          0|
    |tmp_5_7_reg_583                                               |  32|   0|   32|          0|
    |tmp_s_reg_548                                                 |  32|   0|   32|          0|
    |processing_element_products_2_s_reg_503                       |   0|  32|   32|          0|
    |processing_element_products_3_s_reg_508                       |   0|  32|   32|          0|
    |processing_element_products_4_s_reg_523                       |   0|  32|   32|          0|
    |processing_element_products_5_s_reg_528                       |   0|  32|   32|          0|
    |processing_element_products_6_s_reg_533                       |   0|  32|   32|          0|
    |processing_element_products_7_s_reg_538                       |   0|  32|   32|          0|
    |processing_element_products_8_s_reg_543                       |   0|  32|   32|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                         | 592| 224|  816|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | do_macc_macc | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | do_macc_macc | return value |
|ap_start           |  in |    1| ap_ctrl_hs | do_macc_macc | return value |
|ap_done            | out |    1| ap_ctrl_hs | do_macc_macc | return value |
|ap_idle            | out |    1| ap_ctrl_hs | do_macc_macc | return value |
|ap_ready           | out |    1| ap_ctrl_hs | do_macc_macc | return value |
|ap_return          | out |   32| ap_ctrl_hs | do_macc_macc | return value |
|img_in_address0    | out |    4|  ap_memory |    img_in    |     array    |
|img_in_ce0         | out |    1|  ap_memory |    img_in    |     array    |
|img_in_q0          |  in |   32|  ap_memory |    img_in    |     array    |
|img_in_address1    | out |    4|  ap_memory |    img_in    |     array    |
|img_in_ce1         | out |    1|  ap_memory |    img_in    |     array    |
|img_in_q1          |  in |   32|  ap_memory |    img_in    |     array    |
|filt_in_address0   | out |    4|  ap_memory |    filt_in   |     array    |
|filt_in_ce0        | out |    1|  ap_memory |    filt_in   |     array    |
|filt_in_q0         |  in |   32|  ap_memory |    filt_in   |     array    |
|filt_in_address1   | out |    4|  ap_memory |    filt_in   |     array    |
|filt_in_ce1        | out |    1|  ap_memory |    filt_in   |     array    |
|filt_in_q1         |  in |   32|  ap_memory |    filt_in   |     array    |
|prod_out_address0  | out |    4|  ap_memory |   prod_out   |     array    |
|prod_out_ce0       | out |    1|  ap_memory |   prod_out   |     array    |
|prod_out_we0       | out |    1|  ap_memory |   prod_out   |     array    |
|prod_out_d0        | out |   32|  ap_memory |   prod_out   |     array    |
|prod_out_address1  | out |    4|  ap_memory |   prod_out   |     array    |
|prod_out_ce1       | out |    1|  ap_memory |   prod_out   |     array    |
|prod_out_we1       | out |    1|  ap_memory |   prod_out   |     array    |
|prod_out_d1        | out |   32|  ap_memory |   prod_out   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

