# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../ECE385_Lab4.srcs/sources_1/imports/design_source/Reg_4.sv" \
"../../../../ECE385_Lab4.srcs/sources_1/imports/design_source/control.sv" \
"../../../../ECE385_Lab4.srcs/sources_1/imports/new/fourbit_full_adder.sv" \
"../../../../ECE385_Lab4.srcs/sources_1/imports/new/full_adder.sv" \
"../../../../ECE385_Lab4.srcs/sources_1/imports/design_source/hex.sv" \
"../../../../ECE385_Lab4.srcs/sources_1/new/onebitreg.sv" \
"../../../../ECE385_Lab4.srcs/sources_1/new/toplevelmultiplier.sv" \
"../../../../ECE385_Lab4.srcs/sim_1/new/testbench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
