

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_58_1'
================================================================
* Date:           Sun Sep 15 03:51:46 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_unsw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.392 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      111|      111|  1.110 us|  1.110 us|  111|  111|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_58_1  |      109|      109|        47|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 47


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 1
  Pipeline-0 : II = 1, D = 47, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.64>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 50 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%layer1_output = alloca i32 1"   --->   Operation 51 'alloca' 'layer1_output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%layer1_output_1 = alloca i32 1"   --->   Operation 52 'alloca' 'layer1_output_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%layer1_output_2 = alloca i32 1"   --->   Operation 53 'alloca' 'layer1_output_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%layer1_output_3 = alloca i32 1"   --->   Operation 54 'alloca' 'layer1_output_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%layer1_output_4 = alloca i32 1"   --->   Operation 55 'alloca' 'layer1_output_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%layer1_output_5 = alloca i32 1"   --->   Operation 56 'alloca' 'layer1_output_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%layer1_output_6 = alloca i32 1"   --->   Operation 57 'alloca' 'layer1_output_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%layer1_output_7 = alloca i32 1"   --->   Operation 58 'alloca' 'layer1_output_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%layer1_output_8 = alloca i32 1"   --->   Operation 59 'alloca' 'layer1_output_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%layer1_output_9 = alloca i32 1"   --->   Operation 60 'alloca' 'layer1_output_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%layer1_output_10 = alloca i32 1"   --->   Operation 61 'alloca' 'layer1_output_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%layer1_output_11 = alloca i32 1"   --->   Operation 62 'alloca' 'layer1_output_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%layer1_output_12 = alloca i32 1"   --->   Operation 63 'alloca' 'layer1_output_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%layer1_output_13 = alloca i32 1"   --->   Operation 64 'alloca' 'layer1_output_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%layer1_output_14 = alloca i32 1"   --->   Operation 65 'alloca' 'layer1_output_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%layer1_output_15 = alloca i32 1"   --->   Operation 66 'alloca' 'layer1_output_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%layer1_output_16 = alloca i32 1"   --->   Operation 67 'alloca' 'layer1_output_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%layer1_output_17 = alloca i32 1"   --->   Operation 68 'alloca' 'layer1_output_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%layer1_output_18 = alloca i32 1"   --->   Operation 69 'alloca' 'layer1_output_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%layer1_output_19 = alloca i32 1"   --->   Operation 70 'alloca' 'layer1_output_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%layer1_output_20 = alloca i32 1"   --->   Operation 71 'alloca' 'layer1_output_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%layer1_output_21 = alloca i32 1"   --->   Operation 72 'alloca' 'layer1_output_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%layer1_output_22 = alloca i32 1"   --->   Operation 73 'alloca' 'layer1_output_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%layer1_output_23 = alloca i32 1"   --->   Operation 74 'alloca' 'layer1_output_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%layer1_output_24 = alloca i32 1"   --->   Operation 75 'alloca' 'layer1_output_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%layer1_output_25 = alloca i32 1"   --->   Operation 76 'alloca' 'layer1_output_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%layer1_output_26 = alloca i32 1"   --->   Operation 77 'alloca' 'layer1_output_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%layer1_output_27 = alloca i32 1"   --->   Operation 78 'alloca' 'layer1_output_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%layer1_output_28 = alloca i32 1"   --->   Operation 79 'alloca' 'layer1_output_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%layer1_output_29 = alloca i32 1"   --->   Operation 80 'alloca' 'layer1_output_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%layer1_output_30 = alloca i32 1"   --->   Operation 81 'alloca' 'layer1_output_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%layer1_output_31 = alloca i32 1"   --->   Operation 82 'alloca' 'layer1_output_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%layer1_output_32 = alloca i32 1"   --->   Operation 83 'alloca' 'layer1_output_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%layer1_output_33 = alloca i32 1"   --->   Operation 84 'alloca' 'layer1_output_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%layer1_output_34 = alloca i32 1"   --->   Operation 85 'alloca' 'layer1_output_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%layer1_output_35 = alloca i32 1"   --->   Operation 86 'alloca' 'layer1_output_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%layer1_output_36 = alloca i32 1"   --->   Operation 87 'alloca' 'layer1_output_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%layer1_output_37 = alloca i32 1"   --->   Operation 88 'alloca' 'layer1_output_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%layer1_output_38 = alloca i32 1"   --->   Operation 89 'alloca' 'layer1_output_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%layer1_output_39 = alloca i32 1"   --->   Operation 90 'alloca' 'layer1_output_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%layer1_output_40 = alloca i32 1"   --->   Operation 91 'alloca' 'layer1_output_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%layer1_output_41 = alloca i32 1"   --->   Operation 92 'alloca' 'layer1_output_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%layer1_output_42 = alloca i32 1"   --->   Operation 93 'alloca' 'layer1_output_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%layer1_output_43 = alloca i32 1"   --->   Operation 94 'alloca' 'layer1_output_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%layer1_output_44 = alloca i32 1"   --->   Operation 95 'alloca' 'layer1_output_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%layer1_output_45 = alloca i32 1"   --->   Operation 96 'alloca' 'layer1_output_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%layer1_output_46 = alloca i32 1"   --->   Operation 97 'alloca' 'layer1_output_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%layer1_output_47 = alloca i32 1"   --->   Operation 98 'alloca' 'layer1_output_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%layer1_output_48 = alloca i32 1"   --->   Operation 99 'alloca' 'layer1_output_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%layer1_output_49 = alloca i32 1"   --->   Operation 100 'alloca' 'layer1_output_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%layer1_output_50 = alloca i32 1"   --->   Operation 101 'alloca' 'layer1_output_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%layer1_output_51 = alloca i32 1"   --->   Operation 102 'alloca' 'layer1_output_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%layer1_output_52 = alloca i32 1"   --->   Operation 103 'alloca' 'layer1_output_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%layer1_output_53 = alloca i32 1"   --->   Operation 104 'alloca' 'layer1_output_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%layer1_output_54 = alloca i32 1"   --->   Operation 105 'alloca' 'layer1_output_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%layer1_output_55 = alloca i32 1"   --->   Operation 106 'alloca' 'layer1_output_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%layer1_output_56 = alloca i32 1"   --->   Operation 107 'alloca' 'layer1_output_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln63_42_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_42"   --->   Operation 108 'read' 'sext_ln63_42_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln63_41_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_41"   --->   Operation 109 'read' 'sext_ln63_41_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln63_40_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_40"   --->   Operation 110 'read' 'sext_ln63_40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln63_39_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_39"   --->   Operation 111 'read' 'sext_ln63_39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln63_38_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_38"   --->   Operation 112 'read' 'sext_ln63_38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln63_37_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_37"   --->   Operation 113 'read' 'sext_ln63_37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln63_36_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_36"   --->   Operation 114 'read' 'sext_ln63_36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln63_35_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_35"   --->   Operation 115 'read' 'sext_ln63_35_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln63_34_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_34"   --->   Operation 116 'read' 'sext_ln63_34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln63_33_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_33"   --->   Operation 117 'read' 'sext_ln63_33_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln63_32_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_32"   --->   Operation 118 'read' 'sext_ln63_32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln63_31_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_31"   --->   Operation 119 'read' 'sext_ln63_31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln63_30_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_30"   --->   Operation 120 'read' 'sext_ln63_30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln63_29_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_29"   --->   Operation 121 'read' 'sext_ln63_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln63_28_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_28"   --->   Operation 122 'read' 'sext_ln63_28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln63_27_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_27"   --->   Operation 123 'read' 'sext_ln63_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln63_26_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_26"   --->   Operation 124 'read' 'sext_ln63_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln63_25_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_25"   --->   Operation 125 'read' 'sext_ln63_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln63_24_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_24"   --->   Operation 126 'read' 'sext_ln63_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln63_23_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_23"   --->   Operation 127 'read' 'sext_ln63_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln63_22_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_22"   --->   Operation 128 'read' 'sext_ln63_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln63_21_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_21"   --->   Operation 129 'read' 'sext_ln63_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln63_20_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_20"   --->   Operation 130 'read' 'sext_ln63_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln63_19_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_19"   --->   Operation 131 'read' 'sext_ln63_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln63_18_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_18"   --->   Operation 132 'read' 'sext_ln63_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln63_17_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_17"   --->   Operation 133 'read' 'sext_ln63_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln63_16_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_16"   --->   Operation 134 'read' 'sext_ln63_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln63_15_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_15"   --->   Operation 135 'read' 'sext_ln63_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln63_14_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_14"   --->   Operation 136 'read' 'sext_ln63_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln63_13_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_13"   --->   Operation 137 'read' 'sext_ln63_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln63_12_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_12"   --->   Operation 138 'read' 'sext_ln63_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln63_11_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_11"   --->   Operation 139 'read' 'sext_ln63_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln63_10_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_10"   --->   Operation 140 'read' 'sext_ln63_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln63_9_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_9"   --->   Operation 141 'read' 'sext_ln63_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln63_8_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_8"   --->   Operation 142 'read' 'sext_ln63_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln63_7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_7"   --->   Operation 143 'read' 'sext_ln63_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln63_6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_6"   --->   Operation 144 'read' 'sext_ln63_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln63_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_5"   --->   Operation 145 'read' 'sext_ln63_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln63_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_4"   --->   Operation 146 'read' 'sext_ln63_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln63_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_3"   --->   Operation 147 'read' 'sext_ln63_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln63_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_2"   --->   Operation 148 'read' 'sext_ln63_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln63_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_1"   --->   Operation 149 'read' 'sext_ln63_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln63_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63"   --->   Operation 150 'read' 'sext_ln63_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln63_42_cast = sext i16 %sext_ln63_42_read"   --->   Operation 151 'sext' 'sext_ln63_42_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln63_41_cast = sext i16 %sext_ln63_41_read"   --->   Operation 152 'sext' 'sext_ln63_41_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln63_40_cast = sext i16 %sext_ln63_40_read"   --->   Operation 153 'sext' 'sext_ln63_40_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln63_39_cast = sext i16 %sext_ln63_39_read"   --->   Operation 154 'sext' 'sext_ln63_39_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln63_38_cast = sext i16 %sext_ln63_38_read"   --->   Operation 155 'sext' 'sext_ln63_38_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln63_37_cast = sext i16 %sext_ln63_37_read"   --->   Operation 156 'sext' 'sext_ln63_37_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln63_36_cast = sext i16 %sext_ln63_36_read"   --->   Operation 157 'sext' 'sext_ln63_36_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln63_35_cast = sext i16 %sext_ln63_35_read"   --->   Operation 158 'sext' 'sext_ln63_35_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln63_34_cast = sext i16 %sext_ln63_34_read"   --->   Operation 159 'sext' 'sext_ln63_34_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln63_33_cast = sext i16 %sext_ln63_33_read"   --->   Operation 160 'sext' 'sext_ln63_33_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln63_32_cast = sext i16 %sext_ln63_32_read"   --->   Operation 161 'sext' 'sext_ln63_32_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln63_31_cast = sext i16 %sext_ln63_31_read"   --->   Operation 162 'sext' 'sext_ln63_31_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln63_30_cast = sext i16 %sext_ln63_30_read"   --->   Operation 163 'sext' 'sext_ln63_30_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln63_29_cast = sext i16 %sext_ln63_29_read"   --->   Operation 164 'sext' 'sext_ln63_29_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln63_28_cast = sext i16 %sext_ln63_28_read"   --->   Operation 165 'sext' 'sext_ln63_28_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln63_27_cast = sext i16 %sext_ln63_27_read"   --->   Operation 166 'sext' 'sext_ln63_27_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln63_26_cast = sext i16 %sext_ln63_26_read"   --->   Operation 167 'sext' 'sext_ln63_26_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln63_25_cast = sext i16 %sext_ln63_25_read"   --->   Operation 168 'sext' 'sext_ln63_25_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln63_24_cast = sext i16 %sext_ln63_24_read"   --->   Operation 169 'sext' 'sext_ln63_24_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln63_23_cast = sext i16 %sext_ln63_23_read"   --->   Operation 170 'sext' 'sext_ln63_23_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln63_22_cast = sext i16 %sext_ln63_22_read"   --->   Operation 171 'sext' 'sext_ln63_22_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln63_21_cast = sext i16 %sext_ln63_21_read"   --->   Operation 172 'sext' 'sext_ln63_21_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln63_20_cast = sext i16 %sext_ln63_20_read"   --->   Operation 173 'sext' 'sext_ln63_20_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln63_19_cast = sext i16 %sext_ln63_19_read"   --->   Operation 174 'sext' 'sext_ln63_19_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln63_18_cast = sext i16 %sext_ln63_18_read"   --->   Operation 175 'sext' 'sext_ln63_18_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln63_17_cast = sext i16 %sext_ln63_17_read"   --->   Operation 176 'sext' 'sext_ln63_17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln63_16_cast = sext i16 %sext_ln63_16_read"   --->   Operation 177 'sext' 'sext_ln63_16_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln63_15_cast = sext i16 %sext_ln63_15_read"   --->   Operation 178 'sext' 'sext_ln63_15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln63_14_cast = sext i16 %sext_ln63_14_read"   --->   Operation 179 'sext' 'sext_ln63_14_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln63_13_cast = sext i16 %sext_ln63_13_read"   --->   Operation 180 'sext' 'sext_ln63_13_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln63_12_cast = sext i16 %sext_ln63_12_read"   --->   Operation 181 'sext' 'sext_ln63_12_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln63_11_cast = sext i16 %sext_ln63_11_read"   --->   Operation 182 'sext' 'sext_ln63_11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln63_10_cast = sext i16 %sext_ln63_10_read"   --->   Operation 183 'sext' 'sext_ln63_10_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln63_9_cast = sext i16 %sext_ln63_9_read"   --->   Operation 184 'sext' 'sext_ln63_9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln63_8_cast = sext i16 %sext_ln63_8_read"   --->   Operation 185 'sext' 'sext_ln63_8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln63_7_cast = sext i16 %sext_ln63_7_read"   --->   Operation 186 'sext' 'sext_ln63_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln63_6_cast = sext i16 %sext_ln63_6_read"   --->   Operation 187 'sext' 'sext_ln63_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln63_5_cast = sext i16 %sext_ln63_5_read"   --->   Operation 188 'sext' 'sext_ln63_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln63_4_cast = sext i16 %sext_ln63_4_read"   --->   Operation 189 'sext' 'sext_ln63_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln63_3_cast = sext i16 %sext_ln63_3_read"   --->   Operation 190 'sext' 'sext_ln63_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln63_2_cast = sext i16 %sext_ln63_2_read"   --->   Operation 191 'sext' 'sext_ln63_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln63_1_cast = sext i16 %sext_ln63_1_read"   --->   Operation 192 'sext' 'sext_ln63_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln63_cast = sext i16 %sext_ln63_read"   --->   Operation 193 'sext' 'sext_ln63_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (1.61ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 194 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 195 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%i_2 = load i7 %i" [nn.cpp:58]   --->   Operation 196 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (2.03ns)   --->   "%icmp_ln58 = icmp_eq  i7 %i_2, i7 64" [nn.cpp:58]   --->   Operation 197 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 2.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (2.03ns)   --->   "%add_ln58 = add i7 %i_2, i7 1" [nn.cpp:58]   --->   Operation 198 'add' 'add_ln58' <Predicate = true> <Delay = 2.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %for.body.split, void %VITIS_LOOP_70_3.exitStub" [nn.cpp:58]   --->   Operation 199 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i7 %i_2" [nn.cpp:58]   --->   Operation 200 'zext' 'zext_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i7 %i_2" [nn.cpp:58]   --->   Operation 201 'trunc' 'trunc_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%layer1_weights_0_addr = getelementptr i11 %layer1_weights_0, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 202 'getelementptr' 'layer1_weights_0_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 203 [2/2] (2.15ns)   --->   "%layer1_weights_0_load = load i6 %layer1_weights_0_addr" [nn.cpp:63]   --->   Operation 203 'load' 'layer1_weights_0_load' <Predicate = (!icmp_ln58)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 64> <ROM>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%layer1_weights_1_addr = getelementptr i11 %layer1_weights_1, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 204 'getelementptr' 'layer1_weights_1_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 205 [2/2] (2.15ns)   --->   "%layer1_weights_1_load = load i6 %layer1_weights_1_addr" [nn.cpp:63]   --->   Operation 205 'load' 'layer1_weights_1_load' <Predicate = (!icmp_ln58)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 64> <ROM>
ST_1 : Operation 206 [1/1] (1.89ns)   --->   "%switch_ln66 = switch i6 %trunc_ln58, void %arrayidx23.case.63, i6 0, void %for.body.split.arrayidx23.exit_crit_edge87, i6 1, void %arrayidx23.case.1, i6 2, void %arrayidx23.case.2, i6 3, void %arrayidx23.case.3, i6 4, void %arrayidx23.case.4, i6 5, void %arrayidx23.case.5, i6 6, void %arrayidx23.case.6, i6 7, void %arrayidx23.case.7, i6 8, void %arrayidx23.case.8, i6 9, void %arrayidx23.case.9, i6 10, void %arrayidx23.exit, i6 11, void %arrayidx23.exit, i6 12, void %arrayidx23.case.12, i6 13, void %arrayidx23.case.13, i6 14, void %arrayidx23.case.14, i6 15, void %arrayidx23.case.15, i6 16, void %arrayidx23.case.16, i6 17, void %arrayidx23.exit, i6 18, void %arrayidx23.case.18, i6 19, void %arrayidx23.exit, i6 20, void %arrayidx23.case.20, i6 21, void %arrayidx23.case.21, i6 22, void %arrayidx23.case.22, i6 23, void %arrayidx23.case.23, i6 24, void %arrayidx23.exit, i6 25, void %arrayidx23.case.25, i6 26, void %arrayidx23.case.26, i6 27, void %arrayidx23.case.27, i6 28, void %arrayidx23.case.28, i6 29, void %arrayidx23.case.29, i6 30, void %arrayidx23.case.30, i6 31, void %arrayidx23.case.31, i6 32, void %arrayidx23.case.32, i6 33, void %arrayidx23.case.33, i6 34, void %arrayidx23.case.34, i6 35, void %arrayidx23.case.35, i6 36, void %arrayidx23.case.36, i6 37, void %arrayidx23.case.37, i6 38, void %arrayidx23.case.38, i6 39, void %arrayidx23.case.39, i6 40, void %arrayidx23.case.40, i6 41, void %arrayidx23.case.41, i6 42, void %arrayidx23.case.42, i6 43, void %arrayidx23.case.43, i6 44, void %arrayidx23.case.44, i6 45, void %arrayidx23.case.45, i6 46, void %arrayidx23.case.46, i6 47, void %arrayidx23.exit, i6 48, void %arrayidx23.case.48, i6 49, void %arrayidx23.case.49, i6 50, void %arrayidx23.case.50, i6 51, void %arrayidx23.case.51, i6 52, void %arrayidx23.case.52, i6 53, void %arrayidx23.case.53, i6 54, void %arrayidx23.case.54, i6 55, void %arrayidx23.case.55, i6 56, void %arrayidx23.case.56, i6 57, void %arrayidx23.case.57, i6 58, void %arrayidx23.case.58, i6 59, void %arrayidx23.case.59, i6 60, void %arrayidx23.exit, i6 61, void %arrayidx23.case.61, i6 62, void %for.body.split.arrayidx23.exit_crit_edge" [nn.cpp:66]   --->   Operation 206 'switch' 'switch_ln66' <Predicate = (!icmp_ln58)> <Delay = 1.89>
ST_1 : Operation 207 [1/1] (1.61ns)   --->   "%store_ln58 = store i7 %add_ln58, i7 %i" [nn.cpp:58]   --->   Operation 207 'store' 'store_ln58' <Predicate = (!icmp_ln58)> <Delay = 1.61>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln58 = br void %for.body" [nn.cpp:58]   --->   Operation 208 'br' 'br_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.60>
ST_2 : Operation 209 [1/2] (2.15ns)   --->   "%layer1_weights_0_load = load i6 %layer1_weights_0_addr" [nn.cpp:63]   --->   Operation 209 'load' 'layer1_weights_0_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 64> <ROM>
ST_2 : Operation 210 [1/2] (2.15ns)   --->   "%layer1_weights_1_load = load i6 %layer1_weights_1_addr" [nn.cpp:63]   --->   Operation 210 'load' 'layer1_weights_1_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 64> <ROM>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln63_44 = sext i11 %layer1_weights_1_load" [nn.cpp:63]   --->   Operation 211 'sext' 'sext_ln63_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [3/3] (1.45ns) (grouped into DSP with root node add_ln63)   --->   "%mul_ln63_1 = mul i24 %sext_ln63_44, i24 %sext_ln63_1_cast" [nn.cpp:63]   --->   Operation 212 'mul' 'mul_ln63_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%layer1_weights_2_addr = getelementptr i10 %layer1_weights_2, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 213 'getelementptr' 'layer1_weights_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [2/2] (2.15ns)   --->   "%layer1_weights_2_load = load i6 %layer1_weights_2_addr" [nn.cpp:63]   --->   Operation 214 'load' 'layer1_weights_2_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln63_43 = sext i11 %layer1_weights_0_load" [nn.cpp:63]   --->   Operation 215 'sext' 'sext_ln63_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (5.57ns)   --->   "%mul_ln63 = mul i24 %sext_ln63_43, i24 %sext_ln63_cast" [nn.cpp:63]   --->   Operation 216 'mul' 'mul_ln63' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 217 [2/3] (1.45ns) (grouped into DSP with root node add_ln63)   --->   "%mul_ln63_1 = mul i24 %sext_ln63_44, i24 %sext_ln63_1_cast" [nn.cpp:63]   --->   Operation 217 'mul' 'mul_ln63_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln63, i32 8, i32 23" [nn.cpp:63]   --->   Operation 218 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 219 [1/2] (2.15ns)   --->   "%layer1_weights_2_load = load i6 %layer1_weights_2_addr" [nn.cpp:63]   --->   Operation 219 'load' 'layer1_weights_2_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln63_45 = sext i10 %layer1_weights_2_load" [nn.cpp:63]   --->   Operation 220 'sext' 'sext_ln63_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 221 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_1)   --->   "%mul_ln63_2 = mul i24 %sext_ln63_45, i24 %sext_ln63_2_cast" [nn.cpp:63]   --->   Operation 221 'mul' 'mul_ln63_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%layer1_weights_3_addr = getelementptr i14 %layer1_weights_3, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 222 'getelementptr' 'layer1_weights_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 223 [2/2] (2.15ns)   --->   "%layer1_weights_3_load = load i6 %layer1_weights_3_addr" [nn.cpp:63]   --->   Operation 223 'load' 'layer1_weights_3_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 64> <ROM>

State 4 <SV = 3> <Delay = 3.60>
ST_4 : Operation 224 [1/3] (0.00ns) (grouped into DSP with root node add_ln63)   --->   "%mul_ln63_1 = mul i24 %sext_ln63_44, i24 %sext_ln63_1_cast" [nn.cpp:63]   --->   Operation 224 'mul' 'mul_ln63_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_6, i8 0" [nn.cpp:63]   --->   Operation 225 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 226 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63 = add i24 %shl_ln, i24 %mul_ln63_1" [nn.cpp:63]   --->   Operation 226 'add' 'add_ln63' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 227 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_1)   --->   "%mul_ln63_2 = mul i24 %sext_ln63_45, i24 %sext_ln63_2_cast" [nn.cpp:63]   --->   Operation 227 'mul' 'mul_ln63_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 228 [1/2] (2.15ns)   --->   "%layer1_weights_3_load = load i6 %layer1_weights_3_addr" [nn.cpp:63]   --->   Operation 228 'load' 'layer1_weights_3_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 64> <ROM>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln63_46 = sext i14 %layer1_weights_3_load" [nn.cpp:63]   --->   Operation 229 'sext' 'sext_ln63_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 230 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_2)   --->   "%mul_ln63_3 = mul i24 %sext_ln63_46, i24 %sext_ln63_3_cast" [nn.cpp:63]   --->   Operation 230 'mul' 'mul_ln63_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%layer1_weights_4_addr = getelementptr i11 %layer1_weights_4, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 231 'getelementptr' 'layer1_weights_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 232 [2/2] (2.15ns)   --->   "%layer1_weights_4_load = load i6 %layer1_weights_4_addr" [nn.cpp:63]   --->   Operation 232 'load' 'layer1_weights_4_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 64> <ROM>

State 5 <SV = 4> <Delay = 4.20>
ST_5 : Operation 233 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63 = add i24 %shl_ln, i24 %mul_ln63_1" [nn.cpp:63]   --->   Operation 233 'add' 'add_ln63' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 234 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_1)   --->   "%mul_ln63_2 = mul i24 %sext_ln63_45, i24 %sext_ln63_2_cast" [nn.cpp:63]   --->   Operation 234 'mul' 'mul_ln63_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63, i32 8, i32 23" [nn.cpp:63]   --->   Operation 235 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "%shl_ln63_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_7, i8 0" [nn.cpp:63]   --->   Operation 236 'bitconcatenate' 'shl_ln63_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 237 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_1 = add i24 %shl_ln63_1, i24 %mul_ln63_2" [nn.cpp:63]   --->   Operation 237 'add' 'add_ln63_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 238 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_2)   --->   "%mul_ln63_3 = mul i24 %sext_ln63_46, i24 %sext_ln63_3_cast" [nn.cpp:63]   --->   Operation 238 'mul' 'mul_ln63_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 239 [1/2] (2.15ns)   --->   "%layer1_weights_4_load = load i6 %layer1_weights_4_addr" [nn.cpp:63]   --->   Operation 239 'load' 'layer1_weights_4_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 64> <ROM>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln63_47 = sext i11 %layer1_weights_4_load" [nn.cpp:63]   --->   Operation 240 'sext' 'sext_ln63_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 241 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_3)   --->   "%mul_ln63_4 = mul i24 %sext_ln63_47, i24 %sext_ln63_4_cast" [nn.cpp:63]   --->   Operation 241 'mul' 'mul_ln63_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 242 [1/1] (0.00ns)   --->   "%layer1_weights_5_addr = getelementptr i13 %layer1_weights_5, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 242 'getelementptr' 'layer1_weights_5_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 243 [2/2] (2.15ns)   --->   "%layer1_weights_5_load = load i6 %layer1_weights_5_addr" [nn.cpp:63]   --->   Operation 243 'load' 'layer1_weights_5_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 64> <ROM>

State 6 <SV = 5> <Delay = 4.20>
ST_6 : Operation 244 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_1 = add i24 %shl_ln63_1, i24 %mul_ln63_2" [nn.cpp:63]   --->   Operation 244 'add' 'add_ln63_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 245 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_2)   --->   "%mul_ln63_3 = mul i24 %sext_ln63_46, i24 %sext_ln63_3_cast" [nn.cpp:63]   --->   Operation 245 'mul' 'mul_ln63_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_1, i32 8, i32 23" [nn.cpp:63]   --->   Operation 246 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%shl_ln63_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_8, i8 0" [nn.cpp:63]   --->   Operation 247 'bitconcatenate' 'shl_ln63_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 248 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_2 = add i24 %shl_ln63_2, i24 %mul_ln63_3" [nn.cpp:63]   --->   Operation 248 'add' 'add_ln63_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 249 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_3)   --->   "%mul_ln63_4 = mul i24 %sext_ln63_47, i24 %sext_ln63_4_cast" [nn.cpp:63]   --->   Operation 249 'mul' 'mul_ln63_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 250 [1/2] (2.15ns)   --->   "%layer1_weights_5_load = load i6 %layer1_weights_5_addr" [nn.cpp:63]   --->   Operation 250 'load' 'layer1_weights_5_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 64> <ROM>
ST_6 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln63_48 = sext i13 %layer1_weights_5_load" [nn.cpp:63]   --->   Operation 251 'sext' 'sext_ln63_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 252 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_4)   --->   "%mul_ln63_5 = mul i24 %sext_ln63_48, i24 %sext_ln63_5_cast" [nn.cpp:63]   --->   Operation 252 'mul' 'mul_ln63_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "%layer1_weights_6_addr = getelementptr i14 %layer1_weights_6, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 253 'getelementptr' 'layer1_weights_6_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 254 [2/2] (2.15ns)   --->   "%layer1_weights_6_load = load i6 %layer1_weights_6_addr" [nn.cpp:63]   --->   Operation 254 'load' 'layer1_weights_6_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 64> <ROM>

State 7 <SV = 6> <Delay = 4.20>
ST_7 : Operation 255 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_2 = add i24 %shl_ln63_2, i24 %mul_ln63_3" [nn.cpp:63]   --->   Operation 255 'add' 'add_ln63_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 256 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_3)   --->   "%mul_ln63_4 = mul i24 %sext_ln63_47, i24 %sext_ln63_4_cast" [nn.cpp:63]   --->   Operation 256 'mul' 'mul_ln63_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_2, i32 8, i32 23" [nn.cpp:63]   --->   Operation 257 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 258 [1/1] (0.00ns)   --->   "%shl_ln63_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_9, i8 0" [nn.cpp:63]   --->   Operation 258 'bitconcatenate' 'shl_ln63_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 259 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_3 = add i24 %shl_ln63_3, i24 %mul_ln63_4" [nn.cpp:63]   --->   Operation 259 'add' 'add_ln63_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 260 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_4)   --->   "%mul_ln63_5 = mul i24 %sext_ln63_48, i24 %sext_ln63_5_cast" [nn.cpp:63]   --->   Operation 260 'mul' 'mul_ln63_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 261 [1/2] (2.15ns)   --->   "%layer1_weights_6_load = load i6 %layer1_weights_6_addr" [nn.cpp:63]   --->   Operation 261 'load' 'layer1_weights_6_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 64> <ROM>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln63_49 = sext i14 %layer1_weights_6_load" [nn.cpp:63]   --->   Operation 262 'sext' 'sext_ln63_49' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 263 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_5)   --->   "%mul_ln63_6 = mul i24 %sext_ln63_49, i24 %sext_ln63_6_cast" [nn.cpp:63]   --->   Operation 263 'mul' 'mul_ln63_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 264 [1/1] (0.00ns)   --->   "%layer1_weights_7_addr = getelementptr i14 %layer1_weights_7, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 264 'getelementptr' 'layer1_weights_7_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 265 [2/2] (2.15ns)   --->   "%layer1_weights_7_load = load i6 %layer1_weights_7_addr" [nn.cpp:63]   --->   Operation 265 'load' 'layer1_weights_7_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 64> <ROM>

State 8 <SV = 7> <Delay = 4.20>
ST_8 : Operation 266 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_3 = add i24 %shl_ln63_3, i24 %mul_ln63_4" [nn.cpp:63]   --->   Operation 266 'add' 'add_ln63_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 267 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_4)   --->   "%mul_ln63_5 = mul i24 %sext_ln63_48, i24 %sext_ln63_5_cast" [nn.cpp:63]   --->   Operation 267 'mul' 'mul_ln63_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_3, i32 8, i32 23" [nn.cpp:63]   --->   Operation 268 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 269 [1/1] (0.00ns)   --->   "%shl_ln63_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_10, i8 0" [nn.cpp:63]   --->   Operation 269 'bitconcatenate' 'shl_ln63_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 270 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_4 = add i24 %shl_ln63_4, i24 %mul_ln63_5" [nn.cpp:63]   --->   Operation 270 'add' 'add_ln63_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 271 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_5)   --->   "%mul_ln63_6 = mul i24 %sext_ln63_49, i24 %sext_ln63_6_cast" [nn.cpp:63]   --->   Operation 271 'mul' 'mul_ln63_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 272 [1/2] (2.15ns)   --->   "%layer1_weights_7_load = load i6 %layer1_weights_7_addr" [nn.cpp:63]   --->   Operation 272 'load' 'layer1_weights_7_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 64> <ROM>
ST_8 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln63_50 = sext i14 %layer1_weights_7_load" [nn.cpp:63]   --->   Operation 273 'sext' 'sext_ln63_50' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 274 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_6)   --->   "%mul_ln63_7 = mul i24 %sext_ln63_50, i24 %sext_ln63_7_cast" [nn.cpp:63]   --->   Operation 274 'mul' 'mul_ln63_7' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 275 [1/1] (0.00ns)   --->   "%layer1_weights_8_addr = getelementptr i13 %layer1_weights_8, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 275 'getelementptr' 'layer1_weights_8_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 276 [2/2] (2.15ns)   --->   "%layer1_weights_8_load = load i6 %layer1_weights_8_addr" [nn.cpp:63]   --->   Operation 276 'load' 'layer1_weights_8_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 64> <ROM>

State 9 <SV = 8> <Delay = 4.20>
ST_9 : Operation 277 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_4 = add i24 %shl_ln63_4, i24 %mul_ln63_5" [nn.cpp:63]   --->   Operation 277 'add' 'add_ln63_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 278 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_5)   --->   "%mul_ln63_6 = mul i24 %sext_ln63_49, i24 %sext_ln63_6_cast" [nn.cpp:63]   --->   Operation 278 'mul' 'mul_ln63_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_4, i32 8, i32 23" [nn.cpp:63]   --->   Operation 279 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 280 [1/1] (0.00ns)   --->   "%shl_ln63_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_11, i8 0" [nn.cpp:63]   --->   Operation 280 'bitconcatenate' 'shl_ln63_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 281 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_5 = add i24 %shl_ln63_5, i24 %mul_ln63_6" [nn.cpp:63]   --->   Operation 281 'add' 'add_ln63_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 282 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_6)   --->   "%mul_ln63_7 = mul i24 %sext_ln63_50, i24 %sext_ln63_7_cast" [nn.cpp:63]   --->   Operation 282 'mul' 'mul_ln63_7' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 283 [1/2] (2.15ns)   --->   "%layer1_weights_8_load = load i6 %layer1_weights_8_addr" [nn.cpp:63]   --->   Operation 283 'load' 'layer1_weights_8_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 64> <ROM>
ST_9 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln63_51 = sext i13 %layer1_weights_8_load" [nn.cpp:63]   --->   Operation 284 'sext' 'sext_ln63_51' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 285 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_7)   --->   "%mul_ln63_8 = mul i24 %sext_ln63_51, i24 %sext_ln63_8_cast" [nn.cpp:63]   --->   Operation 285 'mul' 'mul_ln63_8' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 286 [1/1] (0.00ns)   --->   "%layer1_weights_9_addr = getelementptr i14 %layer1_weights_9, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 286 'getelementptr' 'layer1_weights_9_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 287 [2/2] (2.15ns)   --->   "%layer1_weights_9_load = load i6 %layer1_weights_9_addr" [nn.cpp:63]   --->   Operation 287 'load' 'layer1_weights_9_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 64> <ROM>

State 10 <SV = 9> <Delay = 4.20>
ST_10 : Operation 288 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_5 = add i24 %shl_ln63_5, i24 %mul_ln63_6" [nn.cpp:63]   --->   Operation 288 'add' 'add_ln63_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 289 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_6)   --->   "%mul_ln63_7 = mul i24 %sext_ln63_50, i24 %sext_ln63_7_cast" [nn.cpp:63]   --->   Operation 289 'mul' 'mul_ln63_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_5, i32 8, i32 23" [nn.cpp:63]   --->   Operation 290 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 291 [1/1] (0.00ns)   --->   "%shl_ln63_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_12, i8 0" [nn.cpp:63]   --->   Operation 291 'bitconcatenate' 'shl_ln63_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 292 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_6 = add i24 %shl_ln63_6, i24 %mul_ln63_7" [nn.cpp:63]   --->   Operation 292 'add' 'add_ln63_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 293 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_7)   --->   "%mul_ln63_8 = mul i24 %sext_ln63_51, i24 %sext_ln63_8_cast" [nn.cpp:63]   --->   Operation 293 'mul' 'mul_ln63_8' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 294 [1/2] (2.15ns)   --->   "%layer1_weights_9_load = load i6 %layer1_weights_9_addr" [nn.cpp:63]   --->   Operation 294 'load' 'layer1_weights_9_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 64> <ROM>
ST_10 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln63_52 = sext i14 %layer1_weights_9_load" [nn.cpp:63]   --->   Operation 295 'sext' 'sext_ln63_52' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 296 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_8)   --->   "%mul_ln63_9 = mul i24 %sext_ln63_52, i24 %sext_ln63_9_cast" [nn.cpp:63]   --->   Operation 296 'mul' 'mul_ln63_9' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 297 [1/1] (0.00ns)   --->   "%layer1_weights_10_addr = getelementptr i11 %layer1_weights_10, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 297 'getelementptr' 'layer1_weights_10_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 298 [2/2] (2.15ns)   --->   "%layer1_weights_10_load = load i6 %layer1_weights_10_addr" [nn.cpp:63]   --->   Operation 298 'load' 'layer1_weights_10_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 64> <ROM>

State 11 <SV = 10> <Delay = 4.20>
ST_11 : Operation 299 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_6 = add i24 %shl_ln63_6, i24 %mul_ln63_7" [nn.cpp:63]   --->   Operation 299 'add' 'add_ln63_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 300 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_7)   --->   "%mul_ln63_8 = mul i24 %sext_ln63_51, i24 %sext_ln63_8_cast" [nn.cpp:63]   --->   Operation 300 'mul' 'mul_ln63_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_6, i32 8, i32 23" [nn.cpp:63]   --->   Operation 301 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 302 [1/1] (0.00ns)   --->   "%shl_ln63_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_13, i8 0" [nn.cpp:63]   --->   Operation 302 'bitconcatenate' 'shl_ln63_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 303 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_7 = add i24 %shl_ln63_7, i24 %mul_ln63_8" [nn.cpp:63]   --->   Operation 303 'add' 'add_ln63_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 304 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_8)   --->   "%mul_ln63_9 = mul i24 %sext_ln63_52, i24 %sext_ln63_9_cast" [nn.cpp:63]   --->   Operation 304 'mul' 'mul_ln63_9' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 305 [1/2] (2.15ns)   --->   "%layer1_weights_10_load = load i6 %layer1_weights_10_addr" [nn.cpp:63]   --->   Operation 305 'load' 'layer1_weights_10_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 64> <ROM>
ST_11 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln63_53 = sext i11 %layer1_weights_10_load" [nn.cpp:63]   --->   Operation 306 'sext' 'sext_ln63_53' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 307 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_9)   --->   "%mul_ln63_10 = mul i24 %sext_ln63_53, i24 %sext_ln63_10_cast" [nn.cpp:63]   --->   Operation 307 'mul' 'mul_ln63_10' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 308 [1/1] (0.00ns)   --->   "%layer1_weights_11_addr = getelementptr i11 %layer1_weights_11, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 308 'getelementptr' 'layer1_weights_11_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 309 [2/2] (2.15ns)   --->   "%layer1_weights_11_load = load i6 %layer1_weights_11_addr" [nn.cpp:63]   --->   Operation 309 'load' 'layer1_weights_11_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 64> <ROM>

State 12 <SV = 11> <Delay = 4.20>
ST_12 : Operation 310 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_7 = add i24 %shl_ln63_7, i24 %mul_ln63_8" [nn.cpp:63]   --->   Operation 310 'add' 'add_ln63_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 311 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_8)   --->   "%mul_ln63_9 = mul i24 %sext_ln63_52, i24 %sext_ln63_9_cast" [nn.cpp:63]   --->   Operation 311 'mul' 'mul_ln63_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_7, i32 8, i32 23" [nn.cpp:63]   --->   Operation 312 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 313 [1/1] (0.00ns)   --->   "%shl_ln63_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_14, i8 0" [nn.cpp:63]   --->   Operation 313 'bitconcatenate' 'shl_ln63_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 314 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_8 = add i24 %shl_ln63_8, i24 %mul_ln63_9" [nn.cpp:63]   --->   Operation 314 'add' 'add_ln63_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 315 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_9)   --->   "%mul_ln63_10 = mul i24 %sext_ln63_53, i24 %sext_ln63_10_cast" [nn.cpp:63]   --->   Operation 315 'mul' 'mul_ln63_10' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 316 [1/2] (2.15ns)   --->   "%layer1_weights_11_load = load i6 %layer1_weights_11_addr" [nn.cpp:63]   --->   Operation 316 'load' 'layer1_weights_11_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 64> <ROM>
ST_12 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln63_54 = sext i11 %layer1_weights_11_load" [nn.cpp:63]   --->   Operation 317 'sext' 'sext_ln63_54' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 318 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_10)   --->   "%mul_ln63_11 = mul i24 %sext_ln63_54, i24 %sext_ln63_11_cast" [nn.cpp:63]   --->   Operation 318 'mul' 'mul_ln63_11' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 319 [1/1] (0.00ns)   --->   "%layer1_weights_12_addr = getelementptr i12 %layer1_weights_12, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 319 'getelementptr' 'layer1_weights_12_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 320 [2/2] (2.15ns)   --->   "%layer1_weights_12_load = load i6 %layer1_weights_12_addr" [nn.cpp:63]   --->   Operation 320 'load' 'layer1_weights_12_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 64> <ROM>

State 13 <SV = 12> <Delay = 4.20>
ST_13 : Operation 321 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_8 = add i24 %shl_ln63_8, i24 %mul_ln63_9" [nn.cpp:63]   --->   Operation 321 'add' 'add_ln63_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 322 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_9)   --->   "%mul_ln63_10 = mul i24 %sext_ln63_53, i24 %sext_ln63_10_cast" [nn.cpp:63]   --->   Operation 322 'mul' 'mul_ln63_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_8, i32 8, i32 23" [nn.cpp:63]   --->   Operation 323 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 324 [1/1] (0.00ns)   --->   "%shl_ln63_9 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_15, i8 0" [nn.cpp:63]   --->   Operation 324 'bitconcatenate' 'shl_ln63_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 325 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_9 = add i24 %shl_ln63_9, i24 %mul_ln63_10" [nn.cpp:63]   --->   Operation 325 'add' 'add_ln63_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 326 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_10)   --->   "%mul_ln63_11 = mul i24 %sext_ln63_54, i24 %sext_ln63_11_cast" [nn.cpp:63]   --->   Operation 326 'mul' 'mul_ln63_11' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 327 [1/2] (2.15ns)   --->   "%layer1_weights_12_load = load i6 %layer1_weights_12_addr" [nn.cpp:63]   --->   Operation 327 'load' 'layer1_weights_12_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 64> <ROM>
ST_13 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln63_55 = sext i12 %layer1_weights_12_load" [nn.cpp:63]   --->   Operation 328 'sext' 'sext_ln63_55' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 329 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_11)   --->   "%mul_ln63_12 = mul i24 %sext_ln63_55, i24 %sext_ln63_12_cast" [nn.cpp:63]   --->   Operation 329 'mul' 'mul_ln63_12' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 330 [1/1] (0.00ns)   --->   "%layer1_weights_13_addr = getelementptr i14 %layer1_weights_13, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 330 'getelementptr' 'layer1_weights_13_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 331 [2/2] (2.15ns)   --->   "%layer1_weights_13_load = load i6 %layer1_weights_13_addr" [nn.cpp:63]   --->   Operation 331 'load' 'layer1_weights_13_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 64> <ROM>

State 14 <SV = 13> <Delay = 4.20>
ST_14 : Operation 332 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_9 = add i24 %shl_ln63_9, i24 %mul_ln63_10" [nn.cpp:63]   --->   Operation 332 'add' 'add_ln63_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 333 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_10)   --->   "%mul_ln63_11 = mul i24 %sext_ln63_54, i24 %sext_ln63_11_cast" [nn.cpp:63]   --->   Operation 333 'mul' 'mul_ln63_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_9, i32 8, i32 23" [nn.cpp:63]   --->   Operation 334 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 335 [1/1] (0.00ns)   --->   "%shl_ln63_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_16, i8 0" [nn.cpp:63]   --->   Operation 335 'bitconcatenate' 'shl_ln63_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 336 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_10 = add i24 %shl_ln63_s, i24 %mul_ln63_11" [nn.cpp:63]   --->   Operation 336 'add' 'add_ln63_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 337 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_11)   --->   "%mul_ln63_12 = mul i24 %sext_ln63_55, i24 %sext_ln63_12_cast" [nn.cpp:63]   --->   Operation 337 'mul' 'mul_ln63_12' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 338 [1/2] (2.15ns)   --->   "%layer1_weights_13_load = load i6 %layer1_weights_13_addr" [nn.cpp:63]   --->   Operation 338 'load' 'layer1_weights_13_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 64> <ROM>
ST_14 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln63_56 = sext i14 %layer1_weights_13_load" [nn.cpp:63]   --->   Operation 339 'sext' 'sext_ln63_56' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 340 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_12)   --->   "%mul_ln63_13 = mul i24 %sext_ln63_56, i24 %sext_ln63_13_cast" [nn.cpp:63]   --->   Operation 340 'mul' 'mul_ln63_13' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 341 [1/1] (0.00ns)   --->   "%layer1_weights_14_addr = getelementptr i15 %layer1_weights_14, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 341 'getelementptr' 'layer1_weights_14_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 342 [2/2] (2.15ns)   --->   "%layer1_weights_14_load = load i6 %layer1_weights_14_addr" [nn.cpp:63]   --->   Operation 342 'load' 'layer1_weights_14_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 64> <ROM>

State 15 <SV = 14> <Delay = 4.20>
ST_15 : Operation 343 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_10 = add i24 %shl_ln63_s, i24 %mul_ln63_11" [nn.cpp:63]   --->   Operation 343 'add' 'add_ln63_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 344 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_11)   --->   "%mul_ln63_12 = mul i24 %sext_ln63_55, i24 %sext_ln63_12_cast" [nn.cpp:63]   --->   Operation 344 'mul' 'mul_ln63_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_10, i32 8, i32 23" [nn.cpp:63]   --->   Operation 345 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 346 [1/1] (0.00ns)   --->   "%shl_ln63_10 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_17, i8 0" [nn.cpp:63]   --->   Operation 346 'bitconcatenate' 'shl_ln63_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 347 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_11 = add i24 %shl_ln63_10, i24 %mul_ln63_12" [nn.cpp:63]   --->   Operation 347 'add' 'add_ln63_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 348 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_12)   --->   "%mul_ln63_13 = mul i24 %sext_ln63_56, i24 %sext_ln63_13_cast" [nn.cpp:63]   --->   Operation 348 'mul' 'mul_ln63_13' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 349 [1/2] (2.15ns)   --->   "%layer1_weights_14_load = load i6 %layer1_weights_14_addr" [nn.cpp:63]   --->   Operation 349 'load' 'layer1_weights_14_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 64> <ROM>
ST_15 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln63_57 = sext i15 %layer1_weights_14_load" [nn.cpp:63]   --->   Operation 350 'sext' 'sext_ln63_57' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 351 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_13)   --->   "%mul_ln63_14 = mul i24 %sext_ln63_57, i24 %sext_ln63_14_cast" [nn.cpp:63]   --->   Operation 351 'mul' 'mul_ln63_14' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 352 [1/1] (0.00ns)   --->   "%layer1_weights_15_addr = getelementptr i15 %layer1_weights_15, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 352 'getelementptr' 'layer1_weights_15_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 353 [2/2] (2.15ns)   --->   "%layer1_weights_15_load = load i6 %layer1_weights_15_addr" [nn.cpp:63]   --->   Operation 353 'load' 'layer1_weights_15_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 64> <ROM>

State 16 <SV = 15> <Delay = 4.20>
ST_16 : Operation 354 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_11 = add i24 %shl_ln63_10, i24 %mul_ln63_12" [nn.cpp:63]   --->   Operation 354 'add' 'add_ln63_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 355 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_12)   --->   "%mul_ln63_13 = mul i24 %sext_ln63_56, i24 %sext_ln63_13_cast" [nn.cpp:63]   --->   Operation 355 'mul' 'mul_ln63_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_11, i32 8, i32 23" [nn.cpp:63]   --->   Operation 356 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 357 [1/1] (0.00ns)   --->   "%shl_ln63_11 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_18, i8 0" [nn.cpp:63]   --->   Operation 357 'bitconcatenate' 'shl_ln63_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 358 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_12 = add i24 %shl_ln63_11, i24 %mul_ln63_13" [nn.cpp:63]   --->   Operation 358 'add' 'add_ln63_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 359 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_13)   --->   "%mul_ln63_14 = mul i24 %sext_ln63_57, i24 %sext_ln63_14_cast" [nn.cpp:63]   --->   Operation 359 'mul' 'mul_ln63_14' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 360 [1/2] (2.15ns)   --->   "%layer1_weights_15_load = load i6 %layer1_weights_15_addr" [nn.cpp:63]   --->   Operation 360 'load' 'layer1_weights_15_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 64> <ROM>
ST_16 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln63_58 = sext i15 %layer1_weights_15_load" [nn.cpp:63]   --->   Operation 361 'sext' 'sext_ln63_58' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 362 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_14)   --->   "%mul_ln63_15 = mul i24 %sext_ln63_58, i24 %sext_ln63_15_cast" [nn.cpp:63]   --->   Operation 362 'mul' 'mul_ln63_15' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 363 [1/1] (0.00ns)   --->   "%layer1_weights_16_addr = getelementptr i13 %layer1_weights_16, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 363 'getelementptr' 'layer1_weights_16_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 364 [2/2] (2.15ns)   --->   "%layer1_weights_16_load = load i6 %layer1_weights_16_addr" [nn.cpp:63]   --->   Operation 364 'load' 'layer1_weights_16_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 64> <ROM>

State 17 <SV = 16> <Delay = 4.20>
ST_17 : Operation 365 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_12 = add i24 %shl_ln63_11, i24 %mul_ln63_13" [nn.cpp:63]   --->   Operation 365 'add' 'add_ln63_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 366 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_13)   --->   "%mul_ln63_14 = mul i24 %sext_ln63_57, i24 %sext_ln63_14_cast" [nn.cpp:63]   --->   Operation 366 'mul' 'mul_ln63_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_12, i32 8, i32 23" [nn.cpp:63]   --->   Operation 367 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 368 [1/1] (0.00ns)   --->   "%shl_ln63_12 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_19, i8 0" [nn.cpp:63]   --->   Operation 368 'bitconcatenate' 'shl_ln63_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 369 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_13 = add i24 %shl_ln63_12, i24 %mul_ln63_14" [nn.cpp:63]   --->   Operation 369 'add' 'add_ln63_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 370 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_14)   --->   "%mul_ln63_15 = mul i24 %sext_ln63_58, i24 %sext_ln63_15_cast" [nn.cpp:63]   --->   Operation 370 'mul' 'mul_ln63_15' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 371 [1/2] (2.15ns)   --->   "%layer1_weights_16_load = load i6 %layer1_weights_16_addr" [nn.cpp:63]   --->   Operation 371 'load' 'layer1_weights_16_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 64> <ROM>
ST_17 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln63_59 = sext i13 %layer1_weights_16_load" [nn.cpp:63]   --->   Operation 372 'sext' 'sext_ln63_59' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 373 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_15)   --->   "%mul_ln63_16 = mul i24 %sext_ln63_59, i24 %sext_ln63_16_cast" [nn.cpp:63]   --->   Operation 373 'mul' 'mul_ln63_16' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 374 [1/1] (0.00ns)   --->   "%layer1_weights_17_addr = getelementptr i13 %layer1_weights_17, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 374 'getelementptr' 'layer1_weights_17_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 375 [2/2] (2.15ns)   --->   "%layer1_weights_17_load = load i6 %layer1_weights_17_addr" [nn.cpp:63]   --->   Operation 375 'load' 'layer1_weights_17_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 64> <ROM>

State 18 <SV = 17> <Delay = 4.20>
ST_18 : Operation 376 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_13 = add i24 %shl_ln63_12, i24 %mul_ln63_14" [nn.cpp:63]   --->   Operation 376 'add' 'add_ln63_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 377 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_14)   --->   "%mul_ln63_15 = mul i24 %sext_ln63_58, i24 %sext_ln63_15_cast" [nn.cpp:63]   --->   Operation 377 'mul' 'mul_ln63_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_13, i32 8, i32 23" [nn.cpp:63]   --->   Operation 378 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 379 [1/1] (0.00ns)   --->   "%shl_ln63_13 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_20, i8 0" [nn.cpp:63]   --->   Operation 379 'bitconcatenate' 'shl_ln63_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 380 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_14 = add i24 %shl_ln63_13, i24 %mul_ln63_15" [nn.cpp:63]   --->   Operation 380 'add' 'add_ln63_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 381 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_15)   --->   "%mul_ln63_16 = mul i24 %sext_ln63_59, i24 %sext_ln63_16_cast" [nn.cpp:63]   --->   Operation 381 'mul' 'mul_ln63_16' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 382 [1/2] (2.15ns)   --->   "%layer1_weights_17_load = load i6 %layer1_weights_17_addr" [nn.cpp:63]   --->   Operation 382 'load' 'layer1_weights_17_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 64> <ROM>
ST_18 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln63_60 = sext i13 %layer1_weights_17_load" [nn.cpp:63]   --->   Operation 383 'sext' 'sext_ln63_60' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 384 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_16)   --->   "%mul_ln63_17 = mul i24 %sext_ln63_60, i24 %sext_ln63_17_cast" [nn.cpp:63]   --->   Operation 384 'mul' 'mul_ln63_17' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 385 [1/1] (0.00ns)   --->   "%layer1_weights_18_addr = getelementptr i13 %layer1_weights_18, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 385 'getelementptr' 'layer1_weights_18_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 386 [2/2] (2.15ns)   --->   "%layer1_weights_18_load = load i6 %layer1_weights_18_addr" [nn.cpp:63]   --->   Operation 386 'load' 'layer1_weights_18_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 64> <ROM>

State 19 <SV = 18> <Delay = 4.20>
ST_19 : Operation 387 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_14 = add i24 %shl_ln63_13, i24 %mul_ln63_15" [nn.cpp:63]   --->   Operation 387 'add' 'add_ln63_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 388 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_15)   --->   "%mul_ln63_16 = mul i24 %sext_ln63_59, i24 %sext_ln63_16_cast" [nn.cpp:63]   --->   Operation 388 'mul' 'mul_ln63_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_14, i32 8, i32 23" [nn.cpp:63]   --->   Operation 389 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 390 [1/1] (0.00ns)   --->   "%shl_ln63_14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_21, i8 0" [nn.cpp:63]   --->   Operation 390 'bitconcatenate' 'shl_ln63_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 391 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_15 = add i24 %shl_ln63_14, i24 %mul_ln63_16" [nn.cpp:63]   --->   Operation 391 'add' 'add_ln63_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 392 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_16)   --->   "%mul_ln63_17 = mul i24 %sext_ln63_60, i24 %sext_ln63_17_cast" [nn.cpp:63]   --->   Operation 392 'mul' 'mul_ln63_17' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 393 [1/2] (2.15ns)   --->   "%layer1_weights_18_load = load i6 %layer1_weights_18_addr" [nn.cpp:63]   --->   Operation 393 'load' 'layer1_weights_18_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 64> <ROM>
ST_19 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln63_61 = sext i13 %layer1_weights_18_load" [nn.cpp:63]   --->   Operation 394 'sext' 'sext_ln63_61' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 395 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_17)   --->   "%mul_ln63_18 = mul i24 %sext_ln63_61, i24 %sext_ln63_18_cast" [nn.cpp:63]   --->   Operation 395 'mul' 'mul_ln63_18' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 396 [1/1] (0.00ns)   --->   "%layer1_weights_19_addr = getelementptr i14 %layer1_weights_19, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 396 'getelementptr' 'layer1_weights_19_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 397 [2/2] (2.15ns)   --->   "%layer1_weights_19_load = load i6 %layer1_weights_19_addr" [nn.cpp:63]   --->   Operation 397 'load' 'layer1_weights_19_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 64> <ROM>

State 20 <SV = 19> <Delay = 4.20>
ST_20 : Operation 398 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_15 = add i24 %shl_ln63_14, i24 %mul_ln63_16" [nn.cpp:63]   --->   Operation 398 'add' 'add_ln63_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 399 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_16)   --->   "%mul_ln63_17 = mul i24 %sext_ln63_60, i24 %sext_ln63_17_cast" [nn.cpp:63]   --->   Operation 399 'mul' 'mul_ln63_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_15, i32 8, i32 23" [nn.cpp:63]   --->   Operation 400 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 401 [1/1] (0.00ns)   --->   "%shl_ln63_15 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_22, i8 0" [nn.cpp:63]   --->   Operation 401 'bitconcatenate' 'shl_ln63_15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 402 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_16 = add i24 %shl_ln63_15, i24 %mul_ln63_17" [nn.cpp:63]   --->   Operation 402 'add' 'add_ln63_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 403 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_17)   --->   "%mul_ln63_18 = mul i24 %sext_ln63_61, i24 %sext_ln63_18_cast" [nn.cpp:63]   --->   Operation 403 'mul' 'mul_ln63_18' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 404 [1/2] (2.15ns)   --->   "%layer1_weights_19_load = load i6 %layer1_weights_19_addr" [nn.cpp:63]   --->   Operation 404 'load' 'layer1_weights_19_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 64> <ROM>
ST_20 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln63_62 = sext i14 %layer1_weights_19_load" [nn.cpp:63]   --->   Operation 405 'sext' 'sext_ln63_62' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 406 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_18)   --->   "%mul_ln63_19 = mul i24 %sext_ln63_62, i24 %sext_ln63_19_cast" [nn.cpp:63]   --->   Operation 406 'mul' 'mul_ln63_19' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 407 [1/1] (0.00ns)   --->   "%layer1_weights_20_addr = getelementptr i11 %layer1_weights_20, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 407 'getelementptr' 'layer1_weights_20_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 408 [2/2] (2.15ns)   --->   "%layer1_weights_20_load = load i6 %layer1_weights_20_addr" [nn.cpp:63]   --->   Operation 408 'load' 'layer1_weights_20_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 64> <ROM>

State 21 <SV = 20> <Delay = 4.20>
ST_21 : Operation 409 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_16 = add i24 %shl_ln63_15, i24 %mul_ln63_17" [nn.cpp:63]   --->   Operation 409 'add' 'add_ln63_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 410 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_17)   --->   "%mul_ln63_18 = mul i24 %sext_ln63_61, i24 %sext_ln63_18_cast" [nn.cpp:63]   --->   Operation 410 'mul' 'mul_ln63_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_16, i32 8, i32 23" [nn.cpp:63]   --->   Operation 411 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 412 [1/1] (0.00ns)   --->   "%shl_ln63_16 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_23, i8 0" [nn.cpp:63]   --->   Operation 412 'bitconcatenate' 'shl_ln63_16' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 413 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_17 = add i24 %shl_ln63_16, i24 %mul_ln63_18" [nn.cpp:63]   --->   Operation 413 'add' 'add_ln63_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 414 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_18)   --->   "%mul_ln63_19 = mul i24 %sext_ln63_62, i24 %sext_ln63_19_cast" [nn.cpp:63]   --->   Operation 414 'mul' 'mul_ln63_19' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 415 [1/2] (2.15ns)   --->   "%layer1_weights_20_load = load i6 %layer1_weights_20_addr" [nn.cpp:63]   --->   Operation 415 'load' 'layer1_weights_20_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 64> <ROM>
ST_21 : Operation 416 [1/1] (0.00ns)   --->   "%sext_ln63_63 = sext i11 %layer1_weights_20_load" [nn.cpp:63]   --->   Operation 416 'sext' 'sext_ln63_63' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 417 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_19)   --->   "%mul_ln63_20 = mul i24 %sext_ln63_63, i24 %sext_ln63_20_cast" [nn.cpp:63]   --->   Operation 417 'mul' 'mul_ln63_20' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 418 [1/1] (0.00ns)   --->   "%layer1_weights_21_addr = getelementptr i13 %layer1_weights_21, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 418 'getelementptr' 'layer1_weights_21_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 419 [2/2] (2.15ns)   --->   "%layer1_weights_21_load = load i6 %layer1_weights_21_addr" [nn.cpp:63]   --->   Operation 419 'load' 'layer1_weights_21_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 64> <ROM>

State 22 <SV = 21> <Delay = 4.20>
ST_22 : Operation 420 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_17 = add i24 %shl_ln63_16, i24 %mul_ln63_18" [nn.cpp:63]   --->   Operation 420 'add' 'add_ln63_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 421 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_18)   --->   "%mul_ln63_19 = mul i24 %sext_ln63_62, i24 %sext_ln63_19_cast" [nn.cpp:63]   --->   Operation 421 'mul' 'mul_ln63_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 422 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_17, i32 8, i32 23" [nn.cpp:63]   --->   Operation 422 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 423 [1/1] (0.00ns)   --->   "%shl_ln63_17 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_24, i8 0" [nn.cpp:63]   --->   Operation 423 'bitconcatenate' 'shl_ln63_17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 424 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_18 = add i24 %shl_ln63_17, i24 %mul_ln63_19" [nn.cpp:63]   --->   Operation 424 'add' 'add_ln63_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 425 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_19)   --->   "%mul_ln63_20 = mul i24 %sext_ln63_63, i24 %sext_ln63_20_cast" [nn.cpp:63]   --->   Operation 425 'mul' 'mul_ln63_20' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 426 [1/2] (2.15ns)   --->   "%layer1_weights_21_load = load i6 %layer1_weights_21_addr" [nn.cpp:63]   --->   Operation 426 'load' 'layer1_weights_21_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 64> <ROM>
ST_22 : Operation 427 [1/1] (0.00ns)   --->   "%sext_ln63_64 = sext i13 %layer1_weights_21_load" [nn.cpp:63]   --->   Operation 427 'sext' 'sext_ln63_64' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 428 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_20)   --->   "%mul_ln63_21 = mul i24 %sext_ln63_64, i24 %sext_ln63_21_cast" [nn.cpp:63]   --->   Operation 428 'mul' 'mul_ln63_21' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 429 [1/1] (0.00ns)   --->   "%layer1_weights_22_addr = getelementptr i10 %layer1_weights_22, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 429 'getelementptr' 'layer1_weights_22_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 430 [2/2] (2.15ns)   --->   "%layer1_weights_22_load = load i6 %layer1_weights_22_addr" [nn.cpp:63]   --->   Operation 430 'load' 'layer1_weights_22_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>

State 23 <SV = 22> <Delay = 4.20>
ST_23 : Operation 431 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_18 = add i24 %shl_ln63_17, i24 %mul_ln63_19" [nn.cpp:63]   --->   Operation 431 'add' 'add_ln63_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 432 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_19)   --->   "%mul_ln63_20 = mul i24 %sext_ln63_63, i24 %sext_ln63_20_cast" [nn.cpp:63]   --->   Operation 432 'mul' 'mul_ln63_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_18, i32 8, i32 23" [nn.cpp:63]   --->   Operation 433 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 434 [1/1] (0.00ns)   --->   "%shl_ln63_18 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_25, i8 0" [nn.cpp:63]   --->   Operation 434 'bitconcatenate' 'shl_ln63_18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 435 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_19 = add i24 %shl_ln63_18, i24 %mul_ln63_20" [nn.cpp:63]   --->   Operation 435 'add' 'add_ln63_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 436 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_20)   --->   "%mul_ln63_21 = mul i24 %sext_ln63_64, i24 %sext_ln63_21_cast" [nn.cpp:63]   --->   Operation 436 'mul' 'mul_ln63_21' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 437 [1/2] (2.15ns)   --->   "%layer1_weights_22_load = load i6 %layer1_weights_22_addr" [nn.cpp:63]   --->   Operation 437 'load' 'layer1_weights_22_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>
ST_23 : Operation 438 [1/1] (0.00ns)   --->   "%sext_ln63_65 = sext i10 %layer1_weights_22_load" [nn.cpp:63]   --->   Operation 438 'sext' 'sext_ln63_65' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 439 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_21)   --->   "%mul_ln63_22 = mul i24 %sext_ln63_65, i24 %sext_ln63_22_cast" [nn.cpp:63]   --->   Operation 439 'mul' 'mul_ln63_22' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 440 [1/1] (0.00ns)   --->   "%layer1_weights_23_addr = getelementptr i10 %layer1_weights_23, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 440 'getelementptr' 'layer1_weights_23_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 441 [2/2] (2.15ns)   --->   "%layer1_weights_23_load = load i6 %layer1_weights_23_addr" [nn.cpp:63]   --->   Operation 441 'load' 'layer1_weights_23_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>

State 24 <SV = 23> <Delay = 4.20>
ST_24 : Operation 442 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_19 = add i24 %shl_ln63_18, i24 %mul_ln63_20" [nn.cpp:63]   --->   Operation 442 'add' 'add_ln63_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 443 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_20)   --->   "%mul_ln63_21 = mul i24 %sext_ln63_64, i24 %sext_ln63_21_cast" [nn.cpp:63]   --->   Operation 443 'mul' 'mul_ln63_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_19, i32 8, i32 23" [nn.cpp:63]   --->   Operation 444 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 445 [1/1] (0.00ns)   --->   "%shl_ln63_19 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_26, i8 0" [nn.cpp:63]   --->   Operation 445 'bitconcatenate' 'shl_ln63_19' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 446 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_20 = add i24 %shl_ln63_19, i24 %mul_ln63_21" [nn.cpp:63]   --->   Operation 446 'add' 'add_ln63_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 447 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_21)   --->   "%mul_ln63_22 = mul i24 %sext_ln63_65, i24 %sext_ln63_22_cast" [nn.cpp:63]   --->   Operation 447 'mul' 'mul_ln63_22' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 448 [1/2] (2.15ns)   --->   "%layer1_weights_23_load = load i6 %layer1_weights_23_addr" [nn.cpp:63]   --->   Operation 448 'load' 'layer1_weights_23_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>
ST_24 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln63_66 = sext i10 %layer1_weights_23_load" [nn.cpp:63]   --->   Operation 449 'sext' 'sext_ln63_66' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 450 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_22)   --->   "%mul_ln63_23 = mul i24 %sext_ln63_66, i24 %sext_ln63_23_cast" [nn.cpp:63]   --->   Operation 450 'mul' 'mul_ln63_23' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 451 [1/1] (0.00ns)   --->   "%layer1_weights_24_addr = getelementptr i14 %layer1_weights_24, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 451 'getelementptr' 'layer1_weights_24_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 452 [2/2] (2.15ns)   --->   "%layer1_weights_24_load = load i6 %layer1_weights_24_addr" [nn.cpp:63]   --->   Operation 452 'load' 'layer1_weights_24_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 64> <ROM>

State 25 <SV = 24> <Delay = 4.20>
ST_25 : Operation 453 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_20 = add i24 %shl_ln63_19, i24 %mul_ln63_21" [nn.cpp:63]   --->   Operation 453 'add' 'add_ln63_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 454 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_21)   --->   "%mul_ln63_22 = mul i24 %sext_ln63_65, i24 %sext_ln63_22_cast" [nn.cpp:63]   --->   Operation 454 'mul' 'mul_ln63_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_20, i32 8, i32 23" [nn.cpp:63]   --->   Operation 455 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 456 [1/1] (0.00ns)   --->   "%shl_ln63_20 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_27, i8 0" [nn.cpp:63]   --->   Operation 456 'bitconcatenate' 'shl_ln63_20' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 457 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_21 = add i24 %shl_ln63_20, i24 %mul_ln63_22" [nn.cpp:63]   --->   Operation 457 'add' 'add_ln63_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 458 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_22)   --->   "%mul_ln63_23 = mul i24 %sext_ln63_66, i24 %sext_ln63_23_cast" [nn.cpp:63]   --->   Operation 458 'mul' 'mul_ln63_23' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 459 [1/2] (2.15ns)   --->   "%layer1_weights_24_load = load i6 %layer1_weights_24_addr" [nn.cpp:63]   --->   Operation 459 'load' 'layer1_weights_24_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 64> <ROM>
ST_25 : Operation 460 [1/1] (0.00ns)   --->   "%sext_ln63_67 = sext i14 %layer1_weights_24_load" [nn.cpp:63]   --->   Operation 460 'sext' 'sext_ln63_67' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 461 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_23)   --->   "%mul_ln63_24 = mul i24 %sext_ln63_67, i24 %sext_ln63_24_cast" [nn.cpp:63]   --->   Operation 461 'mul' 'mul_ln63_24' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 462 [1/1] (0.00ns)   --->   "%layer1_weights_25_addr = getelementptr i12 %layer1_weights_25, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 462 'getelementptr' 'layer1_weights_25_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 463 [2/2] (2.15ns)   --->   "%layer1_weights_25_load = load i6 %layer1_weights_25_addr" [nn.cpp:63]   --->   Operation 463 'load' 'layer1_weights_25_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 64> <ROM>

State 26 <SV = 25> <Delay = 4.20>
ST_26 : Operation 464 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_21 = add i24 %shl_ln63_20, i24 %mul_ln63_22" [nn.cpp:63]   --->   Operation 464 'add' 'add_ln63_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 465 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_22)   --->   "%mul_ln63_23 = mul i24 %sext_ln63_66, i24 %sext_ln63_23_cast" [nn.cpp:63]   --->   Operation 465 'mul' 'mul_ln63_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_21, i32 8, i32 23" [nn.cpp:63]   --->   Operation 466 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 467 [1/1] (0.00ns)   --->   "%shl_ln63_21 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_28, i8 0" [nn.cpp:63]   --->   Operation 467 'bitconcatenate' 'shl_ln63_21' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 468 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_22 = add i24 %shl_ln63_21, i24 %mul_ln63_23" [nn.cpp:63]   --->   Operation 468 'add' 'add_ln63_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 469 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_23)   --->   "%mul_ln63_24 = mul i24 %sext_ln63_67, i24 %sext_ln63_24_cast" [nn.cpp:63]   --->   Operation 469 'mul' 'mul_ln63_24' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 470 [1/2] (2.15ns)   --->   "%layer1_weights_25_load = load i6 %layer1_weights_25_addr" [nn.cpp:63]   --->   Operation 470 'load' 'layer1_weights_25_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 64> <ROM>
ST_26 : Operation 471 [1/1] (0.00ns)   --->   "%sext_ln63_68 = sext i12 %layer1_weights_25_load" [nn.cpp:63]   --->   Operation 471 'sext' 'sext_ln63_68' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 472 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_24)   --->   "%mul_ln63_25 = mul i24 %sext_ln63_68, i24 %sext_ln63_25_cast" [nn.cpp:63]   --->   Operation 472 'mul' 'mul_ln63_25' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 473 [1/1] (0.00ns)   --->   "%layer1_weights_26_addr = getelementptr i11 %layer1_weights_26, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 473 'getelementptr' 'layer1_weights_26_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 474 [2/2] (2.15ns)   --->   "%layer1_weights_26_load = load i6 %layer1_weights_26_addr" [nn.cpp:63]   --->   Operation 474 'load' 'layer1_weights_26_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 64> <ROM>

State 27 <SV = 26> <Delay = 4.20>
ST_27 : Operation 475 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_22 = add i24 %shl_ln63_21, i24 %mul_ln63_23" [nn.cpp:63]   --->   Operation 475 'add' 'add_ln63_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 476 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_23)   --->   "%mul_ln63_24 = mul i24 %sext_ln63_67, i24 %sext_ln63_24_cast" [nn.cpp:63]   --->   Operation 476 'mul' 'mul_ln63_24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_22, i32 8, i32 23" [nn.cpp:63]   --->   Operation 477 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 478 [1/1] (0.00ns)   --->   "%shl_ln63_22 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_29, i8 0" [nn.cpp:63]   --->   Operation 478 'bitconcatenate' 'shl_ln63_22' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 479 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_23 = add i24 %shl_ln63_22, i24 %mul_ln63_24" [nn.cpp:63]   --->   Operation 479 'add' 'add_ln63_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 480 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_24)   --->   "%mul_ln63_25 = mul i24 %sext_ln63_68, i24 %sext_ln63_25_cast" [nn.cpp:63]   --->   Operation 480 'mul' 'mul_ln63_25' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 481 [1/2] (2.15ns)   --->   "%layer1_weights_26_load = load i6 %layer1_weights_26_addr" [nn.cpp:63]   --->   Operation 481 'load' 'layer1_weights_26_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 64> <ROM>
ST_27 : Operation 482 [1/1] (0.00ns)   --->   "%sext_ln63_69 = sext i11 %layer1_weights_26_load" [nn.cpp:63]   --->   Operation 482 'sext' 'sext_ln63_69' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 483 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_25)   --->   "%mul_ln63_26 = mul i24 %sext_ln63_69, i24 %sext_ln63_26_cast" [nn.cpp:63]   --->   Operation 483 'mul' 'mul_ln63_26' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 484 [1/1] (0.00ns)   --->   "%layer1_weights_27_addr = getelementptr i13 %layer1_weights_27, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 484 'getelementptr' 'layer1_weights_27_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 485 [2/2] (2.15ns)   --->   "%layer1_weights_27_load = load i6 %layer1_weights_27_addr" [nn.cpp:63]   --->   Operation 485 'load' 'layer1_weights_27_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 64> <ROM>

State 28 <SV = 27> <Delay = 4.20>
ST_28 : Operation 486 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_23 = add i24 %shl_ln63_22, i24 %mul_ln63_24" [nn.cpp:63]   --->   Operation 486 'add' 'add_ln63_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 487 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_24)   --->   "%mul_ln63_25 = mul i24 %sext_ln63_68, i24 %sext_ln63_25_cast" [nn.cpp:63]   --->   Operation 487 'mul' 'mul_ln63_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_23, i32 8, i32 23" [nn.cpp:63]   --->   Operation 488 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 489 [1/1] (0.00ns)   --->   "%shl_ln63_23 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_30, i8 0" [nn.cpp:63]   --->   Operation 489 'bitconcatenate' 'shl_ln63_23' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 490 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_24 = add i24 %shl_ln63_23, i24 %mul_ln63_25" [nn.cpp:63]   --->   Operation 490 'add' 'add_ln63_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 491 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_25)   --->   "%mul_ln63_26 = mul i24 %sext_ln63_69, i24 %sext_ln63_26_cast" [nn.cpp:63]   --->   Operation 491 'mul' 'mul_ln63_26' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 492 [1/2] (2.15ns)   --->   "%layer1_weights_27_load = load i6 %layer1_weights_27_addr" [nn.cpp:63]   --->   Operation 492 'load' 'layer1_weights_27_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 64> <ROM>
ST_28 : Operation 493 [1/1] (0.00ns)   --->   "%sext_ln63_70 = sext i13 %layer1_weights_27_load" [nn.cpp:63]   --->   Operation 493 'sext' 'sext_ln63_70' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 494 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_26)   --->   "%mul_ln63_27 = mul i24 %sext_ln63_70, i24 %sext_ln63_27_cast" [nn.cpp:63]   --->   Operation 494 'mul' 'mul_ln63_27' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 495 [1/1] (0.00ns)   --->   "%layer1_weights_28_addr = getelementptr i12 %layer1_weights_28, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 495 'getelementptr' 'layer1_weights_28_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 496 [2/2] (2.15ns)   --->   "%layer1_weights_28_load = load i6 %layer1_weights_28_addr" [nn.cpp:63]   --->   Operation 496 'load' 'layer1_weights_28_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 64> <ROM>

State 29 <SV = 28> <Delay = 4.20>
ST_29 : Operation 497 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_24 = add i24 %shl_ln63_23, i24 %mul_ln63_25" [nn.cpp:63]   --->   Operation 497 'add' 'add_ln63_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 498 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_25)   --->   "%mul_ln63_26 = mul i24 %sext_ln63_69, i24 %sext_ln63_26_cast" [nn.cpp:63]   --->   Operation 498 'mul' 'mul_ln63_26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 499 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_24, i32 8, i32 23" [nn.cpp:63]   --->   Operation 499 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 500 [1/1] (0.00ns)   --->   "%shl_ln63_24 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_31, i8 0" [nn.cpp:63]   --->   Operation 500 'bitconcatenate' 'shl_ln63_24' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 501 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_25 = add i24 %shl_ln63_24, i24 %mul_ln63_26" [nn.cpp:63]   --->   Operation 501 'add' 'add_ln63_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 502 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_26)   --->   "%mul_ln63_27 = mul i24 %sext_ln63_70, i24 %sext_ln63_27_cast" [nn.cpp:63]   --->   Operation 502 'mul' 'mul_ln63_27' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 503 [1/2] (2.15ns)   --->   "%layer1_weights_28_load = load i6 %layer1_weights_28_addr" [nn.cpp:63]   --->   Operation 503 'load' 'layer1_weights_28_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 64> <ROM>
ST_29 : Operation 504 [1/1] (0.00ns)   --->   "%sext_ln63_71 = sext i12 %layer1_weights_28_load" [nn.cpp:63]   --->   Operation 504 'sext' 'sext_ln63_71' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 505 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_27)   --->   "%mul_ln63_28 = mul i24 %sext_ln63_71, i24 %sext_ln63_28_cast" [nn.cpp:63]   --->   Operation 505 'mul' 'mul_ln63_28' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 506 [1/1] (0.00ns)   --->   "%layer1_weights_29_addr = getelementptr i14 %layer1_weights_29, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 506 'getelementptr' 'layer1_weights_29_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 507 [2/2] (2.15ns)   --->   "%layer1_weights_29_load = load i6 %layer1_weights_29_addr" [nn.cpp:63]   --->   Operation 507 'load' 'layer1_weights_29_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 64> <ROM>

State 30 <SV = 29> <Delay = 4.20>
ST_30 : Operation 508 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_25 = add i24 %shl_ln63_24, i24 %mul_ln63_26" [nn.cpp:63]   --->   Operation 508 'add' 'add_ln63_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 509 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_26)   --->   "%mul_ln63_27 = mul i24 %sext_ln63_70, i24 %sext_ln63_27_cast" [nn.cpp:63]   --->   Operation 509 'mul' 'mul_ln63_27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_25, i32 8, i32 23" [nn.cpp:63]   --->   Operation 510 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 511 [1/1] (0.00ns)   --->   "%shl_ln63_25 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_32, i8 0" [nn.cpp:63]   --->   Operation 511 'bitconcatenate' 'shl_ln63_25' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 512 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_26 = add i24 %shl_ln63_25, i24 %mul_ln63_27" [nn.cpp:63]   --->   Operation 512 'add' 'add_ln63_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 513 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_27)   --->   "%mul_ln63_28 = mul i24 %sext_ln63_71, i24 %sext_ln63_28_cast" [nn.cpp:63]   --->   Operation 513 'mul' 'mul_ln63_28' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 514 [1/2] (2.15ns)   --->   "%layer1_weights_29_load = load i6 %layer1_weights_29_addr" [nn.cpp:63]   --->   Operation 514 'load' 'layer1_weights_29_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 64> <ROM>
ST_30 : Operation 515 [1/1] (0.00ns)   --->   "%sext_ln63_72 = sext i14 %layer1_weights_29_load" [nn.cpp:63]   --->   Operation 515 'sext' 'sext_ln63_72' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 516 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_28)   --->   "%mul_ln63_29 = mul i24 %sext_ln63_72, i24 %sext_ln63_29_cast" [nn.cpp:63]   --->   Operation 516 'mul' 'mul_ln63_29' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 517 [1/1] (0.00ns)   --->   "%layer1_weights_30_addr = getelementptr i14 %layer1_weights_30, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 517 'getelementptr' 'layer1_weights_30_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 518 [2/2] (2.15ns)   --->   "%layer1_weights_30_load = load i6 %layer1_weights_30_addr" [nn.cpp:63]   --->   Operation 518 'load' 'layer1_weights_30_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 64> <ROM>

State 31 <SV = 30> <Delay = 4.20>
ST_31 : Operation 519 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_26 = add i24 %shl_ln63_25, i24 %mul_ln63_27" [nn.cpp:63]   --->   Operation 519 'add' 'add_ln63_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 520 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_27)   --->   "%mul_ln63_28 = mul i24 %sext_ln63_71, i24 %sext_ln63_28_cast" [nn.cpp:63]   --->   Operation 520 'mul' 'mul_ln63_28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 521 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_26, i32 8, i32 23" [nn.cpp:63]   --->   Operation 521 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 522 [1/1] (0.00ns)   --->   "%shl_ln63_26 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_33, i8 0" [nn.cpp:63]   --->   Operation 522 'bitconcatenate' 'shl_ln63_26' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 523 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_27 = add i24 %shl_ln63_26, i24 %mul_ln63_28" [nn.cpp:63]   --->   Operation 523 'add' 'add_ln63_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 524 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_28)   --->   "%mul_ln63_29 = mul i24 %sext_ln63_72, i24 %sext_ln63_29_cast" [nn.cpp:63]   --->   Operation 524 'mul' 'mul_ln63_29' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 525 [1/2] (2.15ns)   --->   "%layer1_weights_30_load = load i6 %layer1_weights_30_addr" [nn.cpp:63]   --->   Operation 525 'load' 'layer1_weights_30_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 64> <ROM>
ST_31 : Operation 526 [1/1] (0.00ns)   --->   "%sext_ln63_73 = sext i14 %layer1_weights_30_load" [nn.cpp:63]   --->   Operation 526 'sext' 'sext_ln63_73' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 527 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_29)   --->   "%mul_ln63_30 = mul i24 %sext_ln63_73, i24 %sext_ln63_30_cast" [nn.cpp:63]   --->   Operation 527 'mul' 'mul_ln63_30' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 528 [1/1] (0.00ns)   --->   "%layer1_weights_31_addr = getelementptr i12 %layer1_weights_31, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 528 'getelementptr' 'layer1_weights_31_addr' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 529 [2/2] (2.15ns)   --->   "%layer1_weights_31_load = load i6 %layer1_weights_31_addr" [nn.cpp:63]   --->   Operation 529 'load' 'layer1_weights_31_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 64> <ROM>

State 32 <SV = 31> <Delay = 4.20>
ST_32 : Operation 530 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_27 = add i24 %shl_ln63_26, i24 %mul_ln63_28" [nn.cpp:63]   --->   Operation 530 'add' 'add_ln63_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 531 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_28)   --->   "%mul_ln63_29 = mul i24 %sext_ln63_72, i24 %sext_ln63_29_cast" [nn.cpp:63]   --->   Operation 531 'mul' 'mul_ln63_29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 532 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_27, i32 8, i32 23" [nn.cpp:63]   --->   Operation 532 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 533 [1/1] (0.00ns)   --->   "%shl_ln63_27 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_34, i8 0" [nn.cpp:63]   --->   Operation 533 'bitconcatenate' 'shl_ln63_27' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 534 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_28 = add i24 %shl_ln63_27, i24 %mul_ln63_29" [nn.cpp:63]   --->   Operation 534 'add' 'add_ln63_28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 535 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_29)   --->   "%mul_ln63_30 = mul i24 %sext_ln63_73, i24 %sext_ln63_30_cast" [nn.cpp:63]   --->   Operation 535 'mul' 'mul_ln63_30' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 536 [1/2] (2.15ns)   --->   "%layer1_weights_31_load = load i6 %layer1_weights_31_addr" [nn.cpp:63]   --->   Operation 536 'load' 'layer1_weights_31_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 64> <ROM>
ST_32 : Operation 537 [1/1] (0.00ns)   --->   "%sext_ln63_74 = sext i12 %layer1_weights_31_load" [nn.cpp:63]   --->   Operation 537 'sext' 'sext_ln63_74' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 538 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_30)   --->   "%mul_ln63_31 = mul i24 %sext_ln63_74, i24 %sext_ln63_31_cast" [nn.cpp:63]   --->   Operation 538 'mul' 'mul_ln63_31' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 539 [1/1] (0.00ns)   --->   "%layer1_weights_32_addr = getelementptr i11 %layer1_weights_32, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 539 'getelementptr' 'layer1_weights_32_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 540 [2/2] (2.15ns)   --->   "%layer1_weights_32_load = load i6 %layer1_weights_32_addr" [nn.cpp:63]   --->   Operation 540 'load' 'layer1_weights_32_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 64> <ROM>

State 33 <SV = 32> <Delay = 4.20>
ST_33 : Operation 541 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_28 = add i24 %shl_ln63_27, i24 %mul_ln63_29" [nn.cpp:63]   --->   Operation 541 'add' 'add_ln63_28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 542 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_29)   --->   "%mul_ln63_30 = mul i24 %sext_ln63_73, i24 %sext_ln63_30_cast" [nn.cpp:63]   --->   Operation 542 'mul' 'mul_ln63_30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 543 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_28, i32 8, i32 23" [nn.cpp:63]   --->   Operation 543 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 544 [1/1] (0.00ns)   --->   "%shl_ln63_28 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_35, i8 0" [nn.cpp:63]   --->   Operation 544 'bitconcatenate' 'shl_ln63_28' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 545 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_29 = add i24 %shl_ln63_28, i24 %mul_ln63_30" [nn.cpp:63]   --->   Operation 545 'add' 'add_ln63_29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 546 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_30)   --->   "%mul_ln63_31 = mul i24 %sext_ln63_74, i24 %sext_ln63_31_cast" [nn.cpp:63]   --->   Operation 546 'mul' 'mul_ln63_31' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 547 [1/2] (2.15ns)   --->   "%layer1_weights_32_load = load i6 %layer1_weights_32_addr" [nn.cpp:63]   --->   Operation 547 'load' 'layer1_weights_32_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 64> <ROM>
ST_33 : Operation 548 [1/1] (0.00ns)   --->   "%sext_ln63_75 = sext i11 %layer1_weights_32_load" [nn.cpp:63]   --->   Operation 548 'sext' 'sext_ln63_75' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 549 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_31)   --->   "%mul_ln63_32 = mul i24 %sext_ln63_75, i24 %sext_ln63_32_cast" [nn.cpp:63]   --->   Operation 549 'mul' 'mul_ln63_32' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 550 [1/1] (0.00ns)   --->   "%layer1_weights_33_addr = getelementptr i10 %layer1_weights_33, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 550 'getelementptr' 'layer1_weights_33_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 551 [2/2] (2.15ns)   --->   "%layer1_weights_33_load = load i6 %layer1_weights_33_addr" [nn.cpp:63]   --->   Operation 551 'load' 'layer1_weights_33_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>

State 34 <SV = 33> <Delay = 4.20>
ST_34 : Operation 552 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_29 = add i24 %shl_ln63_28, i24 %mul_ln63_30" [nn.cpp:63]   --->   Operation 552 'add' 'add_ln63_29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 553 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_30)   --->   "%mul_ln63_31 = mul i24 %sext_ln63_74, i24 %sext_ln63_31_cast" [nn.cpp:63]   --->   Operation 553 'mul' 'mul_ln63_31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 554 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_29, i32 8, i32 23" [nn.cpp:63]   --->   Operation 554 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 555 [1/1] (0.00ns)   --->   "%shl_ln63_29 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_36, i8 0" [nn.cpp:63]   --->   Operation 555 'bitconcatenate' 'shl_ln63_29' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 556 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_30 = add i24 %shl_ln63_29, i24 %mul_ln63_31" [nn.cpp:63]   --->   Operation 556 'add' 'add_ln63_30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 557 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_31)   --->   "%mul_ln63_32 = mul i24 %sext_ln63_75, i24 %sext_ln63_32_cast" [nn.cpp:63]   --->   Operation 557 'mul' 'mul_ln63_32' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 558 [1/2] (2.15ns)   --->   "%layer1_weights_33_load = load i6 %layer1_weights_33_addr" [nn.cpp:63]   --->   Operation 558 'load' 'layer1_weights_33_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>
ST_34 : Operation 559 [1/1] (0.00ns)   --->   "%sext_ln63_76 = sext i10 %layer1_weights_33_load" [nn.cpp:63]   --->   Operation 559 'sext' 'sext_ln63_76' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 560 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_32)   --->   "%mul_ln63_33 = mul i24 %sext_ln63_76, i24 %sext_ln63_33_cast" [nn.cpp:63]   --->   Operation 560 'mul' 'mul_ln63_33' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 561 [1/1] (0.00ns)   --->   "%layer1_weights_34_addr = getelementptr i12 %layer1_weights_34, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 561 'getelementptr' 'layer1_weights_34_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 562 [2/2] (2.15ns)   --->   "%layer1_weights_34_load = load i6 %layer1_weights_34_addr" [nn.cpp:63]   --->   Operation 562 'load' 'layer1_weights_34_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 64> <ROM>

State 35 <SV = 34> <Delay = 4.20>
ST_35 : Operation 563 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_30 = add i24 %shl_ln63_29, i24 %mul_ln63_31" [nn.cpp:63]   --->   Operation 563 'add' 'add_ln63_30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 564 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_31)   --->   "%mul_ln63_32 = mul i24 %sext_ln63_75, i24 %sext_ln63_32_cast" [nn.cpp:63]   --->   Operation 564 'mul' 'mul_ln63_32' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 565 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_30, i32 8, i32 23" [nn.cpp:63]   --->   Operation 565 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 566 [1/1] (0.00ns)   --->   "%shl_ln63_30 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_37, i8 0" [nn.cpp:63]   --->   Operation 566 'bitconcatenate' 'shl_ln63_30' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 567 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_31 = add i24 %shl_ln63_30, i24 %mul_ln63_32" [nn.cpp:63]   --->   Operation 567 'add' 'add_ln63_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 568 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_32)   --->   "%mul_ln63_33 = mul i24 %sext_ln63_76, i24 %sext_ln63_33_cast" [nn.cpp:63]   --->   Operation 568 'mul' 'mul_ln63_33' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 569 [1/2] (2.15ns)   --->   "%layer1_weights_34_load = load i6 %layer1_weights_34_addr" [nn.cpp:63]   --->   Operation 569 'load' 'layer1_weights_34_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 64> <ROM>
ST_35 : Operation 570 [1/1] (0.00ns)   --->   "%sext_ln63_77 = sext i12 %layer1_weights_34_load" [nn.cpp:63]   --->   Operation 570 'sext' 'sext_ln63_77' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 571 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_33)   --->   "%mul_ln63_34 = mul i24 %sext_ln63_77, i24 %sext_ln63_34_cast" [nn.cpp:63]   --->   Operation 571 'mul' 'mul_ln63_34' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 572 [1/1] (0.00ns)   --->   "%layer1_weights_35_addr = getelementptr i13 %layer1_weights_35, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 572 'getelementptr' 'layer1_weights_35_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 573 [2/2] (2.15ns)   --->   "%layer1_weights_35_load = load i6 %layer1_weights_35_addr" [nn.cpp:63]   --->   Operation 573 'load' 'layer1_weights_35_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 64> <ROM>

State 36 <SV = 35> <Delay = 4.20>
ST_36 : Operation 574 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_31 = add i24 %shl_ln63_30, i24 %mul_ln63_32" [nn.cpp:63]   --->   Operation 574 'add' 'add_ln63_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 575 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_32)   --->   "%mul_ln63_33 = mul i24 %sext_ln63_76, i24 %sext_ln63_33_cast" [nn.cpp:63]   --->   Operation 575 'mul' 'mul_ln63_33' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 576 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_31, i32 8, i32 23" [nn.cpp:63]   --->   Operation 576 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 577 [1/1] (0.00ns)   --->   "%shl_ln63_31 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_38, i8 0" [nn.cpp:63]   --->   Operation 577 'bitconcatenate' 'shl_ln63_31' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 578 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_32 = add i24 %shl_ln63_31, i24 %mul_ln63_33" [nn.cpp:63]   --->   Operation 578 'add' 'add_ln63_32' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 579 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_33)   --->   "%mul_ln63_34 = mul i24 %sext_ln63_77, i24 %sext_ln63_34_cast" [nn.cpp:63]   --->   Operation 579 'mul' 'mul_ln63_34' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 580 [1/2] (2.15ns)   --->   "%layer1_weights_35_load = load i6 %layer1_weights_35_addr" [nn.cpp:63]   --->   Operation 580 'load' 'layer1_weights_35_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 64> <ROM>
ST_36 : Operation 581 [1/1] (0.00ns)   --->   "%sext_ln63_78 = sext i13 %layer1_weights_35_load" [nn.cpp:63]   --->   Operation 581 'sext' 'sext_ln63_78' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 582 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_34)   --->   "%mul_ln63_35 = mul i24 %sext_ln63_78, i24 %sext_ln63_35_cast" [nn.cpp:63]   --->   Operation 582 'mul' 'mul_ln63_35' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 583 [1/1] (0.00ns)   --->   "%layer1_weights_36_addr = getelementptr i14 %layer1_weights_36, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 583 'getelementptr' 'layer1_weights_36_addr' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 584 [2/2] (2.15ns)   --->   "%layer1_weights_36_load = load i6 %layer1_weights_36_addr" [nn.cpp:63]   --->   Operation 584 'load' 'layer1_weights_36_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 64> <ROM>

State 37 <SV = 36> <Delay = 4.20>
ST_37 : Operation 585 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_32 = add i24 %shl_ln63_31, i24 %mul_ln63_33" [nn.cpp:63]   --->   Operation 585 'add' 'add_ln63_32' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 586 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_33)   --->   "%mul_ln63_34 = mul i24 %sext_ln63_77, i24 %sext_ln63_34_cast" [nn.cpp:63]   --->   Operation 586 'mul' 'mul_ln63_34' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 587 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_32, i32 8, i32 23" [nn.cpp:63]   --->   Operation 587 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 588 [1/1] (0.00ns)   --->   "%shl_ln63_32 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_39, i8 0" [nn.cpp:63]   --->   Operation 588 'bitconcatenate' 'shl_ln63_32' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 589 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_33 = add i24 %shl_ln63_32, i24 %mul_ln63_34" [nn.cpp:63]   --->   Operation 589 'add' 'add_ln63_33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 590 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_34)   --->   "%mul_ln63_35 = mul i24 %sext_ln63_78, i24 %sext_ln63_35_cast" [nn.cpp:63]   --->   Operation 590 'mul' 'mul_ln63_35' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 591 [1/2] (2.15ns)   --->   "%layer1_weights_36_load = load i6 %layer1_weights_36_addr" [nn.cpp:63]   --->   Operation 591 'load' 'layer1_weights_36_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 64> <ROM>
ST_37 : Operation 592 [1/1] (0.00ns)   --->   "%sext_ln63_79 = sext i14 %layer1_weights_36_load" [nn.cpp:63]   --->   Operation 592 'sext' 'sext_ln63_79' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 593 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_35)   --->   "%mul_ln63_36 = mul i24 %sext_ln63_79, i24 %sext_ln63_36_cast" [nn.cpp:63]   --->   Operation 593 'mul' 'mul_ln63_36' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 594 [1/1] (0.00ns)   --->   "%layer1_weights_37_addr = getelementptr i13 %layer1_weights_37, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 594 'getelementptr' 'layer1_weights_37_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 595 [2/2] (2.15ns)   --->   "%layer1_weights_37_load = load i6 %layer1_weights_37_addr" [nn.cpp:63]   --->   Operation 595 'load' 'layer1_weights_37_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 64> <ROM>

State 38 <SV = 37> <Delay = 4.20>
ST_38 : Operation 596 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_33 = add i24 %shl_ln63_32, i24 %mul_ln63_34" [nn.cpp:63]   --->   Operation 596 'add' 'add_ln63_33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 597 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_34)   --->   "%mul_ln63_35 = mul i24 %sext_ln63_78, i24 %sext_ln63_35_cast" [nn.cpp:63]   --->   Operation 597 'mul' 'mul_ln63_35' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 598 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_33, i32 8, i32 23" [nn.cpp:63]   --->   Operation 598 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 599 [1/1] (0.00ns)   --->   "%shl_ln63_33 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_40, i8 0" [nn.cpp:63]   --->   Operation 599 'bitconcatenate' 'shl_ln63_33' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 600 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_34 = add i24 %shl_ln63_33, i24 %mul_ln63_35" [nn.cpp:63]   --->   Operation 600 'add' 'add_ln63_34' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 601 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_35)   --->   "%mul_ln63_36 = mul i24 %sext_ln63_79, i24 %sext_ln63_36_cast" [nn.cpp:63]   --->   Operation 601 'mul' 'mul_ln63_36' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 602 [1/2] (2.15ns)   --->   "%layer1_weights_37_load = load i6 %layer1_weights_37_addr" [nn.cpp:63]   --->   Operation 602 'load' 'layer1_weights_37_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 64> <ROM>
ST_38 : Operation 603 [1/1] (0.00ns)   --->   "%sext_ln63_80 = sext i13 %layer1_weights_37_load" [nn.cpp:63]   --->   Operation 603 'sext' 'sext_ln63_80' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 604 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_36)   --->   "%mul_ln63_37 = mul i24 %sext_ln63_80, i24 %sext_ln63_37_cast" [nn.cpp:63]   --->   Operation 604 'mul' 'mul_ln63_37' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 605 [1/1] (0.00ns)   --->   "%layer1_weights_38_addr = getelementptr i14 %layer1_weights_38, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 605 'getelementptr' 'layer1_weights_38_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 606 [2/2] (2.15ns)   --->   "%layer1_weights_38_load = load i6 %layer1_weights_38_addr" [nn.cpp:63]   --->   Operation 606 'load' 'layer1_weights_38_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 64> <ROM>
ST_38 : Operation 607 [1/1] (0.00ns)   --->   "%layer1_weights_39_addr = getelementptr i13 %layer1_weights_39, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 607 'getelementptr' 'layer1_weights_39_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 608 [2/2] (2.15ns)   --->   "%layer1_weights_39_load = load i6 %layer1_weights_39_addr" [nn.cpp:63]   --->   Operation 608 'load' 'layer1_weights_39_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 64> <ROM>
ST_38 : Operation 609 [1/1] (0.00ns)   --->   "%layer1_weights_40_addr = getelementptr i12 %layer1_weights_40, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 609 'getelementptr' 'layer1_weights_40_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 610 [2/2] (2.15ns)   --->   "%layer1_weights_40_load = load i6 %layer1_weights_40_addr" [nn.cpp:63]   --->   Operation 610 'load' 'layer1_weights_40_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 64> <ROM>
ST_38 : Operation 611 [1/1] (0.00ns)   --->   "%layer1_weights_41_addr = getelementptr i13 %layer1_weights_41, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 611 'getelementptr' 'layer1_weights_41_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 612 [2/2] (2.15ns)   --->   "%layer1_weights_41_load = load i6 %layer1_weights_41_addr" [nn.cpp:63]   --->   Operation 612 'load' 'layer1_weights_41_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 64> <ROM>
ST_38 : Operation 613 [1/1] (0.00ns)   --->   "%layer1_weights_42_addr = getelementptr i13 %layer1_weights_42, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 613 'getelementptr' 'layer1_weights_42_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 614 [2/2] (2.15ns)   --->   "%layer1_weights_42_load = load i6 %layer1_weights_42_addr" [nn.cpp:63]   --->   Operation 614 'load' 'layer1_weights_42_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 64> <ROM>
ST_38 : Operation 615 [1/1] (0.00ns)   --->   "%layer1_bias_addr = getelementptr i11 %layer1_bias, i64 0, i64 %zext_ln58" [nn.cpp:65]   --->   Operation 615 'getelementptr' 'layer1_bias_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 616 [2/2] (2.15ns)   --->   "%layer1_bias_load = load i6 %layer1_bias_addr" [nn.cpp:65]   --->   Operation 616 'load' 'layer1_bias_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 64> <ROM>

State 39 <SV = 38> <Delay = 4.20>
ST_39 : Operation 617 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_34 = add i24 %shl_ln63_33, i24 %mul_ln63_35" [nn.cpp:63]   --->   Operation 617 'add' 'add_ln63_34' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 618 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_35)   --->   "%mul_ln63_36 = mul i24 %sext_ln63_79, i24 %sext_ln63_36_cast" [nn.cpp:63]   --->   Operation 618 'mul' 'mul_ln63_36' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 619 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_34, i32 8, i32 23" [nn.cpp:63]   --->   Operation 619 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 620 [1/1] (0.00ns)   --->   "%shl_ln63_34 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_41, i8 0" [nn.cpp:63]   --->   Operation 620 'bitconcatenate' 'shl_ln63_34' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 621 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_35 = add i24 %shl_ln63_34, i24 %mul_ln63_36" [nn.cpp:63]   --->   Operation 621 'add' 'add_ln63_35' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 622 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_36)   --->   "%mul_ln63_37 = mul i24 %sext_ln63_80, i24 %sext_ln63_37_cast" [nn.cpp:63]   --->   Operation 622 'mul' 'mul_ln63_37' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 623 [1/2] (2.15ns)   --->   "%layer1_weights_38_load = load i6 %layer1_weights_38_addr" [nn.cpp:63]   --->   Operation 623 'load' 'layer1_weights_38_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 64> <ROM>
ST_39 : Operation 624 [1/1] (0.00ns)   --->   "%sext_ln63_81 = sext i14 %layer1_weights_38_load" [nn.cpp:63]   --->   Operation 624 'sext' 'sext_ln63_81' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 625 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_37)   --->   "%mul_ln63_38 = mul i24 %sext_ln63_81, i24 %sext_ln63_38_cast" [nn.cpp:63]   --->   Operation 625 'mul' 'mul_ln63_38' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 626 [1/2] (2.15ns)   --->   "%layer1_weights_39_load = load i6 %layer1_weights_39_addr" [nn.cpp:63]   --->   Operation 626 'load' 'layer1_weights_39_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 64> <ROM>
ST_39 : Operation 627 [1/2] (2.15ns)   --->   "%layer1_weights_40_load = load i6 %layer1_weights_40_addr" [nn.cpp:63]   --->   Operation 627 'load' 'layer1_weights_40_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 64> <ROM>
ST_39 : Operation 628 [1/2] (2.15ns)   --->   "%layer1_weights_41_load = load i6 %layer1_weights_41_addr" [nn.cpp:63]   --->   Operation 628 'load' 'layer1_weights_41_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 64> <ROM>
ST_39 : Operation 629 [1/2] (2.15ns)   --->   "%layer1_weights_42_load = load i6 %layer1_weights_42_addr" [nn.cpp:63]   --->   Operation 629 'load' 'layer1_weights_42_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 64> <ROM>
ST_39 : Operation 630 [1/2] (2.15ns)   --->   "%layer1_bias_load = load i6 %layer1_bias_addr" [nn.cpp:65]   --->   Operation 630 'load' 'layer1_bias_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 64> <ROM>

State 40 <SV = 39> <Delay = 4.20>
ST_40 : Operation 631 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_35 = add i24 %shl_ln63_34, i24 %mul_ln63_36" [nn.cpp:63]   --->   Operation 631 'add' 'add_ln63_35' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 632 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_36)   --->   "%mul_ln63_37 = mul i24 %sext_ln63_80, i24 %sext_ln63_37_cast" [nn.cpp:63]   --->   Operation 632 'mul' 'mul_ln63_37' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 633 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_35, i32 8, i32 23" [nn.cpp:63]   --->   Operation 633 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 634 [1/1] (0.00ns)   --->   "%shl_ln63_35 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_42, i8 0" [nn.cpp:63]   --->   Operation 634 'bitconcatenate' 'shl_ln63_35' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 635 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_36 = add i24 %shl_ln63_35, i24 %mul_ln63_37" [nn.cpp:63]   --->   Operation 635 'add' 'add_ln63_36' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 636 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_37)   --->   "%mul_ln63_38 = mul i24 %sext_ln63_81, i24 %sext_ln63_38_cast" [nn.cpp:63]   --->   Operation 636 'mul' 'mul_ln63_38' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 637 [1/1] (0.00ns)   --->   "%sext_ln63_82 = sext i13 %layer1_weights_39_load" [nn.cpp:63]   --->   Operation 637 'sext' 'sext_ln63_82' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 638 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_38)   --->   "%mul_ln63_39 = mul i24 %sext_ln63_82, i24 %sext_ln63_39_cast" [nn.cpp:63]   --->   Operation 638 'mul' 'mul_ln63_39' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 41 <SV = 40> <Delay = 4.20>
ST_41 : Operation 639 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_36 = add i24 %shl_ln63_35, i24 %mul_ln63_37" [nn.cpp:63]   --->   Operation 639 'add' 'add_ln63_36' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 640 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_37)   --->   "%mul_ln63_38 = mul i24 %sext_ln63_81, i24 %sext_ln63_38_cast" [nn.cpp:63]   --->   Operation 640 'mul' 'mul_ln63_38' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 641 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_36, i32 8, i32 23" [nn.cpp:63]   --->   Operation 641 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 642 [1/1] (0.00ns)   --->   "%shl_ln63_36 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_43, i8 0" [nn.cpp:63]   --->   Operation 642 'bitconcatenate' 'shl_ln63_36' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 643 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_37 = add i24 %shl_ln63_36, i24 %mul_ln63_38" [nn.cpp:63]   --->   Operation 643 'add' 'add_ln63_37' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 644 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_38)   --->   "%mul_ln63_39 = mul i24 %sext_ln63_82, i24 %sext_ln63_39_cast" [nn.cpp:63]   --->   Operation 644 'mul' 'mul_ln63_39' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 645 [1/1] (0.00ns)   --->   "%sext_ln63_83 = sext i12 %layer1_weights_40_load" [nn.cpp:63]   --->   Operation 645 'sext' 'sext_ln63_83' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 646 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_39)   --->   "%mul_ln63_40 = mul i24 %sext_ln63_83, i24 %sext_ln63_40_cast" [nn.cpp:63]   --->   Operation 646 'mul' 'mul_ln63_40' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 42 <SV = 41> <Delay = 4.20>
ST_42 : Operation 647 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_37 = add i24 %shl_ln63_36, i24 %mul_ln63_38" [nn.cpp:63]   --->   Operation 647 'add' 'add_ln63_37' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 648 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_38)   --->   "%mul_ln63_39 = mul i24 %sext_ln63_82, i24 %sext_ln63_39_cast" [nn.cpp:63]   --->   Operation 648 'mul' 'mul_ln63_39' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 649 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_37, i32 8, i32 23" [nn.cpp:63]   --->   Operation 649 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 650 [1/1] (0.00ns)   --->   "%shl_ln63_37 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_44, i8 0" [nn.cpp:63]   --->   Operation 650 'bitconcatenate' 'shl_ln63_37' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 651 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_38 = add i24 %shl_ln63_37, i24 %mul_ln63_39" [nn.cpp:63]   --->   Operation 651 'add' 'add_ln63_38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 652 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_39)   --->   "%mul_ln63_40 = mul i24 %sext_ln63_83, i24 %sext_ln63_40_cast" [nn.cpp:63]   --->   Operation 652 'mul' 'mul_ln63_40' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 653 [1/1] (0.00ns)   --->   "%sext_ln63_84 = sext i13 %layer1_weights_41_load" [nn.cpp:63]   --->   Operation 653 'sext' 'sext_ln63_84' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 654 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_40)   --->   "%mul_ln63_41 = mul i24 %sext_ln63_84, i24 %sext_ln63_41_cast" [nn.cpp:63]   --->   Operation 654 'mul' 'mul_ln63_41' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 43 <SV = 42> <Delay = 4.20>
ST_43 : Operation 655 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_38 = add i24 %shl_ln63_37, i24 %mul_ln63_39" [nn.cpp:63]   --->   Operation 655 'add' 'add_ln63_38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 656 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_39)   --->   "%mul_ln63_40 = mul i24 %sext_ln63_83, i24 %sext_ln63_40_cast" [nn.cpp:63]   --->   Operation 656 'mul' 'mul_ln63_40' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 657 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_38, i32 8, i32 23" [nn.cpp:63]   --->   Operation 657 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 658 [1/1] (0.00ns)   --->   "%shl_ln63_38 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_45, i8 0" [nn.cpp:63]   --->   Operation 658 'bitconcatenate' 'shl_ln63_38' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 659 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_39 = add i24 %shl_ln63_38, i24 %mul_ln63_40" [nn.cpp:63]   --->   Operation 659 'add' 'add_ln63_39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 660 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_40)   --->   "%mul_ln63_41 = mul i24 %sext_ln63_84, i24 %sext_ln63_41_cast" [nn.cpp:63]   --->   Operation 660 'mul' 'mul_ln63_41' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 661 [1/1] (0.00ns)   --->   "%sext_ln63_85 = sext i13 %layer1_weights_42_load" [nn.cpp:63]   --->   Operation 661 'sext' 'sext_ln63_85' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 662 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_41)   --->   "%mul_ln63_42 = mul i24 %sext_ln63_85, i24 %sext_ln63_42_cast" [nn.cpp:63]   --->   Operation 662 'mul' 'mul_ln63_42' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 44 <SV = 43> <Delay = 4.20>
ST_44 : Operation 663 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_39 = add i24 %shl_ln63_38, i24 %mul_ln63_40" [nn.cpp:63]   --->   Operation 663 'add' 'add_ln63_39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 664 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_40)   --->   "%mul_ln63_41 = mul i24 %sext_ln63_84, i24 %sext_ln63_41_cast" [nn.cpp:63]   --->   Operation 664 'mul' 'mul_ln63_41' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 665 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_39, i32 8, i32 23" [nn.cpp:63]   --->   Operation 665 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 666 [1/1] (0.00ns)   --->   "%shl_ln63_39 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_46, i8 0" [nn.cpp:63]   --->   Operation 666 'bitconcatenate' 'shl_ln63_39' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 667 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_40 = add i24 %shl_ln63_39, i24 %mul_ln63_41" [nn.cpp:63]   --->   Operation 667 'add' 'add_ln63_40' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 668 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_41)   --->   "%mul_ln63_42 = mul i24 %sext_ln63_85, i24 %sext_ln63_42_cast" [nn.cpp:63]   --->   Operation 668 'mul' 'mul_ln63_42' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 45 <SV = 44> <Delay = 4.20>
ST_45 : Operation 669 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_40 = add i24 %shl_ln63_39, i24 %mul_ln63_41" [nn.cpp:63]   --->   Operation 669 'add' 'add_ln63_40' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 670 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_41)   --->   "%mul_ln63_42 = mul i24 %sext_ln63_85, i24 %sext_ln63_42_cast" [nn.cpp:63]   --->   Operation 670 'mul' 'mul_ln63_42' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 671 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_40, i32 8, i32 23" [nn.cpp:63]   --->   Operation 671 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 672 [1/1] (0.00ns)   --->   "%shl_ln63_40 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_47, i8 0" [nn.cpp:63]   --->   Operation 672 'bitconcatenate' 'shl_ln63_40' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 673 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_41 = add i24 %shl_ln63_40, i24 %mul_ln63_42" [nn.cpp:63]   --->   Operation 673 'add' 'add_ln63_41' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 46 <SV = 45> <Delay = 6.39>
ST_46 : Operation 674 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_41 = add i24 %shl_ln63_40, i24 %mul_ln63_42" [nn.cpp:63]   --->   Operation 674 'add' 'add_ln63_41' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 675 [1/1] (0.00ns)   --->   "%sum = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_41, i32 8, i32 23" [nn.cpp:63]   --->   Operation 675 'partselect' 'sum' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 676 [1/1] (0.00ns)   --->   "%sext_ln65 = sext i11 %layer1_bias_load" [nn.cpp:65]   --->   Operation 676 'sext' 'sext_ln65' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 677 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln63_41, i32 8, i32 22" [nn.cpp:65]   --->   Operation 677 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 678 [1/1] (0.00ns)   --->   "%sext_ln65_1 = sext i11 %layer1_bias_load" [nn.cpp:65]   --->   Operation 678 'sext' 'sext_ln65_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 679 [1/1] (2.14ns)   --->   "%sum_3 = add i16 %sext_ln65, i16 %sum" [nn.cpp:65]   --->   Operation 679 'add' 'sum_3' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 680 [1/1] (2.14ns)   --->   "%add_ln60 = add i15 %sext_ln65_1, i15 %trunc_ln1" [nn.cpp:60]   --->   Operation 680 'add' 'add_ln60' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 681 [1/1] (2.14ns)   --->   "%icmp_ln14 = icmp_sgt  i16 %sum_3, i16 0" [nn.cpp:14->nn.cpp:66]   --->   Operation 681 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 801 [1/1] (0.00ns)   --->   "%layer1_output_load = load i16 %layer1_output"   --->   Operation 801 'load' 'layer1_output_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 802 [1/1] (0.00ns)   --->   "%layer1_output_1_load = load i16 %layer1_output_1"   --->   Operation 802 'load' 'layer1_output_1_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 803 [1/1] (0.00ns)   --->   "%layer1_output_2_load = load i16 %layer1_output_2"   --->   Operation 803 'load' 'layer1_output_2_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 804 [1/1] (0.00ns)   --->   "%layer1_output_3_load = load i16 %layer1_output_3"   --->   Operation 804 'load' 'layer1_output_3_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 805 [1/1] (0.00ns)   --->   "%layer1_output_4_load = load i16 %layer1_output_4"   --->   Operation 805 'load' 'layer1_output_4_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 806 [1/1] (0.00ns)   --->   "%layer1_output_5_load = load i16 %layer1_output_5"   --->   Operation 806 'load' 'layer1_output_5_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 807 [1/1] (0.00ns)   --->   "%layer1_output_6_load = load i16 %layer1_output_6"   --->   Operation 807 'load' 'layer1_output_6_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 808 [1/1] (0.00ns)   --->   "%layer1_output_7_load = load i16 %layer1_output_7"   --->   Operation 808 'load' 'layer1_output_7_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 809 [1/1] (0.00ns)   --->   "%layer1_output_8_load = load i16 %layer1_output_8"   --->   Operation 809 'load' 'layer1_output_8_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 810 [1/1] (0.00ns)   --->   "%layer1_output_9_load = load i16 %layer1_output_9"   --->   Operation 810 'load' 'layer1_output_9_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 811 [1/1] (0.00ns)   --->   "%layer1_output_10_load = load i16 %layer1_output_10"   --->   Operation 811 'load' 'layer1_output_10_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 812 [1/1] (0.00ns)   --->   "%layer1_output_11_load = load i16 %layer1_output_11"   --->   Operation 812 'load' 'layer1_output_11_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 813 [1/1] (0.00ns)   --->   "%layer1_output_12_load = load i16 %layer1_output_12"   --->   Operation 813 'load' 'layer1_output_12_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 814 [1/1] (0.00ns)   --->   "%layer1_output_13_load = load i16 %layer1_output_13"   --->   Operation 814 'load' 'layer1_output_13_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 815 [1/1] (0.00ns)   --->   "%layer1_output_14_load = load i16 %layer1_output_14"   --->   Operation 815 'load' 'layer1_output_14_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 816 [1/1] (0.00ns)   --->   "%layer1_output_15_load = load i16 %layer1_output_15"   --->   Operation 816 'load' 'layer1_output_15_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 817 [1/1] (0.00ns)   --->   "%layer1_output_16_load = load i16 %layer1_output_16"   --->   Operation 817 'load' 'layer1_output_16_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 818 [1/1] (0.00ns)   --->   "%layer1_output_17_load = load i16 %layer1_output_17"   --->   Operation 818 'load' 'layer1_output_17_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 819 [1/1] (0.00ns)   --->   "%layer1_output_18_load = load i16 %layer1_output_18"   --->   Operation 819 'load' 'layer1_output_18_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 820 [1/1] (0.00ns)   --->   "%layer1_output_19_load = load i16 %layer1_output_19"   --->   Operation 820 'load' 'layer1_output_19_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 821 [1/1] (0.00ns)   --->   "%layer1_output_20_load = load i16 %layer1_output_20"   --->   Operation 821 'load' 'layer1_output_20_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 822 [1/1] (0.00ns)   --->   "%layer1_output_21_load = load i16 %layer1_output_21"   --->   Operation 822 'load' 'layer1_output_21_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 823 [1/1] (0.00ns)   --->   "%layer1_output_22_load = load i16 %layer1_output_22"   --->   Operation 823 'load' 'layer1_output_22_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 824 [1/1] (0.00ns)   --->   "%layer1_output_23_load = load i16 %layer1_output_23"   --->   Operation 824 'load' 'layer1_output_23_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 825 [1/1] (0.00ns)   --->   "%layer1_output_24_load = load i16 %layer1_output_24"   --->   Operation 825 'load' 'layer1_output_24_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 826 [1/1] (0.00ns)   --->   "%layer1_output_25_load = load i16 %layer1_output_25"   --->   Operation 826 'load' 'layer1_output_25_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 827 [1/1] (0.00ns)   --->   "%layer1_output_26_load = load i16 %layer1_output_26"   --->   Operation 827 'load' 'layer1_output_26_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 828 [1/1] (0.00ns)   --->   "%layer1_output_27_load = load i16 %layer1_output_27"   --->   Operation 828 'load' 'layer1_output_27_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 829 [1/1] (0.00ns)   --->   "%layer1_output_28_load = load i16 %layer1_output_28"   --->   Operation 829 'load' 'layer1_output_28_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 830 [1/1] (0.00ns)   --->   "%layer1_output_29_load = load i16 %layer1_output_29"   --->   Operation 830 'load' 'layer1_output_29_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 831 [1/1] (0.00ns)   --->   "%layer1_output_30_load = load i16 %layer1_output_30"   --->   Operation 831 'load' 'layer1_output_30_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 832 [1/1] (0.00ns)   --->   "%layer1_output_31_load = load i16 %layer1_output_31"   --->   Operation 832 'load' 'layer1_output_31_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 833 [1/1] (0.00ns)   --->   "%layer1_output_32_load = load i16 %layer1_output_32"   --->   Operation 833 'load' 'layer1_output_32_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 834 [1/1] (0.00ns)   --->   "%layer1_output_33_load = load i16 %layer1_output_33"   --->   Operation 834 'load' 'layer1_output_33_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 835 [1/1] (0.00ns)   --->   "%layer1_output_34_load = load i16 %layer1_output_34"   --->   Operation 835 'load' 'layer1_output_34_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 836 [1/1] (0.00ns)   --->   "%layer1_output_35_load = load i16 %layer1_output_35"   --->   Operation 836 'load' 'layer1_output_35_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 837 [1/1] (0.00ns)   --->   "%layer1_output_36_load = load i16 %layer1_output_36"   --->   Operation 837 'load' 'layer1_output_36_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 838 [1/1] (0.00ns)   --->   "%layer1_output_37_load = load i16 %layer1_output_37"   --->   Operation 838 'load' 'layer1_output_37_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 839 [1/1] (0.00ns)   --->   "%layer1_output_38_load = load i16 %layer1_output_38"   --->   Operation 839 'load' 'layer1_output_38_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 840 [1/1] (0.00ns)   --->   "%layer1_output_39_load = load i16 %layer1_output_39"   --->   Operation 840 'load' 'layer1_output_39_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 841 [1/1] (0.00ns)   --->   "%layer1_output_40_load = load i16 %layer1_output_40"   --->   Operation 841 'load' 'layer1_output_40_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 842 [1/1] (0.00ns)   --->   "%layer1_output_41_load = load i16 %layer1_output_41"   --->   Operation 842 'load' 'layer1_output_41_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 843 [1/1] (0.00ns)   --->   "%layer1_output_42_load = load i16 %layer1_output_42"   --->   Operation 843 'load' 'layer1_output_42_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 844 [1/1] (0.00ns)   --->   "%layer1_output_43_load = load i16 %layer1_output_43"   --->   Operation 844 'load' 'layer1_output_43_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 845 [1/1] (0.00ns)   --->   "%layer1_output_44_load = load i16 %layer1_output_44"   --->   Operation 845 'load' 'layer1_output_44_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 846 [1/1] (0.00ns)   --->   "%layer1_output_45_load = load i16 %layer1_output_45"   --->   Operation 846 'load' 'layer1_output_45_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 847 [1/1] (0.00ns)   --->   "%layer1_output_46_load = load i16 %layer1_output_46"   --->   Operation 847 'load' 'layer1_output_46_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 848 [1/1] (0.00ns)   --->   "%layer1_output_47_load = load i16 %layer1_output_47"   --->   Operation 848 'load' 'layer1_output_47_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 849 [1/1] (0.00ns)   --->   "%layer1_output_48_load = load i16 %layer1_output_48"   --->   Operation 849 'load' 'layer1_output_48_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 850 [1/1] (0.00ns)   --->   "%layer1_output_49_load = load i16 %layer1_output_49"   --->   Operation 850 'load' 'layer1_output_49_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 851 [1/1] (0.00ns)   --->   "%layer1_output_50_load = load i16 %layer1_output_50"   --->   Operation 851 'load' 'layer1_output_50_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 852 [1/1] (0.00ns)   --->   "%layer1_output_51_load = load i16 %layer1_output_51"   --->   Operation 852 'load' 'layer1_output_51_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 853 [1/1] (0.00ns)   --->   "%layer1_output_52_load = load i16 %layer1_output_52"   --->   Operation 853 'load' 'layer1_output_52_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 854 [1/1] (0.00ns)   --->   "%layer1_output_53_load = load i16 %layer1_output_53"   --->   Operation 854 'load' 'layer1_output_53_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 855 [1/1] (0.00ns)   --->   "%layer1_output_54_load = load i16 %layer1_output_54"   --->   Operation 855 'load' 'layer1_output_54_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 856 [1/1] (0.00ns)   --->   "%layer1_output_55_load = load i16 %layer1_output_55"   --->   Operation 856 'load' 'layer1_output_55_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 857 [1/1] (0.00ns)   --->   "%layer1_output_56_load = load i16 %layer1_output_56"   --->   Operation 857 'load' 'layer1_output_56_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 858 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_56_out, i16 %layer1_output_56_load"   --->   Operation 858 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 859 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_55_out, i16 %layer1_output_55_load"   --->   Operation 859 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 860 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_54_out, i16 %layer1_output_54_load"   --->   Operation 860 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 861 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_53_out, i16 %layer1_output_53_load"   --->   Operation 861 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 862 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_52_out, i16 %layer1_output_52_load"   --->   Operation 862 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 863 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_51_out, i16 %layer1_output_51_load"   --->   Operation 863 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 864 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_50_out, i16 %layer1_output_50_load"   --->   Operation 864 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 865 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_49_out, i16 %layer1_output_49_load"   --->   Operation 865 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 866 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_48_out, i16 %layer1_output_48_load"   --->   Operation 866 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 867 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_47_out, i16 %layer1_output_47_load"   --->   Operation 867 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 868 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_46_out, i16 %layer1_output_46_load"   --->   Operation 868 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 869 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_45_out, i16 %layer1_output_45_load"   --->   Operation 869 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 870 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_44_out, i16 %layer1_output_44_load"   --->   Operation 870 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 871 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_43_out, i16 %layer1_output_43_load"   --->   Operation 871 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 872 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_42_out, i16 %layer1_output_42_load"   --->   Operation 872 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 873 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_41_out, i16 %layer1_output_41_load"   --->   Operation 873 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 874 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_40_out, i16 %layer1_output_40_load"   --->   Operation 874 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 875 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_39_out, i16 %layer1_output_39_load"   --->   Operation 875 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 876 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_38_out, i16 %layer1_output_38_load"   --->   Operation 876 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 877 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_37_out, i16 %layer1_output_37_load"   --->   Operation 877 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 878 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_36_out, i16 %layer1_output_36_load"   --->   Operation 878 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 879 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_35_out, i16 %layer1_output_35_load"   --->   Operation 879 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 880 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_34_out, i16 %layer1_output_34_load"   --->   Operation 880 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 881 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_33_out, i16 %layer1_output_33_load"   --->   Operation 881 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 882 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_32_out, i16 %layer1_output_32_load"   --->   Operation 882 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 883 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_31_out, i16 %layer1_output_31_load"   --->   Operation 883 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 884 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_30_out, i16 %layer1_output_30_load"   --->   Operation 884 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 885 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_29_out, i16 %layer1_output_29_load"   --->   Operation 885 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 886 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_28_out, i16 %layer1_output_28_load"   --->   Operation 886 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 887 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_27_out, i16 %layer1_output_27_load"   --->   Operation 887 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 888 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_26_out, i16 %layer1_output_26_load"   --->   Operation 888 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 889 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_25_out, i16 %layer1_output_25_load"   --->   Operation 889 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 890 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_24_out, i16 %layer1_output_24_load"   --->   Operation 890 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 891 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_23_out, i16 %layer1_output_23_load"   --->   Operation 891 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 892 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_22_out, i16 %layer1_output_22_load"   --->   Operation 892 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 893 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_21_out, i16 %layer1_output_21_load"   --->   Operation 893 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 894 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_20_out, i16 %layer1_output_20_load"   --->   Operation 894 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 895 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_19_out, i16 %layer1_output_19_load"   --->   Operation 895 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 896 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_18_out, i16 %layer1_output_18_load"   --->   Operation 896 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 897 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_17_out, i16 %layer1_output_17_load"   --->   Operation 897 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 898 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_16_out, i16 %layer1_output_16_load"   --->   Operation 898 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 899 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_15_out, i16 %layer1_output_15_load"   --->   Operation 899 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 900 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_14_out, i16 %layer1_output_14_load"   --->   Operation 900 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 901 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_13_out, i16 %layer1_output_13_load"   --->   Operation 901 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 902 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_12_out, i16 %layer1_output_12_load"   --->   Operation 902 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 903 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_11_out, i16 %layer1_output_11_load"   --->   Operation 903 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 904 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_10_out, i16 %layer1_output_10_load"   --->   Operation 904 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 905 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_9_out, i16 %layer1_output_9_load"   --->   Operation 905 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 906 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_8_out, i16 %layer1_output_8_load"   --->   Operation 906 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 907 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_7_out, i16 %layer1_output_7_load"   --->   Operation 907 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 908 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_6_out, i16 %layer1_output_6_load"   --->   Operation 908 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 909 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_5_out, i16 %layer1_output_5_load"   --->   Operation 909 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 910 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_4_out, i16 %layer1_output_4_load"   --->   Operation 910 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 911 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_3_out, i16 %layer1_output_3_load"   --->   Operation 911 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 912 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_2_out, i16 %layer1_output_2_load"   --->   Operation 912 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 913 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_1_out, i16 %layer1_output_1_load"   --->   Operation 913 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 914 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_out, i16 %layer1_output_load"   --->   Operation 914 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_46 : Operation 915 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 915 'ret' 'ret_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>

State 47 <SV = 46> <Delay = 0.99>
ST_47 : Operation 682 [1/1] (0.00ns)   --->   "%specpipeline_ln59 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14" [nn.cpp:59]   --->   Operation 682 'specpipeline' 'specpipeline_ln59' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 683 [1/1] (0.00ns)   --->   "%speclooptripcount_ln51 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [nn.cpp:51]   --->   Operation 683 'speclooptripcount' 'speclooptripcount_ln51' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 684 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_53" [nn.cpp:58]   --->   Operation 684 'specloopname' 'specloopname_ln58' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 685 [1/1] (0.99ns)   --->   "%layer1_output_57 = select i1 %icmp_ln14, i15 %add_ln60, i15 0" [nn.cpp:14->nn.cpp:66]   --->   Operation 685 'select' 'layer1_output_57' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 686 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i15 %layer1_output_57" [nn.cpp:66]   --->   Operation 686 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 687 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_55" [nn.cpp:66]   --->   Operation 687 'store' 'store_ln66' <Predicate = (trunc_ln58 == 62)> <Delay = 0.00>
ST_47 : Operation 688 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 688 'br' 'br_ln66' <Predicate = (trunc_ln58 == 62)> <Delay = 0.00>
ST_47 : Operation 689 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_54" [nn.cpp:66]   --->   Operation 689 'store' 'store_ln66' <Predicate = (trunc_ln58 == 61)> <Delay = 0.00>
ST_47 : Operation 690 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 690 'br' 'br_ln66' <Predicate = (trunc_ln58 == 61)> <Delay = 0.00>
ST_47 : Operation 691 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_53" [nn.cpp:66]   --->   Operation 691 'store' 'store_ln66' <Predicate = (trunc_ln58 == 59)> <Delay = 0.00>
ST_47 : Operation 692 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 692 'br' 'br_ln66' <Predicate = (trunc_ln58 == 59)> <Delay = 0.00>
ST_47 : Operation 693 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_52" [nn.cpp:66]   --->   Operation 693 'store' 'store_ln66' <Predicate = (trunc_ln58 == 58)> <Delay = 0.00>
ST_47 : Operation 694 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 694 'br' 'br_ln66' <Predicate = (trunc_ln58 == 58)> <Delay = 0.00>
ST_47 : Operation 695 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_51" [nn.cpp:66]   --->   Operation 695 'store' 'store_ln66' <Predicate = (trunc_ln58 == 57)> <Delay = 0.00>
ST_47 : Operation 696 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 696 'br' 'br_ln66' <Predicate = (trunc_ln58 == 57)> <Delay = 0.00>
ST_47 : Operation 697 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_50" [nn.cpp:66]   --->   Operation 697 'store' 'store_ln66' <Predicate = (trunc_ln58 == 56)> <Delay = 0.00>
ST_47 : Operation 698 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 698 'br' 'br_ln66' <Predicate = (trunc_ln58 == 56)> <Delay = 0.00>
ST_47 : Operation 699 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_49" [nn.cpp:66]   --->   Operation 699 'store' 'store_ln66' <Predicate = (trunc_ln58 == 55)> <Delay = 0.00>
ST_47 : Operation 700 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 700 'br' 'br_ln66' <Predicate = (trunc_ln58 == 55)> <Delay = 0.00>
ST_47 : Operation 701 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_48" [nn.cpp:66]   --->   Operation 701 'store' 'store_ln66' <Predicate = (trunc_ln58 == 54)> <Delay = 0.00>
ST_47 : Operation 702 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 702 'br' 'br_ln66' <Predicate = (trunc_ln58 == 54)> <Delay = 0.00>
ST_47 : Operation 703 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_47" [nn.cpp:66]   --->   Operation 703 'store' 'store_ln66' <Predicate = (trunc_ln58 == 53)> <Delay = 0.00>
ST_47 : Operation 704 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 704 'br' 'br_ln66' <Predicate = (trunc_ln58 == 53)> <Delay = 0.00>
ST_47 : Operation 705 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_46" [nn.cpp:66]   --->   Operation 705 'store' 'store_ln66' <Predicate = (trunc_ln58 == 52)> <Delay = 0.00>
ST_47 : Operation 706 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 706 'br' 'br_ln66' <Predicate = (trunc_ln58 == 52)> <Delay = 0.00>
ST_47 : Operation 707 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_45" [nn.cpp:66]   --->   Operation 707 'store' 'store_ln66' <Predicate = (trunc_ln58 == 51)> <Delay = 0.00>
ST_47 : Operation 708 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 708 'br' 'br_ln66' <Predicate = (trunc_ln58 == 51)> <Delay = 0.00>
ST_47 : Operation 709 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_44" [nn.cpp:66]   --->   Operation 709 'store' 'store_ln66' <Predicate = (trunc_ln58 == 50)> <Delay = 0.00>
ST_47 : Operation 710 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 710 'br' 'br_ln66' <Predicate = (trunc_ln58 == 50)> <Delay = 0.00>
ST_47 : Operation 711 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_43" [nn.cpp:66]   --->   Operation 711 'store' 'store_ln66' <Predicate = (trunc_ln58 == 49)> <Delay = 0.00>
ST_47 : Operation 712 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 712 'br' 'br_ln66' <Predicate = (trunc_ln58 == 49)> <Delay = 0.00>
ST_47 : Operation 713 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_42" [nn.cpp:66]   --->   Operation 713 'store' 'store_ln66' <Predicate = (trunc_ln58 == 48)> <Delay = 0.00>
ST_47 : Operation 714 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 714 'br' 'br_ln66' <Predicate = (trunc_ln58 == 48)> <Delay = 0.00>
ST_47 : Operation 715 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_41" [nn.cpp:66]   --->   Operation 715 'store' 'store_ln66' <Predicate = (trunc_ln58 == 46)> <Delay = 0.00>
ST_47 : Operation 716 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 716 'br' 'br_ln66' <Predicate = (trunc_ln58 == 46)> <Delay = 0.00>
ST_47 : Operation 717 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_40" [nn.cpp:66]   --->   Operation 717 'store' 'store_ln66' <Predicate = (trunc_ln58 == 45)> <Delay = 0.00>
ST_47 : Operation 718 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 718 'br' 'br_ln66' <Predicate = (trunc_ln58 == 45)> <Delay = 0.00>
ST_47 : Operation 719 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_39" [nn.cpp:66]   --->   Operation 719 'store' 'store_ln66' <Predicate = (trunc_ln58 == 44)> <Delay = 0.00>
ST_47 : Operation 720 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 720 'br' 'br_ln66' <Predicate = (trunc_ln58 == 44)> <Delay = 0.00>
ST_47 : Operation 721 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_38" [nn.cpp:66]   --->   Operation 721 'store' 'store_ln66' <Predicate = (trunc_ln58 == 43)> <Delay = 0.00>
ST_47 : Operation 722 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 722 'br' 'br_ln66' <Predicate = (trunc_ln58 == 43)> <Delay = 0.00>
ST_47 : Operation 723 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_37" [nn.cpp:66]   --->   Operation 723 'store' 'store_ln66' <Predicate = (trunc_ln58 == 42)> <Delay = 0.00>
ST_47 : Operation 724 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 724 'br' 'br_ln66' <Predicate = (trunc_ln58 == 42)> <Delay = 0.00>
ST_47 : Operation 725 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_36" [nn.cpp:66]   --->   Operation 725 'store' 'store_ln66' <Predicate = (trunc_ln58 == 41)> <Delay = 0.00>
ST_47 : Operation 726 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 726 'br' 'br_ln66' <Predicate = (trunc_ln58 == 41)> <Delay = 0.00>
ST_47 : Operation 727 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_35" [nn.cpp:66]   --->   Operation 727 'store' 'store_ln66' <Predicate = (trunc_ln58 == 40)> <Delay = 0.00>
ST_47 : Operation 728 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 728 'br' 'br_ln66' <Predicate = (trunc_ln58 == 40)> <Delay = 0.00>
ST_47 : Operation 729 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_34" [nn.cpp:66]   --->   Operation 729 'store' 'store_ln66' <Predicate = (trunc_ln58 == 39)> <Delay = 0.00>
ST_47 : Operation 730 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 730 'br' 'br_ln66' <Predicate = (trunc_ln58 == 39)> <Delay = 0.00>
ST_47 : Operation 731 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_33" [nn.cpp:66]   --->   Operation 731 'store' 'store_ln66' <Predicate = (trunc_ln58 == 38)> <Delay = 0.00>
ST_47 : Operation 732 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 732 'br' 'br_ln66' <Predicate = (trunc_ln58 == 38)> <Delay = 0.00>
ST_47 : Operation 733 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_32" [nn.cpp:66]   --->   Operation 733 'store' 'store_ln66' <Predicate = (trunc_ln58 == 37)> <Delay = 0.00>
ST_47 : Operation 734 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 734 'br' 'br_ln66' <Predicate = (trunc_ln58 == 37)> <Delay = 0.00>
ST_47 : Operation 735 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_31" [nn.cpp:66]   --->   Operation 735 'store' 'store_ln66' <Predicate = (trunc_ln58 == 36)> <Delay = 0.00>
ST_47 : Operation 736 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 736 'br' 'br_ln66' <Predicate = (trunc_ln58 == 36)> <Delay = 0.00>
ST_47 : Operation 737 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_30" [nn.cpp:66]   --->   Operation 737 'store' 'store_ln66' <Predicate = (trunc_ln58 == 35)> <Delay = 0.00>
ST_47 : Operation 738 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 738 'br' 'br_ln66' <Predicate = (trunc_ln58 == 35)> <Delay = 0.00>
ST_47 : Operation 739 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_29" [nn.cpp:66]   --->   Operation 739 'store' 'store_ln66' <Predicate = (trunc_ln58 == 34)> <Delay = 0.00>
ST_47 : Operation 740 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 740 'br' 'br_ln66' <Predicate = (trunc_ln58 == 34)> <Delay = 0.00>
ST_47 : Operation 741 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_28" [nn.cpp:66]   --->   Operation 741 'store' 'store_ln66' <Predicate = (trunc_ln58 == 33)> <Delay = 0.00>
ST_47 : Operation 742 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 742 'br' 'br_ln66' <Predicate = (trunc_ln58 == 33)> <Delay = 0.00>
ST_47 : Operation 743 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_27" [nn.cpp:66]   --->   Operation 743 'store' 'store_ln66' <Predicate = (trunc_ln58 == 32)> <Delay = 0.00>
ST_47 : Operation 744 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 744 'br' 'br_ln66' <Predicate = (trunc_ln58 == 32)> <Delay = 0.00>
ST_47 : Operation 745 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_26" [nn.cpp:66]   --->   Operation 745 'store' 'store_ln66' <Predicate = (trunc_ln58 == 31)> <Delay = 0.00>
ST_47 : Operation 746 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 746 'br' 'br_ln66' <Predicate = (trunc_ln58 == 31)> <Delay = 0.00>
ST_47 : Operation 747 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_25" [nn.cpp:66]   --->   Operation 747 'store' 'store_ln66' <Predicate = (trunc_ln58 == 30)> <Delay = 0.00>
ST_47 : Operation 748 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 748 'br' 'br_ln66' <Predicate = (trunc_ln58 == 30)> <Delay = 0.00>
ST_47 : Operation 749 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_24" [nn.cpp:66]   --->   Operation 749 'store' 'store_ln66' <Predicate = (trunc_ln58 == 29)> <Delay = 0.00>
ST_47 : Operation 750 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 750 'br' 'br_ln66' <Predicate = (trunc_ln58 == 29)> <Delay = 0.00>
ST_47 : Operation 751 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_23" [nn.cpp:66]   --->   Operation 751 'store' 'store_ln66' <Predicate = (trunc_ln58 == 28)> <Delay = 0.00>
ST_47 : Operation 752 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 752 'br' 'br_ln66' <Predicate = (trunc_ln58 == 28)> <Delay = 0.00>
ST_47 : Operation 753 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_22" [nn.cpp:66]   --->   Operation 753 'store' 'store_ln66' <Predicate = (trunc_ln58 == 27)> <Delay = 0.00>
ST_47 : Operation 754 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 754 'br' 'br_ln66' <Predicate = (trunc_ln58 == 27)> <Delay = 0.00>
ST_47 : Operation 755 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_21" [nn.cpp:66]   --->   Operation 755 'store' 'store_ln66' <Predicate = (trunc_ln58 == 26)> <Delay = 0.00>
ST_47 : Operation 756 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 756 'br' 'br_ln66' <Predicate = (trunc_ln58 == 26)> <Delay = 0.00>
ST_47 : Operation 757 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_20" [nn.cpp:66]   --->   Operation 757 'store' 'store_ln66' <Predicate = (trunc_ln58 == 25)> <Delay = 0.00>
ST_47 : Operation 758 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 758 'br' 'br_ln66' <Predicate = (trunc_ln58 == 25)> <Delay = 0.00>
ST_47 : Operation 759 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_19" [nn.cpp:66]   --->   Operation 759 'store' 'store_ln66' <Predicate = (trunc_ln58 == 23)> <Delay = 0.00>
ST_47 : Operation 760 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 760 'br' 'br_ln66' <Predicate = (trunc_ln58 == 23)> <Delay = 0.00>
ST_47 : Operation 761 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_18" [nn.cpp:66]   --->   Operation 761 'store' 'store_ln66' <Predicate = (trunc_ln58 == 22)> <Delay = 0.00>
ST_47 : Operation 762 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 762 'br' 'br_ln66' <Predicate = (trunc_ln58 == 22)> <Delay = 0.00>
ST_47 : Operation 763 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_17" [nn.cpp:66]   --->   Operation 763 'store' 'store_ln66' <Predicate = (trunc_ln58 == 21)> <Delay = 0.00>
ST_47 : Operation 764 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 764 'br' 'br_ln66' <Predicate = (trunc_ln58 == 21)> <Delay = 0.00>
ST_47 : Operation 765 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_16" [nn.cpp:66]   --->   Operation 765 'store' 'store_ln66' <Predicate = (trunc_ln58 == 20)> <Delay = 0.00>
ST_47 : Operation 766 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 766 'br' 'br_ln66' <Predicate = (trunc_ln58 == 20)> <Delay = 0.00>
ST_47 : Operation 767 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_15" [nn.cpp:66]   --->   Operation 767 'store' 'store_ln66' <Predicate = (trunc_ln58 == 18)> <Delay = 0.00>
ST_47 : Operation 768 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 768 'br' 'br_ln66' <Predicate = (trunc_ln58 == 18)> <Delay = 0.00>
ST_47 : Operation 769 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_14" [nn.cpp:66]   --->   Operation 769 'store' 'store_ln66' <Predicate = (trunc_ln58 == 16)> <Delay = 0.00>
ST_47 : Operation 770 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 770 'br' 'br_ln66' <Predicate = (trunc_ln58 == 16)> <Delay = 0.00>
ST_47 : Operation 771 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_13" [nn.cpp:66]   --->   Operation 771 'store' 'store_ln66' <Predicate = (trunc_ln58 == 15)> <Delay = 0.00>
ST_47 : Operation 772 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 772 'br' 'br_ln66' <Predicate = (trunc_ln58 == 15)> <Delay = 0.00>
ST_47 : Operation 773 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_12" [nn.cpp:66]   --->   Operation 773 'store' 'store_ln66' <Predicate = (trunc_ln58 == 14)> <Delay = 0.00>
ST_47 : Operation 774 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 774 'br' 'br_ln66' <Predicate = (trunc_ln58 == 14)> <Delay = 0.00>
ST_47 : Operation 775 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_11" [nn.cpp:66]   --->   Operation 775 'store' 'store_ln66' <Predicate = (trunc_ln58 == 13)> <Delay = 0.00>
ST_47 : Operation 776 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 776 'br' 'br_ln66' <Predicate = (trunc_ln58 == 13)> <Delay = 0.00>
ST_47 : Operation 777 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_10" [nn.cpp:66]   --->   Operation 777 'store' 'store_ln66' <Predicate = (trunc_ln58 == 12)> <Delay = 0.00>
ST_47 : Operation 778 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 778 'br' 'br_ln66' <Predicate = (trunc_ln58 == 12)> <Delay = 0.00>
ST_47 : Operation 779 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_9" [nn.cpp:66]   --->   Operation 779 'store' 'store_ln66' <Predicate = (trunc_ln58 == 9)> <Delay = 0.00>
ST_47 : Operation 780 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 780 'br' 'br_ln66' <Predicate = (trunc_ln58 == 9)> <Delay = 0.00>
ST_47 : Operation 781 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_8" [nn.cpp:66]   --->   Operation 781 'store' 'store_ln66' <Predicate = (trunc_ln58 == 8)> <Delay = 0.00>
ST_47 : Operation 782 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 782 'br' 'br_ln66' <Predicate = (trunc_ln58 == 8)> <Delay = 0.00>
ST_47 : Operation 783 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_7" [nn.cpp:66]   --->   Operation 783 'store' 'store_ln66' <Predicate = (trunc_ln58 == 7)> <Delay = 0.00>
ST_47 : Operation 784 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 784 'br' 'br_ln66' <Predicate = (trunc_ln58 == 7)> <Delay = 0.00>
ST_47 : Operation 785 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_6" [nn.cpp:66]   --->   Operation 785 'store' 'store_ln66' <Predicate = (trunc_ln58 == 6)> <Delay = 0.00>
ST_47 : Operation 786 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 786 'br' 'br_ln66' <Predicate = (trunc_ln58 == 6)> <Delay = 0.00>
ST_47 : Operation 787 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_5" [nn.cpp:66]   --->   Operation 787 'store' 'store_ln66' <Predicate = (trunc_ln58 == 5)> <Delay = 0.00>
ST_47 : Operation 788 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 788 'br' 'br_ln66' <Predicate = (trunc_ln58 == 5)> <Delay = 0.00>
ST_47 : Operation 789 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_4" [nn.cpp:66]   --->   Operation 789 'store' 'store_ln66' <Predicate = (trunc_ln58 == 4)> <Delay = 0.00>
ST_47 : Operation 790 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 790 'br' 'br_ln66' <Predicate = (trunc_ln58 == 4)> <Delay = 0.00>
ST_47 : Operation 791 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_3" [nn.cpp:66]   --->   Operation 791 'store' 'store_ln66' <Predicate = (trunc_ln58 == 3)> <Delay = 0.00>
ST_47 : Operation 792 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 792 'br' 'br_ln66' <Predicate = (trunc_ln58 == 3)> <Delay = 0.00>
ST_47 : Operation 793 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_2" [nn.cpp:66]   --->   Operation 793 'store' 'store_ln66' <Predicate = (trunc_ln58 == 2)> <Delay = 0.00>
ST_47 : Operation 794 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 794 'br' 'br_ln66' <Predicate = (trunc_ln58 == 2)> <Delay = 0.00>
ST_47 : Operation 795 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_1" [nn.cpp:66]   --->   Operation 795 'store' 'store_ln66' <Predicate = (trunc_ln58 == 1)> <Delay = 0.00>
ST_47 : Operation 796 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 796 'br' 'br_ln66' <Predicate = (trunc_ln58 == 1)> <Delay = 0.00>
ST_47 : Operation 797 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output" [nn.cpp:66]   --->   Operation 797 'store' 'store_ln66' <Predicate = (trunc_ln58 == 0)> <Delay = 0.00>
ST_47 : Operation 798 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 798 'br' 'br_ln66' <Predicate = (trunc_ln58 == 0)> <Delay = 0.00>
ST_47 : Operation 799 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_56" [nn.cpp:66]   --->   Operation 799 'store' 'store_ln66' <Predicate = (trunc_ln58 == 63)> <Delay = 0.00>
ST_47 : Operation 800 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 800 'br' 'br_ln66' <Predicate = (trunc_ln58 == 63)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.641ns
The critical path consists of the following:
	'alloca' operation ('i') [145]  (0.000 ns)
	'load' operation ('i', nn.cpp:58) on local variable 'i' [292]  (0.000 ns)
	'add' operation ('add_ln58', nn.cpp:58) [294]  (2.030 ns)
	'store' operation ('store_ln58', nn.cpp:58) of variable 'add_ln58', nn.cpp:58 on local variable 'i' [784]  (1.610 ns)

 <State 2>: 3.602ns
The critical path consists of the following:
	'load' operation ('layer1_weights_1_load', nn.cpp:63) on array 'layer1_weights_1' [307]  (2.152 ns)
	'mul' operation of DSP[312] ('mul_ln63_1', nn.cpp:63) [309]  (1.450 ns)

 <State 3>: 5.570ns
The critical path consists of the following:
	'mul' operation ('mul_ln63', nn.cpp:63) [305]  (5.570 ns)

 <State 4>: 3.602ns
The critical path consists of the following:
	'load' operation ('layer1_weights_3_load', nn.cpp:63) on array 'layer1_weights_3' [321]  (2.152 ns)
	'mul' operation of DSP[326] ('mul_ln63_3', nn.cpp:63) [323]  (1.450 ns)

 <State 5>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[312] ('add_ln63', nn.cpp:63) [312]  (2.100 ns)
	'add' operation of DSP[319] ('add_ln63_1', nn.cpp:63) [319]  (2.100 ns)

 <State 6>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[319] ('add_ln63_1', nn.cpp:63) [319]  (2.100 ns)
	'add' operation of DSP[326] ('add_ln63_2', nn.cpp:63) [326]  (2.100 ns)

 <State 7>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[326] ('add_ln63_2', nn.cpp:63) [326]  (2.100 ns)
	'add' operation of DSP[333] ('add_ln63_3', nn.cpp:63) [333]  (2.100 ns)

 <State 8>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[333] ('add_ln63_3', nn.cpp:63) [333]  (2.100 ns)
	'add' operation of DSP[340] ('add_ln63_4', nn.cpp:63) [340]  (2.100 ns)

 <State 9>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[340] ('add_ln63_4', nn.cpp:63) [340]  (2.100 ns)
	'add' operation of DSP[347] ('add_ln63_5', nn.cpp:63) [347]  (2.100 ns)

 <State 10>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[347] ('add_ln63_5', nn.cpp:63) [347]  (2.100 ns)
	'add' operation of DSP[354] ('add_ln63_6', nn.cpp:63) [354]  (2.100 ns)

 <State 11>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[354] ('add_ln63_6', nn.cpp:63) [354]  (2.100 ns)
	'add' operation of DSP[361] ('add_ln63_7', nn.cpp:63) [361]  (2.100 ns)

 <State 12>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[361] ('add_ln63_7', nn.cpp:63) [361]  (2.100 ns)
	'add' operation of DSP[368] ('add_ln63_8', nn.cpp:63) [368]  (2.100 ns)

 <State 13>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[368] ('add_ln63_8', nn.cpp:63) [368]  (2.100 ns)
	'add' operation of DSP[375] ('add_ln63_9', nn.cpp:63) [375]  (2.100 ns)

 <State 14>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[375] ('add_ln63_9', nn.cpp:63) [375]  (2.100 ns)
	'add' operation of DSP[382] ('add_ln63_10', nn.cpp:63) [382]  (2.100 ns)

 <State 15>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[382] ('add_ln63_10', nn.cpp:63) [382]  (2.100 ns)
	'add' operation of DSP[389] ('add_ln63_11', nn.cpp:63) [389]  (2.100 ns)

 <State 16>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[389] ('add_ln63_11', nn.cpp:63) [389]  (2.100 ns)
	'add' operation of DSP[396] ('add_ln63_12', nn.cpp:63) [396]  (2.100 ns)

 <State 17>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[396] ('add_ln63_12', nn.cpp:63) [396]  (2.100 ns)
	'add' operation of DSP[403] ('add_ln63_13', nn.cpp:63) [403]  (2.100 ns)

 <State 18>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[403] ('add_ln63_13', nn.cpp:63) [403]  (2.100 ns)
	'add' operation of DSP[410] ('add_ln63_14', nn.cpp:63) [410]  (2.100 ns)

 <State 19>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[410] ('add_ln63_14', nn.cpp:63) [410]  (2.100 ns)
	'add' operation of DSP[417] ('add_ln63_15', nn.cpp:63) [417]  (2.100 ns)

 <State 20>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[417] ('add_ln63_15', nn.cpp:63) [417]  (2.100 ns)
	'add' operation of DSP[424] ('add_ln63_16', nn.cpp:63) [424]  (2.100 ns)

 <State 21>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[424] ('add_ln63_16', nn.cpp:63) [424]  (2.100 ns)
	'add' operation of DSP[431] ('add_ln63_17', nn.cpp:63) [431]  (2.100 ns)

 <State 22>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[431] ('add_ln63_17', nn.cpp:63) [431]  (2.100 ns)
	'add' operation of DSP[438] ('add_ln63_18', nn.cpp:63) [438]  (2.100 ns)

 <State 23>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[438] ('add_ln63_18', nn.cpp:63) [438]  (2.100 ns)
	'add' operation of DSP[445] ('add_ln63_19', nn.cpp:63) [445]  (2.100 ns)

 <State 24>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[445] ('add_ln63_19', nn.cpp:63) [445]  (2.100 ns)
	'add' operation of DSP[452] ('add_ln63_20', nn.cpp:63) [452]  (2.100 ns)

 <State 25>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[452] ('add_ln63_20', nn.cpp:63) [452]  (2.100 ns)
	'add' operation of DSP[459] ('add_ln63_21', nn.cpp:63) [459]  (2.100 ns)

 <State 26>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[459] ('add_ln63_21', nn.cpp:63) [459]  (2.100 ns)
	'add' operation of DSP[466] ('add_ln63_22', nn.cpp:63) [466]  (2.100 ns)

 <State 27>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[466] ('add_ln63_22', nn.cpp:63) [466]  (2.100 ns)
	'add' operation of DSP[473] ('add_ln63_23', nn.cpp:63) [473]  (2.100 ns)

 <State 28>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[473] ('add_ln63_23', nn.cpp:63) [473]  (2.100 ns)
	'add' operation of DSP[480] ('add_ln63_24', nn.cpp:63) [480]  (2.100 ns)

 <State 29>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[480] ('add_ln63_24', nn.cpp:63) [480]  (2.100 ns)
	'add' operation of DSP[487] ('add_ln63_25', nn.cpp:63) [487]  (2.100 ns)

 <State 30>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[487] ('add_ln63_25', nn.cpp:63) [487]  (2.100 ns)
	'add' operation of DSP[494] ('add_ln63_26', nn.cpp:63) [494]  (2.100 ns)

 <State 31>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[494] ('add_ln63_26', nn.cpp:63) [494]  (2.100 ns)
	'add' operation of DSP[501] ('add_ln63_27', nn.cpp:63) [501]  (2.100 ns)

 <State 32>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[501] ('add_ln63_27', nn.cpp:63) [501]  (2.100 ns)
	'add' operation of DSP[508] ('add_ln63_28', nn.cpp:63) [508]  (2.100 ns)

 <State 33>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[508] ('add_ln63_28', nn.cpp:63) [508]  (2.100 ns)
	'add' operation of DSP[515] ('add_ln63_29', nn.cpp:63) [515]  (2.100 ns)

 <State 34>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[515] ('add_ln63_29', nn.cpp:63) [515]  (2.100 ns)
	'add' operation of DSP[522] ('add_ln63_30', nn.cpp:63) [522]  (2.100 ns)

 <State 35>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[522] ('add_ln63_30', nn.cpp:63) [522]  (2.100 ns)
	'add' operation of DSP[529] ('add_ln63_31', nn.cpp:63) [529]  (2.100 ns)

 <State 36>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[529] ('add_ln63_31', nn.cpp:63) [529]  (2.100 ns)
	'add' operation of DSP[536] ('add_ln63_32', nn.cpp:63) [536]  (2.100 ns)

 <State 37>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[536] ('add_ln63_32', nn.cpp:63) [536]  (2.100 ns)
	'add' operation of DSP[543] ('add_ln63_33', nn.cpp:63) [543]  (2.100 ns)

 <State 38>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[543] ('add_ln63_33', nn.cpp:63) [543]  (2.100 ns)
	'add' operation of DSP[550] ('add_ln63_34', nn.cpp:63) [550]  (2.100 ns)

 <State 39>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[550] ('add_ln63_34', nn.cpp:63) [550]  (2.100 ns)
	'add' operation of DSP[557] ('add_ln63_35', nn.cpp:63) [557]  (2.100 ns)

 <State 40>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[557] ('add_ln63_35', nn.cpp:63) [557]  (2.100 ns)
	'add' operation of DSP[564] ('add_ln63_36', nn.cpp:63) [564]  (2.100 ns)

 <State 41>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[564] ('add_ln63_36', nn.cpp:63) [564]  (2.100 ns)
	'add' operation of DSP[571] ('add_ln63_37', nn.cpp:63) [571]  (2.100 ns)

 <State 42>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[571] ('add_ln63_37', nn.cpp:63) [571]  (2.100 ns)
	'add' operation of DSP[578] ('add_ln63_38', nn.cpp:63) [578]  (2.100 ns)

 <State 43>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[578] ('add_ln63_38', nn.cpp:63) [578]  (2.100 ns)
	'add' operation of DSP[585] ('add_ln63_39', nn.cpp:63) [585]  (2.100 ns)

 <State 44>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[585] ('add_ln63_39', nn.cpp:63) [585]  (2.100 ns)
	'add' operation of DSP[592] ('add_ln63_40', nn.cpp:63) [592]  (2.100 ns)

 <State 45>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[592] ('add_ln63_40', nn.cpp:63) [592]  (2.100 ns)
	'add' operation of DSP[599] ('add_ln63_41', nn.cpp:63) [599]  (2.100 ns)

 <State 46>: 6.392ns
The critical path consists of the following:
	'add' operation of DSP[599] ('add_ln63_41', nn.cpp:63) [599]  (2.100 ns)
	'add' operation ('sum', nn.cpp:65) [606]  (2.146 ns)
	'icmp' operation ('icmp_ln14', nn.cpp:14->nn.cpp:66) [608]  (2.146 ns)

 <State 47>: 0.995ns
The critical path consists of the following:
	'select' operation ('layer1_output', nn.cpp:14->nn.cpp:66) [609]  (0.995 ns)
	'store' operation ('store_ln66', nn.cpp:66) of variable 'zext_ln66', nn.cpp:66 on local variable 'layer1_output' [613]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
