#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Aug 22 18:17:54 2019
# Process ID: 6228
# Current directory: /home/users/saikai/FPGAs/PYNQ/pspl_comm
# Command line: vivado project_1/project_1.xpr
# Log file: /home/users/saikai/FPGAs/PYNQ/pspl_comm/vivado.log
# Journal file: /home/users/saikai/FPGAs/PYNQ/pspl_comm/vivado.jou
#-----------------------------------------------------------
start_gui
open_project project_1/project_1.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.tmp/myip_v1_0_project /home/users/saikai/FPGAs/PYNQ/pspl_comm/ip_repo/myip_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project
update_ip_catalog -rebuild -repo_path /home/users/saikai/FPGAs/PYNQ/pspl_comm/ip_repo/myip_1.0
startgroup
create_bd_cell -type ip -vlnv pcalab:user:myip:1.0 myip_1
endgroup
set_property location {4 1112 -4} [get_bd_cells myip_1]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_nets myip_0_led_out] [get_bd_nets myip_0_addr] [get_bd_nets myip_0_data] [get_bd_cells myip_0]
set_property location {3 1139 96} [get_bd_cells myip_1]
delete_bd_objs [get_bd_cells myip_1]
startgroup
create_bd_cell -type ip -vlnv pcalab:user:myip:1.0 myip_0
endgroup
set_property location {2.5 1107 162} [get_bd_cells myip_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M00_AXI] [get_bd_intf_pins myip_0/S00_AXI]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_nets rst_ps7_0_50M_peripheral_aresetn] [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_cells rst_ps7_0_50M]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property location {1.5 707 162} [get_bd_cells processing_system7_0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins myip_0/s00_axi_aclk]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/myip_0/S00_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins myip_0/S00_AXI]
regenerate_bd_layout
connect_bd_net [get_bd_ports led_out] [get_bd_pins myip_0/led_out]
create_bd_port -dir O pulse
startgroup
connect_bd_net [get_bd_ports pulse] [get_bd_pins myip_0/pulse]
endgroup
regenerate_bd_layout
generate_target all [get_files  /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
reset_run design_1_synth_1
launch_runs -jobs 4 design_1_synth_1
export_simulation -of_objects [get_files /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.ip_user_files -ipstatic_source_dir /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/questa} {ies=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/ies} {xcelium=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
add_files -norecurse {/home/users/saikai/FPGAs/PYNQ/pspl_comm/pwmc.sv /home/users/saikai/FPGAs/PYNQ/pspl_comm/astray.sv}
update_compile_order -fileset sources_1
generate_target all [get_files  /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
reset_run design_1_synth_1
launch_runs -jobs 4 design_1_synth_1
export_simulation -of_objects [get_files /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.ip_user_files -ipstatic_source_dir /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/questa} {ies=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/ies} {xcelium=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
add_files -norecurse /home/users/saikai/FPGAs/PYNQ/pspl_comm/astray.sv
reset_run synth_1
reset_run design_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
reset_run design_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_bd_design {/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
generate_target all [get_files  /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
reset_run design_1_synth_1
launch_runs -jobs 4 design_1_synth_1
export_simulation -of_objects [get_files /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.ip_user_files -ipstatic_source_dir /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/questa} {ies=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/ies} {xcelium=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
open_bd_design {/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
add_files -norecurse /home/users/saikai/FPGAs/PYNQ/pspl_comm/astray.sv
open_bd_design {/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.tmp/myip_v1_0_project /home/users/saikai/FPGAs/PYNQ/pspl_comm/ip_repo/myip_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to /home/users/saikai/FPGAs/PYNQ/pspl_comm/ip_repo/myip_1.0/src /home/users/saikai/FPGAs/PYNQ/pspl_comm/astray.sv
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project
update_ip_catalog -rebuild -repo_path /home/users/saikai/FPGAs/PYNQ/pspl_comm/ip_repo/myip_1.0
report_ip_status -name ip_status 
upgrade_ip -srcset design_1 -vlnv pcalab:user:myip:1.0 [get_ips  design_1_myip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
reset_run design_1_synth_1
launch_runs -jobs 4 design_1_synth_1
export_simulation -of_objects [get_files /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.ip_user_files -ipstatic_source_dir /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/questa} {ies=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/ies} {xcelium=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_bd_design {/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.tmp/myip_v1_0_project /home/users/saikai/FPGAs/PYNQ/pspl_comm/ip_repo/myip_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to /home/users/saikai/FPGAs/PYNQ/pspl_comm/ip_repo/myip_1.0/src /home/users/saikai/FPGAs/PYNQ/pspl_comm/pwmc.sv
ipx::merge_project_changes files [ipx::current_core]
update_compile_order -fileset sources_1
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project
update_ip_catalog -rebuild -repo_path /home/users/saikai/FPGAs/PYNQ/pspl_comm/ip_repo/myip_1.0
upgrade_ip -srcset design_1 -vlnv pcalab:user:myip:1.0 [get_ips  design_1_myip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
reset_run design_1_synth_1
launch_runs -jobs 4 design_1_synth_1
export_simulation -of_objects [get_files /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.ip_user_files -ipstatic_source_dir /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/questa} {ies=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/ies} {xcelium=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -srcset design_1 -vlnv pcalab:user:myip:1.0 [get_ips  design_1_myip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
reset_run design_1_synth_1
launch_runs -jobs 4 design_1_synth_1
export_simulation -of_objects [get_files /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.ip_user_files -ipstatic_source_dir /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/questa} {ies=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/ies} {xcelium=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.tmp/myip_v1_0_project /home/users/saikai/FPGAs/PYNQ/pspl_comm/ip_repo/myip_1.0/component.xml
update_compile_order -fileset sources_1
set_property core_revision 6 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project
update_ip_catalog -rebuild -repo_path /home/users/saikai/FPGAs/PYNQ/pspl_comm/ip_repo/myip_1.0
upgrade_ip -srcset design_1 -vlnv pcalab:user:myip:1.0 [get_ips  design_1_myip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_myip_0_0] -no_script -sync -force -quiet
delete_bd_objs [get_bd_ports addr]
delete_bd_objs [get_bd_ports data]
regenerate_bd_layout
regenerate_bd_layout
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.tmp/myip_v1_0_project /home/users/saikai/FPGAs/PYNQ/pspl_comm/ip_repo/myip_1.0/component.xml
update_compile_order -fileset sources_1
set_property core_revision 7 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 8 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project
update_ip_catalog -rebuild -repo_path /home/users/saikai/FPGAs/PYNQ/pspl_comm/ip_repo/myip_1.0
open_bd_design {/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.tmp/myip_v1_0_project /home/users/saikai/FPGAs/PYNQ/pspl_comm/ip_repo/myip_1.0/component.xml
update_compile_order -fileset sources_1
ipx::unload_core /home/users/saikai/FPGAs/PYNQ/pspl_comm/ip_repo/myip_1.0/component.xml
ipx::open_ipxact_file /home/users/saikai/FPGAs/PYNQ/pspl_comm/ip_repo/myip_1.0/component.xml
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 9 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/users/saikai/FPGAs/PYNQ/pspl_comm/ip_repo/myip_1.0
set_property core_revision 10 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/users/saikai/FPGAs/PYNQ/pspl_comm/ip_repo/myip_1.0
close_project
upgrade_ip -srcset design_1 -vlnv pcalab:user:myip:1.0 [get_ips  design_1_myip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_myip_0_0] -no_script -sync -force -quiet
regenerate_bd_layout
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.tmp/myip_v1_0_project /home/users/saikai/FPGAs/PYNQ/pspl_comm/ip_repo/myip_1.0/component.xml
update_compile_order -fileset sources_1
close_project
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.tmp/myip_v1_0_project /home/users/saikai/FPGAs/PYNQ/pspl_comm/ip_repo/myip_1.0/component.xml
update_compile_order -fileset sources_1
update_files -from_files /home/users/saikai/FPGAs/PYNQ/pspl_comm/pwmc.sv -to_files /home/users/saikai/FPGAs/PYNQ/pspl_comm/ip_repo/myip_1.0/src/pwmc.sv -filesets [get_filesets *]
update_files -from_files /home/users/saikai/FPGAs/PYNQ/pspl_comm/astray.sv -to_files /home/users/saikai/FPGAs/PYNQ/pspl_comm/ip_repo/myip_1.0/src/astray.sv -filesets [get_filesets *]
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 11 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project
update_ip_catalog -rebuild -repo_path /home/users/saikai/FPGAs/PYNQ/pspl_comm/ip_repo/myip_1.0
upgrade_ip -srcset design_1 -vlnv pcalab:user:myip:1.0 [get_ips  design_1_myip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
reset_run design_1_synth_1
launch_runs -jobs 4 design_1_synth_1
export_simulation -of_objects [get_files /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.ip_user_files -ipstatic_source_dir /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/questa} {ies=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/ies} {xcelium=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
generate_target all [get_files  /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
reset_run design_1_synth_1
launch_runs -jobs 4 design_1_synth_1
export_simulation -of_objects [get_files /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.ip_user_files -ipstatic_source_dir /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/questa} {ies=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/ies} {xcelium=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run design_1_synth_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory /home/users/saikai/FPGAs/PYNQ/pspl_comm/project_1/project_1.tmp/myip_v1_0_project /home/users/saikai/FPGAs/PYNQ/pspl_comm/ip_repo/myip_1.0/component.xml
close_project
reset_run synth_1
reset_run design_1_synth_1
