# RISC-V QMR (Quintuple Modular Redundancy) Implementation

## ğŸ¯ **Objetivo**
Implementar el mismo algoritmo `result = a + b` con **Quintuple Modular Redundancy** (5 ALUs + Voter) para comparar con:
- Single SoC implementation (43.7 mW)
- TMR SoC implementation (255 mW)  
- FPGA implementation (261.8 mW)

## ğŸ”§ **Concepto QMR**
```
Input (a=10, b=20)
    â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   ALU 0: a + b      â”‚ â†’ result0
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚   ALU 1: a + b      â”‚ â†’ result1  
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  
â”‚   ALU 2: a + b      â”‚ â†’ result2
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚   ALU 3: a + b      â”‚ â†’ result3
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚   ALU 4: a + b      â”‚ â†’ result4
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
    â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ 3-of-5 Majority     â”‚ â†’ final_result
â”‚ Voter Logic         â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

## ğŸ“Š **MÃ©tricas Esperadas QMR vs TMR**
- **Power**: ~400 mW (vs 255 mW TMR)
- **Resources**: ~5x ALU logic + voter
- **Performance**: Same latency (parallel ALUs)
- **Reliability**: **2 ALU failures** tolerant (vs 1 in TMR)

## ğŸ—ï¸ **Arquitectura QMR**
1. **5 Parallel ALUs**: Ejecutan algoritmo idÃ©ntico
2. **3-of-5 Majority Voter**: Selecciona resultado correcto
3. **Enhanced Error Detection**: Identifica hasta 2 failures
4. **Memory Layout**: Single core + 5 ALU sections

## ğŸ“‚ **Estructura del Proyecto**
```
qmr-implementation/
â”œâ”€â”€ bare-metal-workspace/
â”‚   â”œâ”€â”€ startup_qmr.s           # QMR bootloader (single core)
â”‚   â”œâ”€â”€ simple_add_qmr.c        # 5 ALUs + 3-of-5 voter
â”‚   â”œâ”€â”€ qmr_link.ld            # Memory layout for 5 ALUs
â”‚   â”œâ”€â”€ COMANDOS_MANUALES_QMR.ps1 # Manual execution script
â”‚   â””â”€â”€ QMR_vs_TMR_vs_Single.md # Comparison results
â””â”€â”€ README.md                   # This file
```

## ğŸ¯ **ComparaciÃ³n Final Esperada**
| Metric | Single SoC | TMR SoC | QMR SoC | FPGA | Winner |
|--------|------------|---------|---------|------|--------|
| Power | 43.7 mW | 255 mW | ~400 mW | 261.8 mW | Single |
| Reliability | None | 1 fault | **2 faults** | 1 fault | **QMR** |
| Resources | 45 inst | 173 inst | ~350 inst | 6826 LE | Single |
| Performance | 50 MHz | 50 MHz | 50 MHz | 44.35 MHz | SoCs |

## ğŸ”¬ **QMR Advantages vs TMR**
- **Higher Fault Tolerance**: 2 ALU failures vs 1
- **Better Error Detection**: Can identify specific failed ALUs
- **More Robust**: Works even with 2 simultaneous failures
- **Mission Critical**: Suitable for highest reliability requirements

## âš ï¸ **QMR Trade-offs**
- **Higher Power**: ~60% more than TMR
- **More Complex**: 5 ALUs + sophisticated voter
- **Larger Size**: More memory and logic resources
- **Overkill**: For most applications, TMR sufficient

---
**Inicio**: 2025-11-08  
**Status**: En desarrollo  
**ComparaciÃ³n con**: Single SoC, TMR SoC, FPGA Cyclone IV