# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ddr2.srcs/sources_1/new/DDR2_mem_wb_if.v" \
"../../../../ddr2.srcs/sources_1/new/MEMCtrl.v" \
"../../../../ddr2.srcs/sources_1/new/clkGenPLL.v" \
"../../../../ddr2.srcs/sources_1/new/ddr2_adr_data_gen.v" \
"../../../../ddr2.srcs/sources_1/new/ddr2_chipscope.v" \
"../../../../ddr2.srcs/sources_1/new/ddr2_ctrl.v" \
"../../../../ddr2.srcs/sources_1/new/ddr2_idelay_ctrl.v" \
"../../../../ddr2.srcs/sources_1/new/ddr2_infrastructure.v" \
"../../../../ddr2.srcs/sources_1/new/ddr2_mem_if_top.v" \
"../../../../ddr2.srcs/sources_1/new/ddr2_phy_calib.v" \
"../../../../ddr2.srcs/sources_1/new/ddr2_phy_ctl_io.v" \
"../../../../ddr2.srcs/sources_1/new/ddr2_phy_dm_iob.v" \
"../../../../ddr2.srcs/sources_1/new/ddr2_phy_dq_iob.v" \
"../../../../ddr2.srcs/sources_1/new/ddr2_phy_dqs_iob.v" \
"../../../../ddr2.srcs/sources_1/new/ddr2_phy_init.v" \
"../../../../ddr2.srcs/sources_1/new/ddr2_phy_io.v" \
"../../../../ddr2.srcs/sources_1/new/ddr2_phy_top.v" \
"../../../../ddr2.srcs/sources_1/new/ddr2_phy_write.v" \
"../../../../ddr2.srcs/sources_1/new/ddr2_top.v" \
"../../../../ddr2.srcs/sources_1/new/ddr2_user_if_top.v" \
"../../../../ddr2.srcs/sources_1/new/ddr2_usr_addr_fifo.v" \
"../../../../ddr2.srcs/sources_1/new/ddr2_usr_rd.v" \
"../../../../ddr2.srcs/sources_1/new/ddr2_usr_top.v" \
"../../../../ddr2.srcs/sources_1/new/ddr2_usr_wr.v" \
"../../../../ddr2.srcs/sources_1/new/debounceRst.v" \
"../../../../ddr2.srcs/sources_1/new/DDR2_Mem.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
