Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Feb 18 12:42:36 2025
| Host         : ALFONSOMOGGD51E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file interconnection_on_board_timing_summary_routed.rpt -pb interconnection_on_board_timing_summary_routed.pb -rpx interconnection_on_board_timing_summary_routed.rpx -warn_on_violation
| Design       : interconnection_on_board
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   64          inf        0.000                      0                   64        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y31     cu/reg_value_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y32     cu/reg_value_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y32     cu/reg_value_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y32     cu/reg_value_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y32     cu/reg_value_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y32     cu/reg_value_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y32     cu/reg_value_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y32     cu/reg_value_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y32     cu/reg_value_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31     cu/reg_value_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31     cu/reg_value_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     cu/reg_value_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     cu/reg_value_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     cu/reg_value_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     cu/reg_value_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     cu/reg_value_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     cu/reg_value_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     cu/reg_value_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     cu/reg_value_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31     cu/reg_value_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31     cu/reg_value_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     cu/reg_value_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     cu/reg_value_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     cu/reg_value_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     cu/reg_value_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     cu/reg_value_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     cu/reg_value_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     cu/reg_value_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     cu/reg_value_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cu/reg_valuesel_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.379ns  (logic 4.851ns (51.722%)  route 4.528ns (48.278%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.629     5.181    cu/CLK
    SLICE_X1Y31          FDRE                                         r  cu/reg_valuesel_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  cu/reg_valuesel_out_reg[3]/Q
                         net (fo=4, routed)           0.978     6.615    cu/cu_valuesel[3]
    SLICE_X0Y32          LUT6 (Prop_lut6_I2_O)        0.124     6.739 r  cu/led_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     6.739    cu/i/MUX/u2
    SLICE_X0Y32          MUXF7 (Prop_muxf7_I0_O)      0.212     6.951 r  cu/led_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.962     7.913    cu/i/MUX/mux4/u1
    SLICE_X0Y33          LUT5 (Prop_lut5_I2_O)        0.327     8.240 r  cu/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.588    10.828    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.732    14.560 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.560    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/reg_valuesel_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.217ns  (logic 4.624ns (50.171%)  route 4.592ns (49.829%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.629     5.181    cu/CLK
    SLICE_X1Y31          FDRE                                         r  cu/reg_valuesel_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  cu/reg_valuesel_out_reg[3]/Q
                         net (fo=4, routed)           0.978     6.615    cu/cu_valuesel[3]
    SLICE_X0Y32          LUT6 (Prop_lut6_I2_O)        0.124     6.739 r  cu/led_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     6.739    cu/i/MUX/u2
    SLICE_X0Y32          MUXF7 (Prop_muxf7_I0_O)      0.212     6.951 r  cu/led_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.962     7.913    cu/i/MUX/mux4/u1
    SLICE_X0Y33          LUT5 (Prop_lut5_I1_O)        0.299     8.212 r  cu/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.652    10.864    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.533    14.397 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.397    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/reg_valuesel_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.838ns  (logic 4.634ns (52.432%)  route 4.204ns (47.568%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.629     5.181    cu/CLK
    SLICE_X1Y31          FDRE                                         r  cu/reg_valuesel_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  cu/reg_valuesel_out_reg[3]/Q
                         net (fo=4, routed)           0.978     6.615    cu/cu_valuesel[3]
    SLICE_X0Y32          LUT6 (Prop_lut6_I2_O)        0.124     6.739 r  cu/led_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     6.739    cu/i/MUX/u2
    SLICE_X0Y32          MUXF7 (Prop_muxf7_I0_O)      0.212     6.951 r  cu/led_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.969     7.920    cu/i/MUX/mux4/u1
    SLICE_X0Y33          LUT5 (Prop_lut5_I1_O)        0.299     8.219 r  cu/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.257    10.476    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.543    14.019 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.019    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/reg_valuesel_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.495ns  (logic 4.847ns (57.062%)  route 3.647ns (42.938%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.629     5.181    cu/CLK
    SLICE_X1Y31          FDRE                                         r  cu/reg_valuesel_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  cu/reg_valuesel_out_reg[3]/Q
                         net (fo=4, routed)           0.978     6.615    cu/cu_valuesel[3]
    SLICE_X0Y32          LUT6 (Prop_lut6_I2_O)        0.124     6.739 r  cu/led_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     6.739    cu/i/MUX/u2
    SLICE_X0Y32          MUXF7 (Prop_muxf7_I0_O)      0.212     6.951 r  cu/led_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.969     7.920    cu/i/MUX/mux4/u1
    SLICE_X0Y33          LUT5 (Prop_lut5_I2_O)        0.327     8.247 r  cu/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.700     9.947    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.728    13.676 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.676    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cu/reg_valuesel_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.993ns  (logic 1.478ns (74.187%)  route 0.514ns (25.813%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.590     1.503    cu/CLK
    SLICE_X1Y31          FDRE                                         r  cu/reg_valuesel_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  cu/reg_valuesel_out_reg[0]/Q
                         net (fo=4, routed)           0.166     1.811    cu/cu_valuesel[0]
    SLICE_X0Y33          LUT5 (Prop_lut5_I1_O)        0.048     1.859 r  cu/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.348     2.207    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.289     3.496 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.496    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/reg_valuesel_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.165ns  (logic 1.430ns (66.047%)  route 0.735ns (33.953%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.590     1.503    cu/CLK
    SLICE_X1Y31          FDRE                                         r  cu/reg_valuesel_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  cu/reg_valuesel_out_reg[0]/Q
                         net (fo=4, routed)           0.166     1.811    cu/cu_valuesel[0]
    SLICE_X0Y33          LUT5 (Prop_lut5_I0_O)        0.045     1.856 r  cu/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.569     2.424    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.244     3.668 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.668    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/reg_valuesel_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.346ns  (logic 1.420ns (60.538%)  route 0.926ns (39.462%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.590     1.503    cu/CLK
    SLICE_X1Y31          FDRE                                         r  cu/reg_valuesel_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141     1.644 f  cu/reg_valuesel_out_reg[0]/Q
                         net (fo=4, routed)           0.167     1.812    cu/cu_valuesel[0]
    SLICE_X0Y33          LUT5 (Prop_lut5_I0_O)        0.045     1.857 r  cu/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.758     2.615    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.234     3.849 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.849    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/reg_valuesel_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.351ns  (logic 1.482ns (63.032%)  route 0.869ns (36.968%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.590     1.503    cu/CLK
    SLICE_X1Y31          FDRE                                         r  cu/reg_valuesel_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141     1.644 f  cu/reg_valuesel_out_reg[0]/Q
                         net (fo=4, routed)           0.167     1.812    cu/cu_valuesel[0]
    SLICE_X0Y33          LUT5 (Prop_lut5_I3_O)        0.049     1.861 r  cu/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.702     2.563    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.292     3.855 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.855    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 load_first_part
                            (input port)
  Destination:            cu/reg_valuesel_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.084ns  (logic 1.602ns (31.517%)  route 3.482ns (68.483%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  load_first_part (IN)
                         net (fo=0)                   0.000     0.000    load_first_part
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  load_first_part_IBUF_inst/O
                         net (fo=10, routed)          2.469     3.947    cu/E[0]
    SLICE_X0Y31          LUT4 (Prop_lut4_I0_O)        0.124     4.071 r  cu//i_/O
                         net (fo=6, routed)           1.013     5.084    cu/reg_valuesel_out
    SLICE_X1Y33          FDRE                                         r  cu/reg_valuesel_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.515     4.887    cu/CLK
    SLICE_X1Y33          FDRE                                         r  cu/reg_valuesel_out_reg[4]/C

Slack:                    inf
  Source:                 load_first_part
                            (input port)
  Destination:            cu/reg_valuesel_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.895ns  (logic 1.602ns (32.735%)  route 3.293ns (67.265%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  load_first_part (IN)
                         net (fo=0)                   0.000     0.000    load_first_part
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  load_first_part_IBUF_inst/O
                         net (fo=10, routed)          2.469     3.947    cu/E[0]
    SLICE_X0Y31          LUT4 (Prop_lut4_I0_O)        0.124     4.071 r  cu//i_/O
                         net (fo=6, routed)           0.824     4.895    cu/reg_valuesel_out
    SLICE_X0Y33          FDRE                                         r  cu/reg_valuesel_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.515     4.887    cu/CLK
    SLICE_X0Y33          FDRE                                         r  cu/reg_valuesel_out_reg[1]/C

Slack:                    inf
  Source:                 load_first_part
                            (input port)
  Destination:            cu/reg_valuesel_out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.895ns  (logic 1.602ns (32.735%)  route 3.293ns (67.265%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  load_first_part (IN)
                         net (fo=0)                   0.000     0.000    load_first_part
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  load_first_part_IBUF_inst/O
                         net (fo=10, routed)          2.469     3.947    cu/E[0]
    SLICE_X0Y31          LUT4 (Prop_lut4_I0_O)        0.124     4.071 r  cu//i_/O
                         net (fo=6, routed)           0.824     4.895    cu/reg_valuesel_out
    SLICE_X0Y33          FDRE                                         r  cu/reg_valuesel_out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.515     4.887    cu/CLK
    SLICE_X0Y33          FDRE                                         r  cu/reg_valuesel_out_reg[5]/C

Slack:                    inf
  Source:                 valuesel_in[1]
                            (input port)
  Destination:            cu/reg_valuesel_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.874ns  (logic 0.944ns (19.370%)  route 3.930ns (80.630%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  valuesel_in[1] (IN)
                         net (fo=0)                   0.000     0.000    valuesel_in[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.944     0.944 r  valuesel_in_IBUF[1]_inst/O
                         net (fo=1, routed)           3.930     4.874    cu/D[1]
    SLICE_X0Y33          FDRE                                         r  cu/reg_valuesel_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.515     4.887    cu/CLK
    SLICE_X0Y33          FDRE                                         r  cu/reg_valuesel_out_reg[1]/C

Slack:                    inf
  Source:                 valuesel_in[4]
                            (input port)
  Destination:            cu/reg_valuesel_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.802ns  (logic 1.467ns (30.560%)  route 3.334ns (69.440%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  valuesel_in[4] (IN)
                         net (fo=0)                   0.000     0.000    valuesel_in[4]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  valuesel_in_IBUF[4]_inst/O
                         net (fo=1, routed)           3.334     4.802    cu/D[4]
    SLICE_X1Y33          FDRE                                         r  cu/reg_valuesel_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.515     4.887    cu/CLK
    SLICE_X1Y33          FDRE                                         r  cu/reg_valuesel_out_reg[4]/C

Slack:                    inf
  Source:                 load_first_part
                            (input port)
  Destination:            cu/reg_valuesel_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.744ns  (logic 1.602ns (33.778%)  route 3.141ns (66.222%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  load_first_part (IN)
                         net (fo=0)                   0.000     0.000    load_first_part
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  load_first_part_IBUF_inst/O
                         net (fo=10, routed)          2.469     3.947    cu/E[0]
    SLICE_X0Y31          LUT4 (Prop_lut4_I0_O)        0.124     4.071 r  cu//i_/O
                         net (fo=6, routed)           0.673     4.744    cu/reg_valuesel_out
    SLICE_X1Y31          FDRE                                         r  cu/reg_valuesel_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.512     4.884    cu/CLK
    SLICE_X1Y31          FDRE                                         r  cu/reg_valuesel_out_reg[0]/C

Slack:                    inf
  Source:                 load_first_part
                            (input port)
  Destination:            cu/reg_valuesel_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.744ns  (logic 1.602ns (33.778%)  route 3.141ns (66.222%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  load_first_part (IN)
                         net (fo=0)                   0.000     0.000    load_first_part
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  load_first_part_IBUF_inst/O
                         net (fo=10, routed)          2.469     3.947    cu/E[0]
    SLICE_X0Y31          LUT4 (Prop_lut4_I0_O)        0.124     4.071 r  cu//i_/O
                         net (fo=6, routed)           0.673     4.744    cu/reg_valuesel_out
    SLICE_X1Y31          FDRE                                         r  cu/reg_valuesel_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.512     4.884    cu/CLK
    SLICE_X1Y31          FDRE                                         r  cu/reg_valuesel_out_reg[2]/C

Slack:                    inf
  Source:                 load_first_part
                            (input port)
  Destination:            cu/reg_valuesel_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.744ns  (logic 1.602ns (33.778%)  route 3.141ns (66.222%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  load_first_part (IN)
                         net (fo=0)                   0.000     0.000    load_first_part
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  load_first_part_IBUF_inst/O
                         net (fo=10, routed)          2.469     3.947    cu/E[0]
    SLICE_X0Y31          LUT4 (Prop_lut4_I0_O)        0.124     4.071 r  cu//i_/O
                         net (fo=6, routed)           0.673     4.744    cu/reg_valuesel_out
    SLICE_X1Y31          FDRE                                         r  cu/reg_valuesel_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.512     4.884    cu/CLK
    SLICE_X1Y31          FDRE                                         r  cu/reg_valuesel_out_reg[3]/C

Slack:                    inf
  Source:                 valuesel_in[0]
                            (input port)
  Destination:            cu/reg_valuesel_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.703ns  (logic 0.952ns (20.243%)  route 3.751ns (79.757%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  valuesel_in[0] (IN)
                         net (fo=0)                   0.000     0.000    valuesel_in[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.952     0.952 r  valuesel_in_IBUF[0]_inst/O
                         net (fo=1, routed)           3.751     4.703    cu/D[0]
    SLICE_X1Y31          FDRE                                         r  cu/reg_valuesel_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.512     4.884    cu/CLK
    SLICE_X1Y31          FDRE                                         r  cu/reg_valuesel_out_reg[0]/C

Slack:                    inf
  Source:                 load_first_part
                            (input port)
  Destination:            cu/reg_value_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.096ns  (logic 1.602ns (39.118%)  route 2.494ns (60.882%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  load_first_part (IN)
                         net (fo=0)                   0.000     0.000    load_first_part
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  load_first_part_IBUF_inst/O
                         net (fo=10, routed)          2.027     3.505    cu/E[0]
    SLICE_X1Y31          LUT2 (Prop_lut2_I1_O)        0.124     3.629 r  cu/reg_value[15]_i_1/O
                         net (fo=8, routed)           0.467     4.096    cu/reg_value[15]_i_1_n_0
    SLICE_X1Y32          FDRE                                         r  cu/reg_value_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.514     4.886    cu/CLK
    SLICE_X1Y32          FDRE                                         r  cu/reg_value_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cu/reg_value_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.622ns  (logic 0.245ns (39.342%)  route 0.377ns (60.658%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_IBUF_inst/O
                         net (fo=17, routed)          0.377     0.622    cu/SR[0]
    SLICE_X0Y31          FDRE                                         r  cu/reg_value_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.859     2.017    cu/CLK
    SLICE_X0Y31          FDRE                                         r  cu/reg_value_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cu/reg_value_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.622ns  (logic 0.245ns (39.342%)  route 0.377ns (60.658%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_IBUF_inst/O
                         net (fo=17, routed)          0.377     0.622    cu/SR[0]
    SLICE_X0Y31          FDRE                                         r  cu/reg_value_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.859     2.017    cu/CLK
    SLICE_X0Y31          FDRE                                         r  cu/reg_value_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cu/reg_value_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.622ns  (logic 0.245ns (39.342%)  route 0.377ns (60.658%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_IBUF_inst/O
                         net (fo=17, routed)          0.377     0.622    cu/SR[0]
    SLICE_X0Y31          FDRE                                         r  cu/reg_value_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.859     2.017    cu/CLK
    SLICE_X0Y31          FDRE                                         r  cu/reg_value_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cu/reg_value_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.622ns  (logic 0.245ns (39.342%)  route 0.377ns (60.658%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_IBUF_inst/O
                         net (fo=17, routed)          0.377     0.622    cu/SR[0]
    SLICE_X0Y31          FDRE                                         r  cu/reg_value_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.859     2.017    cu/CLK
    SLICE_X0Y31          FDRE                                         r  cu/reg_value_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cu/reg_value_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.622ns  (logic 0.245ns (39.342%)  route 0.377ns (60.658%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_IBUF_inst/O
                         net (fo=17, routed)          0.377     0.622    cu/SR[0]
    SLICE_X0Y31          FDRE                                         r  cu/reg_value_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.859     2.017    cu/CLK
    SLICE_X0Y31          FDRE                                         r  cu/reg_value_reg[7]/C

Slack:                    inf
  Source:                 value8_in[2]
                            (input port)
  Destination:            cu/reg_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.631ns  (logic 0.238ns (37.689%)  route 0.393ns (62.311%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  value8_in[2] (IN)
                         net (fo=0)                   0.000     0.000    value8_in[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  value8_in_IBUF[2]_inst/O
                         net (fo=2, routed)           0.393     0.631    cu/reg_value_reg[7]_0[2]
    SLICE_X0Y32          FDRE                                         r  cu/reg_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.860     2.018    cu/CLK
    SLICE_X0Y32          FDRE                                         r  cu/reg_value_reg[2]/C

Slack:                    inf
  Source:                 value8_in[5]
                            (input port)
  Destination:            cu/reg_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.657ns  (logic 0.259ns (39.404%)  route 0.398ns (60.596%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  value8_in[5] (IN)
                         net (fo=0)                   0.000     0.000    value8_in[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  value8_in_IBUF[5]_inst/O
                         net (fo=2, routed)           0.398     0.657    cu/reg_value_reg[7]_0[5]
    SLICE_X0Y32          FDRE                                         r  cu/reg_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.860     2.018    cu/CLK
    SLICE_X0Y32          FDRE                                         r  cu/reg_value_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cu/reg_value_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.678ns  (logic 0.245ns (36.066%)  route 0.434ns (63.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_IBUF_inst/O
                         net (fo=17, routed)          0.434     0.678    cu/SR[0]
    SLICE_X1Y32          FDRE                                         r  cu/reg_value_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.860     2.018    cu/CLK
    SLICE_X1Y32          FDRE                                         r  cu/reg_value_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cu/reg_value_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.678ns  (logic 0.245ns (36.066%)  route 0.434ns (63.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_IBUF_inst/O
                         net (fo=17, routed)          0.434     0.678    cu/SR[0]
    SLICE_X1Y32          FDRE                                         r  cu/reg_value_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.860     2.018    cu/CLK
    SLICE_X1Y32          FDRE                                         r  cu/reg_value_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cu/reg_value_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.678ns  (logic 0.245ns (36.066%)  route 0.434ns (63.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_IBUF_inst/O
                         net (fo=17, routed)          0.434     0.678    cu/SR[0]
    SLICE_X1Y32          FDRE                                         r  cu/reg_value_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.860     2.018    cu/CLK
    SLICE_X1Y32          FDRE                                         r  cu/reg_value_reg[12]/C





