{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1452151048947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1452151048948 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 07 15:17:28 2016 " "Processing started: Thu Jan 07 15:17:28 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1452151048948 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1452151048948 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1452151048948 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1452151049369 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "VGA.v(289) " "Verilog HDL information at VGA.v(289): always construct contains both blocking and non-blocking assignments" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 289 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1452151049421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 5 5 " "Found 5 design units, including 5 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 Keyboard " "Found entity 1: Keyboard" {  } { { "Keyboard.v" "" { Text "C:/HDL/Board/VGA/Keyboard.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452151049423 ""} { "Info" "ISGN_ENTITY_NAME" "2 LCD " "Found entity 2: LCD" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452151049423 ""} { "Info" "ISGN_ENTITY_NAME" "3 VGA " "Found entity 3: VGA" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452151049423 ""} { "Info" "ISGN_ENTITY_NAME" "4 PLL " "Found entity 4: PLL" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452151049423 ""} { "Info" "ISGN_ENTITY_NAME" "5 SegOUT " "Found entity 5: SegOUT" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 394 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452151049423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452151049423 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "right_B VGA.v(97) " "Verilog HDL Implicit Net warning at VGA.v(97): created implicit net for \"right_B\"" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452151049424 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "left_B VGA.v(98) " "Verilog HDL Implicit Net warning at VGA.v(98): created implicit net for \"left_B\"" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452151049424 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "right_A VGA.v(99) " "Verilog HDL Implicit Net warning at VGA.v(99): created implicit net for \"right_A\"" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452151049424 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "left_A VGA.v(100) " "Verilog HDL Implicit Net warning at VGA.v(100): created implicit net for \"left_A\"" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452151049424 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1452151049520 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA.v(160) " "Verilog HDL assignment warning at VGA.v(160): truncated value with size 32 to match size of target (11)" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1452151049526 "|VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA.v(185) " "Verilog HDL assignment warning at VGA.v(185): truncated value with size 32 to match size of target (11)" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1452151049527 "|VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA.v(259) " "Verilog HDL assignment warning at VGA.v(259): truncated value with size 32 to match size of target (7)" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1452151049533 "|VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA.v(274) " "Verilog HDL assignment warning at VGA.v(274): truncated value with size 32 to match size of target (7)" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1452151049535 "|VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDG VGA.v(33) " "Output port \"oLEDG\" at VGA.v(33) has no driver" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1452151049559 "|VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR VGA.v(34) " "Output port \"oLEDR\" at VGA.v(34) has no driver" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1452151049559 "|VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "change VGA.v(55) " "Output port \"change\" at VGA.v(55) has no driver" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1452151049559 "|VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:pll0 " "Elaborating entity \"PLL\" for hierarchy \"PLL:pll0\"" {  } { { "VGA.v" "pll0" { Text "C:/HDL/Board/VGA/VGA.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452151049652 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 VGA.v(382) " "Verilog HDL assignment warning at VGA.v(382): truncated value with size 32 to match size of target (31)" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1452151049653 "|VGA|PLL:pll0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:pll " "Elaborating entity \"PLL\" for hierarchy \"PLL:pll\"" {  } { { "VGA.v" "pll" { Text "C:/HDL/Board/VGA/VGA.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452151049662 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 VGA.v(382) " "Verilog HDL assignment warning at VGA.v(382): truncated value with size 32 to match size of target (31)" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1452151049663 "|VGA|PLL:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD LCD:lcdout " "Elaborating entity \"LCD\" for hierarchy \"LCD:lcdout\"" {  } { { "VGA.v" "lcdout" { Text "C:/HDL/Board/VGA/VGA.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452151049683 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD.v(25) " "Verilog HDL assignment warning at LCD.v(25): truncated value with size 32 to match size of target (6)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1452151049705 "|VGA|LCD:lcdout"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 LCD.v(29) " "Verilog HDL assignment warning at LCD.v(29): truncated value with size 32 to match size of target (31)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1452151049705 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\]\[0\] LCD.v(111) " "Inferred latch for \"data\[0\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049716 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\]\[1\] LCD.v(111) " "Inferred latch for \"data\[0\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049716 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\]\[2\] LCD.v(111) " "Inferred latch for \"data\[0\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049716 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\]\[3\] LCD.v(111) " "Inferred latch for \"data\[0\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049717 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\]\[4\] LCD.v(111) " "Inferred latch for \"data\[0\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049717 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\]\[5\] LCD.v(111) " "Inferred latch for \"data\[0\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049717 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\]\[6\] LCD.v(111) " "Inferred latch for \"data\[0\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049717 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\]\[7\] LCD.v(111) " "Inferred latch for \"data\[0\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049717 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\]\[0\] LCD.v(111) " "Inferred latch for \"data\[1\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049717 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\]\[1\] LCD.v(111) " "Inferred latch for \"data\[1\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049717 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\]\[2\] LCD.v(111) " "Inferred latch for \"data\[1\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049717 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\]\[3\] LCD.v(111) " "Inferred latch for \"data\[1\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049717 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\]\[4\] LCD.v(111) " "Inferred latch for \"data\[1\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049717 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\]\[5\] LCD.v(111) " "Inferred latch for \"data\[1\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049718 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\]\[6\] LCD.v(111) " "Inferred latch for \"data\[1\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049718 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\]\[7\] LCD.v(111) " "Inferred latch for \"data\[1\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049718 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[0\] LCD.v(111) " "Inferred latch for \"data\[2\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049718 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[1\] LCD.v(111) " "Inferred latch for \"data\[2\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049718 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[2\] LCD.v(111) " "Inferred latch for \"data\[2\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049718 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[3\] LCD.v(111) " "Inferred latch for \"data\[2\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049718 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[4\] LCD.v(111) " "Inferred latch for \"data\[2\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049718 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[5\] LCD.v(111) " "Inferred latch for \"data\[2\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049718 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[6\] LCD.v(111) " "Inferred latch for \"data\[2\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049718 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[7\] LCD.v(111) " "Inferred latch for \"data\[2\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049718 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\]\[0\] LCD.v(111) " "Inferred latch for \"data\[3\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049719 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\]\[1\] LCD.v(111) " "Inferred latch for \"data\[3\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049719 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\]\[2\] LCD.v(111) " "Inferred latch for \"data\[3\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049719 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\]\[3\] LCD.v(111) " "Inferred latch for \"data\[3\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049719 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\]\[4\] LCD.v(111) " "Inferred latch for \"data\[3\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049719 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\]\[5\] LCD.v(111) " "Inferred latch for \"data\[3\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049719 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\]\[6\] LCD.v(111) " "Inferred latch for \"data\[3\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049719 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\]\[7\] LCD.v(111) " "Inferred latch for \"data\[3\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049719 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\]\[0\] LCD.v(111) " "Inferred latch for \"data\[4\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049719 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\]\[1\] LCD.v(111) " "Inferred latch for \"data\[4\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049719 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\]\[2\] LCD.v(111) " "Inferred latch for \"data\[4\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049719 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\]\[3\] LCD.v(111) " "Inferred latch for \"data\[4\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049719 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\]\[4\] LCD.v(111) " "Inferred latch for \"data\[4\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049720 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\]\[5\] LCD.v(111) " "Inferred latch for \"data\[4\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049720 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\]\[6\] LCD.v(111) " "Inferred latch for \"data\[4\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049720 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\]\[7\] LCD.v(111) " "Inferred latch for \"data\[4\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049720 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\]\[0\] LCD.v(111) " "Inferred latch for \"data\[5\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049720 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\]\[1\] LCD.v(111) " "Inferred latch for \"data\[5\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049720 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\]\[2\] LCD.v(111) " "Inferred latch for \"data\[5\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049720 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\]\[3\] LCD.v(111) " "Inferred latch for \"data\[5\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049720 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\]\[4\] LCD.v(111) " "Inferred latch for \"data\[5\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049720 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\]\[5\] LCD.v(111) " "Inferred latch for \"data\[5\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049720 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\]\[6\] LCD.v(111) " "Inferred latch for \"data\[5\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049720 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\]\[7\] LCD.v(111) " "Inferred latch for \"data\[5\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049721 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\]\[0\] LCD.v(111) " "Inferred latch for \"data\[6\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049721 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\]\[1\] LCD.v(111) " "Inferred latch for \"data\[6\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049721 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\]\[2\] LCD.v(111) " "Inferred latch for \"data\[6\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049721 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\]\[3\] LCD.v(111) " "Inferred latch for \"data\[6\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049721 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\]\[4\] LCD.v(111) " "Inferred latch for \"data\[6\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049721 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\]\[5\] LCD.v(111) " "Inferred latch for \"data\[6\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049721 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\]\[6\] LCD.v(111) " "Inferred latch for \"data\[6\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049721 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\]\[7\] LCD.v(111) " "Inferred latch for \"data\[6\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049721 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\]\[0\] LCD.v(111) " "Inferred latch for \"data\[7\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049721 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\]\[1\] LCD.v(111) " "Inferred latch for \"data\[7\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049721 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\]\[2\] LCD.v(111) " "Inferred latch for \"data\[7\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049722 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\]\[3\] LCD.v(111) " "Inferred latch for \"data\[7\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049722 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\]\[4\] LCD.v(111) " "Inferred latch for \"data\[7\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049722 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\]\[5\] LCD.v(111) " "Inferred latch for \"data\[7\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049722 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\]\[6\] LCD.v(111) " "Inferred latch for \"data\[7\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049722 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\]\[7\] LCD.v(111) " "Inferred latch for \"data\[7\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049722 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\]\[0\] LCD.v(111) " "Inferred latch for \"data\[8\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049722 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\]\[1\] LCD.v(111) " "Inferred latch for \"data\[8\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049722 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\]\[2\] LCD.v(111) " "Inferred latch for \"data\[8\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049722 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\]\[3\] LCD.v(111) " "Inferred latch for \"data\[8\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049722 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\]\[4\] LCD.v(111) " "Inferred latch for \"data\[8\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049722 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\]\[5\] LCD.v(111) " "Inferred latch for \"data\[8\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049723 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\]\[6\] LCD.v(111) " "Inferred latch for \"data\[8\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049723 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\]\[7\] LCD.v(111) " "Inferred latch for \"data\[8\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049723 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\]\[0\] LCD.v(111) " "Inferred latch for \"data\[9\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049723 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\]\[1\] LCD.v(111) " "Inferred latch for \"data\[9\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049723 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\]\[2\] LCD.v(111) " "Inferred latch for \"data\[9\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049723 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\]\[3\] LCD.v(111) " "Inferred latch for \"data\[9\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049723 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\]\[4\] LCD.v(111) " "Inferred latch for \"data\[9\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049723 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\]\[5\] LCD.v(111) " "Inferred latch for \"data\[9\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049723 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\]\[6\] LCD.v(111) " "Inferred latch for \"data\[9\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049723 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\]\[7\] LCD.v(111) " "Inferred latch for \"data\[9\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049723 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\]\[0\] LCD.v(111) " "Inferred latch for \"data\[10\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049724 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\]\[1\] LCD.v(111) " "Inferred latch for \"data\[10\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049724 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\]\[2\] LCD.v(111) " "Inferred latch for \"data\[10\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049724 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\]\[3\] LCD.v(111) " "Inferred latch for \"data\[10\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049724 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\]\[4\] LCD.v(111) " "Inferred latch for \"data\[10\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049724 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\]\[5\] LCD.v(111) " "Inferred latch for \"data\[10\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049724 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\]\[6\] LCD.v(111) " "Inferred latch for \"data\[10\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049724 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\]\[7\] LCD.v(111) " "Inferred latch for \"data\[10\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049724 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\]\[0\] LCD.v(111) " "Inferred latch for \"data\[11\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049724 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\]\[1\] LCD.v(111) " "Inferred latch for \"data\[11\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049724 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\]\[2\] LCD.v(111) " "Inferred latch for \"data\[11\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049724 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\]\[3\] LCD.v(111) " "Inferred latch for \"data\[11\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049725 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\]\[4\] LCD.v(111) " "Inferred latch for \"data\[11\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049725 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\]\[5\] LCD.v(111) " "Inferred latch for \"data\[11\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049725 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\]\[6\] LCD.v(111) " "Inferred latch for \"data\[11\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049725 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\]\[7\] LCD.v(111) " "Inferred latch for \"data\[11\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049725 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\]\[0\] LCD.v(111) " "Inferred latch for \"data\[12\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049725 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\]\[1\] LCD.v(111) " "Inferred latch for \"data\[12\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049725 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\]\[2\] LCD.v(111) " "Inferred latch for \"data\[12\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049725 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\]\[3\] LCD.v(111) " "Inferred latch for \"data\[12\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049725 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\]\[4\] LCD.v(111) " "Inferred latch for \"data\[12\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049725 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\]\[5\] LCD.v(111) " "Inferred latch for \"data\[12\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049725 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\]\[6\] LCD.v(111) " "Inferred latch for \"data\[12\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049726 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\]\[7\] LCD.v(111) " "Inferred latch for \"data\[12\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049726 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\]\[0\] LCD.v(111) " "Inferred latch for \"data\[13\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049726 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\]\[1\] LCD.v(111) " "Inferred latch for \"data\[13\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049726 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\]\[2\] LCD.v(111) " "Inferred latch for \"data\[13\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049726 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\]\[3\] LCD.v(111) " "Inferred latch for \"data\[13\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049726 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\]\[4\] LCD.v(111) " "Inferred latch for \"data\[13\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049726 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\]\[5\] LCD.v(111) " "Inferred latch for \"data\[13\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049726 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\]\[6\] LCD.v(111) " "Inferred latch for \"data\[13\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049726 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\]\[7\] LCD.v(111) " "Inferred latch for \"data\[13\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049726 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\]\[0\] LCD.v(111) " "Inferred latch for \"data\[14\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049726 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\]\[1\] LCD.v(111) " "Inferred latch for \"data\[14\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049727 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\]\[2\] LCD.v(111) " "Inferred latch for \"data\[14\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049727 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\]\[3\] LCD.v(111) " "Inferred latch for \"data\[14\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049727 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\]\[4\] LCD.v(111) " "Inferred latch for \"data\[14\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049727 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\]\[5\] LCD.v(111) " "Inferred latch for \"data\[14\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049727 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\]\[6\] LCD.v(111) " "Inferred latch for \"data\[14\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049727 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\]\[7\] LCD.v(111) " "Inferred latch for \"data\[14\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049727 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\]\[0\] LCD.v(111) " "Inferred latch for \"data\[15\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049727 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\]\[1\] LCD.v(111) " "Inferred latch for \"data\[15\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049727 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\]\[2\] LCD.v(111) " "Inferred latch for \"data\[15\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049727 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\]\[3\] LCD.v(111) " "Inferred latch for \"data\[15\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049727 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\]\[4\] LCD.v(111) " "Inferred latch for \"data\[15\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049728 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\]\[5\] LCD.v(111) " "Inferred latch for \"data\[15\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049728 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\]\[6\] LCD.v(111) " "Inferred latch for \"data\[15\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049728 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\]\[7\] LCD.v(111) " "Inferred latch for \"data\[15\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049728 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[16\]\[0\] LCD.v(111) " "Inferred latch for \"data\[16\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049728 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[16\]\[1\] LCD.v(111) " "Inferred latch for \"data\[16\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049728 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[16\]\[2\] LCD.v(111) " "Inferred latch for \"data\[16\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049728 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[16\]\[3\] LCD.v(111) " "Inferred latch for \"data\[16\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049728 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[16\]\[4\] LCD.v(111) " "Inferred latch for \"data\[16\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049728 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[16\]\[5\] LCD.v(111) " "Inferred latch for \"data\[16\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049728 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[16\]\[6\] LCD.v(111) " "Inferred latch for \"data\[16\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049728 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[16\]\[7\] LCD.v(111) " "Inferred latch for \"data\[16\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049728 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[17\]\[0\] LCD.v(111) " "Inferred latch for \"data\[17\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049729 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[17\]\[1\] LCD.v(111) " "Inferred latch for \"data\[17\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049729 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[17\]\[2\] LCD.v(111) " "Inferred latch for \"data\[17\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049729 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[17\]\[3\] LCD.v(111) " "Inferred latch for \"data\[17\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049729 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[17\]\[4\] LCD.v(111) " "Inferred latch for \"data\[17\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049729 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[17\]\[5\] LCD.v(111) " "Inferred latch for \"data\[17\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049729 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[17\]\[6\] LCD.v(111) " "Inferred latch for \"data\[17\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049729 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[17\]\[7\] LCD.v(111) " "Inferred latch for \"data\[17\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049729 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[18\]\[0\] LCD.v(111) " "Inferred latch for \"data\[18\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049729 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[18\]\[1\] LCD.v(111) " "Inferred latch for \"data\[18\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049729 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[18\]\[2\] LCD.v(111) " "Inferred latch for \"data\[18\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049730 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[18\]\[3\] LCD.v(111) " "Inferred latch for \"data\[18\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049730 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[18\]\[4\] LCD.v(111) " "Inferred latch for \"data\[18\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049730 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[18\]\[5\] LCD.v(111) " "Inferred latch for \"data\[18\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049730 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[18\]\[6\] LCD.v(111) " "Inferred latch for \"data\[18\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049730 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[18\]\[7\] LCD.v(111) " "Inferred latch for \"data\[18\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049730 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[19\]\[0\] LCD.v(111) " "Inferred latch for \"data\[19\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049730 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[19\]\[1\] LCD.v(111) " "Inferred latch for \"data\[19\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049730 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[19\]\[2\] LCD.v(111) " "Inferred latch for \"data\[19\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049730 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[19\]\[3\] LCD.v(111) " "Inferred latch for \"data\[19\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049730 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[19\]\[4\] LCD.v(111) " "Inferred latch for \"data\[19\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049730 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[19\]\[5\] LCD.v(111) " "Inferred latch for \"data\[19\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049731 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[19\]\[6\] LCD.v(111) " "Inferred latch for \"data\[19\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049731 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[19\]\[7\] LCD.v(111) " "Inferred latch for \"data\[19\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049731 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[20\]\[0\] LCD.v(111) " "Inferred latch for \"data\[20\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049731 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[20\]\[1\] LCD.v(111) " "Inferred latch for \"data\[20\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049731 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[20\]\[2\] LCD.v(111) " "Inferred latch for \"data\[20\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049731 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[20\]\[3\] LCD.v(111) " "Inferred latch for \"data\[20\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049731 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[20\]\[4\] LCD.v(111) " "Inferred latch for \"data\[20\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049731 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[20\]\[5\] LCD.v(111) " "Inferred latch for \"data\[20\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049731 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[20\]\[6\] LCD.v(111) " "Inferred latch for \"data\[20\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049731 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[20\]\[7\] LCD.v(111) " "Inferred latch for \"data\[20\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049732 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[21\]\[0\] LCD.v(111) " "Inferred latch for \"data\[21\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049732 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[21\]\[1\] LCD.v(111) " "Inferred latch for \"data\[21\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049732 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[21\]\[2\] LCD.v(111) " "Inferred latch for \"data\[21\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049732 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[21\]\[3\] LCD.v(111) " "Inferred latch for \"data\[21\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049732 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[21\]\[4\] LCD.v(111) " "Inferred latch for \"data\[21\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049732 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[21\]\[5\] LCD.v(111) " "Inferred latch for \"data\[21\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049732 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[21\]\[6\] LCD.v(111) " "Inferred latch for \"data\[21\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049732 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[21\]\[7\] LCD.v(111) " "Inferred latch for \"data\[21\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049732 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[22\]\[0\] LCD.v(111) " "Inferred latch for \"data\[22\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049732 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[22\]\[1\] LCD.v(111) " "Inferred latch for \"data\[22\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049732 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[22\]\[2\] LCD.v(111) " "Inferred latch for \"data\[22\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049733 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[22\]\[3\] LCD.v(111) " "Inferred latch for \"data\[22\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049733 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[22\]\[4\] LCD.v(111) " "Inferred latch for \"data\[22\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049733 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[22\]\[5\] LCD.v(111) " "Inferred latch for \"data\[22\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049733 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[22\]\[6\] LCD.v(111) " "Inferred latch for \"data\[22\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049733 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[22\]\[7\] LCD.v(111) " "Inferred latch for \"data\[22\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049733 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[23\]\[0\] LCD.v(111) " "Inferred latch for \"data\[23\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049733 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[23\]\[1\] LCD.v(111) " "Inferred latch for \"data\[23\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049733 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[23\]\[2\] LCD.v(111) " "Inferred latch for \"data\[23\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049733 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[23\]\[3\] LCD.v(111) " "Inferred latch for \"data\[23\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049733 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[23\]\[4\] LCD.v(111) " "Inferred latch for \"data\[23\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049733 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[23\]\[5\] LCD.v(111) " "Inferred latch for \"data\[23\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049734 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[23\]\[6\] LCD.v(111) " "Inferred latch for \"data\[23\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049734 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[23\]\[7\] LCD.v(111) " "Inferred latch for \"data\[23\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049734 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[24\]\[0\] LCD.v(111) " "Inferred latch for \"data\[24\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049734 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[24\]\[1\] LCD.v(111) " "Inferred latch for \"data\[24\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049734 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[24\]\[2\] LCD.v(111) " "Inferred latch for \"data\[24\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049734 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[24\]\[3\] LCD.v(111) " "Inferred latch for \"data\[24\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049734 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[24\]\[4\] LCD.v(111) " "Inferred latch for \"data\[24\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049734 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[24\]\[5\] LCD.v(111) " "Inferred latch for \"data\[24\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049734 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[24\]\[6\] LCD.v(111) " "Inferred latch for \"data\[24\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049734 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[24\]\[7\] LCD.v(111) " "Inferred latch for \"data\[24\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049735 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[25\]\[0\] LCD.v(111) " "Inferred latch for \"data\[25\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049735 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[25\]\[1\] LCD.v(111) " "Inferred latch for \"data\[25\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049735 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[25\]\[2\] LCD.v(111) " "Inferred latch for \"data\[25\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049735 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[25\]\[3\] LCD.v(111) " "Inferred latch for \"data\[25\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049735 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[25\]\[4\] LCD.v(111) " "Inferred latch for \"data\[25\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049735 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[25\]\[5\] LCD.v(111) " "Inferred latch for \"data\[25\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049735 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[25\]\[6\] LCD.v(111) " "Inferred latch for \"data\[25\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049735 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[25\]\[7\] LCD.v(111) " "Inferred latch for \"data\[25\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049735 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[26\]\[0\] LCD.v(111) " "Inferred latch for \"data\[26\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049735 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[26\]\[1\] LCD.v(111) " "Inferred latch for \"data\[26\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049735 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[26\]\[2\] LCD.v(111) " "Inferred latch for \"data\[26\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049736 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[26\]\[3\] LCD.v(111) " "Inferred latch for \"data\[26\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049736 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[26\]\[4\] LCD.v(111) " "Inferred latch for \"data\[26\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049736 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[26\]\[5\] LCD.v(111) " "Inferred latch for \"data\[26\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049736 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[26\]\[6\] LCD.v(111) " "Inferred latch for \"data\[26\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049736 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[26\]\[7\] LCD.v(111) " "Inferred latch for \"data\[26\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049736 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[27\]\[0\] LCD.v(111) " "Inferred latch for \"data\[27\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049736 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[27\]\[1\] LCD.v(111) " "Inferred latch for \"data\[27\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049736 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[27\]\[2\] LCD.v(111) " "Inferred latch for \"data\[27\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049736 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[27\]\[3\] LCD.v(111) " "Inferred latch for \"data\[27\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049736 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[27\]\[4\] LCD.v(111) " "Inferred latch for \"data\[27\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049736 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[27\]\[5\] LCD.v(111) " "Inferred latch for \"data\[27\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049737 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[27\]\[6\] LCD.v(111) " "Inferred latch for \"data\[27\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049737 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[27\]\[7\] LCD.v(111) " "Inferred latch for \"data\[27\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049737 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[28\]\[0\] LCD.v(111) " "Inferred latch for \"data\[28\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049737 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[28\]\[1\] LCD.v(111) " "Inferred latch for \"data\[28\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049737 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[28\]\[2\] LCD.v(111) " "Inferred latch for \"data\[28\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049737 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[28\]\[3\] LCD.v(111) " "Inferred latch for \"data\[28\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049737 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[28\]\[4\] LCD.v(111) " "Inferred latch for \"data\[28\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049737 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[28\]\[5\] LCD.v(111) " "Inferred latch for \"data\[28\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049737 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[28\]\[6\] LCD.v(111) " "Inferred latch for \"data\[28\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049737 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[28\]\[7\] LCD.v(111) " "Inferred latch for \"data\[28\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049737 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[29\]\[0\] LCD.v(111) " "Inferred latch for \"data\[29\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049738 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[29\]\[1\] LCD.v(111) " "Inferred latch for \"data\[29\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049738 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[29\]\[2\] LCD.v(111) " "Inferred latch for \"data\[29\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049738 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[29\]\[3\] LCD.v(111) " "Inferred latch for \"data\[29\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049738 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[29\]\[4\] LCD.v(111) " "Inferred latch for \"data\[29\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049738 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[29\]\[5\] LCD.v(111) " "Inferred latch for \"data\[29\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049738 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[29\]\[6\] LCD.v(111) " "Inferred latch for \"data\[29\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049738 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[29\]\[7\] LCD.v(111) " "Inferred latch for \"data\[29\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049738 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[30\]\[0\] LCD.v(111) " "Inferred latch for \"data\[30\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049738 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[30\]\[1\] LCD.v(111) " "Inferred latch for \"data\[30\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049738 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[30\]\[2\] LCD.v(111) " "Inferred latch for \"data\[30\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049739 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[30\]\[3\] LCD.v(111) " "Inferred latch for \"data\[30\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049739 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[30\]\[4\] LCD.v(111) " "Inferred latch for \"data\[30\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049739 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[30\]\[5\] LCD.v(111) " "Inferred latch for \"data\[30\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049739 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[30\]\[6\] LCD.v(111) " "Inferred latch for \"data\[30\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049739 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[30\]\[7\] LCD.v(111) " "Inferred latch for \"data\[30\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049739 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[31\]\[0\] LCD.v(111) " "Inferred latch for \"data\[31\]\[0\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049739 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[31\]\[1\] LCD.v(111) " "Inferred latch for \"data\[31\]\[1\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049739 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[31\]\[2\] LCD.v(111) " "Inferred latch for \"data\[31\]\[2\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049739 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[31\]\[3\] LCD.v(111) " "Inferred latch for \"data\[31\]\[3\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049739 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[31\]\[4\] LCD.v(111) " "Inferred latch for \"data\[31\]\[4\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049739 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[31\]\[5\] LCD.v(111) " "Inferred latch for \"data\[31\]\[5\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049740 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[31\]\[6\] LCD.v(111) " "Inferred latch for \"data\[31\]\[6\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049740 "|VGA|LCD:lcdout"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[31\]\[7\] LCD.v(111) " "Inferred latch for \"data\[31\]\[7\]\" at LCD.v(111)" {  } { { "LCD.v" "" { Text "C:/HDL/Board/VGA/LCD.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1452151049740 "|VGA|LCD:lcdout"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SegOUT SegOUT:SEG0 " "Elaborating entity \"SegOUT\" for hierarchy \"SegOUT:SEG0\"" {  } { { "VGA.v" "SEG0" { Text "C:/HDL/Board/VGA/VGA.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452151049771 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "Top " "Partition \"Top\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Quartus II" 0 -1 1452151049888 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "PLL:pll0 " "Partition \"PLL:pll0\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Quartus II" 0 -1 1452151049888 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Quartus II" 0 -1 1452151049888 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ZERO" "" "No design partitions will skip synthesis in the current incremental compilation" {  } {  } 0 12209 "No design partitions will skip synthesis in the current incremental compilation" 0 0 "Quartus II" 0 -1 1452151049888 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1452151050210 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS" "2 2 " "Using 2 processors to synthesize 2 partitions in parallel" {  } {  } 0 281037 "Using %1!d! processors to synthesize %2!d! partitions in parallel" 0 0 "Quartus II" 0 -1 1452151050222 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 0 1452151051450 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 0 1452151051450 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 07 15:17:31 2016 " "Processing started: Thu Jan 07 15:17:31 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 0 1452151051450 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 0 1452151051450 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=0 --helper_type=user_partition --partition=Top VGA -c VGA " "Command: quartus_map --parallel=1 --helper=0 --helper_type=user_partition --partition=Top VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 0 1452151051450 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 1 1452151051451 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 1 1452151051451 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 07 15:17:31 2016 " "Processing started: Thu Jan 07 15:17:31 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 1 1452151051451 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 1 1452151051451 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=1 --helper_type=user_partition --partition=PLL:pll0 VGA -c VGA " "Command: quartus_map --parallel=1 --helper=1 --helper_type=user_partition --partition=PLL:pll0 VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 1 1452151051451 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "PLL:pll0 " "Starting Logic Optimization and Technology Mapping for Partition PLL:pll0" {  } { { "VGA.v" "pll0" { Text "C:/HDL/Board/VGA/VGA.v" 85 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Quartus II" 0 1 1452151052445 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "PLL:pll0 " "Timing-Driven Synthesis is running on partition \"PLL:pll0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 1 1452151052642 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 1 1452151052826 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 1 1452151052826 ""} { "Info" "ICUT_CUT_TM_LCELLS" "88 " "Implemented 88 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 1 1452151052826 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 1 1452151052826 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "499 " "Peak virtual memory: 499 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 1 1452151052860 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 07 15:17:32 2016 " "Processing ended: Thu Jan 07 15:17:32 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 1 1452151052860 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 1 1452151052860 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 1 1452151052860 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 1 1452151052860 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "VGA.v" "Mod0" { Text "C:/HDL/Board/VGA/VGA.v" 137 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151054244 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "VGA.v" "Mod1" { Text "C:/HDL/Board/VGA/VGA.v" 138 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151054244 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "VGA.v" "Div0" { Text "C:/HDL/Board/VGA/VGA.v" 138 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151054244 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "VGA.v" "Mod2" { Text "C:/HDL/Board/VGA/VGA.v" 139 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151054244 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "VGA.v" "Mod3" { Text "C:/HDL/Board/VGA/VGA.v" 140 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151054244 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "VGA.v" "Div1" { Text "C:/HDL/Board/VGA/VGA.v" 140 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151054244 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "VGA.v" "Mult0" { Text "C:/HDL/Board/VGA/VGA.v" 224 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151054244 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 0 1452151054244 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 137 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151054302 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151054302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151054302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151054302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151054302 ""}  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 137 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1452151054302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l9m " "Found entity 1: lpm_divide_l9m" {  } { { "db/lpm_divide_l9m.tdf" "" { Text "C:/HDL/Board/VGA/db/lpm_divide_l9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1452151054366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1452151054366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/HDL/Board/VGA/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1452151054385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1452151054385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/HDL/Board/VGA/db/alt_u_div_84f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1452151054411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1452151054411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/HDL/Board/VGA/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1452151054503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1452151054503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/HDL/Board/VGA/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1452151054565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1452151054565 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 138 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151054579 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151054579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151054579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151054579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151054579 ""}  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 138 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1452151054579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_o9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_o9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_o9m " "Found entity 1: lpm_divide_o9m" {  } { { "db/lpm_divide_o9m.tdf" "" { Text "C:/HDL/Board/VGA/db/lpm_divide_o9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1452151054638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1452151054638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "C:/HDL/Board/VGA/db/sign_div_unsign_dkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1452151054651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1452151054651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e4f " "Found entity 1: alt_u_div_e4f" {  } { { "db/alt_u_div_e4f.tdf" "" { Text "C:/HDL/Board/VGA/db/alt_u_div_e4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1452151054667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1452151054667 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 138 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151054712 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151054712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151054712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151054712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151054712 ""}  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 138 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1452151054712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "C:/HDL/Board/VGA/db/lpm_divide_ihm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1452151054778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1452151054778 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 224 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151054870 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151054870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151054870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151054870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151054870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151054870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151054870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151054870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151054870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151054870 ""}  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 224 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1452151054870 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 224 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151054912 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 224 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151054941 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 224 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151054984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "C:/HDL/Board/VGA/db/add_sub_kgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1452151055051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1452151055051 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 224 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151055070 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 0 1452151055460 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_D\[0\] " "Inserted always-enabled tri-state buffer between \"LCD_D\[0\]\" and its non-tri-state driver." {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1452151055479 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_D\[1\] " "Inserted always-enabled tri-state buffer between \"LCD_D\[1\]\" and its non-tri-state driver." {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1452151055479 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_D\[2\] " "Inserted always-enabled tri-state buffer between \"LCD_D\[2\]\" and its non-tri-state driver." {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1452151055479 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_D\[3\] " "Inserted always-enabled tri-state buffer between \"LCD_D\[3\]\" and its non-tri-state driver." {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1452151055479 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_D\[4\] " "Inserted always-enabled tri-state buffer between \"LCD_D\[4\]\" and its non-tri-state driver." {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1452151055479 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_D\[5\] " "Inserted always-enabled tri-state buffer between \"LCD_D\[5\]\" and its non-tri-state driver." {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1452151055479 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_D\[6\] " "Inserted always-enabled tri-state buffer between \"LCD_D\[6\]\" and its non-tri-state driver." {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1452151055479 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_D\[7\] " "Inserted always-enabled tri-state buffer between \"LCD_D\[7\]\" and its non-tri-state driver." {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1452151055479 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 0 1452151055479 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_KBDAT " "Bidir \"PS2_KBDAT\" has no driver" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1452151055479 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_KBCLK " "Bidir \"PS2_KBCLK\" has no driver" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 43 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1452151055479 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_MSDAT " "Bidir \"PS2_MSDAT\" has no driver" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1452151055479 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_MSCLK " "Bidir \"PS2_MSCLK\" has no driver" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1452151055479 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 0 1452151055479 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 108 -1 0 } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 174 -1 0 } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 220 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 0 1452151055495 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 0 1452151055495 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_D\[0\]~synth " "Node \"LCD_D\[0\]~synth\"" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151056057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_D\[1\]~synth " "Node \"LCD_D\[1\]~synth\"" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151056057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_D\[2\]~synth " "Node \"LCD_D\[2\]~synth\"" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151056057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_D\[3\]~synth " "Node \"LCD_D\[3\]~synth\"" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151056057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_D\[4\]~synth " "Node \"LCD_D\[4\]~synth\"" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151056057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_D\[5\]~synth " "Node \"LCD_D\[5\]~synth\"" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151056057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_D\[6\]~synth " "Node \"LCD_D\[6\]~synth\"" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151056057 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_D\[7\]~synth " "Node \"LCD_D\[7\]~synth\"" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151056057 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 0 1452151056057 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX0_D\[0\] VCC " "Pin \"oHEX0_D\[0\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oHEX0_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX0_D\[1\] VCC " "Pin \"oHEX0_D\[1\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oHEX0_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX0_D\[2\] VCC " "Pin \"oHEX0_D\[2\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oHEX0_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX0_D\[3\] VCC " "Pin \"oHEX0_D\[3\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oHEX0_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX0_D\[4\] VCC " "Pin \"oHEX0_D\[4\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oHEX0_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX0_D\[5\] VCC " "Pin \"oHEX0_D\[5\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oHEX0_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX0_D\[6\] VCC " "Pin \"oHEX0_D\[6\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oHEX0_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX1_D\[0\] VCC " "Pin \"oHEX1_D\[0\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oHEX1_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX1_D\[1\] VCC " "Pin \"oHEX1_D\[1\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oHEX1_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX1_D\[2\] VCC " "Pin \"oHEX1_D\[2\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oHEX1_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX1_D\[3\] VCC " "Pin \"oHEX1_D\[3\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oHEX1_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX1_D\[4\] VCC " "Pin \"oHEX1_D\[4\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oHEX1_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX1_D\[5\] VCC " "Pin \"oHEX1_D\[5\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oHEX1_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX1_D\[6\] VCC " "Pin \"oHEX1_D\[6\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oHEX1_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX2_D\[0\] VCC " "Pin \"oHEX2_D\[0\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oHEX2_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX2_D\[1\] VCC " "Pin \"oHEX2_D\[1\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oHEX2_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX2_D\[2\] VCC " "Pin \"oHEX2_D\[2\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oHEX2_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX2_D\[3\] VCC " "Pin \"oHEX2_D\[3\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oHEX2_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX2_D\[4\] VCC " "Pin \"oHEX2_D\[4\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oHEX2_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX2_D\[5\] VCC " "Pin \"oHEX2_D\[5\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oHEX2_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX2_D\[6\] VCC " "Pin \"oHEX2_D\[6\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oHEX2_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX3_D\[0\] VCC " "Pin \"oHEX3_D\[0\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oHEX3_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX3_D\[1\] VCC " "Pin \"oHEX3_D\[1\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oHEX3_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX3_D\[2\] VCC " "Pin \"oHEX3_D\[2\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oHEX3_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX3_D\[3\] VCC " "Pin \"oHEX3_D\[3\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oHEX3_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX3_D\[4\] VCC " "Pin \"oHEX3_D\[4\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oHEX3_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX3_D\[5\] VCC " "Pin \"oHEX3_D\[5\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oHEX3_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX3_D\[6\] VCC " "Pin \"oHEX3_D\[6\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oHEX3_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[0\] GND " "Pin \"oLEDG\[0\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oLEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[1\] GND " "Pin \"oLEDG\[1\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oLEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[2\] GND " "Pin \"oLEDG\[2\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oLEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[3\] GND " "Pin \"oLEDG\[3\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oLEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[4\] GND " "Pin \"oLEDG\[4\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oLEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[5\] GND " "Pin \"oLEDG\[5\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oLEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[6\] GND " "Pin \"oLEDG\[6\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oLEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[7\] GND " "Pin \"oLEDG\[7\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oLEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[8\] GND " "Pin \"oLEDG\[8\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oLEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[0\] GND " "Pin \"oLEDR\[0\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oLEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[1\] GND " "Pin \"oLEDR\[1\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oLEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[2\] GND " "Pin \"oLEDR\[2\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oLEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[3\] GND " "Pin \"oLEDR\[3\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oLEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[4\] GND " "Pin \"oLEDR\[4\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oLEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[5\] GND " "Pin \"oLEDR\[5\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oLEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[6\] GND " "Pin \"oLEDR\[6\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oLEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[7\] GND " "Pin \"oLEDR\[7\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oLEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[8\] GND " "Pin \"oLEDR\[8\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oLEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[9\] GND " "Pin \"oLEDR\[9\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oLEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[10\] GND " "Pin \"oLEDR\[10\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oLEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[11\] GND " "Pin \"oLEDR\[11\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oLEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[12\] GND " "Pin \"oLEDR\[12\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oLEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[13\] GND " "Pin \"oLEDR\[13\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oLEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[14\] GND " "Pin \"oLEDR\[14\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oLEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[15\] GND " "Pin \"oLEDR\[15\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oLEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[16\] GND " "Pin \"oLEDR\[16\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oLEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[17\] GND " "Pin \"oLEDR\[17\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oLEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLCD_ON VCC " "Pin \"oLCD_ON\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oLCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLCD_BLON GND " "Pin \"oLCD_BLON\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oLCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLCD_RW GND " "Pin \"oLCD_RW\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oLCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_SYNC_N GND " "Pin \"oVGA_SYNC_N\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|oVGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[0\] GND " "Pin \"change\[0\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|change[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[1\] GND " "Pin \"change\[1\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|change[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[2\] GND " "Pin \"change\[2\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|change[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[3\] GND " "Pin \"change\[3\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|change[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[4\] GND " "Pin \"change\[4\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|change[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[5\] GND " "Pin \"change\[5\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|change[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[6\] GND " "Pin \"change\[6\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|change[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[7\] GND " "Pin \"change\[7\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|change[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[8\] GND " "Pin \"change\[8\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|change[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[9\] GND " "Pin \"change\[9\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|change[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[10\] GND " "Pin \"change\[10\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|change[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[11\] GND " "Pin \"change\[11\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|change[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[12\] GND " "Pin \"change\[12\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|change[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[13\] GND " "Pin \"change\[13\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|change[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[14\] GND " "Pin \"change\[14\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|change[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[15\] GND " "Pin \"change\[15\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|change[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[16\] GND " "Pin \"change\[16\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|change[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[17\] GND " "Pin \"change\[17\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|change[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[18\] GND " "Pin \"change\[18\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|change[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[19\] GND " "Pin \"change\[19\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|change[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[20\] GND " "Pin \"change\[20\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151056059 "|VGA|change[20]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 0 1452151056059 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151056282 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 0 1452151057749 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2005 " "Implemented 2005 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 0 1452151057763 ""} { "Info" "ICUT_CUT_TM_OPINS" "140 " "Implemented 140 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 0 1452151057763 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "12 " "Implemented 12 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 0 1452151057763 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1824 " "Implemented 1824 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 0 1452151057763 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Quartus II" 0 0 1452151057763 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 0 1452151057763 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 104 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 104 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "518 " "Peak virtual memory: 518 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 0 1452151057844 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 07 15:17:37 2016 " "Processing ended: Thu Jan 07 15:17:37 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 0 1452151057844 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 0 1452151057844 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 0 1452151057844 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 0 1452151057844 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS_SUCCESS" "" "Finished parallel synthesis of all partitions" {  } {  } 0 281038 "Finished parallel synthesis of all partitions" 0 0 "Quartus II" 0 -1 1452151058427 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/HDL/Board/VGA/output_files/VGA.map.smsg " "Generated suppressed messages file C:/HDL/Board/VGA/output_files/VGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1452151058504 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 120 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 120 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "524 " "Peak virtual memory: 524 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1452151058609 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 07 15:17:38 2016 " "Processing ended: Thu Jan 07 15:17:38 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1452151058609 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1452151058609 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1452151058609 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1452151058609 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1452151060241 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus II 64-Bit " "Running Quartus II 64-Bit Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1452151060242 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 07 15:17:40 2016 " "Processing started: Thu Jan 07 15:17:40 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1452151060242 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1452151060242 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off VGA -c VGA --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off VGA -c VGA --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1452151060242 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452151060640 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "PLL:pll0 " "Using synthesis netlist for partition \"PLL:pll0\"" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 85 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452151060714 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "2 " "Resolved and merged 2 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Quartus II" 0 -1 1452151060760 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1452151060799 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452151060799 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iCLK_28 " "No output dependent on input pin \"iCLK_28\"" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452151061007 "|VGA|iCLK_28"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iCLK_50_2 " "No output dependent on input pin \"iCLK_50_2\"" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452151061007 "|VGA|iCLK_50_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iCLK_50_3 " "No output dependent on input pin \"iCLK_50_3\"" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452151061007 "|VGA|iCLK_50_3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iCLK_50_4 " "No output dependent on input pin \"iCLK_50_4\"" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452151061007 "|VGA|iCLK_50_4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iEXT_CLOCK " "No output dependent on input pin \"iEXT_CLOCK\"" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452151061007 "|VGA|iEXT_CLOCK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1452151061007 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2081 " "Implemented 2081 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1452151061008 ""} { "Info" "ICUT_CUT_TM_OPINS" "140 " "Implemented 140 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1452151061008 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "12 " "Implemented 12 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1452151061008 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1901 " "Implemented 1901 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1452151061008 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1452151061008 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Partition Merge was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "535 " "Peak virtual memory: 535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1452151061168 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 07 15:17:41 2016 " "Processing ended: Thu Jan 07 15:17:41 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1452151061168 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1452151061168 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1452151061168 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1452151061168 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1452151062932 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1452151062933 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 07 15:17:42 2016 " "Processing started: Thu Jan 07 15:17:42 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1452151062933 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1452151062933 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VGA -c VGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1452151062933 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1452151063133 ""}
{ "Info" "0" "" "Project  = VGA" {  } {  } 0 0 "Project  = VGA" 0 0 "Fitter" 0 0 1452151063133 ""}
{ "Info" "0" "" "Revision = VGA" {  } {  } 0 0 "Revision = VGA" 0 0 "Fitter" 0 0 1452151063133 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1452151063251 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VGA EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"VGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1452151063288 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1452151063348 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1452151063348 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1452151063348 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1452151063540 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1452151064057 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1452151064057 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1452151064057 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1452151064057 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1452151064057 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1452151064057 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1452151064057 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1452151064057 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1452151064057 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1452151064057 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 4071 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1452151064062 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 4073 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1452151064062 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 4075 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1452151064062 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 4077 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1452151064062 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 4079 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1452151064062 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1452151064062 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1452151064065 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "39 180 " "No exact pin location assignment(s) for 39 pins of 180 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iCLK_28 " "Pin iCLK_28 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { iCLK_28 } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iCLK_28 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 193 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1452151065823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iCLK_50_2 " "Pin iCLK_50_2 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { iCLK_50_2 } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iCLK_50_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 195 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1452151065823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iCLK_50_3 " "Pin iCLK_50_3 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { iCLK_50_3 } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iCLK_50_3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 196 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1452151065823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iCLK_50_4 " "Pin iCLK_50_4 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { iCLK_50_4 } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iCLK_50_4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 197 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1452151065823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iEXT_CLOCK " "Pin iEXT_CLOCK not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { iEXT_CLOCK } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iEXT_CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 198 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1452151065823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oLEDG\[0\] " "Pin oLEDG\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { oLEDG[0] } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 33 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oLEDG[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 110 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1452151065823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oLEDG\[1\] " "Pin oLEDG\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { oLEDG[1] } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 33 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oLEDG[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 111 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1452151065823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oLEDG\[2\] " "Pin oLEDG\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { oLEDG[2] } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 33 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oLEDG[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 112 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1452151065823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oLEDG\[3\] " "Pin oLEDG\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { oLEDG[3] } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 33 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oLEDG[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 113 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1452151065823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oLEDG\[4\] " "Pin oLEDG\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { oLEDG[4] } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 33 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oLEDG[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 114 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1452151065823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oLEDG\[5\] " "Pin oLEDG\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { oLEDG[5] } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 33 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oLEDG[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1452151065823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oLEDG\[6\] " "Pin oLEDG\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { oLEDG[6] } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 33 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oLEDG[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 116 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1452151065823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oLEDG\[7\] " "Pin oLEDG\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { oLEDG[7] } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 33 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oLEDG[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 117 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1452151065823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oLEDG\[8\] " "Pin oLEDG\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { oLEDG[8] } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 33 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oLEDG[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 118 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1452151065823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "change\[0\] " "Pin change\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { change[0] } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { change[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 169 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1452151065823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "change\[1\] " "Pin change\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { change[1] } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { change[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 170 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1452151065823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "change\[2\] " "Pin change\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { change[2] } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { change[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 171 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1452151065823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "change\[3\] " "Pin change\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { change[3] } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { change[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 172 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1452151065823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "change\[4\] " "Pin change\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { change[4] } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { change[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 173 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1452151065823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "change\[5\] " "Pin change\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { change[5] } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { change[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 174 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1452151065823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "change\[6\] " "Pin change\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { change[6] } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { change[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 175 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1452151065823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "change\[7\] " "Pin change\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { change[7] } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { change[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 176 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1452151065823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "change\[8\] " "Pin change\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { change[8] } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { change[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 177 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1452151065823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "change\[9\] " "Pin change\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { change[9] } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { change[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 178 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1452151065823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "change\[10\] " "Pin change\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { change[10] } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { change[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 179 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1452151065823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "change\[11\] " "Pin change\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { change[11] } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { change[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 180 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1452151065823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "change\[12\] " "Pin change\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { change[12] } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { change[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 181 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1452151065823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "change\[13\] " "Pin change\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { change[13] } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { change[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 182 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1452151065823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "change\[14\] " "Pin change\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { change[14] } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { change[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 183 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1452151065823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "change\[15\] " "Pin change\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { change[15] } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { change[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 184 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1452151065823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "change\[16\] " "Pin change\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { change[16] } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { change[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 185 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1452151065823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "change\[17\] " "Pin change\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { change[17] } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { change[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 186 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1452151065823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "change\[18\] " "Pin change\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { change[18] } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { change[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 187 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1452151065823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "change\[19\] " "Pin change\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { change[19] } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { change[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 188 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1452151065823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "change\[20\] " "Pin change\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { change[20] } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { change[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 189 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1452151065823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ostate\[0\] " "Pin ostate\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ostate[0] } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 57 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ostate[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 190 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1452151065823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ostate\[1\] " "Pin ostate\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ostate[1] } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 57 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ostate[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 191 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1452151065823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PS2_MSDAT " "Pin PS2_MSDAT not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PS2_MSDAT } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 44 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_MSDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 206 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1452151065823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PS2_MSCLK " "Pin PS2_MSCLK not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PS2_MSCLK } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_MSCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 207 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1452151065823 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1452151065823 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "58 " "TimeQuest Timing Analyzer is analyzing 58 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1452151066458 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA.sdc " "Synopsys Design Constraints File file not found: 'VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1452151066460 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1452151066460 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1452151066475 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1452151066475 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1452151066476 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "iCLK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node iCLK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1452151066567 ""}  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iCLK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 4043 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1452151066567 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:pll0\|c0~reg0  " "Automatically promoted node PLL:pll0\|c0~reg0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1452151066567 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "oVGA_CLOCK~output " "Destination node oVGA_CLOCK~output" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oVGA_CLOCK~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 3979 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1452151066567 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1452151066567 ""}  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 379 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:pll0|c0~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 3792 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1452151066567 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_hs  " "Automatically promoted node vga_hs " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1452151066567 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_hs~0 " "Destination node vga_hs~0" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 108 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_hs~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 2350 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1452151066567 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "oVGA_HS~output " "Destination node oVGA_HS~output" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 48 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oVGA_HS~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 3980 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1452151066567 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1452151066567 ""}  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 108 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_hs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 690 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1452151066567 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1452151067267 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1452151067269 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1452151067270 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1452151067274 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1452151067279 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1452151067283 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1452151067283 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1452151067286 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1452151068046 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1452151068050 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1452151068050 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "39 unused 2.5V 5 32 2 " "Number of I/O pins in group: 39 (unused VREF, 2.5V VCCIO, 5 input, 32 output, 2 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1452151068084 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1452151068084 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1452151068084 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 19 37 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 19 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1452151068085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1452151068085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 72 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1452151068085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 32 39 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 32 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1452151068085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 34 31 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 34 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1452151068085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 9 49 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1452151068085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 21 51 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 21 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1452151068085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 29 42 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 29 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1452151068085 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1452151068085 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1452151068085 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1452151068266 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1452151072924 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1452151073788 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1452151073817 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1452151082163 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1452151082163 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1452151082945 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X69_Y24 X80_Y36 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X69_Y24 to location X80_Y36" {  } { { "loc" "" { Generic "C:/HDL/Board/VGA/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X69_Y24 to location X80_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X69_Y24 to location X80_Y36"} 69 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1452151087394 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1452151087394 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1452151090818 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1452151090819 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1452151090819 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.97 " "Total time spent on timing analysis during the Fitter is 1.97 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1452151090899 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1452151090983 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1452151091692 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1452151091759 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1452151092438 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1452151093210 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "12 " "Following 12 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_KBDAT a permanently disabled " "Pin PS2_KBDAT has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PS2_KBDAT } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 42 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_KBDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 204 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1452151094769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_KBCLK a permanently disabled " "Pin PS2_KBCLK has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PS2_KBCLK } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 43 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_KBCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 205 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1452151094769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_MSDAT a permanently disabled " "Pin PS2_MSDAT has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PS2_MSDAT } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 44 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_MSDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 206 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1452151094769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_MSCLK a permanently disabled " "Pin PS2_MSCLK has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PS2_MSCLK } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_MSCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 207 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1452151094769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[0\] a permanently enabled " "Pin LCD_D\[0\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LCD_D[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[0\]" } } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 137 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1452151094769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[1\] a permanently enabled " "Pin LCD_D\[1\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LCD_D[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[1\]" } } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 138 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1452151094769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[2\] a permanently enabled " "Pin LCD_D\[2\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LCD_D[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[2\]" } } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1452151094769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[3\] a permanently enabled " "Pin LCD_D\[3\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LCD_D[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[3\]" } } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 140 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1452151094769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[4\] a permanently enabled " "Pin LCD_D\[4\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LCD_D[4] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[4\]" } } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1452151094769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[5\] a permanently enabled " "Pin LCD_D\[5\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LCD_D[5] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[5\]" } } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 142 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1452151094769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[6\] a permanently enabled " "Pin LCD_D\[6\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LCD_D[6] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[6\]" } } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 143 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1452151094769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[7\] a permanently enabled " "Pin LCD_D\[7\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LCD_D[7] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[7\]" } } } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HDL/Board/VGA/" { { 0 { 0 ""} 0 144 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1452151094769 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1452151094769 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/HDL/Board/VGA/output_files/VGA.fit.smsg " "Generated suppressed messages file C:/HDL/Board/VGA/output_files/VGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1452151094956 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1281 " "Peak virtual memory: 1281 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1452151095643 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 07 15:18:15 2016 " "Processing ended: Thu Jan 07 15:18:15 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1452151095643 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1452151095643 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1452151095643 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1452151095643 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1452151097239 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1452151097239 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 07 15:18:17 2016 " "Processing started: Thu Jan 07 15:18:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1452151097239 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1452151097239 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VGA -c VGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1452151097239 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1452151101146 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1452151101272 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "522 " "Peak virtual memory: 522 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1452151102715 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 07 15:18:22 2016 " "Processing ended: Thu Jan 07 15:18:22 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1452151102715 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1452151102715 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1452151102715 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1452151102715 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1452151103346 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1452151104526 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1452151104528 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 07 15:18:24 2016 " "Processing started: Thu Jan 07 15:18:24 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1452151104528 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1452151104528 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGA -c VGA " "Command: quartus_sta VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1452151104528 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1452151104738 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1452151104951 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1452151104951 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1452151105017 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1452151105017 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "58 " "TimeQuest Timing Analyzer is analyzing 58 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1452151105423 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA.sdc " "Synopsys Design Constraints File file not found: 'VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1452151105533 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1452151105533 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name iCLK_50 iCLK_50 " "create_clock -period 1.000 -name iCLK_50 iCLK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1452151105537 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PLL:pll0\|c0~reg0 PLL:pll0\|c0~reg0 " "create_clock -period 1.000 -name PLL:pll0\|c0~reg0 PLL:pll0\|c0~reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1452151105537 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_hs vga_hs " "create_clock -period 1.000 -name vga_hs vga_hs" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1452151105537 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1452151105537 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1452151105954 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1452151105955 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1452151105956 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1452151105979 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1452151106105 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1452151106105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.696 " "Worst-case setup slack is -9.696" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452151106110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452151106110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.696           -1655.145 iCLK_50  " "   -9.696           -1655.145 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452151106110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.717            -229.620 PLL:pll0\|c0~reg0  " "   -7.717            -229.620 PLL:pll0\|c0~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452151106110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.123             -45.537 vga_hs  " "   -2.123             -45.537 vga_hs " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452151106110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1452151106110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.183 " "Worst-case hold slack is 0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452151106126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452151106126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 PLL:pll0\|c0~reg0  " "    0.183               0.000 PLL:pll0\|c0~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452151106126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 vga_hs  " "    0.386               0.000 vga_hs " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452151106126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 iCLK_50  " "    0.402               0.000 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452151106126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1452151106126 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1452151106130 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1452151106134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452151106138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452151106138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -410.345 iCLK_50  " "   -3.000            -410.345 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452151106138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -60.395 PLL:pll0\|c0~reg0  " "   -1.285             -60.395 PLL:pll0\|c0~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452151106138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -29.555 vga_hs  " "   -1.285             -29.555 vga_hs " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452151106138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1452151106138 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1452151106418 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1452151106463 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1452151107301 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1452151107450 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1452151107479 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1452151107479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.769 " "Worst-case setup slack is -8.769" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452151107484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452151107484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.769           -1491.213 iCLK_50  " "   -8.769           -1491.213 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452151107484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.921            -205.242 PLL:pll0\|c0~reg0  " "   -6.921            -205.242 PLL:pll0\|c0~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452151107484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.842             -39.596 vga_hs  " "   -1.842             -39.596 vga_hs " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452151107484 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1452151107484 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.268 " "Worst-case hold slack is 0.268" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452151107497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452151107497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.268               0.000 PLL:pll0\|c0~reg0  " "    0.268               0.000 PLL:pll0\|c0~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452151107497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 vga_hs  " "    0.339               0.000 vga_hs " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452151107497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 iCLK_50  " "    0.354               0.000 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452151107497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1452151107497 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1452151107504 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1452151107513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452151107520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452151107520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -410.345 iCLK_50  " "   -3.000            -410.345 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452151107520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -60.395 PLL:pll0\|c0~reg0  " "   -1.285             -60.395 PLL:pll0\|c0~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452151107520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -29.555 vga_hs  " "   -1.285             -29.555 vga_hs " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452151107520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1452151107520 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1452151107814 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1452151108097 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1452151108106 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1452151108106 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.217 " "Worst-case setup slack is -4.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452151108115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452151108115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.217            -660.667 iCLK_50  " "   -4.217            -660.667 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452151108115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.897            -103.023 PLL:pll0\|c0~reg0  " "   -3.897            -103.023 PLL:pll0\|c0~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452151108115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.495              -9.321 vga_hs  " "   -0.495              -9.321 vga_hs " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452151108115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1452151108115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.138 " "Worst-case hold slack is -0.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452151108130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452151108130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.138              -0.138 PLL:pll0\|c0~reg0  " "   -0.138              -0.138 PLL:pll0\|c0~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452151108130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 vga_hs  " "    0.170               0.000 vga_hs " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452151108130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 iCLK_50  " "    0.178               0.000 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452151108130 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1452151108130 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1452151108139 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1452151108148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452151108157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452151108157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -349.235 iCLK_50  " "   -3.000            -349.235 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452151108157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -47.000 PLL:pll0\|c0~reg0  " "   -1.000             -47.000 PLL:pll0\|c0~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452151108157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -23.000 vga_hs  " "   -1.000             -23.000 vga_hs " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452151108157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1452151108157 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1452151109087 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1452151109088 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "615 " "Peak virtual memory: 615 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1452151109287 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 07 15:18:29 2016 " "Processing ended: Thu Jan 07 15:18:29 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1452151109287 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1452151109287 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1452151109287 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1452151109287 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1452151111088 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1452151111089 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 07 15:18:30 2016 " "Processing started: Thu Jan 07 15:18:30 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1452151111089 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1452151111089 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off VGA -c VGA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1452151111089 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_7_1200mv_85c_slow.vho C:/HDL/Board/VGA/simulation/modelsim/ simulation " "Generated file VGA_7_1200mv_85c_slow.vho in folder \"C:/HDL/Board/VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1452151112017 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_7_1200mv_0c_slow.vho C:/HDL/Board/VGA/simulation/modelsim/ simulation " "Generated file VGA_7_1200mv_0c_slow.vho in folder \"C:/HDL/Board/VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1452151112314 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_min_1200mv_0c_fast.vho C:/HDL/Board/VGA/simulation/modelsim/ simulation " "Generated file VGA_min_1200mv_0c_fast.vho in folder \"C:/HDL/Board/VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1452151112581 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA.vho C:/HDL/Board/VGA/simulation/modelsim/ simulation " "Generated file VGA.vho in folder \"C:/HDL/Board/VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1452151112846 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_7_1200mv_85c_vhd_slow.sdo C:/HDL/Board/VGA/simulation/modelsim/ simulation " "Generated file VGA_7_1200mv_85c_vhd_slow.sdo in folder \"C:/HDL/Board/VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1452151113052 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_7_1200mv_0c_vhd_slow.sdo C:/HDL/Board/VGA/simulation/modelsim/ simulation " "Generated file VGA_7_1200mv_0c_vhd_slow.sdo in folder \"C:/HDL/Board/VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1452151113269 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_min_1200mv_0c_vhd_fast.sdo C:/HDL/Board/VGA/simulation/modelsim/ simulation " "Generated file VGA_min_1200mv_0c_vhd_fast.sdo in folder \"C:/HDL/Board/VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1452151113470 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_vhd.sdo C:/HDL/Board/VGA/simulation/modelsim/ simulation " "Generated file VGA_vhd.sdo in folder \"C:/HDL/Board/VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1452151113666 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "477 " "Peak virtual memory: 477 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1452151113765 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 07 15:18:33 2016 " "Processing ended: Thu Jan 07 15:18:33 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1452151113765 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1452151113765 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1452151113765 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1452151113765 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 136 s " "Quartus II Full Compilation was successful. 0 errors, 136 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1452151114462 ""}
