

================================================================
== Synthesis Summary Report of 'bram_switch'
================================================================
+ General Information: 
    * Date:           Fri May 20 12:10:32 2022
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        bram_switch
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------+------+-------+---------+--------+----------+---------+------+----------+------+----+----------+----------+-----+
    |    Modules    | Issue|       | Latency | Latency| Iteration|         | Trip |          |      |    |          |          |     |
    |    & Loops    | Type | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT   | URAM|
    +---------------+------+-------+---------+--------+----------+---------+------+----------+------+----+----------+----------+-----+
    |+ bram_switch  |     -|  -7.30|        0|   0.000|         -|        1|     -|        no|     -|   -|  37 (~0%)|  42 (~0%)|    -|
    +---------------+------+-------+---------+--------+----------+---------+------+----------+------+----+----------+----------+-----+

