TimeQuest Timing Analyzer report for vga_rom_pic
Tue Dec 03 11:00:37 2024
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Slow 1200mV 85C Model Metastability Report
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Slow 1200mV 0C Model Metastability Report
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 38. Fast 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 39. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 40. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Fast 1200mV 0C Model Metastability Report
 44. Multicorner Timing Analysis Summary
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Board Trace Model Assignments
 48. Input Transition Times
 49. Signal Integrity Metrics (Slow 1200mv 0c Model)
 50. Signal Integrity Metrics (Slow 1200mv 85c Model)
 51. Signal Integrity Metrics (Fast 1200mv 0c Model)
 52. Setup Transfers
 53. Hold Transfers
 54. Report TCCS
 55. Report RSKM
 56. Unconstrained Paths
 57. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name      ; vga_rom_pic                                         ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ; < 0.1%      ;
;     Processors 17-24       ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; sys_clk ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0] ; { clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; sys_clk                                                  ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                            ; { sys_clk }                                                  ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                            ;
+-----------+-----------------+----------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                               ; Note ;
+-----------+-----------------+----------------------------------------------------------+------+
; 89.52 MHz ; 89.52 MHz       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                               ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.829 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.452 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; sys_clk                                                  ; 9.934  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.722 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                             ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 28.829 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.321      ; 11.540     ;
; 28.829 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.321      ; 11.540     ;
; 28.844 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.325      ; 11.529     ;
; 28.844 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.325      ; 11.529     ;
; 28.853 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.320      ; 11.515     ;
; 28.853 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.320      ; 11.515     ;
; 28.868 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.324      ; 11.504     ;
; 28.868 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.324      ; 11.504     ;
; 28.976 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.321      ; 11.393     ;
; 28.976 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.321      ; 11.393     ;
; 28.986 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.321      ; 11.383     ;
; 28.986 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.321      ; 11.383     ;
; 28.991 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.325      ; 11.382     ;
; 28.991 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.325      ; 11.382     ;
; 29.001 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.325      ; 11.372     ;
; 29.001 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.325      ; 11.372     ;
; 29.046 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.323      ; 11.325     ;
; 29.046 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.323      ; 11.325     ;
; 29.061 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.327      ; 11.314     ;
; 29.061 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.327      ; 11.314     ;
; 29.190 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.323      ; 11.181     ;
; 29.190 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.323      ; 11.181     ;
; 29.195 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.307      ; 11.160     ;
; 29.195 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.307      ; 11.160     ;
; 29.205 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.327      ; 11.170     ;
; 29.205 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.327      ; 11.170     ;
; 29.209 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.325      ; 11.164     ;
; 29.209 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.325      ; 11.164     ;
; 29.219 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.323      ; 11.152     ;
; 29.219 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.323      ; 11.152     ;
; 29.219 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.306      ; 11.135     ;
; 29.219 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.306      ; 11.135     ;
; 29.233 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.324      ; 11.139     ;
; 29.233 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.324      ; 11.139     ;
; 29.234 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.327      ; 11.141     ;
; 29.234 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.327      ; 11.141     ;
; 29.236 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.307      ; 11.119     ;
; 29.236 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.307      ; 11.119     ;
; 29.254 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.310      ; 11.104     ;
; 29.254 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.310      ; 11.104     ;
; 29.260 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.306      ; 11.094     ;
; 29.260 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.306      ; 11.094     ;
; 29.278 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.309      ; 11.079     ;
; 29.278 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.309      ; 11.079     ;
; 29.292 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.323      ; 11.079     ;
; 29.292 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.323      ; 11.079     ;
; 29.307 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.327      ; 11.068     ;
; 29.307 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.327      ; 11.068     ;
; 29.342 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.307      ; 11.013     ;
; 29.342 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.307      ; 11.013     ;
; 29.352 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.307      ; 11.003     ;
; 29.352 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.307      ; 11.003     ;
; 29.355 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.319      ; 11.012     ;
; 29.355 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.319      ; 11.012     ;
; 29.356 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.325      ; 11.017     ;
; 29.356 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.325      ; 11.017     ;
; 29.366 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.325      ; 11.007     ;
; 29.366 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.325      ; 11.007     ;
; 29.370 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.323      ; 11.001     ;
; 29.370 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.323      ; 11.001     ;
; 29.383 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.307      ; 10.972     ;
; 29.383 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.307      ; 10.972     ;
; 29.393 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.307      ; 10.962     ;
; 29.393 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.307      ; 10.962     ;
; 29.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.310      ; 10.957     ;
; 29.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.310      ; 10.957     ;
; 29.411 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.310      ; 10.947     ;
; 29.411 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.310      ; 10.947     ;
; 29.412 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.309      ; 10.945     ;
; 29.412 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.309      ; 10.945     ;
; 29.421 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.323      ; 10.950     ;
; 29.421 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.323      ; 10.950     ;
; 29.426 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.327      ; 10.949     ;
; 29.426 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.327      ; 10.949     ;
; 29.436 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.327      ; 10.939     ;
; 29.436 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.327      ; 10.939     ;
; 29.453 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.309      ; 10.904     ;
; 29.453 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.309      ; 10.904     ;
; 29.457 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.323      ; 10.914     ;
; 29.457 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.323      ; 10.914     ;
; 29.471 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.312      ; 10.889     ;
; 29.471 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.312      ; 10.889     ;
; 29.472 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.327      ; 10.903     ;
; 29.472 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.327      ; 10.903     ;
; 29.521 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.320      ; 10.847     ;
; 29.521 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.320      ; 10.847     ;
; 29.531 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.321      ; 10.838     ;
; 29.531 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.321      ; 10.838     ;
; 29.532 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_address_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.320      ; 10.836     ;
; 29.532 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_re_reg        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.320      ; 10.836     ;
; 29.545 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.319      ; 10.822     ;
; 29.545 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.319      ; 10.822     ;
; 29.546 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.325      ; 10.827     ;
; 29.546 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.325      ; 10.827     ;
; 29.556 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.323      ; 10.815     ;
; 29.556 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.323      ; 10.815     ;
; 29.556 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_address_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.319      ; 10.811     ;
; 29.556 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_re_reg        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.319      ; 10.811     ;
; 29.556 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.309      ; 10.801     ;
; 29.556 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.309      ; 10.801     ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.452 ; vga_pic:vga_pic_inst|rom_addr[9]  ; vga_pic:vga_pic_inst|rom_addr[9]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_pic:vga_pic_inst|rom_addr[10] ; vga_pic:vga_pic_inst|rom_addr[10]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_pic:vga_pic_inst|rom_addr[0]  ; vga_pic:vga_pic_inst|rom_addr[0]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_pic:vga_pic_inst|rom_addr[1]  ; vga_pic:vga_pic_inst|rom_addr[1]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_pic:vga_pic_inst|rom_addr[2]  ; vga_pic:vga_pic_inst|rom_addr[2]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_pic:vga_pic_inst|rom_addr[3]  ; vga_pic:vga_pic_inst|rom_addr[3]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_pic:vga_pic_inst|rom_addr[4]  ; vga_pic:vga_pic_inst|rom_addr[4]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_pic:vga_pic_inst|rom_addr[5]  ; vga_pic:vga_pic_inst|rom_addr[5]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_addr[6]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_pic:vga_pic_inst|rom_addr[7]  ; vga_pic:vga_pic_inst|rom_addr[7]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_pic:vga_pic_inst|rom_addr[8]  ; vga_pic:vga_pic_inst|rom_addr[8]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_pic:vga_pic_inst|rom_addr[11] ; vga_pic:vga_pic_inst|rom_addr[11]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_pic:vga_pic_inst|rom_addr[13] ; vga_pic:vga_pic_inst|rom_addr[13]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_pic:vga_pic_inst|rom_addr[12] ; vga_pic:vga_pic_inst|rom_addr[12]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.455 ; vga_pic:vga_pic_inst|rom_addr[5]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.187      ;
; 0.472 ; vga_pic:vga_pic_inst|rom_addr[8]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.204      ;
; 0.473 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.205      ;
; 0.478 ; vga_pic:vga_pic_inst|rom_addr[2]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.210      ;
; 0.495 ; vga_pic:vga_pic_inst|rom_addr[12] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.231      ;
; 0.553 ; vga_pic:vga_pic_inst|rom_addr[0]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.285      ;
; 0.647 ; vga_pic:vga_pic_inst|rom_addr[3]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.379      ;
; 0.700 ; vga_pic:vga_pic_inst|rom_addr[5]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.445      ;
; 0.714 ; vga_pic:vga_pic_inst|rom_addr[7]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.459      ;
; 0.752 ; vga_pic:vga_pic_inst|rom_addr[8]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.497      ;
; 0.763 ; vga_ctrl:vga_ctrl_inst|cnt_h[7]   ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.769 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]   ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.062      ;
; 0.771 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]   ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.772 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]   ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.773 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]   ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.066      ;
; 0.773 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]   ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.066      ;
; 0.780 ; vga_pic:vga_pic_inst|rom_addr[9]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.492      ; 1.526      ;
; 0.784 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.529      ;
; 0.792 ; vga_pic:vga_pic_inst|rom_addr[4]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a15~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.523      ;
; 0.815 ; vga_pic:vga_pic_inst|rom_addr[0]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.547      ;
; 0.833 ; vga_pic:vga_pic_inst|rom_addr[7]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a1~porta_address_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.564      ;
; 0.836 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.572      ;
; 0.836 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a15~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.567      ;
; 0.839 ; vga_pic:vga_pic_inst|rom_addr[8]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_address_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.571      ;
; 0.844 ; vga_pic:vga_pic_inst|rom_addr[4]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.574      ;
; 0.844 ; vga_pic:vga_pic_inst|rom_addr[11] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.574      ;
; 0.848 ; vga_pic:vga_pic_inst|rom_addr[2]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.584      ;
; 0.848 ; vga_pic:vga_pic_inst|rom_addr[12] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.578      ;
; 0.850 ; vga_pic:vga_pic_inst|rom_addr[4]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.586      ;
; 0.859 ; vga_pic:vga_pic_inst|rom_addr[12] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.595      ;
; 0.862 ; vga_pic:vga_pic_inst|rom_addr[7]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.592      ;
; 0.882 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a1~porta_address_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.613      ;
; 0.882 ; vga_pic:vga_pic_inst|rom_addr[0]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.618      ;
; 0.885 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.621      ;
; 0.890 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_address_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.622      ;
; 0.902 ; vga_pic:vga_pic_inst|rom_addr[0]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.638      ;
; 0.909 ; vga_ctrl:vga_ctrl_inst|cnt_h[9]   ; vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.202      ;
; 0.910 ; vga_pic:vga_pic_inst|rom_addr[2]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.642      ;
; 0.917 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.647      ;
; 0.918 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.648      ;
; 0.920 ; vga_pic:vga_pic_inst|rom_addr[0]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.650      ;
; 0.921 ; vga_pic:vga_pic_inst|rom_addr[0]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.651      ;
; 0.928 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.660      ;
; 0.933 ; vga_pic:vga_pic_inst|rom_addr[2]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.663      ;
; 0.985 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]   ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.278      ;
; 1.045 ; vga_pic:vga_pic_inst|rom_addr[1]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.790      ;
; 1.051 ; vga_pic:vga_pic_inst|rom_addr[5]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_address_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 1.795      ;
; 1.063 ; vga_pic:vga_pic_inst|rom_addr[5]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 1.806      ;
; 1.069 ; vga_pic:vga_pic_inst|rom_addr[5]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a23~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.494      ; 1.817      ;
; 1.077 ; vga_pic:vga_pic_inst|rom_addr[8]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_address_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 1.821      ;
; 1.094 ; vga_pic:vga_pic_inst|rom_addr[8]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 1.837      ;
; 1.098 ; vga_pic:vga_pic_inst|rom_addr[5]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 1.850      ;
; 1.100 ; vga_pic:vga_pic_inst|rom_addr[3]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.845      ;
; 1.111 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_address_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 1.855      ;
; 1.117 ; vga_pic:vga_pic_inst|rom_addr[5]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.494      ; 1.865      ;
; 1.117 ; vga_pic:vga_pic_inst|rom_addr[12] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 1.860      ;
; 1.124 ; vga_pic:vga_pic_inst|rom_addr[10] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.492      ; 1.870      ;
; 1.124 ; vga_pic:vga_pic_inst|rom_addr[8]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 1.876      ;
; 1.124 ; vga_pic:vga_pic_inst|rom_addr[4]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.861      ;
; 1.124 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]   ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; vga_pic:vga_pic_inst|rom_addr[4]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.870      ;
; 1.125 ; vga_pic:vga_pic_inst|rom_addr[8]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.494      ; 1.873      ;
; 1.125 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]   ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; vga_pic:vga_pic_inst|rom_addr[12] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 1.875      ;
; 1.131 ; vga_pic:vga_pic_inst|rom_addr[5]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 1.881      ;
; 1.133 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]   ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.426      ;
; 1.134 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]   ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.136 ; vga_pic:vga_pic_inst|rom_addr[7]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.868      ;
; 1.139 ; vga_pic:vga_pic_inst|rom_addr[1]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a30~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.871      ;
; 1.143 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]   ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.436      ;
; 1.143 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]   ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.436      ;
; 1.146 ; vga_pic:vga_pic_inst|rom_addr[8]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a23~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.494      ; 1.894      ;
; 1.148 ; vga_pic:vga_pic_inst|rom_addr[9]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 1.892      ;
; 1.152 ; vga_pic:vga_pic_inst|rom_addr[7]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.888      ;
; 1.152 ; vga_pic:vga_pic_inst|rom_addr[7]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.889      ;
; 1.160 ; vga_pic:vga_pic_inst|rom_addr[7]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a8~porta_address_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.898      ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                                  ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                            ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[10]                                                                                                         ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[15]                                                                                                         ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[2]                                                                                                          ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[4]                                                                                                          ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[9]                                                                                                          ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a15~porta_address_reg0 ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a15~porta_re_reg       ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_re_reg       ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_re_reg       ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_re_reg       ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a5~porta_re_reg        ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a6~porta_re_reg        ;
; 19.724 ; 19.959       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 19.724 ; 19.959       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a1~porta_re_reg        ;
; 19.724 ; 19.959       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 19.724 ; 19.959       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_re_reg        ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                                           ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                                           ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                           ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                           ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                           ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                           ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                           ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                                                                                                           ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                                                                           ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pic_valid                                                                                                            ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[13]                                                                                                         ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[10]                                                                                                         ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[9]                                                                                                          ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|address_reg_a[0]                 ;
; 19.725 ; 19.960       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 19.725 ; 19.960       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_re_reg       ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                                                                           ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                           ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                           ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                                           ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                                           ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                                           ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[8]                                                                                                          ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[0]                                                                                                          ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[11]                                                                                                         ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[12]                                                                                                         ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[13]                                                                                                         ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[1]                                                                                                          ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[2]                                                                                                          ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[3]                                                                                                          ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[4]                                                                                                          ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[5]                                                                                                          ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[6]                                                                                                          ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[7]                                                                                                          ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[8]                                                                                                          ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a0~porta_re_reg        ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_re_reg       ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_address_reg0 ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_re_reg       ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_address_reg0 ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_re_reg       ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_address_reg0 ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_re_reg       ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_re_reg       ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_re_reg       ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a2~porta_re_reg        ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a30~porta_address_reg0 ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a30~porta_re_reg       ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_re_reg        ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a8~porta_re_reg        ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|rden_a_store                     ;
; 19.727 ; 19.962       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_address_reg0 ;
; 19.727 ; 19.962       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_re_reg       ;
; 19.727 ; 19.962       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a28~porta_address_reg0 ;
; 19.727 ; 19.962       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a28~porta_re_reg       ;
; 19.727 ; 19.962       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 19.727 ; 19.962       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_re_reg        ;
; 19.728 ; 19.963       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 19.728 ; 19.963       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a10~porta_re_reg       ;
; 19.728 ; 19.963       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 19.728 ; 19.963       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a13~porta_re_reg       ;
; 19.728 ; 19.963       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 19.728 ; 19.963       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_re_reg       ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 8.181  ; 8.348  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 12.792 ; 12.271 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 12.476 ; 12.143 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 12.100 ; 11.836 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 12.413 ; 12.046 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 12.182 ; 11.716 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 11.252 ; 10.914 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 12.166 ; 11.783 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 11.878 ; 11.678 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 11.228 ; 11.018 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk    ; 12.256 ; 11.864 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 11.500 ; 11.199 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 11.401 ; 11.058 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 11.268 ; 10.835 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 12.295 ; 11.986 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 12.198 ; 11.961 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 12.396 ; 11.930 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 12.792 ; 12.271 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 8.090  ; 8.049  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 6.270 ; 6.581 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 5.184 ; 5.066 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 6.159 ; 6.009 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 5.722 ; 5.564 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 6.201 ; 6.023 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 6.010 ; 5.804 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 5.957 ; 5.765 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 5.661 ; 5.445 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 5.496 ; 5.396 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 5.601 ; 5.471 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk    ; 5.616 ; 5.398 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 5.581 ; 5.441 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 5.653 ; 5.497 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 5.184 ; 5.066 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 5.208 ; 5.138 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 5.651 ; 5.580 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 6.103 ; 6.022 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 5.904 ; 5.893 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 5.367 ; 5.450 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                             ;
+-----------+-----------------+----------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                               ; Note ;
+-----------+-----------------+----------------------------------------------------------+------+
; 95.15 MHz ; 95.15 MHz       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.490 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; sys_clk                                                  ; 9.943  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.717 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                              ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 29.490 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.285      ; 10.834     ;
; 29.490 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.285      ; 10.834     ;
; 29.502 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.286      ; 10.823     ;
; 29.502 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.286      ; 10.823     ;
; 29.605 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.286      ; 10.720     ;
; 29.605 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.286      ; 10.720     ;
; 29.617 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.287      ; 10.709     ;
; 29.617 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.287      ; 10.709     ;
; 29.734 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.286      ; 10.591     ;
; 29.734 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.286      ; 10.591     ;
; 29.746 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.287      ; 10.580     ;
; 29.746 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.287      ; 10.580     ;
; 29.770 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.286      ; 10.555     ;
; 29.770 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.286      ; 10.555     ;
; 29.782 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.287      ; 10.544     ;
; 29.782 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.287      ; 10.544     ;
; 29.822 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.288      ; 10.505     ;
; 29.822 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.288      ; 10.505     ;
; 29.834 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.289      ; 10.494     ;
; 29.834 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.289      ; 10.494     ;
; 29.841 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.273      ; 10.471     ;
; 29.841 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.273      ; 10.471     ;
; 29.850 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.286      ; 10.475     ;
; 29.850 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.286      ; 10.475     ;
; 29.869 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.273      ; 10.443     ;
; 29.869 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.273      ; 10.443     ;
; 29.884 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.273      ; 10.428     ;
; 29.884 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.273      ; 10.428     ;
; 29.945 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.288      ; 10.382     ;
; 29.945 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.288      ; 10.382     ;
; 29.956 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.274      ; 10.357     ;
; 29.956 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.274      ; 10.357     ;
; 29.957 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.289      ; 10.371     ;
; 29.957 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.289      ; 10.371     ;
; 29.965 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.287      ; 10.361     ;
; 29.965 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.287      ; 10.361     ;
; 29.969 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.288      ; 10.358     ;
; 29.969 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.288      ; 10.358     ;
; 29.981 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.289      ; 10.347     ;
; 29.981 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.289      ; 10.347     ;
; 29.984 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.274      ; 10.329     ;
; 29.984 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.274      ; 10.329     ;
; 29.999 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.274      ; 10.314     ;
; 29.999 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.274      ; 10.314     ;
; 30.000 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.288      ; 10.327     ;
; 30.000 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.288      ; 10.327     ;
; 30.012 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.289      ; 10.316     ;
; 30.012 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.289      ; 10.316     ;
; 30.085 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.274      ; 10.228     ;
; 30.085 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.274      ; 10.228     ;
; 30.094 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.287      ; 10.232     ;
; 30.094 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.287      ; 10.232     ;
; 30.113 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.274      ; 10.200     ;
; 30.113 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.274      ; 10.200     ;
; 30.121 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.288      ; 10.206     ;
; 30.121 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.288      ; 10.206     ;
; 30.121 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.274      ; 10.192     ;
; 30.121 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.274      ; 10.192     ;
; 30.128 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.284      ; 10.195     ;
; 30.128 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.284      ; 10.195     ;
; 30.128 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.274      ; 10.185     ;
; 30.128 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.274      ; 10.185     ;
; 30.130 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.287      ; 10.196     ;
; 30.130 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.287      ; 10.196     ;
; 30.133 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.289      ; 10.195     ;
; 30.133 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.289      ; 10.195     ;
; 30.140 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.285      ; 10.184     ;
; 30.140 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.285      ; 10.184     ;
; 30.143 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.285      ; 10.181     ;
; 30.143 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.285      ; 10.181     ;
; 30.149 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.274      ; 10.164     ;
; 30.149 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.274      ; 10.164     ;
; 30.152 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_address_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.282      ; 10.169     ;
; 30.152 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_re_reg        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.282      ; 10.169     ;
; 30.164 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.274      ; 10.149     ;
; 30.164 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.274      ; 10.149     ;
; 30.170 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.288      ; 10.157     ;
; 30.170 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.288      ; 10.157     ;
; 30.173 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.276      ; 10.142     ;
; 30.173 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.276      ; 10.142     ;
; 30.176 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.288      ; 10.151     ;
; 30.176 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.288      ; 10.151     ;
; 30.182 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a15~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.284      ; 10.141     ;
; 30.182 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a15~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.284      ; 10.141     ;
; 30.182 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.289      ; 10.146     ;
; 30.182 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.289      ; 10.146     ;
; 30.182 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.289      ; 10.146     ;
; 30.182 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.289      ; 10.146     ;
; 30.188 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.289      ; 10.140     ;
; 30.188 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.289      ; 10.140     ;
; 30.201 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.276      ; 10.114     ;
; 30.201 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.276      ; 10.114     ;
; 30.216 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.276      ; 10.099     ;
; 30.216 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.276      ; 10.099     ;
; 30.258 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.286      ; 10.067     ;
; 30.258 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.286      ; 10.067     ;
; 30.267 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_address_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.283      ; 10.055     ;
; 30.267 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_re_reg        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.283      ; 10.055     ;
; 30.287 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.289      ; 10.041     ;
; 30.287 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.289      ; 10.041     ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_pic:vga_pic_inst|rom_addr[0]  ; vga_pic:vga_pic_inst|rom_addr[0]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_pic:vga_pic_inst|rom_addr[1]  ; vga_pic:vga_pic_inst|rom_addr[1]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_pic:vga_pic_inst|rom_addr[2]  ; vga_pic:vga_pic_inst|rom_addr[2]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_pic:vga_pic_inst|rom_addr[3]  ; vga_pic:vga_pic_inst|rom_addr[3]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_pic:vga_pic_inst|rom_addr[4]  ; vga_pic:vga_pic_inst|rom_addr[4]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_pic:vga_pic_inst|rom_addr[5]  ; vga_pic:vga_pic_inst|rom_addr[5]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_addr[6]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_pic:vga_pic_inst|rom_addr[7]  ; vga_pic:vga_pic_inst|rom_addr[7]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_pic:vga_pic_inst|rom_addr[8]  ; vga_pic:vga_pic_inst|rom_addr[8]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_pic:vga_pic_inst|rom_addr[9]  ; vga_pic:vga_pic_inst|rom_addr[9]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_pic:vga_pic_inst|rom_addr[10] ; vga_pic:vga_pic_inst|rom_addr[10]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_pic:vga_pic_inst|rom_addr[11] ; vga_pic:vga_pic_inst|rom_addr[11]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_pic:vga_pic_inst|rom_addr[13] ; vga_pic:vga_pic_inst|rom_addr[13]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_pic:vga_pic_inst|rom_addr[12] ; vga_pic:vga_pic_inst|rom_addr[12]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.431 ; vga_pic:vga_pic_inst|rom_addr[5]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.085      ;
; 0.446 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.100      ;
; 0.448 ; vga_pic:vga_pic_inst|rom_addr[8]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.102      ;
; 0.452 ; vga_pic:vga_pic_inst|rom_addr[2]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.106      ;
; 0.469 ; vga_pic:vga_pic_inst|rom_addr[12] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.124      ;
; 0.515 ; vga_pic:vga_pic_inst|rom_addr[0]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.169      ;
; 0.590 ; vga_pic:vga_pic_inst|rom_addr[3]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.244      ;
; 0.646 ; vga_pic:vga_pic_inst|rom_addr[5]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.310      ;
; 0.659 ; vga_pic:vga_pic_inst|rom_addr[7]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.323      ;
; 0.693 ; vga_pic:vga_pic_inst|rom_addr[8]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.357      ;
; 0.709 ; vga_ctrl:vga_ctrl_inst|cnt_h[7]   ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.715 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]   ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.982      ;
; 0.716 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]   ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.983      ;
; 0.716 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]   ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.983      ;
; 0.719 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]   ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.986      ;
; 0.720 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]   ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.987      ;
; 0.722 ; vga_pic:vga_pic_inst|rom_addr[9]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.387      ;
; 0.723 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.387      ;
; 0.728 ; vga_pic:vga_pic_inst|rom_addr[4]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a15~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.381      ;
; 0.752 ; vga_pic:vga_pic_inst|rom_addr[0]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.406      ;
; 0.771 ; vga_pic:vga_pic_inst|rom_addr[7]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a1~porta_address_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.423      ;
; 0.773 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a15~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.426      ;
; 0.775 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.430      ;
; 0.779 ; vga_pic:vga_pic_inst|rom_addr[8]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_address_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.429      ;
; 0.780 ; vga_pic:vga_pic_inst|rom_addr[4]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.432      ;
; 0.783 ; vga_pic:vga_pic_inst|rom_addr[4]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.438      ;
; 0.783 ; vga_pic:vga_pic_inst|rom_addr[11] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.435      ;
; 0.784 ; vga_pic:vga_pic_inst|rom_addr[12] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.436      ;
; 0.787 ; vga_pic:vga_pic_inst|rom_addr[2]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.442      ;
; 0.794 ; vga_pic:vga_pic_inst|rom_addr[12] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.449      ;
; 0.796 ; vga_pic:vga_pic_inst|rom_addr[7]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.448      ;
; 0.810 ; vga_pic:vga_pic_inst|rom_addr[0]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.465      ;
; 0.817 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a1~porta_address_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.469      ;
; 0.821 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.476      ;
; 0.828 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_address_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.478      ;
; 0.830 ; vga_pic:vga_pic_inst|rom_addr[0]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.485      ;
; 0.833 ; vga_ctrl:vga_ctrl_inst|cnt_h[9]   ; vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.100      ;
; 0.839 ; vga_pic:vga_pic_inst|rom_addr[2]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.493      ;
; 0.845 ; vga_pic:vga_pic_inst|rom_addr[0]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.497      ;
; 0.846 ; vga_pic:vga_pic_inst|rom_addr[0]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.498      ;
; 0.850 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.502      ;
; 0.851 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.503      ;
; 0.859 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.513      ;
; 0.859 ; vga_pic:vga_pic_inst|rom_addr[2]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.511      ;
; 0.884 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]   ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.151      ;
; 0.958 ; vga_pic:vga_pic_inst|rom_addr[1]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.622      ;
; 0.962 ; vga_pic:vga_pic_inst|rom_addr[5]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_address_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.625      ;
; 0.974 ; vga_pic:vga_pic_inst|rom_addr[5]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.636      ;
; 0.979 ; vga_pic:vga_pic_inst|rom_addr[5]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a23~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.643      ;
; 0.984 ; vga_pic:vga_pic_inst|rom_addr[8]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_address_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.647      ;
; 1.002 ; vga_pic:vga_pic_inst|rom_addr[8]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.664      ;
; 1.009 ; vga_pic:vga_pic_inst|rom_addr[3]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.673      ;
; 1.009 ; vga_pic:vga_pic_inst|rom_addr[5]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.679      ;
; 1.018 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_address_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.681      ;
; 1.027 ; vga_pic:vga_pic_inst|rom_addr[12] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.689      ;
; 1.029 ; vga_pic:vga_pic_inst|rom_addr[4]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.693      ;
; 1.029 ; vga_pic:vga_pic_inst|rom_addr[10] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.694      ;
; 1.029 ; vga_pic:vga_pic_inst|rom_addr[8]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.699      ;
; 1.029 ; vga_pic:vga_pic_inst|rom_addr[4]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.685      ;
; 1.030 ; vga_pic:vga_pic_inst|rom_addr[5]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.694      ;
; 1.031 ; vga_pic:vga_pic_inst|rom_addr[12] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.699      ;
; 1.035 ; vga_pic:vga_pic_inst|rom_addr[8]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.699      ;
; 1.035 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]   ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.302      ;
; 1.037 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]   ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.304      ;
; 1.039 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]   ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.306      ;
; 1.040 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]   ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.307      ;
; 1.041 ; vga_pic:vga_pic_inst|rom_addr[7]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.695      ;
; 1.041 ; vga_pic:vga_pic_inst|rom_addr[5]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.709      ;
; 1.047 ; vga_pic:vga_pic_inst|rom_addr[1]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a30~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.698      ;
; 1.051 ; vga_pic:vga_pic_inst|rom_addr[8]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a23~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.715      ;
; 1.053 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]   ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.320      ;
; 1.054 ; vga_pic:vga_pic_inst|rom_addr[7]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.709      ;
; 1.054 ; vga_pic:vga_pic_inst|rom_addr[9]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.717      ;
; 1.054 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]   ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.321      ;
; 1.056 ; vga_pic:vga_pic_inst|rom_addr[7]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.712      ;
; 1.063 ; vga_pic:vga_pic_inst|rom_addr[7]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a8~porta_address_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.721      ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 9.992  ; 9.992        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.008 ; 10.008       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                            ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[10]                                                                                                         ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[15]                                                                                                         ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[2]                                                                                                          ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[4]                                                                                                          ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[9]                                                                                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[0]                                                                                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[10]                                                                                                         ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[11]                                                                                                         ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[12]                                                                                                         ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[13]                                                                                                         ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[1]                                                                                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[2]                                                                                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[3]                                                                                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[4]                                                                                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[5]                                                                                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[6]                                                                                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[7]                                                                                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[8]                                                                                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[9]                                                                                                          ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                                                                           ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                           ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                           ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                                           ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                                           ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                                           ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                                           ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                                           ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                           ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                           ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                           ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                           ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                           ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                                                                                                           ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                                                                           ;
; 19.721 ; 19.951       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 19.721 ; 19.951       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a5~porta_re_reg        ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pic_valid                                                                                                            ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[13]                                                                                                         ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[8]                                                                                                          ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|address_reg_a[0]                 ;
; 19.722 ; 19.952       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 19.722 ; 19.952       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a2~porta_re_reg        ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|rden_a_store                     ;
; 19.723 ; 19.953       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 19.723 ; 19.953       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ;
; 19.723 ; 19.953       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 19.723 ; 19.953       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a6~porta_re_reg        ;
; 19.724 ; 19.954       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 19.724 ; 19.954       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_re_reg       ;
; 19.724 ; 19.954       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a30~porta_address_reg0 ;
; 19.724 ; 19.954       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a30~porta_re_reg       ;
; 19.724 ; 19.954       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ;
; 19.724 ; 19.954       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_re_reg       ;
; 19.724 ; 19.954       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 19.724 ; 19.954       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_re_reg        ;
; 19.724 ; 19.954       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 19.724 ; 19.954       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a8~porta_re_reg        ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a0~porta_re_reg        ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a10~porta_re_reg       ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_re_reg       ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_re_reg       ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_address_reg0 ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_re_reg       ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a15~porta_address_reg0 ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a15~porta_re_reg       ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a1~porta_re_reg        ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_re_reg       ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a23~porta_re_reg       ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_address_reg0 ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_re_reg       ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_address_reg0 ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_re_reg       ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a28~porta_address_reg0 ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a28~porta_re_reg       ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_re_reg        ;
; 19.726 ; 19.956       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 19.726 ; 19.956       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a16~porta_re_reg       ;
; 19.726 ; 19.956       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 19.726 ; 19.956       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_re_reg       ;
; 19.726 ; 19.956       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_address_reg0 ;
; 19.726 ; 19.956       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_re_reg       ;
; 19.726 ; 19.956       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ;
; 19.726 ; 19.956       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_re_reg       ;
; 19.726 ; 19.956       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ;
; 19.726 ; 19.956       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_re_reg       ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 7.481  ; 7.850  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 12.004 ; 11.116 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 11.638 ; 11.029 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 11.267 ; 10.760 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 11.610 ; 10.918 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 11.401 ; 10.638 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 10.482 ; 9.925  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 11.363 ; 10.716 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 11.062 ; 10.613 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 10.428 ; 10.018 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk    ; 11.431 ; 10.777 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 10.695 ; 10.185 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 10.607 ; 10.056 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 10.509 ; 9.832  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 11.449 ; 10.890 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 11.343 ; 10.859 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 11.603 ; 10.819 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 12.004 ; 11.116 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 7.450  ; 7.497  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 5.691 ; 6.273 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 4.855 ; 4.639 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 5.852 ; 5.473 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 5.381 ; 5.078 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 5.848 ; 5.478 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 5.665 ; 5.296 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 5.616 ; 5.258 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 5.330 ; 4.973 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 5.154 ; 4.930 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 5.265 ; 4.992 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk    ; 5.287 ; 4.928 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 5.239 ; 4.971 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 5.312 ; 5.022 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 4.855 ; 4.639 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 4.895 ; 4.703 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 5.308 ; 5.095 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 5.753 ; 5.494 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 5.558 ; 5.383 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 4.885 ; 5.156 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 35.077 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.159 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; sys_clk                                                  ; 9.594  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.732 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                              ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 35.077 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.145      ; 5.077      ;
; 35.077 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.145      ; 5.077      ;
; 35.090 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.146      ; 5.065      ;
; 35.090 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.146      ; 5.065      ;
; 35.146 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.147      ; 5.010      ;
; 35.146 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.147      ; 5.010      ;
; 35.148 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.148      ; 5.009      ;
; 35.148 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.148      ; 5.009      ;
; 35.159 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.148      ; 4.998      ;
; 35.159 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.148      ; 4.998      ;
; 35.161 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.149      ; 4.997      ;
; 35.161 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.149      ; 4.997      ;
; 35.164 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.147      ; 4.992      ;
; 35.164 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.147      ; 4.992      ;
; 35.177 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.148      ; 4.980      ;
; 35.177 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.148      ; 4.980      ;
; 35.214 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.148      ; 4.943      ;
; 35.214 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.148      ; 4.943      ;
; 35.227 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.148      ; 4.930      ;
; 35.227 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.148      ; 4.930      ;
; 35.227 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.149      ; 4.931      ;
; 35.227 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.149      ; 4.931      ;
; 35.232 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.147      ; 4.924      ;
; 35.232 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.147      ; 4.924      ;
; 35.240 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.149      ; 4.918      ;
; 35.240 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.149      ; 4.918      ;
; 35.245 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.148      ; 4.912      ;
; 35.245 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.148      ; 4.912      ;
; 35.255 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.139      ; 4.893      ;
; 35.255 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.139      ; 4.893      ;
; 35.258 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.146      ; 4.897      ;
; 35.258 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.146      ; 4.897      ;
; 35.265 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.148      ; 4.892      ;
; 35.265 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.148      ; 4.892      ;
; 35.278 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.149      ; 4.880      ;
; 35.278 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.149      ; 4.880      ;
; 35.292 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.139      ; 4.856      ;
; 35.292 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.139      ; 4.856      ;
; 35.304 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.138      ; 4.843      ;
; 35.304 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.138      ; 4.843      ;
; 35.323 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.148      ; 4.834      ;
; 35.323 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.148      ; 4.834      ;
; 35.324 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.141      ; 4.826      ;
; 35.324 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.141      ; 4.826      ;
; 35.326 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.142      ; 4.825      ;
; 35.326 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.142      ; 4.825      ;
; 35.327 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.148      ; 4.830      ;
; 35.327 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.148      ; 4.830      ;
; 35.329 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.149      ; 4.829      ;
; 35.329 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.149      ; 4.829      ;
; 35.336 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.148      ; 4.821      ;
; 35.336 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.148      ; 4.821      ;
; 35.336 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.149      ; 4.822      ;
; 35.336 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.149      ; 4.822      ;
; 35.342 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.141      ; 4.808      ;
; 35.342 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.141      ; 4.808      ;
; 35.345 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.148      ; 4.812      ;
; 35.345 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.148      ; 4.812      ;
; 35.349 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.149      ; 4.809      ;
; 35.349 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.149      ; 4.809      ;
; 35.353 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.145      ; 4.801      ;
; 35.353 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.145      ; 4.801      ;
; 35.361 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.141      ; 4.789      ;
; 35.361 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.141      ; 4.789      ;
; 35.363 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.142      ; 4.788      ;
; 35.363 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.142      ; 4.788      ;
; 35.366 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.146      ; 4.789      ;
; 35.366 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.146      ; 4.789      ;
; 35.373 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.140      ; 4.776      ;
; 35.373 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.140      ; 4.776      ;
; 35.375 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.141      ; 4.775      ;
; 35.375 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.141      ; 4.775      ;
; 35.379 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.141      ; 4.771      ;
; 35.379 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.141      ; 4.771      ;
; 35.380 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.146      ; 4.775      ;
; 35.380 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.146      ; 4.775      ;
; 35.381 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.146      ; 4.774      ;
; 35.381 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.146      ; 4.774      ;
; 35.385 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.148      ; 4.772      ;
; 35.385 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.148      ; 4.772      ;
; 35.391 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.140      ; 4.758      ;
; 35.391 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.140      ; 4.758      ;
; 35.392 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.142      ; 4.759      ;
; 35.392 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.142      ; 4.759      ;
; 35.395 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.149      ; 4.763      ;
; 35.395 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.149      ; 4.763      ;
; 35.398 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.149      ; 4.760      ;
; 35.398 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.149      ; 4.760      ;
; 35.405 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.142      ; 4.746      ;
; 35.405 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.142      ; 4.746      ;
; 35.406 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a16~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.137      ; 4.740      ;
; 35.406 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a16~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.137      ; 4.740      ;
; 35.408 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.149      ; 4.750      ;
; 35.408 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.149      ; 4.750      ;
; 35.410 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.141      ; 4.740      ;
; 35.410 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.141      ; 4.740      ;
; 35.413 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.148      ; 4.744      ;
; 35.413 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.148      ; 4.744      ;
; 35.420 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.147      ; 4.736      ;
; 35.420 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.147      ; 4.736      ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.159 ; vga_pic:vga_pic_inst|rom_addr[5]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.487      ;
; 0.166 ; vga_pic:vga_pic_inst|rom_addr[8]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.494      ;
; 0.168 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.496      ;
; 0.176 ; vga_pic:vga_pic_inst|rom_addr[2]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.504      ;
; 0.179 ; vga_pic:vga_pic_inst|rom_addr[12] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.507      ;
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_pic:vga_pic_inst|rom_addr[9]  ; vga_pic:vga_pic_inst|rom_addr[9]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_pic:vga_pic_inst|rom_addr[10] ; vga_pic:vga_pic_inst|rom_addr[10]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_pic:vga_pic_inst|rom_addr[0]  ; vga_pic:vga_pic_inst|rom_addr[0]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_pic:vga_pic_inst|rom_addr[1]  ; vga_pic:vga_pic_inst|rom_addr[1]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_pic:vga_pic_inst|rom_addr[2]  ; vga_pic:vga_pic_inst|rom_addr[2]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_pic:vga_pic_inst|rom_addr[3]  ; vga_pic:vga_pic_inst|rom_addr[3]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_pic:vga_pic_inst|rom_addr[4]  ; vga_pic:vga_pic_inst|rom_addr[4]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_pic:vga_pic_inst|rom_addr[5]  ; vga_pic:vga_pic_inst|rom_addr[5]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_addr[6]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_pic:vga_pic_inst|rom_addr[7]  ; vga_pic:vga_pic_inst|rom_addr[7]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_pic:vga_pic_inst|rom_addr[8]  ; vga_pic:vga_pic_inst|rom_addr[8]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_pic:vga_pic_inst|rom_addr[11] ; vga_pic:vga_pic_inst|rom_addr[11]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_pic:vga_pic_inst|rom_addr[13] ; vga_pic:vga_pic_inst|rom_addr[13]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_pic:vga_pic_inst|rom_addr[12] ; vga_pic:vga_pic_inst|rom_addr[12]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.199 ; vga_pic:vga_pic_inst|rom_addr[0]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.527      ;
; 0.233 ; vga_pic:vga_pic_inst|rom_addr[3]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.561      ;
; 0.270 ; vga_pic:vga_pic_inst|rom_addr[5]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.602      ;
; 0.274 ; vga_pic:vga_pic_inst|rom_addr[7]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.606      ;
; 0.289 ; vga_pic:vga_pic_inst|rom_addr[8]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.621      ;
; 0.301 ; vga_pic:vga_pic_inst|rom_addr[9]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.634      ;
; 0.302 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.634      ;
; 0.306 ; vga_ctrl:vga_ctrl_inst|cnt_h[7]   ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.309 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]   ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]   ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]   ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]   ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]   ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.315 ; vga_pic:vga_pic_inst|rom_addr[4]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a15~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.642      ;
; 0.325 ; vga_pic:vga_pic_inst|rom_addr[0]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.653      ;
; 0.327 ; vga_pic:vga_pic_inst|rom_addr[7]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a1~porta_address_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.653      ;
; 0.330 ; vga_pic:vga_pic_inst|rom_addr[4]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.658      ;
; 0.333 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.661      ;
; 0.334 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a15~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.661      ;
; 0.336 ; vga_pic:vga_pic_inst|rom_addr[8]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_address_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.660      ;
; 0.337 ; vga_pic:vga_pic_inst|rom_addr[0]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.665      ;
; 0.338 ; vga_pic:vga_pic_inst|rom_addr[11] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.667      ;
; 0.339 ; vga_pic:vga_pic_inst|rom_addr[4]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.668      ;
; 0.340 ; vga_pic:vga_pic_inst|rom_addr[2]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.668      ;
; 0.341 ; vga_pic:vga_pic_inst|rom_addr[12] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.669      ;
; 0.341 ; vga_pic:vga_pic_inst|rom_addr[12] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.670      ;
; 0.342 ; vga_pic:vga_pic_inst|rom_addr[7]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.671      ;
; 0.352 ; vga_pic:vga_pic_inst|rom_addr[0]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.680      ;
; 0.359 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a1~porta_address_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.685      ;
; 0.359 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.687      ;
; 0.363 ; vga_pic:vga_pic_inst|rom_addr[0]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.692      ;
; 0.364 ; vga_pic:vga_pic_inst|rom_addr[2]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.692      ;
; 0.364 ; vga_pic:vga_pic_inst|rom_addr[0]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.693      ;
; 0.369 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_address_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.693      ;
; 0.369 ; vga_pic:vga_pic_inst|rom_addr[2]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.698      ;
; 0.372 ; vga_ctrl:vga_ctrl_inst|cnt_h[9]   ; vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.492      ;
; 0.374 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.703      ;
; 0.375 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.704      ;
; 0.378 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.706      ;
; 0.384 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]   ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.504      ;
; 0.424 ; vga_pic:vga_pic_inst|rom_addr[5]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_address_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.756      ;
; 0.426 ; vga_pic:vga_pic_inst|rom_addr[1]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.758      ;
; 0.430 ; vga_pic:vga_pic_inst|rom_addr[5]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a23~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.763      ;
; 0.434 ; vga_pic:vga_pic_inst|rom_addr[5]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.765      ;
; 0.437 ; vga_pic:vga_pic_inst|rom_addr[8]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_address_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.769      ;
; 0.449 ; vga_pic:vga_pic_inst|rom_addr[5]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.784      ;
; 0.451 ; vga_pic:vga_pic_inst|rom_addr[6]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_address_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.783      ;
; 0.451 ; vga_pic:vga_pic_inst|rom_addr[5]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.784      ;
; 0.451 ; vga_pic:vga_pic_inst|rom_addr[8]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.782      ;
; 0.452 ; vga_pic:vga_pic_inst|rom_addr[3]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.784      ;
; 0.457 ; vga_pic:vga_pic_inst|rom_addr[12] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.788      ;
; 0.458 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]   ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; vga_pic:vga_pic_inst|rom_addr[10] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.792      ;
; 0.459 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]   ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; vga_pic:vga_pic_inst|rom_addr[4]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.792      ;
; 0.460 ; vga_pic:vga_pic_inst|rom_addr[8]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a23~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.793      ;
; 0.460 ; vga_pic:vga_pic_inst|rom_addr[12] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.797      ;
; 0.463 ; vga_pic:vga_pic_inst|rom_addr[8]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.796      ;
; 0.463 ; vga_pic:vga_pic_inst|rom_addr[5]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.800      ;
; 0.466 ; vga_pic:vga_pic_inst|rom_addr[8]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.801      ;
; 0.469 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]   ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]   ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.470 ; vga_pic:vga_pic_inst|rom_addr[7]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.798      ;
; 0.472 ; vga_pic:vga_pic_inst|rom_addr[7]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.800      ;
; 0.472 ; vga_pic:vga_pic_inst|rom_addr[4]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.802      ;
; 0.472 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]   ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.592      ;
; 0.472 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]   ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.592      ;
; 0.475 ; vga_pic:vga_pic_inst|rom_addr[7]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.805      ;
; 0.475 ; vga_pic:vga_pic_inst|rom_addr[5]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.812      ;
; 0.477 ; vga_pic:vga_pic_inst|rom_addr[9]  ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.809      ;
; 0.478 ; vga_pic:vga_pic_inst|rom_addr[10] ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_address_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.811      ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                            ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                         ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                                    ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 19.732 ; 19.962       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 19.732 ; 19.962       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a10~porta_re_reg       ;
; 19.732 ; 19.962       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 19.732 ; 19.962       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a12~porta_re_reg       ;
; 19.732 ; 19.962       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 19.732 ; 19.962       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a6~porta_re_reg        ;
; 19.732 ; 19.962       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 19.732 ; 19.962       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a8~porta_re_reg        ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a13~porta_re_reg       ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a19~porta_re_reg       ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_address_reg0 ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a22~porta_re_reg       ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a2~porta_re_reg        ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a30~porta_address_reg0 ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a30~porta_re_reg       ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a5~porta_re_reg        ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a0~porta_re_reg        ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a11~porta_re_reg       ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a14~porta_re_reg       ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a15~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a15~porta_re_reg       ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a17~porta_re_reg       ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a18~porta_re_reg       ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a1~porta_re_reg        ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a20~porta_re_reg       ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a21~porta_re_reg       ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a23~porta_re_reg       ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a24~porta_re_reg       ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a25~porta_re_reg       ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a26~porta_re_reg       ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a27~porta_re_reg       ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a28~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a28~porta_re_reg       ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a29~porta_re_reg       ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a31~porta_re_reg       ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a3~porta_re_reg        ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a4~porta_re_reg        ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a7~porta_re_reg        ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a9~porta_re_reg        ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_sib1:auto_generated|ram_block1a16~porta_re_reg       ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                           ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                                           ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[10]                                                                                                         ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[15]                                                                                                         ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[2]                                                                                                          ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[4]                                                                                                          ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[9]                                                                                                          ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pic_valid                                                                                                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[13]                                                                                                         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[8]                                                                                                          ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[0]                                                                                                          ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[11]                                                                                                         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[12]                                                                                                         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[13]                                                                                                         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[1]                                                                                                          ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[2]                                                                                                          ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[3]                                                                                                          ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[4]                                                                                                          ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 3.817 ; 3.651 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 5.256 ; 5.491 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 5.189 ; 5.463 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 5.055 ; 5.307 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 5.142 ; 5.405 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 5.022 ; 5.255 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 4.684 ; 4.901 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 5.058 ; 5.290 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 4.987 ; 5.270 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 4.663 ; 4.874 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk    ; 5.099 ; 5.323 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 4.779 ; 4.989 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 4.746 ; 4.924 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 4.632 ; 4.802 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 5.117 ; 5.369 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 5.059 ; 5.305 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 5.112 ; 5.349 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 5.256 ; 5.491 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 3.699 ; 3.587 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 3.030 ; 2.839 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 2.274 ; 2.378 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 2.696 ; 2.859 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 2.515 ; 2.642 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 2.685 ; 2.844 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 2.602 ; 2.760 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 2.582 ; 2.734 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 2.486 ; 2.612 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 2.434 ; 2.560 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 2.446 ; 2.589 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk    ; 2.456 ; 2.576 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 2.440 ; 2.575 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 2.468 ; 2.603 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 2.274 ; 2.378 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 2.313 ; 2.437 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 2.474 ; 2.616 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 2.672 ; 2.853 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 2.611 ; 2.792 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 2.570 ; 2.419 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; 28.829 ; 0.159 ; N/A      ; N/A     ; 9.594               ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.829 ; 0.159 ; N/A      ; N/A     ; 19.717              ;
;  sys_clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 9.594               ;
; Design-wide TNS                                           ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  sys_clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 8.181  ; 8.348  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 12.792 ; 12.271 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 12.476 ; 12.143 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 12.100 ; 11.836 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 12.413 ; 12.046 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 12.182 ; 11.716 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 11.252 ; 10.914 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 12.166 ; 11.783 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 11.878 ; 11.678 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 11.228 ; 11.018 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk    ; 12.256 ; 11.864 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 11.500 ; 11.199 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 11.401 ; 11.058 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 11.268 ; 10.835 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 12.295 ; 11.986 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 12.198 ; 11.961 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 12.396 ; 11.930 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 12.792 ; 12.271 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 8.090  ; 8.049  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 3.030 ; 2.839 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 2.274 ; 2.378 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 2.696 ; 2.859 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 2.515 ; 2.642 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 2.685 ; 2.844 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 2.602 ; 2.760 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 2.582 ; 2.734 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 2.486 ; 2.612 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 2.434 ; 2.560 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 2.446 ; 2.589 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk    ; 2.456 ; 2.576 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 2.440 ; 2.575 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 2.468 ; 2.603 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 2.274 ; 2.378 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 2.313 ; 2.437 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 2.474 ; 2.616 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 2.672 ; 2.853 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 2.611 ; 2.792 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 2.570 ; 2.419 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; hsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[14]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[15]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sys_rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                 ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 25717    ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                  ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 25717    ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 43    ; 43   ;
; Unconstrained Output Ports      ; 18    ; 18   ;
; Unconstrained Output Port Paths ; 350   ; 350  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Tue Dec 03 11:00:36 2024
Info: Command: quartus_sta vga_rom_pic -c vga_rom_pic
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 24 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 16 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'vga_rom_pic.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name sys_clk sys_clk
    Info (332110): create_generated_clock -source {clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]} {clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 28.829
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    28.829         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.452         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.934
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.934         0.000 sys_clk 
    Info (332119):    19.722         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 29.490
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    29.490         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.401         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.943
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.943         0.000 sys_clk 
    Info (332119):    19.717         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 35.077
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    35.077         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.159
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.159         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.594
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.594         0.000 sys_clk 
    Info (332119):    19.732         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4702 megabytes
    Info: Processing ended: Tue Dec 03 11:00:37 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


