# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../not_bv.srcs/sources_1/new/not_bv.vhd" \
"../../../../not_bv.srcs/sim_1/new/not_bv_tb.vhd" \

# Do not sort compile order
nosort
