<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p272" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_272{left:96px;bottom:48px;letter-spacing:-0.1px;}
#t2_272{left:336px;bottom:48px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t3_272{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.15px;}
#t4_272{left:576px;bottom:1116px;letter-spacing:-0.18px;word-spacing:2.8px;}
#t5_272{left:96px;bottom:1038px;letter-spacing:0.12px;}
#t6_272{left:157px;bottom:1038px;letter-spacing:0.14px;word-spacing:0.06px;}
#t7_272{left:96px;bottom:1003px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t8_272{left:96px;bottom:982px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t9_272{left:96px;bottom:960px;letter-spacing:0.13px;word-spacing:-0.48px;}
#ta_272{left:96px;bottom:925px;letter-spacing:0.13px;word-spacing:-0.89px;}
#tb_272{left:96px;bottom:904px;letter-spacing:0.13px;word-spacing:-1.24px;}
#tc_272{left:96px;bottom:864px;letter-spacing:0.12px;}
#td_272{left:157px;bottom:864px;letter-spacing:0.16px;word-spacing:-0.09px;}
#te_272{left:96px;bottom:829px;letter-spacing:0.12px;word-spacing:-0.41px;}
#tf_272{left:96px;bottom:808px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tg_272{left:96px;bottom:786px;letter-spacing:0.13px;word-spacing:-0.41px;}
#th_272{left:96px;bottom:765px;letter-spacing:0.15px;word-spacing:-0.56px;}
#ti_272{left:96px;bottom:730px;letter-spacing:0.11px;word-spacing:-1.11px;}
#tj_272{left:96px;bottom:708px;letter-spacing:0.14px;word-spacing:-0.52px;}
#tk_272{left:96px;bottom:669px;letter-spacing:0.12px;}
#tl_272{left:157px;bottom:669px;letter-spacing:0.14px;word-spacing:0.06px;}
#tm_272{left:96px;bottom:633px;letter-spacing:0.1px;word-spacing:-0.64px;}
#tn_272{left:96px;bottom:612px;letter-spacing:0.14px;word-spacing:-0.69px;}
#to_272{left:96px;bottom:591px;letter-spacing:0.12px;word-spacing:-0.47px;}
#tp_272{left:96px;bottom:569px;letter-spacing:0.21px;}
#tq_272{left:188px;bottom:569px;}
#tr_272{left:200px;bottom:569px;letter-spacing:0.14px;word-spacing:-0.57px;}
#ts_272{left:96px;bottom:548px;letter-spacing:0.14px;word-spacing:-0.25px;}
#tt_272{left:96px;bottom:513px;letter-spacing:0.12px;word-spacing:-0.87px;}
#tu_272{left:96px;bottom:491px;letter-spacing:0.12px;word-spacing:-0.49px;}
#tv_272{left:96px;bottom:470px;letter-spacing:0.13px;word-spacing:-0.53px;}
#tw_272{left:96px;bottom:448px;letter-spacing:0.14px;word-spacing:-0.44px;}
#tx_272{left:686px;bottom:448px;}
#ty_272{left:698px;bottom:448px;letter-spacing:0.12px;word-spacing:-0.55px;}
#tz_272{left:96px;bottom:427px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t10_272{left:471px;bottom:427px;letter-spacing:0.16px;word-spacing:-0.45px;}
#t11_272{left:96px;bottom:406px;letter-spacing:0.09px;word-spacing:-0.13px;}
#t12_272{left:304px;bottom:406px;letter-spacing:0.06px;word-spacing:-0.31px;}
#t13_272{left:96px;bottom:366px;letter-spacing:0.12px;}
#t14_272{left:157px;bottom:366px;letter-spacing:0.18px;word-spacing:-0.04px;}
#t15_272{left:96px;bottom:331px;letter-spacing:0.12px;word-spacing:-0.41px;}
#t16_272{left:96px;bottom:309px;letter-spacing:0.14px;word-spacing:-0.44px;}
#t17_272{left:489px;bottom:309px;}
#t18_272{left:502px;bottom:309px;letter-spacing:0.12px;word-spacing:-0.18px;}
#t19_272{left:658px;bottom:309px;}
#t1a_272{left:664px;bottom:309px;letter-spacing:0.13px;word-spacing:-0.29px;}
#t1b_272{left:96px;bottom:288px;letter-spacing:0.13px;word-spacing:-0.49px;}
#t1c_272{left:96px;bottom:248px;letter-spacing:0.12px;}
#t1d_272{left:157px;bottom:248px;letter-spacing:0.15px;word-spacing:0.05px;}
#t1e_272{left:96px;bottom:213px;letter-spacing:0.14px;word-spacing:-0.5px;}
#t1f_272{left:96px;bottom:192px;letter-spacing:0.11px;word-spacing:-0.98px;}
#t1g_272{left:96px;bottom:170px;letter-spacing:0.11px;word-spacing:-1.1px;}
#t1h_272{left:96px;bottom:149px;letter-spacing:0.13px;word-spacing:-0.4px;}
#t1i_272{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_272{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_272{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s3_272{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_272{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s5_272{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s6_272{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts272" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg272Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg272" style="-webkit-user-select: none;"><object width="935" height="1210" data="272/272.svg" type="image/svg+xml" id="pdf272" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_272" class="t s1_272">236 </span><span id="t2_272" class="t s1_272">Streaming SIMD Extensions Media and Scientific Programming </span>
<span id="t3_272" class="t s1_272">AMD64 Technology </span><span id="t4_272" class="t s1_272">24592—Rev. 3.23—October 2020 </span>
<span id="t5_272" class="t s2_272">4.12.5 </span><span id="t6_272" class="t s2_272">Align Data </span>
<span id="t7_272" class="t s3_272">Data alignment is particularly important for performance when data written by one instruction is read </span>
<span id="t8_272" class="t s3_272">by a subsequent instruction soon after the write, or when accessing streaming (non-temporal) data. </span>
<span id="t9_272" class="t s3_272">These cases may occur frequently in 256-bit and 128-bit media procedures. </span>
<span id="ta_272" class="t s3_272">Accesses to data stored at unaligned locations may benefit from on-the-fly software alignment or from </span>
<span id="tb_272" class="t s3_272">repetition of data at different alignment boundaries, as required by different loops that process the data. </span>
<span id="tc_272" class="t s2_272">4.12.6 </span><span id="td_272" class="t s2_272">Organize Data for Cacheability </span>
<span id="te_272" class="t s3_272">Pack small data structures into cache-line-size blocks. Organize frequently accessed constants and </span>
<span id="tf_272" class="t s3_272">coefficients into cache-line-size blocks and prefetch them. Procedures that access data arranged in </span>
<span id="tg_272" class="t s3_272">memory-bus-sized blocks, or memory-burst-sized blocks, can make optimum use of the available </span>
<span id="th_272" class="t s3_272">memory bandwidth. </span>
<span id="ti_272" class="t s3_272">For data that will be used only once in a procedure, consider using non-cacheable memory. Accesses to </span>
<span id="tj_272" class="t s3_272">such memory are not burdened by the overhead of cache protocols. </span>
<span id="tk_272" class="t s2_272">4.12.7 </span><span id="tl_272" class="t s2_272">Prefetch Data </span>
<span id="tm_272" class="t s3_272">Media applications typically operate on large data sets. Because of this, they make intensive use of the </span>
<span id="tn_272" class="t s3_272">memory bus. Memory latency can be substantially reduced—especially for data that will be used only </span>
<span id="to_272" class="t s3_272">once—by prefetching such data into various levels of the cache hierarchy. Software can use the </span>
<span id="tp_272" class="t s3_272">PREFETCH</span><span id="tq_272" class="t s4_272">x </span><span id="tr_272" class="t s3_272">instructions very effectively in such cases, as described in “Cache and Memory </span>
<span id="ts_272" class="t s3_272">Management” on page 71. </span>
<span id="tt_272" class="t s3_272">Some of the best places to use prefetch instructions are inside loops that process large amounts of data. </span>
<span id="tu_272" class="t s3_272">If the loop goes through less than one cache line of data per iteration, partially unroll the loop. Try to </span>
<span id="tv_272" class="t s3_272">use virtually all of the prefetched data. This usually requires unit-stride memory accesses—those in </span>
<span id="tw_272" class="t s3_272">which all accesses are to contiguous memory locations. Exactly one PREFETCH</span><span id="tx_272" class="t s4_272">x </span><span id="ty_272" class="t s3_272">instruction per </span>
<span id="tz_272" class="t s3_272">cache line must be used. For further details, see the </span><span id="t10_272" class="t s4_272">Optimization Guide for AMD Athlon™ 64 and </span>
<span id="t11_272" class="t s4_272">AMD Opteron™ Processors</span><span id="t12_272" class="t s3_272">, order# 25112. </span>
<span id="t13_272" class="t s2_272">4.12.8 </span><span id="t14_272" class="t s2_272">Use SSE Code for Moving Data </span>
<span id="t15_272" class="t s3_272">Movements of data between memory, GPR, XMM, and MMX registers can take advantage of the </span>
<span id="t16_272" class="t s3_272">parallel vector operations supported by the SSE MOV</span><span id="t17_272" class="t s4_272">x </span><span id="t18_272" class="t s3_272">instructions. Figure 4</span><span id="t19_272" class="t s5_272">-</span><span id="t1a_272" class="t s3_272">13 on page 142 </span>
<span id="t1b_272" class="t s3_272">illustrates the range of move operations available. </span>
<span id="t1c_272" class="t s2_272">4.12.9 </span><span id="t1d_272" class="t s2_272">Retain Intermediate Results in SSE Registers </span>
<span id="t1e_272" class="t s3_272">Keep intermediate results in the SSE (YMM/XMM) registers as much as possible, especially if the </span>
<span id="t1f_272" class="t s3_272">intermediate results are used shortly after they have been produced. Avoid spilling intermediate results </span>
<span id="t1g_272" class="t s3_272">to memory and reusing them shortly thereafter. Take advantage of the increased number of addressable </span>
<span id="t1h_272" class="t s3_272">SSE registers available in 64-bit mode. </span>
<span id="t1i_272" class="t s6_272">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
