{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732548358976 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732548358976 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 10:25:58 2024 " "Processing started: Mon Nov 25 10:25:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732548358976 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732548358976 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732548358976 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732548359158 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732548359158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fetchstage.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/fetchstage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FetchStage " "Found entity 1: FetchStage" {  } { { "src/FetchStage.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/FetchStage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732548362676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732548362676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "src/Adder.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/Adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732548362677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732548362677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Found entity 1: MUX2" {  } { { "src/MUX2.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/MUX2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732548362678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732548362678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux3.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mux3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX3 " "Found entity 1: MUX3" {  } { { "src/MUX3.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/MUX3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732548362678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732548362678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/instmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/instmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstMem " "Found entity 1: InstMem" {  } { { "src/InstMem.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/InstMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732548362679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732548362679 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DecodeStage.sv(18) " "Verilog HDL warning at DecodeStage.sv(18): extended using \"x\" or \"z\"" {  } { { "src/DecodeStage.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/DecodeStage.sv" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1732548362680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DecodeStage.sv(19) " "Verilog HDL warning at DecodeStage.sv(19): extended using \"x\" or \"z\"" {  } { { "src/DecodeStage.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/DecodeStage.sv" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1732548362680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/decodestage.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/decodestage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DecodeStage " "Found entity 1: DecodeStage" {  } { { "src/DecodeStage.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/DecodeStage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732548362680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732548362680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "src/top_level.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/top_level.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732548362681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732548362681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "src/ControlUnit.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/ControlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732548362682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732548362682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/regunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/regunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegUnit " "Found entity 1: RegUnit" {  } { { "src/RegUnit.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/RegUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732548362683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732548362683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/immunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/immunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImmUnit " "Found entity 1: ImmUnit" {  } { { "src/ImmUnit.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/ImmUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732548362684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732548362684 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ExeStage.sv(51) " "Verilog HDL warning at ExeStage.sv(51): extended using \"x\" or \"z\"" {  } { { "src/ExeStage.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/ExeStage.sv" 51 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1732548362684 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ExeStage.sv(52) " "Verilog HDL warning at ExeStage.sv(52): extended using \"x\" or \"z\"" {  } { { "src/ExeStage.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/ExeStage.sv" 52 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1732548362684 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ExeStage.sv(65) " "Verilog HDL warning at ExeStage.sv(65): extended using \"x\" or \"z\"" {  } { { "src/ExeStage.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/ExeStage.sv" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1732548362684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/exestage.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/exestage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ExeStage " "Found entity 1: ExeStage" {  } { { "src/ExeStage.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/ExeStage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732548362684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732548362684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "src/ALU.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732548362685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732548362685 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "BranchUnit.sv(12) " "Verilog HDL information at BranchUnit.sv(12): always construct contains both blocking and non-blocking assignments" {  } { { "src/BranchUnit.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/BranchUnit.sv" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1732548362686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/branchunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/branchunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BranchUnit " "Found entity 1: BranchUnit" {  } { { "src/BranchUnit.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/BranchUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732548362686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732548362686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/memstage.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/memstage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemStage " "Found entity 1: MemStage" {  } { { "src/MemStage.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/MemStage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732548362687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732548362687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "src/DataMemory.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/DataMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732548362687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732548362687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/wbstage.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/wbstage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WBStage " "Found entity 1: WBStage" {  } { { "src/WBStage.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/WBStage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732548362688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732548362688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hazarddetunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/hazarddetunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HazardDetUnit " "Found entity 1: HazardDetUnit" {  } { { "src/HazardDetUnit.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/HazardDetUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732548362689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732548362689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/forwardingunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/forwardingunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Found entity 1: ForwardingUnit" {  } { { "src/ForwardingUnit.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/ForwardingUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732548362690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732548362690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "src/CPU.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/CPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732548362690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732548362690 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732548362743 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R top_level.sv(6) " "Output port \"VGA_R\" at top_level.sv(6) has no driver" {  } { { "src/top_level.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/top_level.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732548362753 "|top_level"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G top_level.sv(7) " "Output port \"VGA_G\" at top_level.sv(7) has no driver" {  } { { "src/top_level.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/top_level.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732548362754 "|top_level"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B top_level.sv(8) " "Output port \"VGA_B\" at top_level.sv(8) has no driver" {  } { { "src/top_level.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/top_level.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732548362754 "|top_level"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK top_level.sv(9) " "Output port \"VGA_CLK\" at top_level.sv(9) has no driver" {  } { { "src/top_level.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/top_level.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732548362754 "|top_level"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N top_level.sv(10) " "Output port \"VGA_SYNC_N\" at top_level.sv(10) has no driver" {  } { { "src/top_level.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/top_level.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732548362754 "|top_level"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N top_level.sv(11) " "Output port \"VGA_BLANK_N\" at top_level.sv(11) has no driver" {  } { { "src/top_level.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/top_level.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732548362754 "|top_level"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS top_level.sv(12) " "Output port \"VGA_HS\" at top_level.sv(12) has no driver" {  } { { "src/top_level.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/top_level.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732548362754 "|top_level"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS top_level.sv(14) " "Output port \"VGA_VS\" at top_level.sv(14) has no driver" {  } { { "src/top_level.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/top_level.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732548362754 "|top_level"}
{ "Warning" "WSGN_EMPTY_SHELL" "top_level " "Entity \"top_level\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1732548362760 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/top_level.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732548363099 "|top_level|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/top_level.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732548363099 "|top_level|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/top_level.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732548363099 "|top_level|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/top_level.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732548363099 "|top_level|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/top_level.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732548363099 "|top_level|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/top_level.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732548363099 "|top_level|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/top_level.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732548363099 "|top_level|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/top_level.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732548363099 "|top_level|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/top_level.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732548363099 "|top_level|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/top_level.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732548363099 "|top_level|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/top_level.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732548363099 "|top_level|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/top_level.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732548363099 "|top_level|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/top_level.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732548363099 "|top_level|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/top_level.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732548363099 "|top_level|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/top_level.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732548363099 "|top_level|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/top_level.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732548363099 "|top_level|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/top_level.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732548363099 "|top_level|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/top_level.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732548363099 "|top_level|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/top_level.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732548363099 "|top_level|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/top_level.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732548363099 "|top_level|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/top_level.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732548363099 "|top_level|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/top_level.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732548363099 "|top_level|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/top_level.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732548363099 "|top_level|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/top_level.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732548363099 "|top_level|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/top_level.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732548363099 "|top_level|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/top_level.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732548363099 "|top_level|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/top_level.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732548363099 "|top_level|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/top_level.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732548363099 "|top_level|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/top_level.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732548363099 "|top_level|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1732548363099 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/output_files/top_level.map.smsg " "Generated suppressed messages file C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/output_files/top_level.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732548363186 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1732548363307 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732548363307 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "src/top_level.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/top_level.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732548363418 "|top_level|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_fpga " "No output dependent on input pin \"clk_fpga\"" {  } { { "src/top_level.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/top_level.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732548363418 "|top_level|clk_fpga"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "src/top_level.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/top_level.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732548363418 "|top_level|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_core " "No output dependent on input pin \"reset_core\"" {  } { { "src/top_level.sv" "" { Text "C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/top_level.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732548363418 "|top_level|reset_core"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1732548363418 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33 " "Implemented 33 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1732548363420 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1732548363420 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1732548363420 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732548363426 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 10:26:03 2024 " "Processing ended: Mon Nov 25 10:26:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732548363426 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732548363426 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732548363426 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732548363426 ""}
