set ::env(PDK) {sky130A}
set ::env(STD_CELL_LIBRARY) {sky130_fd_sc_hd}
set ::env(DESIGN_NAME) {adder_4b}
set ::env(VERILOG_FILES) {/openlane/designs/adder_4b/src/adder_4b.v}
set ::env(CLOCK_PORT) {clk}
set ::env(CLOCK_PERIOD) {10.0}
set ::env(DESIGN_IS_CORE) {1}
