/**
 * @file    example_ccp_pwm.c
 * @brief   End-to-end smoke test: PWM output on RC2/CCP1.
 *
 *   Setup:
 *     - Timer2 with PR2=99, prescaler 1:1, postscaler 1:1
 *       → PWM period = (99+1) × 4 × Tosc × 1 = 400 instruction cycles
 *         (DS39582B §8.3.1).
 *     - CCP1 in PWM mode, 50% duty.
 *     - RC2/CCP1 pin configured as output.
 *
 *   The sim backend does not toggle the RC2/CCP1 pin on each PWM
 *   period, so this test reads the underlying CCP1CON register +
 *   PR2 / T2CON to verify the driver configured everything correctly,
 *   and counts TMR2 overflows to confirm the period.
 *
 * Build:
 *   cc -std=c99 -DPIC16F877A -Iinclude/host -Iinclude \
 *      tests/example_ccp_pwm.c \
 *      src/peripherals/pic16f87xa_ccp.c \
 *      src/peripherals/pic16f87xa_timer2.c \
 *      src/core/pic16f87xa_interrupt.c \
 *      src/sim/pic16f87xa_sim.c \
 *      -o example_ccp_pwm
 */

#include "pic16f87xa.h"
#include "pic16f87xa_sim.h"
#include "pic16f87xa_sfr.h"
#include "peripherals/pic16f87xa_ccp.h"
#include "peripherals/pic16f87xa_timer2.h"
#include <stdio.h>

/* DS39582B §8.3.1: PWM period = (PR2+1) × 4 × Tosc × T2 prescaler.
 * In instruction cycles, Fosc = 4 × Fcycle so the 4 × Tosc collapses
 * to 1 instruction cycle → period = (PR2+1) × T2 prescaler.
 * With PR2=99, prescaler=1:1: 100 instruction cycles per period. */
#define EXPECTED_PERIOD_CYCLES  100UL
#define EXPECTED_OVERFLOWS      5U
#define SIM_BUDGET              ((EXPECTED_PERIOD_CYCLES * EXPECTED_OVERFLOWS) + 1024UL)

static volatile uint32_t t2_overflows   = 0;
static volatile uint32_t first_t2_cycle = 0;
static uint32_t cycle_counter = 0;

static void on_t2_overflow(void)
{
    if (t2_overflows == 0U) first_t2_cycle = cycle_counter;
    t2_overflows++;
}

int main(void)
{
    pic16f87xa_sim_reset();
    pic16f87xa_sim_set_irq_callback(TIMER2_IRQHandler);

    /* 1. Configure Timer2 as the PWM time base (DS39582B §8.3.3 step 4). */
    TIMER2_HandleTypeDef th = TIMER2_HANDLE_DEFAULT;
    th.Prescaler       = TIMER2_PRESCALER_1_1;
    th.Postscaler      = TIMER2_POSTSCALER_1_1;
    th.Period          = 99U;     /* PR2 = 99 → 100 ticks per period. */
    th.OverflowCallback = on_t2_overflow;
    HAL_TIMER2_Init(&th);

    /* 2. Configure CCP1 in PWM mode at 50% duty.
     *    DS39582B §8.3.2:  duty = CCPR1L:CCP1CON<5:4>.
     *    10-bit duty value for 50% of (PR2+1) = 50% of 100 = 50. */
    CCP_HandleTypeDef ch = { 0 };
    ch.Instance      = CCP_INSTANCE_1;
    ch.Mode          = CCP_MODE_PWM;
    ch.PWM.Period    = 99U;
    ch.PWM.Duty      = 50U;       /* 50 of 100 → 50%. */
    ch.EventCallback = NULL;      /* Don't need an IRQ. */
    HAL_CCP_Init(&ch);

    /* 3. Start Timer2, this writes PR2 + T2CON. PWM output is generated
     *    as soon as TMR2 starts incrementing (DS39582B §8.3.3 step 4). */
    HAL_TIMER2_Start(&th);

    /* 4. Verify the configuration went to the right registers. */
    uint8_t con = PIC16F87XA_REG8(0x17U);  /* CCP1CON */
    uint8_t rl  = PIC16F87XA_REG8(0x15U);  /* CCPR1L */
    uint8_t pr2 = PIC16F87XA_REG8(0x92U);  /* PR2, Bank 1 */

    /* 50% of 100 = 50 → 10-bit value 50 = 0x032.
     * CCPR1L = 0x0C (50 >> 2).
     * CCP1CON<5:4> = 0x032 & 0x3 = 0x2, shifted to bits 4..5. */
    if (rl != 12U) {
        printf("FAIL: CCPR1L = %u, expected 12\n", (unsigned)rl);
        return 1;
    }
    if (pr2 != 99U) {
        printf("FAIL: PR2 = %u, expected 99\n", (unsigned)pr2);
        return 1;
    }
    if ((con & 0x0CU) != 0x0CU) {
        printf("FAIL: CCP1CON mode bits = 0x%X, expected 0xC (PWM)\n",
               (unsigned)(con & 0x0FU));
        return 1;
    }

    /* 5. Run the sim and count TMR2 overflows. Each overflow = one PWM
     *    period. First overflow should fire at the end of the period. */
    for (uint32_t i = 0; i < SIM_BUDGET; i++) {
        cycle_counter = i + 1;
        pic16f87xa_sim_step(1);
        if (t2_overflows >= EXPECTED_OVERFLOWS) break;
    }

    int32_t delta = (int32_t)first_t2_cycle - (int32_t)EXPECTED_PERIOD_CYCLES;
    if (delta < 0) delta = -delta;

    if (t2_overflows >= EXPECTED_OVERFLOWS && delta <= 4) {
        printf("OK: CCP1 PWM configured; TMR2 produced %u overflows, "
               "first at cycle %u (expected ~%u)\n",
               (unsigned)t2_overflows,
               (unsigned)first_t2_cycle ? (unsigned)first_t2_cycle : 1U,
               (unsigned)EXPECTED_PERIOD_CYCLES);
        return 0;
    }
    printf("FAIL: t2_overflows=%u first_t2_cycle=%u expected ~%u\n",
           (unsigned)t2_overflows, (unsigned)first_t2_cycle,
           (unsigned)EXPECTED_PERIOD_CYCLES);
    return 1;
}