<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3"/>
<title>axivdma: XAxiVdma_Config Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">axivdma
   </div>
   <div id="projectbrief">Xilinx SDK Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="pages.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_x_axi_vdma___config.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">XAxiVdma_Config Struct Reference<div class="ingroups"><a class="el" href="group__axivdma__v6__6.html">Axivdma_v6_6</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>This typedef contains the hardware configuration information for a VDMA device.  
 <a href="struct_x_axi_vdma___config.html#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ga8be3f756a21d2360541a40303a525525"><td class="memItemLeft" align="right" valign="top">u16&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axivdma__v6__6.html#ga8be3f756a21d2360541a40303a525525">DeviceId</a></td></tr>
<tr class="memdesc:ga8be3f756a21d2360541a40303a525525"><td class="mdescLeft">&#160;</td><td class="mdescRight">DeviceId is the unique ID of the device.  <a href="group__axivdma__v6__6.html#ga8be3f756a21d2360541a40303a525525"></a><br/></td></tr>
<tr class="separator:ga8be3f756a21d2360541a40303a525525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76cf51d7be754a670e697e74966c68cd"><td class="memItemLeft" align="right" valign="top">UINTPTR&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axivdma__v6__6.html#ga76cf51d7be754a670e697e74966c68cd">BaseAddress</a></td></tr>
<tr class="memdesc:ga76cf51d7be754a670e697e74966c68cd"><td class="mdescLeft">&#160;</td><td class="mdescRight"><pre class="fragment">          BaseAddress is the physical base address of the
</pre><p> device's registers  <a href="group__axivdma__v6__6.html#ga76cf51d7be754a670e697e74966c68cd"></a><br/></td></tr>
<tr class="separator:ga76cf51d7be754a670e697e74966c68cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbeae935b306619b3e2d41598ea1727e"><td class="memItemLeft" align="right" valign="top">u16&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axivdma__v6__6.html#gabbeae935b306619b3e2d41598ea1727e">MaxFrameStoreNum</a></td></tr>
<tr class="memdesc:gabbeae935b306619b3e2d41598ea1727e"><td class="mdescLeft">&#160;</td><td class="mdescRight">The maximum number of Frame Stores.  <a href="group__axivdma__v6__6.html#gabbeae935b306619b3e2d41598ea1727e"></a><br/></td></tr>
<tr class="separator:gabbeae935b306619b3e2d41598ea1727e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae737875f784d02112726509846784dd1"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axivdma__v6__6.html#gae737875f784d02112726509846784dd1">HasMm2S</a></td></tr>
<tr class="memdesc:gae737875f784d02112726509846784dd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether hw build has read channel.  <a href="group__axivdma__v6__6.html#gae737875f784d02112726509846784dd1"></a><br/></td></tr>
<tr class="separator:gae737875f784d02112726509846784dd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae673d8167e09607574eafbcebd1f0059"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axivdma__v6__6.html#gae673d8167e09607574eafbcebd1f0059">HasMm2SDRE</a></td></tr>
<tr class="memdesc:gae673d8167e09607574eafbcebd1f0059"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read channel supports unaligned transfer.  <a href="group__axivdma__v6__6.html#gae673d8167e09607574eafbcebd1f0059"></a><br/></td></tr>
<tr class="separator:gae673d8167e09607574eafbcebd1f0059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7a988cf756f60c718d29e2f3273764b"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axivdma__v6__6.html#gaf7a988cf756f60c718d29e2f3273764b">Mm2SWordLen</a></td></tr>
<tr class="memdesc:gaf7a988cf756f60c718d29e2f3273764b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read channel word length.  <a href="group__axivdma__v6__6.html#gaf7a988cf756f60c718d29e2f3273764b"></a><br/></td></tr>
<tr class="separator:gaf7a988cf756f60c718d29e2f3273764b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0131f5b3987b78fe975c03f264586a6"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axivdma__v6__6.html#gac0131f5b3987b78fe975c03f264586a6">HasS2Mm</a></td></tr>
<tr class="memdesc:gac0131f5b3987b78fe975c03f264586a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether hw build has write channel.  <a href="group__axivdma__v6__6.html#gac0131f5b3987b78fe975c03f264586a6"></a><br/></td></tr>
<tr class="separator:gac0131f5b3987b78fe975c03f264586a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88e3b8ed3aa34aec7d9936681eadae97"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axivdma__v6__6.html#ga88e3b8ed3aa34aec7d9936681eadae97">HasS2MmDRE</a></td></tr>
<tr class="memdesc:ga88e3b8ed3aa34aec7d9936681eadae97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write channel supports unaligned transfer.  <a href="group__axivdma__v6__6.html#ga88e3b8ed3aa34aec7d9936681eadae97"></a><br/></td></tr>
<tr class="separator:ga88e3b8ed3aa34aec7d9936681eadae97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef8758d32c62de587d9e57fed56c01ee"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axivdma__v6__6.html#gaef8758d32c62de587d9e57fed56c01ee">S2MmWordLen</a></td></tr>
<tr class="memdesc:gaef8758d32c62de587d9e57fed56c01ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write channel word length.  <a href="group__axivdma__v6__6.html#gaef8758d32c62de587d9e57fed56c01ee"></a><br/></td></tr>
<tr class="separator:gaef8758d32c62de587d9e57fed56c01ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf28619bcd27f94ceaf47bbeb0cb0400c"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axivdma__v6__6.html#gaf28619bcd27f94ceaf47bbeb0cb0400c">HasSG</a></td></tr>
<tr class="memdesc:gaf28619bcd27f94ceaf47bbeb0cb0400c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether hardware has SG engine.  <a href="group__axivdma__v6__6.html#gaf28619bcd27f94ceaf47bbeb0cb0400c"></a><br/></td></tr>
<tr class="separator:gaf28619bcd27f94ceaf47bbeb0cb0400c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1acfdf764643a690110d0d9bf0094f75"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axivdma__v6__6.html#ga1acfdf764643a690110d0d9bf0094f75">EnableVIDParamRead</a></td></tr>
<tr class="memdesc:ga1acfdf764643a690110d0d9bf0094f75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Enable for video parameters in direct register mode.  <a href="group__axivdma__v6__6.html#ga1acfdf764643a690110d0d9bf0094f75"></a><br/></td></tr>
<tr class="separator:ga1acfdf764643a690110d0d9bf0094f75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab97aef716c82252eeb7eb12832a31dd5"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axivdma__v6__6.html#gab97aef716c82252eeb7eb12832a31dd5">UseFsync</a></td></tr>
<tr class="memdesc:gab97aef716c82252eeb7eb12832a31dd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA operations synchronized to Frame Sync.  <a href="group__axivdma__v6__6.html#gab97aef716c82252eeb7eb12832a31dd5"></a><br/></td></tr>
<tr class="separator:gab97aef716c82252eeb7eb12832a31dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ff6f00da81986d480ae3baed727e4a9"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axivdma__v6__6.html#ga0ff6f00da81986d480ae3baed727e4a9">FlushonFsync</a></td></tr>
<tr class="memdesc:ga0ff6f00da81986d480ae3baed727e4a9"><td class="mdescLeft">&#160;</td><td class="mdescRight"><pre class="fragment">   VDMA Transactions are flushed &amp; channel states
</pre><p> reset on Frame Sync  <a href="group__axivdma__v6__6.html#ga0ff6f00da81986d480ae3baed727e4a9"></a><br/></td></tr>
<tr class="separator:ga0ff6f00da81986d480ae3baed727e4a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14b3296d09ee88ac27a415ca2452a60e"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axivdma__v6__6.html#ga14b3296d09ee88ac27a415ca2452a60e">Mm2SBufDepth</a></td></tr>
<tr class="memdesc:ga14b3296d09ee88ac27a415ca2452a60e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Depth of Read Channel Line Buffer FIFO.  <a href="group__axivdma__v6__6.html#ga14b3296d09ee88ac27a415ca2452a60e"></a><br/></td></tr>
<tr class="separator:ga14b3296d09ee88ac27a415ca2452a60e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae165f3cbaa2eb57aa1708743e45aa845"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axivdma__v6__6.html#gae165f3cbaa2eb57aa1708743e45aa845">S2MmBufDepth</a></td></tr>
<tr class="memdesc:gae165f3cbaa2eb57aa1708743e45aa845"><td class="mdescLeft">&#160;</td><td class="mdescRight">Depth of Write Channel Line Buffer FIFO.  <a href="group__axivdma__v6__6.html#gae165f3cbaa2eb57aa1708743e45aa845"></a><br/></td></tr>
<tr class="separator:gae165f3cbaa2eb57aa1708743e45aa845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7057aa6b1b3614612b2b1331ec6afd87"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axivdma__v6__6.html#ga7057aa6b1b3614612b2b1331ec6afd87">Mm2SGenLock</a></td></tr>
<tr class="memdesc:ga7057aa6b1b3614612b2b1331ec6afd87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mm2s Gen Lock Mode.  <a href="group__axivdma__v6__6.html#ga7057aa6b1b3614612b2b1331ec6afd87"></a><br/></td></tr>
<tr class="separator:ga7057aa6b1b3614612b2b1331ec6afd87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7938ca3c609d8a44a05cf81cde30a4a7"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axivdma__v6__6.html#ga7938ca3c609d8a44a05cf81cde30a4a7">S2MmGenLock</a></td></tr>
<tr class="memdesc:ga7938ca3c609d8a44a05cf81cde30a4a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">S2Mm Gen Lock Mode.  <a href="group__axivdma__v6__6.html#ga7938ca3c609d8a44a05cf81cde30a4a7"></a><br/></td></tr>
<tr class="separator:ga7938ca3c609d8a44a05cf81cde30a4a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga990e5208e4320a26ca4cc8f50407489d"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axivdma__v6__6.html#ga990e5208e4320a26ca4cc8f50407489d">InternalGenLock</a></td></tr>
<tr class="memdesc:ga990e5208e4320a26ca4cc8f50407489d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal Gen Lock.  <a href="group__axivdma__v6__6.html#ga990e5208e4320a26ca4cc8f50407489d"></a><br/></td></tr>
<tr class="separator:ga990e5208e4320a26ca4cc8f50407489d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7de365f4e644f7d357dfb5aea0ba4241"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axivdma__v6__6.html#ga7de365f4e644f7d357dfb5aea0ba4241">S2MmSOF</a></td></tr>
<tr class="memdesc:ga7de365f4e644f7d357dfb5aea0ba4241"><td class="mdescLeft">&#160;</td><td class="mdescRight">S2MM Start of Flag Enable.  <a href="group__axivdma__v6__6.html#ga7de365f4e644f7d357dfb5aea0ba4241"></a><br/></td></tr>
<tr class="separator:ga7de365f4e644f7d357dfb5aea0ba4241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga569bedc89182bd0542f62580767c98d3"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axivdma__v6__6.html#ga569bedc89182bd0542f62580767c98d3">Mm2SStreamWidth</a></td></tr>
<tr class="memdesc:ga569bedc89182bd0542f62580767c98d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">MM2S TData Width.  <a href="group__axivdma__v6__6.html#ga569bedc89182bd0542f62580767c98d3"></a><br/></td></tr>
<tr class="separator:ga569bedc89182bd0542f62580767c98d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8169029d1b2a372478df2ad52c99ae3"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axivdma__v6__6.html#gaf8169029d1b2a372478df2ad52c99ae3">S2MmStreamWidth</a></td></tr>
<tr class="memdesc:gaf8169029d1b2a372478df2ad52c99ae3"><td class="mdescLeft">&#160;</td><td class="mdescRight">S2MM TData Width.  <a href="group__axivdma__v6__6.html#gaf8169029d1b2a372478df2ad52c99ae3"></a><br/></td></tr>
<tr class="separator:gaf8169029d1b2a372478df2ad52c99ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacda6ef717d6af941e0f0c8dc90185a24"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axivdma__v6__6.html#gacda6ef717d6af941e0f0c8dc90185a24">Mm2SThresRegEn</a></td></tr>
<tr class="memdesc:gacda6ef717d6af941e0f0c8dc90185a24"><td class="mdescLeft">&#160;</td><td class="mdescRight">MM2S Threshold Register Enable Flag This corresponds to C_ENABLE_DEBUG_INFO_1 configuration parameter.  <a href="group__axivdma__v6__6.html#gacda6ef717d6af941e0f0c8dc90185a24"></a><br/></td></tr>
<tr class="separator:gacda6ef717d6af941e0f0c8dc90185a24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad04ebadf6c05c481198b6b27e5e9eec8"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axivdma__v6__6.html#gad04ebadf6c05c481198b6b27e5e9eec8">Mm2SFrmStoreRegEn</a></td></tr>
<tr class="memdesc:gad04ebadf6c05c481198b6b27e5e9eec8"><td class="mdescLeft">&#160;</td><td class="mdescRight">MM2S Frame Store Register Enable Flag This corresponds to C_ENABLE_DEBUG_INFO_5 configuration parameter.  <a href="group__axivdma__v6__6.html#gad04ebadf6c05c481198b6b27e5e9eec8"></a><br/></td></tr>
<tr class="separator:gad04ebadf6c05c481198b6b27e5e9eec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f3291160fad20f64ce2e18efcfe8566"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axivdma__v6__6.html#ga3f3291160fad20f64ce2e18efcfe8566">Mm2SDlyCntrEn</a></td></tr>
<tr class="memdesc:ga3f3291160fad20f64ce2e18efcfe8566"><td class="mdescLeft">&#160;</td><td class="mdescRight">MM2S Delay Counter (Control Reg) Enable Flag This corresponds to C_ENABLE_DEBUG_INFO_6 configuration parameter.  <a href="group__axivdma__v6__6.html#ga3f3291160fad20f64ce2e18efcfe8566"></a><br/></td></tr>
<tr class="separator:ga3f3291160fad20f64ce2e18efcfe8566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca0e931b1418fda82650456d7639b752"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axivdma__v6__6.html#gaca0e931b1418fda82650456d7639b752">Mm2SFrmCntrEn</a></td></tr>
<tr class="memdesc:gaca0e931b1418fda82650456d7639b752"><td class="mdescLeft">&#160;</td><td class="mdescRight">MM2S Frame Counter (Control Reg) Enable Flag This corresponds to C_ENABLE_DEBUG_INFO_7 configuration parameter.  <a href="group__axivdma__v6__6.html#gaca0e931b1418fda82650456d7639b752"></a><br/></td></tr>
<tr class="separator:gaca0e931b1418fda82650456d7639b752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83e466b0e6d0b8711db0372000009c9b"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axivdma__v6__6.html#ga83e466b0e6d0b8711db0372000009c9b">S2MmThresRegEn</a></td></tr>
<tr class="memdesc:ga83e466b0e6d0b8711db0372000009c9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">S2MM Threshold Register Enable Flag This corresponds to C_ENABLE_DEBUG_INFO_9 configuration parameter.  <a href="group__axivdma__v6__6.html#ga83e466b0e6d0b8711db0372000009c9b"></a><br/></td></tr>
<tr class="separator:ga83e466b0e6d0b8711db0372000009c9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5835e4da4043a081141184f760894960"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axivdma__v6__6.html#ga5835e4da4043a081141184f760894960">S2MmFrmStoreRegEn</a></td></tr>
<tr class="memdesc:ga5835e4da4043a081141184f760894960"><td class="mdescLeft">&#160;</td><td class="mdescRight">S2MM Frame Store Register Enable Flag This corresponds to C_ENABLE_DEBUG_INFO_13 configuration parameter.  <a href="group__axivdma__v6__6.html#ga5835e4da4043a081141184f760894960"></a><br/></td></tr>
<tr class="separator:ga5835e4da4043a081141184f760894960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga263c9059a1a7220c0d082791d1f99681"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axivdma__v6__6.html#ga263c9059a1a7220c0d082791d1f99681">S2MmDlyCntrEn</a></td></tr>
<tr class="memdesc:ga263c9059a1a7220c0d082791d1f99681"><td class="mdescLeft">&#160;</td><td class="mdescRight">S2MM Delay Counter (Control Reg) Enable Flag This corresponds to C_ENABLE_DEBUG_INFO_14 configuration parameter.  <a href="group__axivdma__v6__6.html#ga263c9059a1a7220c0d082791d1f99681"></a><br/></td></tr>
<tr class="separator:ga263c9059a1a7220c0d082791d1f99681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0f7d3262d6a8a66cb68516be91f9fa0"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axivdma__v6__6.html#gac0f7d3262d6a8a66cb68516be91f9fa0">S2MmFrmCntrEn</a></td></tr>
<tr class="memdesc:gac0f7d3262d6a8a66cb68516be91f9fa0"><td class="mdescLeft">&#160;</td><td class="mdescRight">S2MM Frame Counter (Control Reg) Enable Flag This corresponds to C_ENABLE_DEBUG_INFO_15 configuration parameter.  <a href="group__axivdma__v6__6.html#gac0f7d3262d6a8a66cb68516be91f9fa0"></a><br/></td></tr>
<tr class="separator:gac0f7d3262d6a8a66cb68516be91f9fa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3bce37353c26d5b2f077a100cdc7bd4"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axivdma__v6__6.html#gae3bce37353c26d5b2f077a100cdc7bd4">EnableAllDbgFeatures</a></td></tr>
<tr class="memdesc:gae3bce37353c26d5b2f077a100cdc7bd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable all Debug features This corresponds to C_ENABLE_DEBUG_ALL configuration parameter.  <a href="group__axivdma__v6__6.html#gae3bce37353c26d5b2f077a100cdc7bd4"></a><br/></td></tr>
<tr class="separator:gae3bce37353c26d5b2f077a100cdc7bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefe77aff2f380aac9be64645ca606696"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axivdma__v6__6.html#gaefe77aff2f380aac9be64645ca606696">AddrWidth</a></td></tr>
<tr class="memdesc:gaefe77aff2f380aac9be64645ca606696"><td class="mdescLeft">&#160;</td><td class="mdescRight">Address Width.  <a href="group__axivdma__v6__6.html#gaefe77aff2f380aac9be64645ca606696"></a><br/></td></tr>
<tr class="separator:gaefe77aff2f380aac9be64645ca606696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga759dfd5ee4156f725ec65fe154fa2f89"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axivdma__v6__6.html#ga759dfd5ee4156f725ec65fe154fa2f89">HasVFlip</a></td></tr>
<tr class="memdesc:ga759dfd5ee4156f725ec65fe154fa2f89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether hardware has Vertical Flip enabled(c_enable_vert_flip)  <a href="group__axivdma__v6__6.html#ga759dfd5ee4156f725ec65fe154fa2f89"></a><br/></td></tr>
<tr class="separator:ga759dfd5ee4156f725ec65fe154fa2f89"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This typedef contains the hardware configuration information for a VDMA device. </p>
<p>Each VDMA device should have a configuration structure associated with it. </p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
