# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../MIC.srcs/sources_1/imports/src/main/vhdl/common_defs.vhd" \
"../../../../MIC.srcs/sources_1/imports/src/main/vhdl/alu.vhd" \
"../../../../MIC.srcs/sources_1/imports/src/main/vhdl/control_store.vhd" \
"../../../../MIC.srcs/sources_1/imports/src/main/vhdl/control_unit.vhd" \
"../../../../MIC.srcs/sources_1/imports/src/main/vhdl/datapath.vhd" \
"../../../../MIC.srcs/sources_1/imports/src/main/vhdl/dp_ar_ram.vhd" \
"../../../../MIC.srcs/sources_1/imports/src/main/vhdl/processor.vhd" \
"../../../../MIC.srcs/sources_1/imports/src/test/vhdl/processor_tb.vhd" \

# Do not sort compile order
nosort
