
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010529                       # Number of seconds simulated
sim_ticks                                 10529497000                       # Number of ticks simulated
final_tick                                10529497000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 259444                       # Simulator instruction rate (inst/s)
host_op_rate                                   259470                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              135287276                       # Simulator tick rate (ticks/s)
host_mem_usage                                 811848                       # Number of bytes of host memory used
host_seconds                                    77.83                       # Real time elapsed on the host
sim_insts                                    20192680                       # Number of instructions simulated
sim_ops                                      20194712                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10529497000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          33280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         810880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             844160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33280                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             520                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           12670                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13190                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           3160645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          77010326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              80170971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      3160645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3160645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          3160645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         77010326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             80170971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       520.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     12670.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               26812                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       13190                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     13190                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 844160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  844160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   10529455500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 13190                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   12682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     442                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3150                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    267.499683                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   121.202563                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   376.319160                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2335     74.13%     74.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           61      1.94%     76.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           48      1.52%     77.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           32      1.02%     78.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           33      1.05%     79.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           25      0.79%     80.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           28      0.89%     81.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           31      0.98%     82.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          557     17.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3150                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        33280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       810880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 3160644.805730035994                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 77010326.324229925871                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          520                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        12670                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17912750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    534457500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34447.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42182.91                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    305057750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               552370250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   65950000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     23127.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41877.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        80.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     80.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.63                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    10033                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     798290.79                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 11188380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  5931585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                47052600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         137679360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            110730480                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             12367200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       633001530                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        38336160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       2143713180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             3142491585                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            298.446506                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          10248853000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     21641500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      58240000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   8760864000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     99838750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     200757250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1388155500                       # Time in different power states
system.mem_ctrls_1.actEnergy                 11352600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  6022665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                47124000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         137064720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            110620470                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             13901280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       635714160                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        32390880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       2149518300                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             3145866915                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            298.767065                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          10245737750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     23936000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      57980000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   8767350750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     84351000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     201726000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   1394153250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  10529497000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 3362247                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2260298                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               844                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1848042                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1445272                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             78.205582                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  500736                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 90                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             256                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 35                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              221                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           89                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10529497000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10529497000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10529497000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10529497000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     10529497000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         21058995                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            3016824                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       20212595                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     3362247                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1946043                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      17990880                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    1732                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           473                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   3004969                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   485                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           21009085                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.962286                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.053371                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 16013425     76.22%     76.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   826247      3.93%     80.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   761875      3.63%     83.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   762405      3.63%     87.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   580873      2.76%     90.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   560103      2.67%     92.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   701789      3.34%     96.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   174157      0.83%     97.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   628211      2.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             21009085                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.159658                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.959808                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   917230                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              17565416                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                      1636                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               2524177                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    626                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              1444758                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   245                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               20200032                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   673                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    626                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1348370                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 6175654                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1882                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1919798                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              11562755                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               20197520                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               11303604                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                  94426                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            26167491                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              93442610                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         26643983                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              26164057                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                     3433                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 31                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             29                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  16081094                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2802851                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              702243                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            153887                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               51                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   20196330                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  47                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  20196132                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsExamined            1664                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         2607                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              1                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      21009085                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.961305                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.729543                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             5718818     27.22%     27.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            10678433     50.83%     78.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             4318018     20.55%     98.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              293601      1.40%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                 215      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        21009085                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 8      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              16691013     82.64%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   60      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              1      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2802822     13.88%     96.52% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              702212      3.48%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20196132                       # Type of FU issued
system.cpu.iq.rate                           0.959026                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           61401317                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          20198034                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     20195469                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  32                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               20196108                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      16                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           300019                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads          397                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores           92                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    626                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  719477                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                125758                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            20196377                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               317                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2802851                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               702243                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 29                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 106868                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              9                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            192                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          424                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  616                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              20195666                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2802716                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               466                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      3504922                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  3358793                       # Number of branches executed
system.cpu.iew.exec_stores                     702206                       # Number of stores executed
system.cpu.iew.exec_rate                     0.959004                       # Inst execution rate
system.cpu.iew.wb_sent                       20195513                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      20195485                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  10283798                       # num instructions producing a value
system.cpu.iew.wb_consumers                  17740232                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.958996                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.579688                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts            1673                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              46                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               604                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     21008447                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.961266                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.737775                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      5601466     26.66%     26.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     11151065     53.08%     79.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      3730756     17.76%     97.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       518643      2.47%     99.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         6450      0.03%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5           32      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           14      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            6      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8           15      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     21008447                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             20192680                       # Number of instructions committed
system.cpu.commit.committedOps               20194712                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        3504605                       # Number of memory references committed
system.cpu.commit.loads                       2802454                       # Number of loads committed
system.cpu.commit.membars                          18                       # Number of memory barriers committed
system.cpu.commit.branches                    3358669                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  18236721                       # Number of committed integer instructions.
system.cpu.commit.function_calls               500258                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         16690046     82.65%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              60      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            1      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2802454     13.88%     96.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         702135      3.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          20194712                       # Class of committed instruction
system.cpu.commit.bw_lim_events                    15                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     41204661                       # The number of ROB reads
system.cpu.rob.rob_writes                    40393408                       # The number of ROB writes
system.cpu.timesIdled                             405                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           49910                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    20192680                       # Number of Instructions Simulated
system.cpu.committedOps                      20194712                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.042902                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.042902                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.958862                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.958862                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 25138784                       # number of integer regfile reads
system.cpu.int_regfile_writes                14177074                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                  68994439                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 11987710                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 3505037                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     69                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10529497000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.647835                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3174130                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             31483                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            100.820443                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            108500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.647835                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988914                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988914                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          205                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          775                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6440801                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6440801                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10529497000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      2483593                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2483593                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       659019                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         659019                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           17                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           17                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data      3142612                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3142612                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3142612                       # number of overall hits
system.cpu.dcache.overall_hits::total         3142612                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        18980                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         18980                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        43032                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        43032                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        62012                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          62012                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        62012                       # number of overall misses
system.cpu.dcache.overall_misses::total         62012                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    258784500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    258784500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3442328998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3442328998                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   3701113498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3701113498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3701113498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3701113498                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2502573                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2502573                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       702051                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       702051                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           17                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           17                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      3204624                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3204624                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3204624                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3204624                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007584                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007584                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.061295                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.061295                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.019351                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019351                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.019351                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019351                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13634.589041                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13634.589041                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79994.631855                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79994.631855                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59683.827291                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59683.827291                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59683.827291                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59683.827291                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          343                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    68.600000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        30383                       # number of writebacks
system.cpu.dcache.writebacks::total             30383                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           64                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           64                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        30465                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        30465                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        30529                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        30529                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        30529                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        30529                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18916                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18916                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        12567                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12567                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        31483                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        31483                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        31483                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        31483                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    236223500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    236223500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1190554999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1190554999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1426778499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1426778499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1426778499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1426778499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007559                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007559                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.017900                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017900                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009824                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009824                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009824                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009824                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12488.026010                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12488.026010                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 94736.611681                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 94736.611681                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45319.013404                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45319.013404                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45319.013404                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45319.013404                       # average overall mshr miss latency
system.cpu.dcache.replacements                  30459                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10529497000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           263.265945                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3004824                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               573                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5244.020942                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   263.265945                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.514191                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.514191                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          407                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          151                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          149                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.794922                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6010511                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6010511                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10529497000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      3004251                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3004251                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      3004251                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3004251                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3004251                       # number of overall hits
system.cpu.icache.overall_hits::total         3004251                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          718                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           718                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          718                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            718                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          718                       # number of overall misses
system.cpu.icache.overall_misses::total           718                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     54811500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54811500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     54811500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54811500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     54811500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54811500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3004969                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3004969                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      3004969                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3004969                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3004969                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3004969                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000239                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000239                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000239                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000239                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000239                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000239                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76339.136490                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76339.136490                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76339.136490                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76339.136490                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76339.136490                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76339.136490                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          368                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    36.800000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          166                       # number of writebacks
system.cpu.icache.writebacks::total               166                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          143                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          143                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          143                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          143                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          143                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          143                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          575                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          575                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          575                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          575                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          575                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          575                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     45909000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     45909000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     45909000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     45909000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     45909000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     45909000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000191                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000191                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000191                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000191                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000191                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000191                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79841.739130                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79841.739130                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79841.739130                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79841.739130                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79841.739130                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79841.739130                       # average overall mshr miss latency
system.cpu.icache.replacements                    166                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  10529497000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 11057.086597                       # Cycle average of tags in use
system.l2.tags.total_refs                       62641                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     13189                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.749488                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       257.097515                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     10799.989082                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.007846                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.329590                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.337436                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         13189                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          150                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          160                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10396                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2483                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.402496                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    514373                       # Number of tag accesses
system.l2.tags.data_accesses                   514373                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  10529497000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        30383                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            30383                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          161                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              161                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    12                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             54                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 54                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         18796                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             18796                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   54                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                18808                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18862                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  54                       # number of overall hits
system.l2.overall_hits::.cpu.data               18808                       # number of overall hits
system.l2.overall_hits::total                   18862                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           12555                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               12555                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          521                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              521                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data          120                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             120                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                521                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              12675                       # number of demand (read+write) misses
system.l2.demand_misses::total                  13196                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               521                       # number of overall misses
system.l2.overall_misses::.cpu.data             12675                       # number of overall misses
system.l2.overall_misses::total                 13196                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   1171575500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1171575500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     44446500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     44446500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data     10464000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     10464000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     44446500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1182039500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1226486000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     44446500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1182039500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1226486000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        30383                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        30383                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          161                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          161                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         12567                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12567                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          575                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            575                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        18916                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18916                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              575                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            31483                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                32058                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             575                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           31483                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               32058                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.999045                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999045                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.906087                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.906087                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.006344                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.006344                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.906087                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.402598                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.411629                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.906087                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.402598                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.411629                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 93315.452011                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93315.452011                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 85309.980806                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85309.980806                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data        87200                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        87200                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 85309.980806                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 93257.554241                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92943.770840                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 85309.980806                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 93257.554241                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92943.770840                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data        12555                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          12555                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          521                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          521                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data          115                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          115                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           521                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         12670                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13191                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          521                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        12670                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13191                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1046025500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1046025500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     39256500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     39256500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8953500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8953500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     39256500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1054979000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1094235500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     39256500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1054979000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1094235500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999045                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999045                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.906087                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.906087                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.006080                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.006080                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.906087                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.402439                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.411473                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.906087                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.402439                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.411473                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83315.452011                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83315.452011                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75348.368522                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75348.368522                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77856.521739                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77856.521739                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75348.368522                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 83265.903710                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82953.187780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75348.368522                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 83265.903710                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82953.187780                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests         13190                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  10529497000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                634                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12555                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12555                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           635                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        26379                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  26379                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       844096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  844096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13190                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13190    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13190                       # Request fanout histogram
system.membus.reqLayer0.occupancy            16345000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           70431750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        62683                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        30642                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           35                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  10529497000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19489                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        30383                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          166                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              76                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12567                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12567                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           575                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18916                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1314                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        93425                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 94739                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        47296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      3959424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4006720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            32058                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001622                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.040243                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  32006     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     52      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              32058                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           61890500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            859500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          47227494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
