Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Feb 28 17:40:54 2023
| Host         : skltmw05-Precision-3660 running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_control_sets -verbose -file Zed_v1_wrapper_control_sets_placed.rpt
| Design       : Zed_v1_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   891 |
|    Minimum number of control sets                        |   891 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1928 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   891 |
| >= 0 to < 4        |    65 |
| >= 4 to < 6        |   127 |
| >= 6 to < 8        |    64 |
| >= 8 to < 10       |   204 |
| >= 10 to < 12      |    39 |
| >= 12 to < 14      |    75 |
| >= 14 to < 16      |    15 |
| >= 16              |   302 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           41624 |         6253 |
| No           | No                    | Yes                    |             168 |           44 |
| No           | Yes                   | No                     |            1705 |          475 |
| Yes          | No                    | No                     |           25101 |         4972 |
| Yes          | No                    | Yes                    |             153 |           34 |
| Yes          | Yes                   | No                     |            3329 |          852 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|               Clock Signal              |                                                                                                                                                 Enable Signal                                                                                                                                                 |                                                                                                                                                     Set/Reset Signal                                                                                                                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                                           | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                                           | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                                            | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                                                                | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                                                               | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_eop_sent_reg0                                                                                                                                                                        |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                                                               | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_2_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                      |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                                            | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                                            | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                                           | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                                                               | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                                                                | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                                                               | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                                                                | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                                                               | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                                           | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                                                                            |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                                           | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                                           | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                                                                                       |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                                                           | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                                                                      |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                                                               | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                                                                            |                1 |              1 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                                                                                       |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_ce_2                                                                                  |                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_ifft/fast_fourier_transform_9_5/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_ce_2                                                                                  |                                                                                                                                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_ce_2                                                                                   |                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                    |                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                                     |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                                                                            | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_ifft/fast_fourier_transform_9_5/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_ce_2                                                                                 |                                                                                                                                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out_reg_1[0]                                                                                                                 | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/SR[0]                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                  |                1 |              3 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                              |                                                                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                  |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                  |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                  |                1 |              3 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                3 |              3 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_analytic/axi_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                       |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                               | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                1 |              3 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_analytic/even_anal/axi_fifo2/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                           |                2 |              3 |         1.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                  |                1 |              3 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                    |                1 |              3 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                                       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_RX_Bit_Count[3]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                                | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                                       | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                          |                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_2_n_0                                                                                                                                                                                                                         | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_1_n_0                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_RX_Bit_Count[3]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                2 |              4 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_ce_1                                                                                   |                                                                                                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_RX_Bit_Count[3]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/E[0]                                                                                                                                                                                                                      | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                                       | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_ce_1                                                                                  |                                                                                                                                                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                                                           | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                                                           | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_ifft/fast_fourier_transform_9_5/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_ce_1                                                                                 |                                                                                                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                                                           | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                                                    | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                2 |              4 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_RX_Bit_Count[3]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]                                                                                                        | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                                                            |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                            | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                            | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                               |                3 |              4 |         1.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg[0]                                                                                                    | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                         |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GEN_ASYNC_WRITE.ip_addr_cap0                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1[0]                                                                                                  | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0[0]                                                                                                  | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/rst_ps7_0_100M1/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                              |                3 |              4 |         1.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_ifft/fast_fourier_transform_9_5/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_ce_1                                                                                  |                                                                                                                                                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                                                         | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                                                                      |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                4 |              4 |         1.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/VICFAR_1/inst/vicfar_struct/vi_cfar_implementation_model/delay33/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[17].has_latency.u2_0                                                                                                                                                                        |                3 |              5 |         1.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/VICFAR_1/inst/vicfar_struct/vi_cfar_implementation_model/delay33/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[18].has_latency.u2_0                                                                                                                                                                        |                2 |              5 |         2.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/VICFAR_1/inst/vicfar_struct/vi_cfar_implementation_model/delay33/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[19].has_latency.u2_0                                                                                                                                                                        |                2 |              5 |         2.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/VICFAR_1/inst/vicfar_struct/vi_cfar_implementation_model/delay33/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[20].has_latency.u2_0                                                                                                                                                                        |                2 |              5 |         2.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                                       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                         |                3 |              5 |         1.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/VICFAR_1/inst/vicfar_struct/vi_cfar_implementation_model/delay33/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[21].has_latency.u2_0                                                                                                                                                                        |                2 |              5 |         2.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/VICFAR_1/inst/vicfar_struct/vi_cfar_implementation_model/delay33/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[22].has_latency.u2_0                                                                                                                                                                        |                2 |              5 |         2.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/VICFAR_1/inst/vicfar_struct/vi_cfar_implementation_model/delay33/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[23].has_latency.u2_0                                                                                                                                                                        |                3 |              5 |         1.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                |                1 |              5 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_ifft/fast_fourier_transform_9_5/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_ce_0                                                                                 |                                                                                                                                                                                                                                                                                                                          |                3 |              5 |         1.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                2 |              5 |         2.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_2_n_0                                                                                                                                                                                                       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_1_n_0                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                     |                2 |              5 |         2.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/VICFAR_1/inst/vicfar_struct/vi_cfar_implementation_model/delay33/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[16].has_latency.u2_0                                                                                                                                                                        |                2 |              5 |         2.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                     |                                                                                                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                 | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_ifft/fast_fourier_transform_9_5/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_ce_0                                                                                  |                                                                                                                                                                                                                                                                                                                          |                3 |              5 |         1.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_2_n_0                                                                                                                                                                                                                       | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_1_n_0                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/VICFAR_1/inst/vicfar_struct/vi_cfar_implementation_model/delay33/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[12].has_latency.u2_0                                                                                                                                                                        |                3 |              5 |         1.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/VICFAR_1/inst/vicfar_struct/vi_cfar_implementation_model/delay33/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[15].has_latency.u2_0                                                                                                                                                                        |                3 |              5 |         1.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/VICFAR_1/inst/vicfar_struct/vi_cfar_implementation_model/delay33/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[13].has_latency.u2_0                                                                                                                                                                        |                3 |              5 |         1.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/VICFAR_1/inst/vicfar_struct/vi_cfar_implementation_model/delay33/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[14].has_latency.u2_0                                                                                                                                                                        |                2 |              5 |         2.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[5]_0[0]                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ram_empty_i_reg[0]                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                     | Zed_v1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[5]_1[0]                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_init_reg_reg                                                                                                                                                                         |                2 |              6 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                                                                                    |                3 |              6 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_ifft/fast_fourier_transform_9_5/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_ce                                                                                    |                                                                                                                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_ce_0                                                                                   |                                                                                                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                          |                                                                                                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/rst_ps7_0_100M1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                    | Zed_v1_i/rst_ps7_0_100M1/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_ce_0                                                                                  |                                                                                                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                         |                                                                                                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                                                         | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg_0                                                                                                                                                                             |                3 |              6 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_ifft/fast_fourier_transform_9_5/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_ce                                                                                   |                                                                                                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel_8                                                                                                                                                                                                                                        | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                                                                                   |                1 |              7 |         7.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_2_n_0                                                                                                                                                                                                                       | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_1_n_0                                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_m_valid_out_reg                                                                                                                                   | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_clr_dbc_reg_reg[0]                                                                                                                                                                     |                2 |              7 |         3.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_2_n_0                                                                                                                                                                                                     | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_1_n_0                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel_8                                                                                                                                                                                                                                        | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_StatusReg[7]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_regs/sel_11                                                                                                                                                                                                                                                           | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                                                                                                       |                1 |              7 |         7.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                                                                 | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                                                                           |                1 |              7 |         7.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_2_n_0                                                                                                                                                                                                                     | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_1_n_0                                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                                                                 | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                                                                           |                1 |              7 |         7.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                                             | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                                                       |                1 |              7 |         7.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                                                                     |                1 |              7 |         7.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                                              | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2[31]                                                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/E[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep__0_1[0]                                                                                         |                                                                                                                                                                                                                                                                                                                          |                1 |              7 |         7.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                                             | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                                                       |                1 |              7 |         7.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready_0                                                                                                                                                           | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                               |                1 |              7 |         7.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_StatusReg[7]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep__0_1[0]                                                                                        |                                                                                                                                                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                                                                         | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                         |                1 |              7 |         7.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                                                                     | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_push_err2wsc_reg[0]                                                                                                                                                                    |                1 |              7 |         7.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[6]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                1 |              7 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                                                                              |                1 |              7 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                1 |              7 |         7.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_analytic/axi_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                        |                3 |              7 |         2.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_StatusReg[7]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel_9                                                                                                                                                                                                                                        | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                                                                                   |                1 |              7 |         7.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[5]_2[0]                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_StatusReg[7]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_analytic/even_anal/axi_fifo2/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                            |                3 |              7 |         2.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[15]_i_1_n_0                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                                                                   | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                               |                2 |              7 |         3.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/sel_11                                                                                                                                                                                                                                                           | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                                             | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_regs/sel_11                                                                                                                                                                                                                                                           | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                                                                                                       |                1 |              7 |         7.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                                                                 | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                                                                           |                1 |              7 |         7.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_TX22_out                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/E[0]                                                                                                                                                                                                                                       | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                 | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg2[31]_i_2_n_0                                                                                                                                                                                                                           | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg2[31]                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                           | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg2[31]                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                           | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg2[31]                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                                            | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                                           | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_ce                                                                                     |                                                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                                           | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                                           | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                                            | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                                                       | Zed_v1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/SS[0]                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                           | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg2[31]                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                                           | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                                           | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                           | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                            | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                                           | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                                           | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                                           | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                                           | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                                            | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                                           | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                           | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                                           | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                                           | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                                            | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                                           | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                               |                3 |              8 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                                            | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                                           | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                                           | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                                                     | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                                                     | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_Next[7]_i_2_n_0                                                                                                                                                                                                                          | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_Next[7]_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                           | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                 | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_Next[7]_i_2_n_0                                                                                                                                                                                                          | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_Next[7]_i_1_n_0                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                                                 | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                                 | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/E[0]                                                                                                                                                                                                                       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                                           | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                                           | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_TX_Byte[7]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                 | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                            | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                           | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg2[31]                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                           | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_analytic/even_anal/axi_fifo2/xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                          | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_analytic/even_anal/axi_fifo2/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                            |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                           | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg2[31]_i_2_n_0                                                                                                                                                                                                           | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg2[31]                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                           | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                                 | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                      | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GEN_INDET_BTT.lsig_end_of_cmd_reg_reg[0]                                                                                                                                                   |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                                                                 | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                  | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                           | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg2[31]                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                         | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                          |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                                                                            | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                                     |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                            | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_analytic/axi_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                             | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_analytic/axi_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                        |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                            | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                           | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                            | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                                           | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_analytic/axi_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                      | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_analytic/axi_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                        |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                                                           | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                                            | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                           | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                                 | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                           | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                           | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                                  | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                 | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                           | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                                     | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                                      | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_ce                                                                                    |                                                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                           | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg2[31]                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                           | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                            | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                           | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                                           | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_analytic/even_anal/axi_fifo2/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                 | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_analytic/even_anal/axi_fifo2/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                            |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_TX26_out                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                                             | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                                             | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                                             | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                                             | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2[31]                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                                             | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2[31]                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                                             | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2[31]                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                                              | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                                             | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                                             | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                                             | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/E[0]                                                                                                                                                                                                                                         | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_TX_Byte[7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_TX_Byte_Cnt                                                                                                                                                                                                                                | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_TX_Byte_Cnt[7]_i_1_n_0                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                                              | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Next[7]_i_2_n_0                                                                                                                                                                                                                            | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Next[7]_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                                     | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                                     | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                                     | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                                      | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                             |                                                                                                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                     | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg2[31]                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                     | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg2[31]                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg2[31]_i_2_n_0                                                                                                                                                                                                                     | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg2[31]                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                      | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                                               | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                                               | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                  |                                                                                                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                            | Zed_v1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                          |                8 |              8 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                                             | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                                             | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                                             | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                                              | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                             | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2[31]                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                                     |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                             | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2[31]                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2[31]_i_2_n_0                                                                                                                                                                                                                             | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2[31]                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                              | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                           | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg2[31]                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                                             | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                                             | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                             | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                              | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                          | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                                             | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                                             | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                                             | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                                              | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                                                       | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                                                       | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                                                       | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/E[0]                                                                                                                                                                                                                                 | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                                            | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                         |                3 |              8 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                                            | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                         |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                                      | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                                     | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                                            | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                         |                4 |              8 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                                     | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                                     | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                                            | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                         |                3 |              8 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                      | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                     | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                                            | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                         |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                                             | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                         |                3 |              8 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                                     | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                                     | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                                      | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte_Cnt                                                                                                                                                                                                                        | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte_Cnt[7]_i_1_n_0                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte[7]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_TX22_out                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                                           | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                                           | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                           | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                                                  | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                            | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                                     | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                                     | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_TX_Byte[7]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                            | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                                                     | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                                     | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                                               | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                                     | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                                     | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                                     | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                                      | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                                     | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                                     | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                                     | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                                      | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                                            | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                         |                3 |              8 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                                     | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0                                                            | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                         |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                                     | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/width_converter_0/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data[15]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                          | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                      | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GEN_INDET_BTT.lsig_end_of_cmd_reg_reg[1]                                                                                                                                                   |                3 |              9 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                              | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/width_converter_1/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data[15]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                          |                2 |              9 |         4.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                        | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                4 |              9 |         2.25 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                2 |              9 |         4.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                          | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                          |                2 |              9 |         4.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                  | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                2 |              9 |         4.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                          | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_eop_sent_reg0                                                                                                                                                                        |                3 |              9 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                              | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                              | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                  |                                                                                                                                                                                                                                                                                                                          |                2 |              9 |         4.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              9 |         4.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_TX_Byte_Cnt                                                                                                                                                                                                              | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_TX_Byte_Cnt[7]_i_1_n_0                                                                                                                                                                                                              |                3 |              9 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_TX_Byte_Cnt                                                                                                                                                                                                                              | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_TX_Byte_Cnt[7]_i_1_n_0                                                                                                                                                                                                                              |                2 |              9 |         4.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_ifft/fast_fourier_transform_9_5/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/symbols_out_remaining[9]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_matchedfilterbank/matchedfilterbank/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/CE                                                                                                                                                    | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_matchedfilterbank/matchedfilterbank/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/SINIT                                                                                                                                                            |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                                     |                2 |             10 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/rd_valid_2_reg_0                                                                           |                                                                                                                                                                                                                                                                                                                          |                3 |             10 |         3.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_matchedfilterbank/matchedfilterbank/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/ena                                                                                                                                                    | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_matchedfilterbank/matchedfilterbank/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/SINIT                                                                                                                                                             |                3 |             10 |         3.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                          |                3 |             10 |         3.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                                               | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                                               | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/symbols_out_remaining[9]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                                               | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_ifft/fast_fourier_transform_9_5/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/symbols_out_remaining[9]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                                                                                                          |                3 |             10 |         3.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                                                                   | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                    | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                   |                2 |             10 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/rd_valid_2_reg_0                                                                            |                                                                                                                                                                                                                                                                                                                          |                3 |             10 |         3.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                                               | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                  | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                        |                2 |             10 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                         | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                        |                3 |             10 |         3.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_4/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                4 |             10 |         2.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                          |                3 |             10 |         3.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                          |                3 |             10 |         3.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                                                                   | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                  |                3 |             10 |         3.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                             | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                   |                2 |             10 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/symbols_out_remaining[9]_i_1_n_0                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                3 |             10 |         3.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                                                                                             | Zed_v1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                                                                   | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                4 |             10 |         2.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                                                                   | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                3 |             10 |         3.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                                                |                2 |             11 |         5.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                                                |                2 |             11 |         5.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                            |                2 |             11 |         5.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_ifft/fast_fourier_transform_9_5/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep_2                                                                                              |                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_ifft/fast_fourier_transform_9_5/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/CE                                                                                                                                       |                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_ifft/fast_fourier_transform_9_5/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep_1                                                                                              |                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_ifft/fast_fourier_transform_9_5/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep__0_7                                                                                           |                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_3/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_ifft/fast_fourier_transform_9_5/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep__0_6                                                                                           |                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_ifft/fast_fourier_transform_9_5/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep__0_5                                                                                          |                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_ifft/fast_fourier_transform_9_5/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep__0_5                                                                                           |                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_ifft/fast_fourier_transform_9_5/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep__0_4                                                                                           |                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_ifft/fast_fourier_transform_9_5/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep__0_3                                                                                           |                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_ifft/fast_fourier_transform_9_5/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep__0_2                                                                                           |                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_ifft/fast_fourier_transform_9_5/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep__0_1                                                                                           |                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_ifft/fast_fourier_transform_9_5/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/load_cnt_ce                                                                         |                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_ifft/fast_fourier_transform_9_5/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/load_cnt_ce                                                                        |                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_ifft/fast_fourier_transform_9_5/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep__0_1                                                                                          |                                                                                                                                                                                                                                                                                                                          |                5 |             12 |         2.40 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_ifft/fast_fourier_transform_9_5/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep__0_2                                                                                          |                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_ifft/fast_fourier_transform_9_5/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep__0_3                                                                                          |                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_ifft/fast_fourier_transform_9_5/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep__0_4                                                                                          |                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_count[0]_i_2_n_0                                                                                                                                                                                                            | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_count[0]_i_1_n_0                                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/CE                                                                                                                                       |                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/load_cnt_ce                                                                         |                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                                                                   | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                                                                   | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                  |                3 |             12 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep__0_2                                                                                           |                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep__0_3                                                                                           |                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep__0_4                                                                                           |                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep__0_5                                                                                           |                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep__0_6                                                                                           |                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep__0_7                                                                                           |                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep__0_8                                                                                           |                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep_1                                                                                              |                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                                                                     |                2 |             12 |         6.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep_2                                                                                              |                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                        |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                                               | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/CE                                                                                                                                        |                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep_2                                                                                               |                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep_1                                                                                               |                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep__0_8                                                                                            |                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep__0_7                                                                                            |                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep__0_6                                                                                            |                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep__0_5                                                                                            |                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep__0_4                                                                                            |                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep__0_3                                                                                            |                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep__0_2                                                                                            |                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                   |                2 |             12 |         6.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_ifft/fast_fourier_transform_9_5/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep__0_7                                                                                          |                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_ifft/fast_fourier_transform_9_5/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep__0_6                                                                                          |                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                                               | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_2_n_0                                                                                                                                                                                                                | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_1_n_0                                                                                                                                                                                                                           |                2 |             12 |         6.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                2 |             12 |         6.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                          |                2 |             12 |         6.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_2_n_0                                                                                                                                                                                                                   | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_1_n_0                                                                                                                                                                                                                              |                2 |             12 |         6.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Bit_Count151_out                                                                                                                                                                                                                | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt[11]_i_1_n_0                                                                                                                                                                                                                       |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/load_cnt_ce                                                                          |                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                3 |             12 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                          |                2 |             12 |         6.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_ifft/fast_fourier_transform_9_5/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/CE                                                                                                                                      |                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                                                                     |                2 |             12 |         6.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                          | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                |                3 |             12 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_ifft/fast_fourier_transform_9_5/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep_1                                                                                             |                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_ifft/fast_fourier_transform_9_5/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep_2                                                                                             |                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                4 |             13 |         3.25 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                         |                3 |             13 |         4.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                                                             | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                                                                                                  |                2 |             13 |         6.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                                                       | Zed_v1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                        |                6 |             13 |         2.17 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer_reg[12]_0                                                                                                                                                                                                        | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/write_pointer[0]_i_1_n_0                                                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                          | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                     |                4 |             14 |         3.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                    | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                     |                3 |             14 |         4.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/tx_done                                                                                                                                                                                                                       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |             14 |         7.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                2 |             14 |         7.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                          |                2 |             14 |         7.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                2 |             14 |         7.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[1]                                                                                                                                                                                                                                          |                4 |             15 |         3.75 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[0]                                                                                                                                                                                                                                          |                5 |             15 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[2]                                                                                                                                                                                                                                          |                5 |             15 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[3]                                                                                                                                                                                                                                          |                5 |             15 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[4]                                                                                                                                                                                                                                          |                6 |             15 |         2.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[5]                                                                                                                                                                                                                                          |                5 |             15 |         3.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_matchedfilterbank/matchedfilterbank/mult10/comp0.core_instance0/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.fabric_predelay_a/d1.dout_i_reg[0]_0                                                                                                   |                4 |             15 |         3.75 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_matchedfilterbank/matchedfilterbank/mult10/comp0.core_instance0/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.fabric_predelay_a/d1.dout_i_reg[0]_0                                                                                                  |                4 |             15 |         3.75 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_matchedfilterbank/matchedfilterbank/mult12/comp0.core_instance0/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.fabric_predelay_a/d1.dout_i_reg[0]_0                                                                                                  |                3 |             15 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                                                |                5 |             16 |         3.20 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                                                      |                                                                                                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                7 |             16 |         2.29 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                2 |             16 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                          |                2 |             16 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                                                |                5 |             16 |         3.20 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                     |                                                                                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                             |                                                                                                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                                                                    | Zed_v1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                2 |             16 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                                                                                     |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                          |                2 |             16 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/VICFAR_1/inst/vicfar_struct/idx/core_sinit                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                                                |                5 |             16 |         3.20 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                         |                                                                                                                                                                                                                                                                                                                          |                2 |             16 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_20                                 |                                                                                                                                                                                                                                                                                                                          |                2 |             16 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_10                                 |                                                                                                                                                                                                                                                                                                                          |                2 |             16 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/width_converter_1/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                                                                                     |                2 |             16 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/width_converter_0/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                2 |             16 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                2 |             16 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                2 |             16 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                2 |             16 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                2 |             16 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_3/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_4/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/axi_dma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                                            | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg_0                                                                                                                                                                             |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                            | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg_0                                                                                                                                                                             |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        |                                                                                                                                                                                                                                                                                                                          |                2 |             16 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                2 |             16 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                2 |             16 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                2 |             16 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_10                                |                                                                                                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_20                                |                                                                                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                6 |             16 |         2.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                        |                                                                                                                                                                                                                                                                                                                          |                2 |             16 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                  |                5 |             17 |         3.40 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                  |                5 |             17 |         3.40 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                                                                  | Zed_v1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                        |                3 |             17 |         5.67 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[16]_i_1_n_0                                                                                                                                                                      | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg_0                                                                                                                                                                             |                5 |             17 |         3.40 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                     |                4 |             18 |         4.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                                                                                     |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                                                                                     |                3 |             18 |         6.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                  |                5 |             18 |         3.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                  |                3 |             18 |         6.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                7 |             20 |         2.86 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Done_i_1_n_0                                                                                                                                                                                                                       |                5 |             20 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                              | Zed_v1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                            |                3 |             21 |         7.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                6 |             21 |         3.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                                 | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                         |                8 |             21 |         2.62 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                              |                                                                                                                                                                                                                                                                                                                          |                5 |             22 |         4.40 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/VICFAR_1/inst/vicfar_struct/vi_cfar_implementation_model/mr_core/mux1/pipe_16_22[0][23]_i_1_n_0                                                                                                                                                                                                                 |                3 |             24 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/VICFAR_1/inst/vicfar_struct/vi_cfar_implementation_model/mr_core/mux/pipe_16_22[0][23]_i_1_n_0                                                                                                                                                                                                                  |                3 |             24 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/VICFAR_1/inst/vicfar_struct/vi_cfar_implementation_model/mux/op_mem_37_22_reg[0]                                                                                                                                                                                                                                |                5 |             24 |         4.80 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/VICFAR_1/inst/vicfar_struct/vi_cfar_implementation_model/mux/op_mem_37_22_reg[0]_4                                                                                                                                                                                                                              |                4 |             24 |         6.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/VICFAR_1/inst/vicfar_struct/vi_cfar_implementation_model/vi_a_core/mux1/pipe_16_22[0][23]_i_1_n_0                                                                                                                                                                                                               |                5 |             24 |         4.80 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                                                                        |                                                                                                                                                                                                                                                                                                                          |                3 |             24 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/VICFAR_1/inst/vicfar_struct/vi_cfar_implementation_model/vi_b_core/mux1/pipe_16_22[0][23]_i_1__0_n_0                                                                                                                                                                                                            |                4 |             24 |         6.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                     |                                                                                                                                                                                                                                                                                                                          |                3 |             24 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                     |                                                                                                                                                                                                                                                                                                                          |                3 |             24 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                      | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                                                     |                5 |             24 |         4.80 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                6 |             24 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                         |                6 |             24 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                6 |             25 |         4.17 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                6 |             25 |         4.17 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                6 |             25 |         4.17 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                5 |             25 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                6 |             25 |         4.17 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                5 |             25 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                5 |             25 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                5 |             25 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/VICFAR_1/inst/vicfar_struct/vi_cfar_implementation_model/validate/relational/relational_op_net                                                                                                                                                                                                                  |                4 |             25 |         6.25 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                6 |             25 |         4.17 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                6 |             25 |         4.17 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                6 |             25 |         4.17 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                6 |             25 |         4.17 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                5 |             25 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                5 |             25 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                6 |             25 |         4.17 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                6 |             25 |         4.17 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                6 |             25 |         4.17 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                6 |             25 |         4.17 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                5 |             25 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                7 |             25 |         3.57 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                6 |             25 |         4.17 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                5 |             25 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                5 |             25 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                6 |             25 |         4.17 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                5 |             25 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                5 |             25 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                6 |             25 |         4.17 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                5 |             25 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                5 |             25 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                5 |             25 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                6 |             25 |         4.17 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                6 |             25 |         4.17 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                5 |             25 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                7 |             25 |         3.57 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Bit_Count151_out                                                                                                                                                                                                                           |                7 |             25 |         3.57 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                6 |             25 |         4.17 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                6 |             25 |         4.17 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                6 |             25 |         4.17 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                6 |             25 |         4.17 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                6 |             25 |         4.17 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                     | Zed_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                     |                7 |             26 |         3.71 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                  |                4 |             28 |         7.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                                                                     | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/SR[0]                                                                                                                                         |                4 |             28 |         7.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                  |                4 |             28 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                                                                   |                5 |             31 |         6.20 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                                          | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                 |               17 |             32 |         1.88 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_ifft/fast_fourier_transform_9_5/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                        |                                                                                                                                                                                                                                                                                                                          |                4 |             32 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_ifft/fast_fourier_transform_9_5/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_20                                |                                                                                                                                                                                                                                                                                                                          |                6 |             32 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_ifft/fast_fourier_transform_9_5/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/rd_valid_2_reg_0                                                                           |                                                                                                                                                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_ifft/fast_fourier_transform_9_5/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_10                                |                                                                                                                                                                                                                                                                                                                          |                5 |             32 |         6.40 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_ifft/fast_fourier_transform_9_5/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_out_channel/data_out_fifo_write                                                                                                     |                                                                                                                                                                                                                                                                                                                          |                4 |             32 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_ifft/fast_fourier_transform_9_5/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                   | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_ifft/fast_fourier_transform_9_5/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                               |                4 |             32 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                                      | Zed_v1_i/PL_IO_TriggerCtrl_v1_0/inst/PL_IO_TriggerCtrl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                          |                6 |             32 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_ifft/fast_fourier_transform_9_5/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                       |                                                                                                                                                                                                                                                                                                                          |                4 |             32 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                                                  | Zed_v1_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                         |               17 |             32 |         1.88 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                                 | Zed_v1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                        |               10 |             32 |         3.20 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                                               | Zed_v1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_out_channel/data_out_fifo_write                                                                                                      |                                                                                                                                                                                                                                                                                                                          |                4 |             32 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.arready_d12                                                                                                                                                                                                           | Zed_v1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                    | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                                |                6 |             32 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_ifft/fast_fourier_transform_9_5/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/rd_valid_2_reg_0                                                                          |                                                                                                                                                                                                                                                                                                                          |                6 |             32 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_out_channel/data_out_fifo_write                                                                                                     |                                                                                                                                                                                                                                                                                                                          |                4 |             32 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START[31]_i_2_n_0                                                                                                                                                                                                              | Zed_v1_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START[31]_i_1_n_0                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                                                | Zed_v1_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |               17 |             32 |         1.88 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_ifft/fast_fourier_transform_9_5/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                  | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_ifft/fast_fourier_transform_9_5/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                              |                5 |             32 |         6.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                                | Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                     |               18 |             32 |         1.78 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                   | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                               |                5 |             32 |         6.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                      |                9 |             32 |         3.56 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/imag/logical/im_tvalid[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_ifft/fast_fourier_transform_9_5/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_out_channel/data_out_fifo_write                                                                                                    |                                                                                                                                                                                                                                                                                                                          |                4 |             32 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_ifft/fast_fourier_transform_9_5/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_10                               |                                                                                                                                                                                                                                                                                                                          |                6 |             32 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_ifft/fast_fourier_transform_9_5/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_20                               |                                                                                                                                                                                                                                                                                                                          |                6 |             32 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/rd_enable                                                                                   |                                                                                                                                                                                                                                                                                                                          |                5 |             33 |         6.60 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                          |                6 |             33 |         5.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                7 |             33 |         4.71 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/rd_enable                                                                                  |                                                                                                                                                                                                                                                                                                                          |                5 |             33 |         6.60 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_ifft/fast_fourier_transform_9_5/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/rd_enable                                                                                 |                                                                                                                                                                                                                                                                                                                          |                5 |             33 |         6.60 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                7 |             33 |         4.71 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                                | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                               |                8 |             33 |         4.12 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                7 |             33 |         4.71 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                6 |             33 |         5.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                7 |             33 |         4.71 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                7 |             33 |         4.71 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_ifft/fast_fourier_transform_9_5/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/rd_enable                                                                                  |                                                                                                                                                                                                                                                                                                                          |                5 |             33 |         6.60 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                7 |             33 |         4.71 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                8 |             33 |         4.12 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                6 |             33 |         5.50 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                          |               10 |             33 |         3.30 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                7 |             33 |         4.71 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg_0                                                                                                                                                                             |               10 |             34 |         3.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                      |                9 |             34 |         3.78 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                      | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                                                                                                 |                7 |             34 |         4.86 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                          |                9 |             34 |         3.78 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                7 |             34 |         4.86 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                8 |             35 |         4.38 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                          |                7 |             35 |         5.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                6 |             35 |         5.83 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                              |               10 |             38 |         3.80 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                              |               13 |             38 |         2.92 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                                          |                7 |             38 |         5.43 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                  |                9 |             38 |         4.22 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                        |                8 |             39 |         4.88 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                                                      | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg_1[0]                                                                                                                                                                          |                9 |             39 |         4.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                          | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg_2[0]                                                                                                                                                                          |               10 |             40 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                                     |                                                                                                                                                                                                                                                                                                                          |                5 |             40 |         8.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                          |                9 |             40 |         4.44 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                                                       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |               11 |             41 |         3.73 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                           | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                6 |             41 |         6.83 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                                 | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_next_addr_reg0                                                                                                                                                                         |                8 |             43 |         5.38 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                  |               13 |             44 |         3.38 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                              |               13 |             44 |         3.38 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                  |               16 |             44 |         2.75 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                               | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                                      |                7 |             45 |         6.43 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                          |               11 |             47 |         4.27 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                7 |             47 |         6.71 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                          |                7 |             48 |         6.86 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                          |                9 |             48 |         5.33 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                  |               14 |             48 |         3.43 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                          |                8 |             48 |         6.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                          |               12 |             48 |         4.00 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |               10 |             49 |         4.90 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |               12 |             49 |         4.08 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |                9 |             49 |         5.44 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                8 |             49 |         6.12 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                8 |             49 |         6.12 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       | Zed_v1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                                                                        | Zed_v1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                        |                9 |             50 |         5.56 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                               | Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                               |               10 |             59 |         5.90 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |               20 |             73 |         3.65 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               | Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |               16 |             77 |         4.81 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |               24 |            103 |         4.29 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_4/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |               27 |            103 |         3.81 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                          |               28 |            103 |         3.68 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/ila_3/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |               25 |            103 |         4.12 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                          |               24 |            103 |         4.29 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/system_ila_2/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                          |               25 |            103 |         4.12 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out1       |                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |              290 |           1943 |         6.70 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |              927 |           6357 |         6.86 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_fft/fast_fourier_transform_9_4/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                    |                                                                                                                                                                                                                                                                                                                          |              957 |           6357 |         6.64 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/even_ifft/fast_fourier_transform_9_5/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                  |                                                                                                                                                                                                                                                                                                                          |              933 |           6441 |         6.90 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       | Zed_v1_i/mf_fft_overlap_add_0/inst/mft_overlap_add_2022_struct/odd_ifft/fast_fourier_transform_9_5/mft_overlap_add_2022_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |              945 |           6441 |         6.82 |
|  Zed_v1_i/clk_wiz_0/inst/clk_out2       |                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |             6008 |          41125 |         6.85 |
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


