<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-omap1 › fpga.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>fpga.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * linux/arch/arm/mach-omap1/fpga.c</span>
<span class="cm"> *</span>
<span class="cm"> * Interrupt handler for OMAP-1510 Innovator FPGA</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2001 RidgeRun, Inc.</span>
<span class="cm"> * Author: Greg Lonnon &lt;glonnon@ridgerun.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2002 MontaVista Software, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Separated FPGA interrupts from innovator1510.c and cleaned up for 2.6</span>
<span class="cm"> * Copyright (C) 2004 Nokia Corporation by Tony Lindrgen &lt;tony@atomide.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/gpio.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/device.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>

<span class="cp">#include &lt;asm/irq.h&gt;</span>
<span class="cp">#include &lt;asm/mach/irq.h&gt;</span>

<span class="cp">#include &lt;plat/fpga.h&gt;</span>

<span class="cp">#include &lt;mach/hardware.h&gt;</span>

<span class="cp">#include &quot;iomap.h&quot;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">fpga_mask_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">OMAP_FPGA_IRQ_BASE</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">)</span>
		<span class="n">__raw_writeb</span><span class="p">((</span><span class="n">__raw_readb</span><span class="p">(</span><span class="n">OMAP1510_FPGA_IMR_LO</span><span class="p">)</span>
			      <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">)),</span> <span class="n">OMAP1510_FPGA_IMR_LO</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">)</span>
		<span class="n">__raw_writeb</span><span class="p">((</span><span class="n">__raw_readb</span><span class="p">(</span><span class="n">OMAP1510_FPGA_IMR_HI</span><span class="p">)</span>
			      <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">irq</span> <span class="o">-</span> <span class="mi">8</span><span class="p">))),</span> <span class="n">OMAP1510_FPGA_IMR_HI</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">__raw_writeb</span><span class="p">((</span><span class="n">__raw_readb</span><span class="p">(</span><span class="n">INNOVATOR_FPGA_IMR2</span><span class="p">)</span>
			      <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">irq</span> <span class="o">-</span> <span class="mi">16</span><span class="p">))),</span> <span class="n">INNOVATOR_FPGA_IMR2</span><span class="p">);</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">get_fpga_unmasked_irqs</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span>
		<span class="p">((</span><span class="n">__raw_readb</span><span class="p">(</span><span class="n">OMAP1510_FPGA_ISR_LO</span><span class="p">)</span> <span class="o">&amp;</span>
		  <span class="n">__raw_readb</span><span class="p">(</span><span class="n">OMAP1510_FPGA_IMR_LO</span><span class="p">)))</span> <span class="o">|</span>
		<span class="p">((</span><span class="n">__raw_readb</span><span class="p">(</span><span class="n">OMAP1510_FPGA_ISR_HI</span><span class="p">)</span> <span class="o">&amp;</span>
		  <span class="n">__raw_readb</span><span class="p">(</span><span class="n">OMAP1510_FPGA_IMR_HI</span><span class="p">))</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">((</span><span class="n">__raw_readb</span><span class="p">(</span><span class="n">INNOVATOR_FPGA_ISR2</span><span class="p">)</span> <span class="o">&amp;</span>
		  <span class="n">__raw_readb</span><span class="p">(</span><span class="n">INNOVATOR_FPGA_IMR2</span><span class="p">))</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">);</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">void</span> <span class="nf">fpga_ack_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Don&#39;t need to explicitly ACK FPGA interrupts */</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">fpga_unmask_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">OMAP_FPGA_IRQ_BASE</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">)</span>
		<span class="n">__raw_writeb</span><span class="p">((</span><span class="n">__raw_readb</span><span class="p">(</span><span class="n">OMAP1510_FPGA_IMR_LO</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">)),</span>
		     <span class="n">OMAP1510_FPGA_IMR_LO</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">)</span>
		<span class="n">__raw_writeb</span><span class="p">((</span><span class="n">__raw_readb</span><span class="p">(</span><span class="n">OMAP1510_FPGA_IMR_HI</span><span class="p">)</span>
			      <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">irq</span> <span class="o">-</span> <span class="mi">8</span><span class="p">))),</span> <span class="n">OMAP1510_FPGA_IMR_HI</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">__raw_writeb</span><span class="p">((</span><span class="n">__raw_readb</span><span class="p">(</span><span class="n">INNOVATOR_FPGA_IMR2</span><span class="p">)</span>
			      <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">irq</span> <span class="o">-</span> <span class="mi">16</span><span class="p">))),</span> <span class="n">INNOVATOR_FPGA_IMR2</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">fpga_mask_ack_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">fpga_mask_irq</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="n">fpga_ack_irq</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">innovator_fpga_IRQ_demux</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">stat</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">fpga_irq</span><span class="p">;</span>

	<span class="n">stat</span> <span class="o">=</span> <span class="n">get_fpga_unmasked_irqs</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">stat</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">fpga_irq</span> <span class="o">=</span> <span class="n">OMAP_FPGA_IRQ_BASE</span><span class="p">;</span>
	     <span class="p">(</span><span class="n">fpga_irq</span> <span class="o">&lt;</span> <span class="n">OMAP_FPGA_IRQ_END</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">stat</span><span class="p">;</span>
	     <span class="n">fpga_irq</span><span class="o">++</span><span class="p">,</span> <span class="n">stat</span> <span class="o">&gt;&gt;=</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">stat</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">fpga_irq</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">omap_fpga_irq_ack</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;FPGA-ack&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_ack</span>	<span class="o">=</span> <span class="n">fpga_mask_ack_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>	<span class="o">=</span> <span class="n">fpga_mask_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>	<span class="o">=</span> <span class="n">fpga_unmask_irq</span><span class="p">,</span>
<span class="p">};</span>


<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">omap_fpga_irq</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;FPGA&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_ack</span>	<span class="o">=</span> <span class="n">fpga_ack_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>	<span class="o">=</span> <span class="n">fpga_mask_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>	<span class="o">=</span> <span class="n">fpga_unmask_irq</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * All of the FPGA interrupt request inputs except for the touchscreen are</span>
<span class="cm"> * edge-sensitive; the touchscreen is level-sensitive.  The edge-sensitive</span>
<span class="cm"> * interrupts are acknowledged as a side-effect of reading the interrupt</span>
<span class="cm"> * status register from the FPGA.  The edge-sensitive interrupt inputs</span>
<span class="cm"> * cause a problem with level interrupt requests, such as Ethernet.  The</span>
<span class="cm"> * problem occurs when a level interrupt request is asserted while its</span>
<span class="cm"> * interrupt input is masked in the FPGA, which results in a missed</span>
<span class="cm"> * interrupt.</span>
<span class="cm"> *</span>
<span class="cm"> * In an attempt to workaround the problem with missed interrupts, the</span>
<span class="cm"> * mask_ack routine for all of the FPGA interrupts has been changed from</span>
<span class="cm"> * fpga_mask_ack_irq() to fpga_ack_irq() so that the specific FPGA interrupt</span>
<span class="cm"> * being serviced is left unmasked.  We can do this because the FPGA cascade</span>
<span class="cm"> * interrupt is installed with the IRQF_DISABLED flag, which leaves all</span>
<span class="cm"> * interrupts masked at the CPU while an FPGA interrupt handler executes.</span>
<span class="cm"> *</span>
<span class="cm"> * Limited testing indicates that this workaround appears to be effective</span>
<span class="cm"> * for the smc9194 Ethernet driver used on the Innovator.  It should work</span>
<span class="cm"> * on other FPGA interrupts as well, but any drivers that explicitly mask</span>
<span class="cm"> * interrupts at the interrupt controller via disable_irq/enable_irq</span>
<span class="cm"> * could pose a problem.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">omap1510_fpga_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">res</span><span class="p">;</span>

	<span class="n">__raw_writeb</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">OMAP1510_FPGA_IMR_LO</span><span class="p">);</span>
	<span class="n">__raw_writeb</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">OMAP1510_FPGA_IMR_HI</span><span class="p">);</span>
	<span class="n">__raw_writeb</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">INNOVATOR_FPGA_IMR2</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">OMAP_FPGA_IRQ_BASE</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">OMAP_FPGA_IRQ_END</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">OMAP1510_INT_FPGA_TS</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/*</span>
<span class="cm">			 * The touchscreen interrupt is level-sensitive, so</span>
<span class="cm">			 * we&#39;ll use the regular mask_ack routine for it.</span>
<span class="cm">			 */</span>
			<span class="n">irq_set_chip</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">omap_fpga_irq_ack</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">else</span> <span class="p">{</span>
			<span class="cm">/*</span>
<span class="cm">			 * All FPGA interrupts except the touchscreen are</span>
<span class="cm">			 * edge-sensitive, so we won&#39;t mask them.</span>
<span class="cm">			 */</span>
			<span class="n">irq_set_chip</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">omap_fpga_irq</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">irq_set_handler</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">handle_edge_irq</span><span class="p">);</span>
		<span class="n">set_irq_flags</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">IRQF_VALID</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * The FPGA interrupt line is connected to GPIO13. Claim this pin for</span>
<span class="cm">	 * the ARM.</span>
<span class="cm">	 *</span>
<span class="cm">	 * NOTE: For general GPIO/MPUIO access and interrupts, please see</span>
<span class="cm">	 * gpio.[ch]</span>
<span class="cm">	 */</span>
	<span class="n">res</span> <span class="o">=</span> <span class="n">gpio_request</span><span class="p">(</span><span class="mi">13</span><span class="p">,</span> <span class="s">&quot;FPGA irq&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">res</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;%s failed to get gpio</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">gpio_direction_input</span><span class="p">(</span><span class="mi">13</span><span class="p">);</span>
	<span class="n">irq_set_irq_type</span><span class="p">(</span><span class="n">gpio_to_irq</span><span class="p">(</span><span class="mi">13</span><span class="p">),</span> <span class="n">IRQ_TYPE_EDGE_RISING</span><span class="p">);</span>
	<span class="n">irq_set_chained_handler</span><span class="p">(</span><span class="n">OMAP1510_INT_FPGA</span><span class="p">,</span> <span class="n">innovator_fpga_IRQ_demux</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
