#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul 29 18:34:43 2022
# Process ID: 14917
# Current directory: /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay
# Command line: vivado -mode tcl -source build.tcl
# Log file: /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/vivado.log
# Journal file: /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/vivado.jou
#-----------------------------------------------------------
source build.tcl
# set_param general.maxThreads 4
# source size.tcl
## set M 8
## set N1 8
## set N2 8
## set TIMEOUT 0
# source tutorial.tcl
## namespace eval _tcl {
## proc get_script_folder {} {
##    set script_path [file normalize [info script]]
##    set script_folder [file dirname $script_path]
##    return $script_folder
## }
## }
## variable script_folder
## set script_folder [_tcl::get_script_folder]
## set scripts_vivado_version 2018.3
## set current_vivado_version [version -short]
## if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
##    puts ""
##    catch {common::send_msg_id "BD_TCL-109" "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
## 
##    return 1
## }
## set list_projs [get_projects -quiet]
## if { $list_projs eq "" } {
##    create_project -force tutorial tutorial -part xc7z020clg400-1
##    #set_property BOARD_PART digilentinc.com:arty-z7-20:part0:1.0 [current_project]
##    set_property BOARD_PART www.digilentinc.com:pynq-z1:part0:1.0 [current_project]
## }
## update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
## variable design_name
## set design_name tutorial
## set errMsg ""
## set nRet 0
## set cur_design [current_bd_design -quiet]
## set list_cells [get_bd_cells -quiet]
## if { ${design_name} eq "" } {
##    # USE CASES:
##    #    1) Design_name not set
## 
##    set errMsg "Please set the variable <design_name> to a non-empty value."
##    set nRet 1
## 
## } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
##    # USE CASES:
##    #    2): Current design opened AND is empty AND names same.
##    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
##    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
## 
##    if { $cur_design ne $design_name } {
##       common::send_msg_id "BD_TCL-001" "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
##       set design_name [get_property NAME $cur_design]
##    }
##    common::send_msg_id "BD_TCL-002" "INFO" "Constructing design in IPI design <$cur_design>..."
## 
## } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
##    # USE CASES:
##    #    5) Current design opened AND has components AND same names.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 1
## } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
##    # USE CASES: 
##    #    6) Current opened design, has components, but diff names, design_name exists in project.
##    #    7) No opened design, design_name exists in project.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 2
## 
## } else {
##    # USE CASES:
##    #    8) No opened design, design_name not in project.
##    #    9) Current opened design, has components, but diff names, design_name not in project.
## 
##    common::send_msg_id "BD_TCL-003" "INFO" "Currently there is no design <$design_name> in project, so creating one..."
## 
##    create_bd_design $design_name
## 
##    common::send_msg_id "BD_TCL-004" "INFO" "Making design <$design_name> as current_bd_design."
##    current_bd_design $design_name
## 
## }
INFO: [BD_TCL-3] Currently there is no design <tutorial> in project, so creating one...
Wrote  : </home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/tutorial.bd> 
INFO: [BD_TCL-4] Making design <tutorial> as current_bd_design.
## common::send_msg_id "BD_TCL-005" "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD_TCL-5] Currently the variable <design_name> is equal to "tutorial".
## if { $nRet != 0 } {
##    catch {common::send_msg_id "BD_TCL-114" "ERROR" $errMsg}
##    return $nRet
## }
## set bCheckIPsPassed 1
## set bCheckIPs 1
## if { $bCheckIPs == 1 } {
##    set list_check_ips "\ 
## xilinx.com:ip:processing_system7:5.5\
## xilinx.com:ip:proc_sys_reset:5.0\
## xilinx.com:ip:axi_dma:7.1\
## "
## 
##    set list_ips_missing ""
##    common::send_msg_id "BD_TCL-006" "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
## 
##    foreach ip_vlnv $list_check_ips {
##       set ip_obj [get_ipdefs -all $ip_vlnv]
##       if { $ip_obj eq "" } {
##          lappend list_ips_missing $ip_vlnv
##       }
##    }
## 
##    if { $list_ips_missing ne "" } {
##       catch {common::send_msg_id "BD_TCL-115" "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
##       set bCheckIPsPassed 0
##    }
## 
## }
INFO: [BD_TCL-6] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:ip:processing_system7:5.5 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:ip:axi_dma:7.1  .
## if { $bCheckIPsPassed != 1 } {
##   common::send_msg_id "BD_TCL-1003" "WARNING" "Will not continue with creation of design due to the error(s) above."
##   return 3
## }
## set bCheckModules 1
## if { $bCheckModules == 1 } {
##    set list_check_mods "\ 
## mm_axi\
## "
## 
##    set list_mods_missing ""
##    common::send_msg_id "BD_TCL-006" "INFO" "Checking if the following modules exist in the project's sources: $list_check_mods ."
## 
##    foreach mod_vlnv $list_check_mods {
##       if { [can_resolve_reference $mod_vlnv] == 0 } {
##          lappend list_mods_missing $mod_vlnv
##       }
##    }
## 
##    if { $list_mods_missing ne "" } {
##       catch {common::send_msg_id "BD_TCL-115" "ERROR" "The following module(s) are not found in the project: $list_mods_missing" }
##       common::send_msg_id "BD_TCL-008" "INFO" "Please add source files for the missing module(s) above."
##       set bCheckIPsPassed 0
##    }
## }
INFO: [BD_TCL-6] Checking if the following modules exist in the project's sources:  
mm_axi  .
ERROR: [BD_TCL-115] The following module(s) are not found in the project: mm_axi
INFO: [BD_TCL-8] Please add source files for the missing module(s) above.
## proc create_hier_cell_mm_eval { parentCell nameHier } {
## 
##   variable script_folder
## 
##   if { $parentCell eq "" || $nameHier eq "" } {
##      catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_mm_eval() - Empty argument(s)!"}
##      return
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
##   # Create cell and set as current instance
##   set hier_obj [create_bd_cell -type hier $nameHier]
##   current_bd_instance $hier_obj
## 
##   # Create interface pins
##   create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M_AXI_MM2S
##   create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M_AXI_S2MM
##   create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_LITE
## 
##   # Create pins
##   create_bd_pin -dir I -type clk clk
##   create_bd_pin -dir I -type clk fclk
##   create_bd_pin -dir I -type rst rst_n
## 
##   # Create instance: multiply, and set properties
##   set block_name mm_axi
##   set block_cell_name mm_0
##   if { [catch {set mm_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
##      catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
##      return 1
##    } elseif { $mm_0 eq "" } {
##      catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
##      return 1
##    }
## 
##   source size.tcl
##   set_property -dict [ list CONFIG.M "$M" CONFIG.N1 "${N1}" CONFIG.N2 "${N2}" ] $mm_0
## 
##   # Create instance: axi_dma, and set properties
##   set axi_dma [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma ]
##   set_property -dict [ list \
##    CONFIG.c_include_sg {0} \
##    CONFIG.c_sg_include_stscntrl_strm {0} \
##    CONFIG.c_sg_length_width {23} \
##  ] $axi_dma
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net axi_dma_0_M_AXIS_MM2S [get_bd_intf_pins mm_0/x] [get_bd_intf_pins axi_dma/M_AXIS_MM2S]
##   connect_bd_intf_net -intf_net axi_dma_0_M_AXI_MM2S [get_bd_intf_pins M_AXI_MM2S] [get_bd_intf_pins axi_dma/M_AXI_MM2S]
##   connect_bd_intf_net -intf_net axi_dma_0_M_AXI_S2MM [get_bd_intf_pins M_AXI_S2MM] [get_bd_intf_pins axi_dma/M_AXI_S2MM]
##   connect_bd_intf_net -intf_net mm_0_y [get_bd_intf_pins mm_0/y] [get_bd_intf_pins axi_dma/S_AXIS_S2MM]
##   connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M02_AXI [get_bd_intf_pins S_AXI_LITE] [get_bd_intf_pins axi_dma/S_AXI_LITE]
## 
##   # Create port connections
##   connect_bd_net -net processing_system7_0_FCLK_CLK1 [get_bd_pins clk] [get_bd_pins mm_0/clk] [get_bd_pins axi_dma/m_axi_mm2s_aclk] [get_bd_pins axi_dma/m_axi_s2mm_aclk] [get_bd_pins axi_dma/s_axi_lite_aclk]
##   connect_bd_net -net processing_system7_0_FCLK_CLK0 [get_bd_pins fclk] [get_bd_pins mm_0/fclk] 
##   connect_bd_net -net rst_processing_system7_0_100M_peripheral_aresetn [get_bd_pins rst_n] [get_bd_pins mm_0/rst_n] [get_bd_pins axi_dma/axi_resetn]
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## }
## proc create_root_design { parentCell } {
## 
##   variable script_folder
##   variable design_name
## 
##   if { $parentCell eq "" } {
##      set parentCell [get_bd_cells /]
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
## 
##   # Create interface ports
##   set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ]
##   set FIXED_IO [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO ]
## 
##   # Create ports
## 
##   # Create instance: axi_mem_intercon, and set properties
##   set axi_mem_intercon [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_mem_intercon ]
##   set_property -dict [ list \
##    CONFIG.NUM_MI {1} \
##    CONFIG.NUM_SI {2} \
##    CONFIG.SYNCHRONIZATION_STAGES {2} \
##  ] $axi_mem_intercon
## 
##   # Create instance: mm_eval
##   create_hier_cell_mm_eval [current_bd_instance .] mm_eval
## 
##   # Create instance: processing_system7_0, and set properties
##   set processing_system7_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0 ]
##   set_property -dict [ list \
##    CONFIG.PCW_ACT_APU_PERIPHERAL_FREQMHZ {650.000000} \
##    CONFIG.PCW_ACT_CAN0_PERIPHERAL_FREQMHZ {23.8095} \
##    CONFIG.PCW_ACT_CAN1_PERIPHERAL_FREQMHZ {23.8095} \
##    CONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000} \
##    CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.096154} \
##    CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {133.000000} \
##    CONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {10.000000} \
##    CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {100.000000} \
##    CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {10.000000} \
##    CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {10.000000} \
##    CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {10.000000} \
##    CONFIG.PCW_ACT_I2C_PERIPHERAL_FREQMHZ {50} \
##    CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ {200.000000} \
##    CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ {200.000000} \
##    CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {50.000000} \
##    CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ {10.000000} \
##    CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ {10.000000} \
##    CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ {200.000000} \
##    CONFIG.PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ {108.333336} \
##    CONFIG.PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ {108.333336} \
##    CONFIG.PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ {108.333336} \
##    CONFIG.PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ {108.333336} \
##    CONFIG.PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ {108.333336} \
##    CONFIG.PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ {108.333336} \
##    CONFIG.PCW_ACT_TTC_PERIPHERAL_FREQMHZ {50} \
##    CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {100.000000} \
##    CONFIG.PCW_ACT_USB0_PERIPHERAL_FREQMHZ {60} \
##    CONFIG.PCW_ACT_USB1_PERIPHERAL_FREQMHZ {60} \
##    CONFIG.PCW_ACT_WDT_PERIPHERAL_FREQMHZ {108.333336} \
##    CONFIG.PCW_APU_CLK_RATIO_ENABLE {6:2:1} \
##    CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {650} \
##    CONFIG.PCW_ARMPLL_CTRL_FBDIV {26} \
##    CONFIG.PCW_CAN0_BASEADDR {0xE0008000} \
##    CONFIG.PCW_CAN0_HIGHADDR {0xE0008FFF} \
##    CONFIG.PCW_CAN0_PERIPHERAL_CLKSRC {External} \
##    CONFIG.PCW_CAN0_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_CAN0_PERIPHERAL_FREQMHZ {-1} \
##    CONFIG.PCW_CAN1_BASEADDR {0xE0009000} \
##    CONFIG.PCW_CAN1_HIGHADDR {0xE0009FFF} \
##    CONFIG.PCW_CAN1_PERIPHERAL_CLKSRC {External} \
##    CONFIG.PCW_CAN1_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_CAN1_PERIPHERAL_FREQMHZ {-1} \
##    CONFIG.PCW_CAN_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_CAN_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_CAN_PERIPHERAL_DIVISOR1 {1} \
##    CONFIG.PCW_CAN_PERIPHERAL_FREQMHZ {100} \
##    CONFIG.PCW_CAN_PERIPHERAL_VALID {0} \
##    CONFIG.PCW_CLK0_FREQ {100000000} \
##    CONFIG.PCW_CLK1_FREQ {100000000} \
##    CONFIG.PCW_CLK2_FREQ {10000000} \
##    CONFIG.PCW_CLK3_FREQ {10000000} \
##    CONFIG.PCW_CORE0_FIQ_INTR {0} \
##    CONFIG.PCW_CORE0_IRQ_INTR {0} \
##    CONFIG.PCW_CORE1_FIQ_INTR {0} \
##    CONFIG.PCW_CORE1_IRQ_INTR {0} \
##    CONFIG.PCW_CPU_CPU_6X4X_MAX_RANGE {667} \
##    CONFIG.PCW_CPU_CPU_PLL_FREQMHZ {1300.000} \
##    CONFIG.PCW_CPU_PERIPHERAL_CLKSRC {ARM PLL} \
##    CONFIG.PCW_CPU_PERIPHERAL_DIVISOR0 {2} \
##    CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {50} \
##    CONFIG.PCW_DCI_PERIPHERAL_CLKSRC {DDR PLL} \
##    CONFIG.PCW_DCI_PERIPHERAL_DIVISOR0 {52} \
##    CONFIG.PCW_DCI_PERIPHERAL_DIVISOR1 {2} \
##    CONFIG.PCW_DCI_PERIPHERAL_FREQMHZ {10.159} \
##    CONFIG.PCW_DDRPLL_CTRL_FBDIV {21} \
##    CONFIG.PCW_DDR_DDR_PLL_FREQMHZ {1050.000} \
##    CONFIG.PCW_DDR_HPRLPR_QUEUE_PARTITION {HPR(0)/LPR(32)} \
##    CONFIG.PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL {15} \
##    CONFIG.PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL {2} \
##    CONFIG.PCW_DDR_PERIPHERAL_CLKSRC {DDR PLL} \
##    CONFIG.PCW_DDR_PERIPHERAL_DIVISOR0 {2} \
##    CONFIG.PCW_DDR_PORT0_HPR_ENABLE {0} \
##    CONFIG.PCW_DDR_PORT1_HPR_ENABLE {0} \
##    CONFIG.PCW_DDR_PORT2_HPR_ENABLE {0} \
##    CONFIG.PCW_DDR_PORT3_HPR_ENABLE {0} \
##    CONFIG.PCW_DDR_RAM_BASEADDR {0x00100000} \
##    CONFIG.PCW_DDR_RAM_HIGHADDR {0x1FFFFFFF} \
##    CONFIG.PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL {2} \
##    CONFIG.PCW_DM_WIDTH {4} \
##    CONFIG.PCW_DQS_WIDTH {4} \
##    CONFIG.PCW_DQ_WIDTH {32} \
##    CONFIG.PCW_ENET0_BASEADDR {0xE000B000} \
##    CONFIG.PCW_ENET0_ENET0_IO {MIO 16 .. 27} \
##    CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {1} \
##    CONFIG.PCW_ENET0_GRP_MDIO_IO {MIO 52 .. 53} \
##    CONFIG.PCW_ENET0_HIGHADDR {0xE000BFFF} \
##    CONFIG.PCW_ENET0_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR0 {8} \
##    CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR1 {1} \
##    CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {1} \
##    CONFIG.PCW_ENET0_PERIPHERAL_FREQMHZ {1000 Mbps} \
##    CONFIG.PCW_ENET0_RESET_ENABLE {1} \
##    CONFIG.PCW_ENET0_RESET_IO {MIO 9} \
##    CONFIG.PCW_ENET1_BASEADDR {0xE000C000} \
##    CONFIG.PCW_ENET1_GRP_MDIO_ENABLE {0} \
##    CONFIG.PCW_ENET1_HIGHADDR {0xE000CFFF} \
##    CONFIG.PCW_ENET1_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR1 {1} \
##    CONFIG.PCW_ENET1_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_ENET1_PERIPHERAL_FREQMHZ {1000 Mbps} \
##    CONFIG.PCW_ENET1_RESET_ENABLE {0} \
##    CONFIG.PCW_ENET_RESET_ENABLE {1} \
##    CONFIG.PCW_ENET_RESET_POLARITY {Active Low} \
##    CONFIG.PCW_ENET_RESET_SELECT {Share reset pin} \
##    CONFIG.PCW_EN_4K_TIMER {0} \
##    CONFIG.PCW_EN_CAN0 {0} \
##    CONFIG.PCW_EN_CAN1 {0} \
##    CONFIG.PCW_EN_CLK0_PORT {1} \
##    CONFIG.PCW_EN_CLK1_PORT {1} \
##    CONFIG.PCW_EN_CLK2_PORT {0} \
##    CONFIG.PCW_EN_CLK3_PORT {0} \
##    CONFIG.PCW_EN_CLKTRIG0_PORT {0} \
##    CONFIG.PCW_EN_CLKTRIG1_PORT {0} \
##    CONFIG.PCW_EN_CLKTRIG2_PORT {0} \
##    CONFIG.PCW_EN_CLKTRIG3_PORT {0} \
##    CONFIG.PCW_EN_DDR {1} \
##    CONFIG.PCW_EN_EMIO_CAN0 {0} \
##    CONFIG.PCW_EN_EMIO_CAN1 {0} \
##    CONFIG.PCW_EN_EMIO_CD_SDIO0 {0} \
##    CONFIG.PCW_EN_EMIO_CD_SDIO1 {0} \
##    CONFIG.PCW_EN_EMIO_ENET0 {0} \
##    CONFIG.PCW_EN_EMIO_ENET1 {0} \
##    CONFIG.PCW_EN_EMIO_GPIO {0} \
##    CONFIG.PCW_EN_EMIO_I2C0 {0} \
##    CONFIG.PCW_EN_EMIO_I2C1 {0} \
##    CONFIG.PCW_EN_EMIO_MODEM_UART0 {0} \
##    CONFIG.PCW_EN_EMIO_MODEM_UART1 {0} \
##    CONFIG.PCW_EN_EMIO_PJTAG {0} \
##    CONFIG.PCW_EN_EMIO_SDIO0 {0} \
##    CONFIG.PCW_EN_EMIO_SDIO1 {0} \
##    CONFIG.PCW_EN_EMIO_SPI0 {0} \
##    CONFIG.PCW_EN_EMIO_SPI1 {0} \
##    CONFIG.PCW_EN_EMIO_SRAM_INT {0} \
##    CONFIG.PCW_EN_EMIO_TRACE {0} \
##    CONFIG.PCW_EN_EMIO_TTC0 {0} \
##    CONFIG.PCW_EN_EMIO_TTC1 {0} \
##    CONFIG.PCW_EN_EMIO_UART0 {0} \
##    CONFIG.PCW_EN_EMIO_UART1 {0} \
##    CONFIG.PCW_EN_EMIO_WDT {0} \
##    CONFIG.PCW_EN_EMIO_WP_SDIO0 {0} \
##    CONFIG.PCW_EN_EMIO_WP_SDIO1 {0} \
##    CONFIG.PCW_EN_ENET0 {1} \
##    CONFIG.PCW_EN_ENET1 {0} \
##    CONFIG.PCW_EN_GPIO {1} \
##    CONFIG.PCW_EN_I2C0 {0} \
##    CONFIG.PCW_EN_I2C1 {0} \
##    CONFIG.PCW_EN_MODEM_UART0 {0} \
##    CONFIG.PCW_EN_MODEM_UART1 {0} \
##    CONFIG.PCW_EN_PJTAG {0} \
##    CONFIG.PCW_EN_PTP_ENET0 {0} \
##    CONFIG.PCW_EN_PTP_ENET1 {0} \
##    CONFIG.PCW_EN_QSPI {1} \
##    CONFIG.PCW_EN_RST0_PORT {1} \
##    CONFIG.PCW_EN_RST1_PORT {0} \
##    CONFIG.PCW_EN_RST2_PORT {0} \
##    CONFIG.PCW_EN_RST3_PORT {0} \
##    CONFIG.PCW_EN_SDIO0 {1} \
##    CONFIG.PCW_EN_SDIO1 {0} \
##    CONFIG.PCW_EN_SMC {0} \
##    CONFIG.PCW_EN_SPI0 {0} \
##    CONFIG.PCW_EN_SPI1 {0} \
##    CONFIG.PCW_EN_TRACE {0} \
##    CONFIG.PCW_EN_TTC0 {0} \
##    CONFIG.PCW_EN_TTC1 {0} \
##    CONFIG.PCW_EN_UART0 {1} \
##    CONFIG.PCW_EN_UART1 {0} \
##    CONFIG.PCW_EN_USB0 {1} \
##    CONFIG.PCW_EN_USB1 {0} \
##    CONFIG.PCW_EN_WDT {0} \
##    CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR0 {5} \
##    CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR1 {2} \
##    CONFIG.PCW_FCLK1_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR0 {5} \
##    CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR1 {2} \
##    CONFIG.PCW_FCLK2_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR1 {1} \
##    CONFIG.PCW_FCLK3_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR1 {1} \
##    CONFIG.PCW_FCLK_CLK0_BUF {TRUE} \
##    CONFIG.PCW_FCLK_CLK1_BUF {TRUE} \
##    CONFIG.PCW_FCLK_CLK2_BUF {FALSE} \
##    CONFIG.PCW_FCLK_CLK3_BUF {FALSE} \
##    CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} \
##    CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {100} \
##    CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {50} \
##    CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {50} \
##    CONFIG.PCW_FPGA_FCLK0_ENABLE {1} \
##    CONFIG.PCW_FPGA_FCLK1_ENABLE {1} \
##    CONFIG.PCW_FPGA_FCLK2_ENABLE {0} \
##    CONFIG.PCW_FPGA_FCLK3_ENABLE {0} \
##    CONFIG.PCW_GP0_EN_MODIFIABLE_TXN {0} \
##    CONFIG.PCW_GP0_NUM_READ_THREADS {4} \
##    CONFIG.PCW_GP0_NUM_WRITE_THREADS {4} \
##    CONFIG.PCW_GP1_EN_MODIFIABLE_TXN {0} \
##    CONFIG.PCW_GP1_NUM_READ_THREADS {4} \
##    CONFIG.PCW_GP1_NUM_WRITE_THREADS {4} \
##    CONFIG.PCW_GPIO_BASEADDR {0xE000A000} \
##    CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {0} \
##    CONFIG.PCW_GPIO_EMIO_GPIO_WIDTH {64} \
##    CONFIG.PCW_GPIO_HIGHADDR {0xE000AFFF} \
##    CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} \
##    CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO} \
##    CONFIG.PCW_GPIO_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_I2C0_BASEADDR {0xE0004000} \
##    CONFIG.PCW_I2C0_HIGHADDR {0xE0004FFF} \
##    CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_I2C1_BASEADDR {0xE0005000} \
##    CONFIG.PCW_I2C1_HIGHADDR {0xE0005FFF} \
##    CONFIG.PCW_I2C1_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ {25} \
##    CONFIG.PCW_I2C_RESET_ENABLE {1} \
##    CONFIG.PCW_I2C_RESET_POLARITY {Active Low} \
##    CONFIG.PCW_IMPORT_BOARD_PRESET {None} \
##    CONFIG.PCW_INCLUDE_ACP_TRANS_CHECK {0} \
##    CONFIG.PCW_INCLUDE_TRACE_BUFFER {0} \
##    CONFIG.PCW_IOPLL_CTRL_FBDIV {20} \
##    CONFIG.PCW_IO_IO_PLL_FREQMHZ {1000.000} \
##    CONFIG.PCW_IRQ_F2P_INTR {0} \
##    CONFIG.PCW_IRQ_F2P_MODE {DIRECT} \
##    CONFIG.PCW_MIO_0_DIRECTION {inout} \
##    CONFIG.PCW_MIO_0_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_0_PULLUP {enabled} \
##    CONFIG.PCW_MIO_0_SLEW {slow} \
##    CONFIG.PCW_MIO_10_DIRECTION {inout} \
##    CONFIG.PCW_MIO_10_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_10_PULLUP {enabled} \
##    CONFIG.PCW_MIO_10_SLEW {slow} \
##    CONFIG.PCW_MIO_11_DIRECTION {inout} \
##    CONFIG.PCW_MIO_11_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_11_PULLUP {enabled} \
##    CONFIG.PCW_MIO_11_SLEW {slow} \
##    CONFIG.PCW_MIO_12_DIRECTION {inout} \
##    CONFIG.PCW_MIO_12_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_12_PULLUP {enabled} \
##    CONFIG.PCW_MIO_12_SLEW {slow} \
##    CONFIG.PCW_MIO_13_DIRECTION {inout} \
##    CONFIG.PCW_MIO_13_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_13_PULLUP {enabled} \
##    CONFIG.PCW_MIO_13_SLEW {slow} \
##    CONFIG.PCW_MIO_14_DIRECTION {in} \
##    CONFIG.PCW_MIO_14_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_14_PULLUP {enabled} \
##    CONFIG.PCW_MIO_14_SLEW {slow} \
##    CONFIG.PCW_MIO_15_DIRECTION {out} \
##    CONFIG.PCW_MIO_15_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_15_PULLUP {enabled} \
##    CONFIG.PCW_MIO_15_SLEW {slow} \
##    CONFIG.PCW_MIO_16_DIRECTION {out} \
##    CONFIG.PCW_MIO_16_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_16_PULLUP {enabled} \
##    CONFIG.PCW_MIO_16_SLEW {slow} \
##    CONFIG.PCW_MIO_17_DIRECTION {out} \
##    CONFIG.PCW_MIO_17_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_17_PULLUP {enabled} \
##    CONFIG.PCW_MIO_17_SLEW {slow} \
##    CONFIG.PCW_MIO_18_DIRECTION {out} \
##    CONFIG.PCW_MIO_18_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_18_PULLUP {enabled} \
##    CONFIG.PCW_MIO_18_SLEW {slow} \
##    CONFIG.PCW_MIO_19_DIRECTION {out} \
##    CONFIG.PCW_MIO_19_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_19_PULLUP {enabled} \
##    CONFIG.PCW_MIO_19_SLEW {slow} \
##    CONFIG.PCW_MIO_1_DIRECTION {out} \
##    CONFIG.PCW_MIO_1_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_1_PULLUP {enabled} \
##    CONFIG.PCW_MIO_1_SLEW {slow} \
##    CONFIG.PCW_MIO_20_DIRECTION {out} \
##    CONFIG.PCW_MIO_20_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_20_PULLUP {enabled} \
##    CONFIG.PCW_MIO_20_SLEW {slow} \
##    CONFIG.PCW_MIO_21_DIRECTION {out} \
##    CONFIG.PCW_MIO_21_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_21_PULLUP {enabled} \
##    CONFIG.PCW_MIO_21_SLEW {slow} \
##    CONFIG.PCW_MIO_22_DIRECTION {in} \
##    CONFIG.PCW_MIO_22_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_22_PULLUP {enabled} \
##    CONFIG.PCW_MIO_22_SLEW {slow} \
##    CONFIG.PCW_MIO_23_DIRECTION {in} \
##    CONFIG.PCW_MIO_23_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_23_PULLUP {enabled} \
##    CONFIG.PCW_MIO_23_SLEW {slow} \
##    CONFIG.PCW_MIO_24_DIRECTION {in} \
##    CONFIG.PCW_MIO_24_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_24_PULLUP {enabled} \
##    CONFIG.PCW_MIO_24_SLEW {slow} \
##    CONFIG.PCW_MIO_25_DIRECTION {in} \
##    CONFIG.PCW_MIO_25_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_25_PULLUP {enabled} \
##    CONFIG.PCW_MIO_25_SLEW {slow} \
##    CONFIG.PCW_MIO_26_DIRECTION {in} \
##    CONFIG.PCW_MIO_26_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_26_PULLUP {enabled} \
##    CONFIG.PCW_MIO_26_SLEW {slow} \
##    CONFIG.PCW_MIO_27_DIRECTION {in} \
##    CONFIG.PCW_MIO_27_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_27_PULLUP {enabled} \
##    CONFIG.PCW_MIO_27_SLEW {slow} \
##    CONFIG.PCW_MIO_28_DIRECTION {inout} \
##    CONFIG.PCW_MIO_28_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_28_PULLUP {enabled} \
##    CONFIG.PCW_MIO_28_SLEW {slow} \
##    CONFIG.PCW_MIO_29_DIRECTION {in} \
##    CONFIG.PCW_MIO_29_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_29_PULLUP {enabled} \
##    CONFIG.PCW_MIO_29_SLEW {slow} \
##    CONFIG.PCW_MIO_2_DIRECTION {inout} \
##    CONFIG.PCW_MIO_2_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_2_PULLUP {disabled} \
##    CONFIG.PCW_MIO_2_SLEW {slow} \
##    CONFIG.PCW_MIO_30_DIRECTION {out} \
##    CONFIG.PCW_MIO_30_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_30_PULLUP {enabled} \
##    CONFIG.PCW_MIO_30_SLEW {slow} \
##    CONFIG.PCW_MIO_31_DIRECTION {in} \
##    CONFIG.PCW_MIO_31_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_31_PULLUP {enabled} \
##    CONFIG.PCW_MIO_31_SLEW {slow} \
##    CONFIG.PCW_MIO_32_DIRECTION {inout} \
##    CONFIG.PCW_MIO_32_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_32_PULLUP {enabled} \
##    CONFIG.PCW_MIO_32_SLEW {slow} \
##    CONFIG.PCW_MIO_33_DIRECTION {inout} \
##    CONFIG.PCW_MIO_33_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_33_PULLUP {enabled} \
##    CONFIG.PCW_MIO_33_SLEW {slow} \
##    CONFIG.PCW_MIO_34_DIRECTION {inout} \
##    CONFIG.PCW_MIO_34_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_34_PULLUP {enabled} \
##    CONFIG.PCW_MIO_34_SLEW {slow} \
##    CONFIG.PCW_MIO_35_DIRECTION {inout} \
##    CONFIG.PCW_MIO_35_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_35_PULLUP {enabled} \
##    CONFIG.PCW_MIO_35_SLEW {slow} \
##    CONFIG.PCW_MIO_36_DIRECTION {in} \
##    CONFIG.PCW_MIO_36_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_36_PULLUP {enabled} \
##    CONFIG.PCW_MIO_36_SLEW {slow} \
##    CONFIG.PCW_MIO_37_DIRECTION {inout} \
##    CONFIG.PCW_MIO_37_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_37_PULLUP {enabled} \
##    CONFIG.PCW_MIO_37_SLEW {slow} \
##    CONFIG.PCW_MIO_38_DIRECTION {inout} \
##    CONFIG.PCW_MIO_38_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_38_PULLUP {enabled} \
##    CONFIG.PCW_MIO_38_SLEW {slow} \
##    CONFIG.PCW_MIO_39_DIRECTION {inout} \
##    CONFIG.PCW_MIO_39_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_39_PULLUP {enabled} \
##    CONFIG.PCW_MIO_39_SLEW {slow} \
##    CONFIG.PCW_MIO_3_DIRECTION {inout} \
##    CONFIG.PCW_MIO_3_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_3_PULLUP {disabled} \
##    CONFIG.PCW_MIO_3_SLEW {slow} \
##    CONFIG.PCW_MIO_40_DIRECTION {inout} \
##    CONFIG.PCW_MIO_40_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_40_PULLUP {enabled} \
##    CONFIG.PCW_MIO_40_SLEW {slow} \
##    CONFIG.PCW_MIO_41_DIRECTION {inout} \
##    CONFIG.PCW_MIO_41_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_41_PULLUP {enabled} \
##    CONFIG.PCW_MIO_41_SLEW {slow} \
##    CONFIG.PCW_MIO_42_DIRECTION {inout} \
##    CONFIG.PCW_MIO_42_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_42_PULLUP {enabled} \
##    CONFIG.PCW_MIO_42_SLEW {slow} \
##    CONFIG.PCW_MIO_43_DIRECTION {inout} \
##    CONFIG.PCW_MIO_43_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_43_PULLUP {enabled} \
##    CONFIG.PCW_MIO_43_SLEW {slow} \
##    CONFIG.PCW_MIO_44_DIRECTION {inout} \
##    CONFIG.PCW_MIO_44_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_44_PULLUP {enabled} \
##    CONFIG.PCW_MIO_44_SLEW {slow} \
##    CONFIG.PCW_MIO_45_DIRECTION {inout} \
##    CONFIG.PCW_MIO_45_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_45_PULLUP {enabled} \
##    CONFIG.PCW_MIO_45_SLEW {slow} \
##    CONFIG.PCW_MIO_46_DIRECTION {out} \
##    CONFIG.PCW_MIO_46_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_46_PULLUP {enabled} \
##    CONFIG.PCW_MIO_46_SLEW {slow} \
##    CONFIG.PCW_MIO_47_DIRECTION {in} \
##    CONFIG.PCW_MIO_47_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_47_PULLUP {enabled} \
##    CONFIG.PCW_MIO_47_SLEW {slow} \
##    CONFIG.PCW_MIO_48_DIRECTION {inout} \
##    CONFIG.PCW_MIO_48_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_48_PULLUP {enabled} \
##    CONFIG.PCW_MIO_48_SLEW {slow} \
##    CONFIG.PCW_MIO_49_DIRECTION {inout} \
##    CONFIG.PCW_MIO_49_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_49_PULLUP {enabled} \
##    CONFIG.PCW_MIO_49_SLEW {slow} \
##    CONFIG.PCW_MIO_4_DIRECTION {inout} \
##    CONFIG.PCW_MIO_4_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_4_PULLUP {disabled} \
##    CONFIG.PCW_MIO_4_SLEW {slow} \
##    CONFIG.PCW_MIO_50_DIRECTION {inout} \
##    CONFIG.PCW_MIO_50_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_50_PULLUP {enabled} \
##    CONFIG.PCW_MIO_50_SLEW {slow} \
##    CONFIG.PCW_MIO_51_DIRECTION {inout} \
##    CONFIG.PCW_MIO_51_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_51_PULLUP {enabled} \
##    CONFIG.PCW_MIO_51_SLEW {slow} \
##    CONFIG.PCW_MIO_52_DIRECTION {out} \
##    CONFIG.PCW_MIO_52_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_52_PULLUP {enabled} \
##    CONFIG.PCW_MIO_52_SLEW {slow} \
##    CONFIG.PCW_MIO_53_DIRECTION {inout} \
##    CONFIG.PCW_MIO_53_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_53_PULLUP {enabled} \
##    CONFIG.PCW_MIO_53_SLEW {slow} \
##    CONFIG.PCW_MIO_5_DIRECTION {inout} \
##    CONFIG.PCW_MIO_5_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_5_PULLUP {disabled} \
##    CONFIG.PCW_MIO_5_SLEW {slow} \
##    CONFIG.PCW_MIO_6_DIRECTION {out} \
##    CONFIG.PCW_MIO_6_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_6_PULLUP {disabled} \
##    CONFIG.PCW_MIO_6_SLEW {slow} \
##    CONFIG.PCW_MIO_7_DIRECTION {out} \
##    CONFIG.PCW_MIO_7_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_7_PULLUP {disabled} \
##    CONFIG.PCW_MIO_7_SLEW {slow} \
##    CONFIG.PCW_MIO_8_DIRECTION {out} \
##    CONFIG.PCW_MIO_8_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_8_PULLUP {disabled} \
##    CONFIG.PCW_MIO_8_SLEW {slow} \
##    CONFIG.PCW_MIO_9_DIRECTION {out} \
##    CONFIG.PCW_MIO_9_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_9_PULLUP {enabled} \
##    CONFIG.PCW_MIO_9_SLEW {slow} \
##    CONFIG.PCW_MIO_PRIMITIVE {54} \
##    CONFIG.PCW_MIO_TREE_PERIPHERALS {GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#Quad SPI Flash#ENET Reset#GPIO#GPIO#GPIO#GPIO#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#SD 0#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0} \
##    CONFIG.PCW_MIO_TREE_SIGNALS {gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#reset#gpio[10]#gpio[11]#gpio[12]#gpio[13]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#cd#gpio[48]#gpio[49]#gpio[50]#gpio[51]#mdc#mdio} \
##    CONFIG.PCW_M_AXI_GP0_ENABLE_STATIC_REMAP {0} \
##    CONFIG.PCW_M_AXI_GP0_ID_WIDTH {12} \
##    CONFIG.PCW_M_AXI_GP0_SUPPORT_NARROW_BURST {0} \
##    CONFIG.PCW_M_AXI_GP0_THREAD_ID_WIDTH {12} \
##    CONFIG.PCW_M_AXI_GP1_ENABLE_STATIC_REMAP {0} \
##    CONFIG.PCW_M_AXI_GP1_ID_WIDTH {12} \
##    CONFIG.PCW_M_AXI_GP1_SUPPORT_NARROW_BURST {0} \
##    CONFIG.PCW_M_AXI_GP1_THREAD_ID_WIDTH {12} \
##    CONFIG.PCW_NAND_CYCLES_T_AR {1} \
##    CONFIG.PCW_NAND_CYCLES_T_CLR {1} \
##    CONFIG.PCW_NAND_CYCLES_T_RC {11} \
##    CONFIG.PCW_NAND_CYCLES_T_REA {1} \
##    CONFIG.PCW_NAND_CYCLES_T_RR {1} \
##    CONFIG.PCW_NAND_CYCLES_T_WC {11} \
##    CONFIG.PCW_NAND_CYCLES_T_WP {1} \
##    CONFIG.PCW_NAND_GRP_D8_ENABLE {0} \
##    CONFIG.PCW_NAND_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_NOR_CS0_T_CEOE {1} \
##    CONFIG.PCW_NOR_CS0_T_PC {1} \
##    CONFIG.PCW_NOR_CS0_T_RC {11} \
##    CONFIG.PCW_NOR_CS0_T_TR {1} \
##    CONFIG.PCW_NOR_CS0_T_WC {11} \
##    CONFIG.PCW_NOR_CS0_T_WP {1} \
##    CONFIG.PCW_NOR_CS0_WE_TIME {0} \
##    CONFIG.PCW_NOR_CS1_T_CEOE {1} \
##    CONFIG.PCW_NOR_CS1_T_PC {1} \
##    CONFIG.PCW_NOR_CS1_T_RC {11} \
##    CONFIG.PCW_NOR_CS1_T_TR {1} \
##    CONFIG.PCW_NOR_CS1_T_WC {11} \
##    CONFIG.PCW_NOR_CS1_T_WP {1} \
##    CONFIG.PCW_NOR_CS1_WE_TIME {0} \
##    CONFIG.PCW_NOR_GRP_A25_ENABLE {0} \
##    CONFIG.PCW_NOR_GRP_CS0_ENABLE {0} \
##    CONFIG.PCW_NOR_GRP_CS1_ENABLE {0} \
##    CONFIG.PCW_NOR_GRP_SRAM_CS0_ENABLE {0} \
##    CONFIG.PCW_NOR_GRP_SRAM_CS1_ENABLE {0} \
##    CONFIG.PCW_NOR_GRP_SRAM_INT_ENABLE {0} \
##    CONFIG.PCW_NOR_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_NOR_SRAM_CS0_T_CEOE {1} \
##    CONFIG.PCW_NOR_SRAM_CS0_T_PC {1} \
##    CONFIG.PCW_NOR_SRAM_CS0_T_RC {11} \
##    CONFIG.PCW_NOR_SRAM_CS0_T_TR {1} \
##    CONFIG.PCW_NOR_SRAM_CS0_T_WC {11} \
##    CONFIG.PCW_NOR_SRAM_CS0_T_WP {1} \
##    CONFIG.PCW_NOR_SRAM_CS0_WE_TIME {0} \
##    CONFIG.PCW_NOR_SRAM_CS1_T_CEOE {1} \
##    CONFIG.PCW_NOR_SRAM_CS1_T_PC {1} \
##    CONFIG.PCW_NOR_SRAM_CS1_T_RC {11} \
##    CONFIG.PCW_NOR_SRAM_CS1_T_TR {1} \
##    CONFIG.PCW_NOR_SRAM_CS1_T_WC {11} \
##    CONFIG.PCW_NOR_SRAM_CS1_T_WP {1} \
##    CONFIG.PCW_NOR_SRAM_CS1_WE_TIME {0} \
##    CONFIG.PCW_OVERRIDE_BASIC_CLOCK {0} \
##    CONFIG.PCW_P2F_CAN0_INTR {0} \
##    CONFIG.PCW_P2F_CAN1_INTR {0} \
##    CONFIG.PCW_P2F_CTI_INTR {0} \
##    CONFIG.PCW_P2F_DMAC0_INTR {0} \
##    CONFIG.PCW_P2F_DMAC1_INTR {0} \
##    CONFIG.PCW_P2F_DMAC2_INTR {0} \
##    CONFIG.PCW_P2F_DMAC3_INTR {0} \
##    CONFIG.PCW_P2F_DMAC4_INTR {0} \
##    CONFIG.PCW_P2F_DMAC5_INTR {0} \
##    CONFIG.PCW_P2F_DMAC6_INTR {0} \
##    CONFIG.PCW_P2F_DMAC7_INTR {0} \
##    CONFIG.PCW_P2F_DMAC_ABORT_INTR {0} \
##    CONFIG.PCW_P2F_ENET0_INTR {0} \
##    CONFIG.PCW_P2F_ENET1_INTR {0} \
##    CONFIG.PCW_P2F_GPIO_INTR {0} \
##    CONFIG.PCW_P2F_I2C0_INTR {0} \
##    CONFIG.PCW_P2F_I2C1_INTR {0} \
##    CONFIG.PCW_P2F_QSPI_INTR {0} \
##    CONFIG.PCW_P2F_SDIO0_INTR {0} \
##    CONFIG.PCW_P2F_SDIO1_INTR {0} \
##    CONFIG.PCW_P2F_SMC_INTR {0} \
##    CONFIG.PCW_P2F_SPI0_INTR {0} \
##    CONFIG.PCW_P2F_SPI1_INTR {0} \
##    CONFIG.PCW_P2F_UART0_INTR {0} \
##    CONFIG.PCW_P2F_UART1_INTR {0} \
##    CONFIG.PCW_P2F_USB0_INTR {0} \
##    CONFIG.PCW_P2F_USB1_INTR {0} \
##    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY0 {0.223} \
##    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY1 {0.212} \
##    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY2 {0.085} \
##    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY3 {0.092} \
##    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0 {0.040} \
##    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1 {0.058} \
##    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2 {-0.009} \
##    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3 {-0.033} \
##    CONFIG.PCW_PACKAGE_NAME {clg400} \
##    CONFIG.PCW_PCAP_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_PCAP_PERIPHERAL_DIVISOR0 {5} \
##    CONFIG.PCW_PCAP_PERIPHERAL_FREQMHZ {200} \
##    CONFIG.PCW_PERIPHERAL_BOARD_PRESET {None} \
##    CONFIG.PCW_PJTAG_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_PLL_BYPASSMODE_ENABLE {0} \
##    CONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 3.3V} \
##    CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V} \
##    CONFIG.PCW_PS7_SI_REV {PRODUCTION} \
##    CONFIG.PCW_QSPI_GRP_FBCLK_ENABLE {1} \
##    CONFIG.PCW_QSPI_GRP_FBCLK_IO {MIO 8} \
##    CONFIG.PCW_QSPI_GRP_IO1_ENABLE {0} \
##    CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
##    CONFIG.PCW_QSPI_GRP_SINGLE_SS_IO {MIO 1 .. 6} \
##    CONFIG.PCW_QSPI_GRP_SS1_ENABLE {0} \
##    CONFIG.PCW_QSPI_INTERNAL_HIGHADDRESS {0xFCFFFFFF} \
##    CONFIG.PCW_QSPI_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_QSPI_PERIPHERAL_DIVISOR0 {5} \
##    CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} \
##    CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ {200} \
##    CONFIG.PCW_QSPI_QSPI_IO {MIO 1 .. 6} \
##    CONFIG.PCW_SD0_GRP_CD_ENABLE {1} \
##    CONFIG.PCW_SD0_GRP_CD_IO {MIO 47} \
##    CONFIG.PCW_SD0_GRP_POW_ENABLE {0} \
##    CONFIG.PCW_SD0_GRP_WP_ENABLE {0} \
##    CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} \
##    CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} \
##    CONFIG.PCW_SD1_GRP_CD_ENABLE {0} \
##    CONFIG.PCW_SD1_GRP_POW_ENABLE {0} \
##    CONFIG.PCW_SD1_GRP_WP_ENABLE {0} \
##    CONFIG.PCW_SD1_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_SDIO0_BASEADDR {0xE0100000} \
##    CONFIG.PCW_SDIO0_HIGHADDR {0xE0100FFF} \
##    CONFIG.PCW_SDIO1_BASEADDR {0xE0101000} \
##    CONFIG.PCW_SDIO1_HIGHADDR {0xE0101FFF} \
##    CONFIG.PCW_SDIO_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_SDIO_PERIPHERAL_DIVISOR0 {20} \
##    CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {50} \
##    CONFIG.PCW_SDIO_PERIPHERAL_VALID {1} \
##    CONFIG.PCW_SINGLE_QSPI_DATA_MODE {x4} \
##    CONFIG.PCW_SMC_CYCLE_T0 {NA} \
##    CONFIG.PCW_SMC_CYCLE_T1 {NA} \
##    CONFIG.PCW_SMC_CYCLE_T2 {NA} \
##    CONFIG.PCW_SMC_CYCLE_T3 {NA} \
##    CONFIG.PCW_SMC_CYCLE_T4 {NA} \
##    CONFIG.PCW_SMC_CYCLE_T5 {NA} \
##    CONFIG.PCW_SMC_CYCLE_T6 {NA} \
##    CONFIG.PCW_SMC_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_SMC_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_SMC_PERIPHERAL_FREQMHZ {100} \
##    CONFIG.PCW_SMC_PERIPHERAL_VALID {0} \
##    CONFIG.PCW_SPI0_BASEADDR {0xE0006000} \
##    CONFIG.PCW_SPI0_GRP_SS0_ENABLE {0} \
##    CONFIG.PCW_SPI0_GRP_SS1_ENABLE {0} \
##    CONFIG.PCW_SPI0_GRP_SS2_ENABLE {0} \
##    CONFIG.PCW_SPI0_HIGHADDR {0xE0006FFF} \
##    CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_SPI1_BASEADDR {0xE0007000} \
##    CONFIG.PCW_SPI1_GRP_SS0_ENABLE {0} \
##    CONFIG.PCW_SPI1_GRP_SS1_ENABLE {0} \
##    CONFIG.PCW_SPI1_HIGHADDR {0xE0007FFF} \
##    CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_SPI_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_SPI_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_SPI_PERIPHERAL_FREQMHZ {166.666666} \
##    CONFIG.PCW_SPI_PERIPHERAL_VALID {0} \
##    CONFIG.PCW_S_AXI_ACP_ARUSER_VAL {31} \
##    CONFIG.PCW_S_AXI_ACP_AWUSER_VAL {31} \
##    CONFIG.PCW_S_AXI_ACP_ID_WIDTH {3} \
##    CONFIG.PCW_S_AXI_GP0_ID_WIDTH {6} \
##    CONFIG.PCW_S_AXI_GP1_ID_WIDTH {6} \
##    CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {64} \
##    CONFIG.PCW_S_AXI_HP0_ID_WIDTH {6} \
##    CONFIG.PCW_S_AXI_HP1_DATA_WIDTH {64} \
##    CONFIG.PCW_S_AXI_HP1_ID_WIDTH {6} \
##    CONFIG.PCW_S_AXI_HP2_DATA_WIDTH {64} \
##    CONFIG.PCW_S_AXI_HP2_ID_WIDTH {6} \
##    CONFIG.PCW_S_AXI_HP3_DATA_WIDTH {64} \
##    CONFIG.PCW_S_AXI_HP3_ID_WIDTH {6} \
##    CONFIG.PCW_TPIU_PERIPHERAL_CLKSRC {External} \
##    CONFIG.PCW_TPIU_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_TPIU_PERIPHERAL_FREQMHZ {200} \
##    CONFIG.PCW_TRACE_BUFFER_CLOCK_DELAY {12} \
##    CONFIG.PCW_TRACE_BUFFER_FIFO_SIZE {128} \
##    CONFIG.PCW_TRACE_INTERNAL_WIDTH {2} \
##    CONFIG.PCW_TRACE_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_TRACE_PIPELINE_WIDTH {8} \
##    CONFIG.PCW_TTC0_BASEADDR {0xE0104000} \
##    CONFIG.PCW_TTC0_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
##    CONFIG.PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ {133.333333} \
##    CONFIG.PCW_TTC0_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
##    CONFIG.PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ {133.333333} \
##    CONFIG.PCW_TTC0_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
##    CONFIG.PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ {133.333333} \
##    CONFIG.PCW_TTC0_HIGHADDR {0xE0104fff} \
##    CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_TTC1_BASEADDR {0xE0105000} \
##    CONFIG.PCW_TTC1_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
##    CONFIG.PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ {133.333333} \
##    CONFIG.PCW_TTC1_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
##    CONFIG.PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ {133.333333} \
##    CONFIG.PCW_TTC1_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
##    CONFIG.PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ {133.333333} \
##    CONFIG.PCW_TTC1_HIGHADDR {0xE0105fff} \
##    CONFIG.PCW_TTC1_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_TTC_PERIPHERAL_FREQMHZ {50} \
##    CONFIG.PCW_UART0_BASEADDR {0xE0000000} \
##    CONFIG.PCW_UART0_BAUD_RATE {115200} \
##    CONFIG.PCW_UART0_GRP_FULL_ENABLE {0} \
##    CONFIG.PCW_UART0_HIGHADDR {0xE0000FFF} \
##    CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} \
##    CONFIG.PCW_UART0_UART0_IO {MIO 14 .. 15} \
##    CONFIG.PCW_UART1_BASEADDR {0xE0001000} \
##    CONFIG.PCW_UART1_BAUD_RATE {115200} \
##    CONFIG.PCW_UART1_GRP_FULL_ENABLE {0} \
##    CONFIG.PCW_UART1_HIGHADDR {0xE0001FFF} \
##    CONFIG.PCW_UART1_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_UART_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_UART_PERIPHERAL_DIVISOR0 {10} \
##    CONFIG.PCW_UART_PERIPHERAL_FREQMHZ {100} \
##    CONFIG.PCW_UART_PERIPHERAL_VALID {1} \
##    CONFIG.PCW_UIPARAM_ACT_DDR_FREQ_MHZ {525.000000} \
##    CONFIG.PCW_UIPARAM_DDR_ADV_ENABLE {0} \
##    CONFIG.PCW_UIPARAM_DDR_AL {0} \
##    CONFIG.PCW_UIPARAM_DDR_BANK_ADDR_COUNT {3} \
##    CONFIG.PCW_UIPARAM_DDR_BL {8} \
##    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.223} \
##    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.212} \
##    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.085} \
##    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.092} \
##    CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {16 Bit} \
##    CONFIG.PCW_UIPARAM_DDR_CL {7} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM {25.8} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH {80.4535} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY {160} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM {25.8} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH {80.4535} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY {160} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM {0} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH {80.4535} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY {160} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM {0} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH {80.4535} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY {160} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_STOP_EN {0} \
##    CONFIG.PCW_UIPARAM_DDR_COL_ADDR_COUNT {10} \
##    CONFIG.PCW_UIPARAM_DDR_CWL {6} \
##    CONFIG.PCW_UIPARAM_DDR_DEVICE_CAPACITY {4096 MBits} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_0_LENGTH_MM {15.6} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH {105.056} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY {160} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_1_LENGTH_MM {18.8} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH {66.904} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY {160} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_2_LENGTH_MM {0} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH {89.1715} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY {160} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_3_LENGTH_MM {0} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH {113.63} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY {160} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {0.040} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {0.058} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {-0.009} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {-0.033} \
##    CONFIG.PCW_UIPARAM_DDR_DQ_0_LENGTH_MM {16.5} \
##    CONFIG.PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH {98.503} \
##    CONFIG.PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY {160} \
##    CONFIG.PCW_UIPARAM_DDR_DQ_1_LENGTH_MM {18} \
##    CONFIG.PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH {68.5855} \
##    CONFIG.PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY {160} \
##    CONFIG.PCW_UIPARAM_DDR_DQ_2_LENGTH_MM {0} \
##    CONFIG.PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH {90.295} \
##    CONFIG.PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY {160} \
##    CONFIG.PCW_UIPARAM_DDR_DQ_3_LENGTH_MM {0} \
##    CONFIG.PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH {103.977} \
##    CONFIG.PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY {160} \
##    CONFIG.PCW_UIPARAM_DDR_DRAM_WIDTH {16 Bits} \
##    CONFIG.PCW_UIPARAM_DDR_ECC {Disabled} \
##    CONFIG.PCW_UIPARAM_DDR_ENABLE {1} \
##    CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {525} \
##    CONFIG.PCW_UIPARAM_DDR_HIGH_TEMP {Normal (0-85)} \
##    CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {DDR 3} \
##    CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J256M16 RE-125} \
##    CONFIG.PCW_UIPARAM_DDR_ROW_ADDR_COUNT {15} \
##    CONFIG.PCW_UIPARAM_DDR_SPEED_BIN {DDR3_1066F} \
##    CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE {1} \
##    CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE {1} \
##    CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL {1} \
##    CONFIG.PCW_UIPARAM_DDR_T_FAW {40.0} \
##    CONFIG.PCW_UIPARAM_DDR_T_RAS_MIN {35.0} \
##    CONFIG.PCW_UIPARAM_DDR_T_RC {48.91} \
##    CONFIG.PCW_UIPARAM_DDR_T_RCD {7} \
##    CONFIG.PCW_UIPARAM_DDR_T_RP {7} \
##    CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF {0} \
##    CONFIG.PCW_UIPARAM_GENERATE_SUMMARY {NA} \
##    CONFIG.PCW_USB0_BASEADDR {0xE0102000} \
##    CONFIG.PCW_USB0_HIGHADDR {0xE0102fff} \
##    CONFIG.PCW_USB0_PERIPHERAL_ENABLE {1} \
##    CONFIG.PCW_USB0_PERIPHERAL_FREQMHZ {60} \
##    CONFIG.PCW_USB0_RESET_ENABLE {1} \
##    CONFIG.PCW_USB0_RESET_IO {MIO 46} \
##    CONFIG.PCW_USB0_USB0_IO {MIO 28 .. 39} \
##    CONFIG.PCW_USB1_BASEADDR {0xE0103000} \
##    CONFIG.PCW_USB1_HIGHADDR {0xE0103fff} \
##    CONFIG.PCW_USB1_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_USB1_PERIPHERAL_FREQMHZ {60} \
##    CONFIG.PCW_USB_RESET_ENABLE {1} \
##    CONFIG.PCW_USB_RESET_POLARITY {Active Low} \
##    CONFIG.PCW_USB_RESET_SELECT {Share reset pin} \
##    CONFIG.PCW_USE_AXI_FABRIC_IDLE {0} \
##    CONFIG.PCW_USE_AXI_NONSECURE {0} \
##    CONFIG.PCW_USE_CORESIGHT {0} \
##    CONFIG.PCW_USE_CROSS_TRIGGER {0} \
##    CONFIG.PCW_USE_CR_FABRIC {1} \
##    CONFIG.PCW_USE_DDR_BYPASS {0} \
##    CONFIG.PCW_USE_DEBUG {0} \
##    CONFIG.PCW_USE_DEFAULT_ACP_USER_VAL {0} \
##    CONFIG.PCW_USE_DMA0 {0} \
##    CONFIG.PCW_USE_DMA1 {0} \
##    CONFIG.PCW_USE_DMA2 {0} \
##    CONFIG.PCW_USE_DMA3 {0} \
##    CONFIG.PCW_USE_EXPANDED_IOP {0} \
##    CONFIG.PCW_USE_EXPANDED_PS_SLCR_REGISTERS {0} \
##    CONFIG.PCW_USE_FABRIC_INTERRUPT {0} \
##    CONFIG.PCW_USE_HIGH_OCM {0} \
##    CONFIG.PCW_USE_M_AXI_GP0 {1} \
##    CONFIG.PCW_USE_M_AXI_GP1 {0} \
##    CONFIG.PCW_USE_PROC_EVENT_BUS {0} \
##    CONFIG.PCW_USE_PS_SLCR_REGISTERS {0} \
##    CONFIG.PCW_USE_S_AXI_ACP {1} \
##    CONFIG.PCW_USE_S_AXI_GP0 {0} \
##    CONFIG.PCW_USE_S_AXI_GP1 {0} \
##    CONFIG.PCW_USE_S_AXI_HP0 {0} \
##    CONFIG.PCW_USE_S_AXI_HP1 {0} \
##    CONFIG.PCW_USE_S_AXI_HP2 {0} \
##    CONFIG.PCW_USE_S_AXI_HP3 {0} \
##    CONFIG.PCW_USE_TRACE {0} \
##    CONFIG.PCW_USE_TRACE_DATA_EDGE_DETECTOR {0} \
##    CONFIG.PCW_VALUE_SILVERSION {3} \
##    CONFIG.PCW_WDT_PERIPHERAL_CLKSRC {CPU_1X} \
##    CONFIG.PCW_WDT_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_WDT_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_WDT_PERIPHERAL_FREQMHZ {133.333333} \
##  ] $processing_system7_0
## 
##   # Create instance: processing_system7_0_axi_periph, and set properties
##   set processing_system7_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 processing_system7_0_axi_periph ]
##   set_property -dict [ list \
##    CONFIG.NUM_MI {3} \
##    CONFIG.SYNCHRONIZATION_STAGES {2} \
##  ] $processing_system7_0_axi_periph
## 
##   # Create instance: rst_processing_system7_0_100M, and set properties
##   set rst_processing_system7_0_100M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_processing_system7_0_100M ]
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net axi_dma_0_M_AXI_MM2S [get_bd_intf_pins axi_mem_intercon/S00_AXI] [get_bd_intf_pins mm_eval/M_AXI_MM2S]
##   connect_bd_intf_net -intf_net axi_dma_0_M_AXI_S2MM [get_bd_intf_pins axi_mem_intercon/S01_AXI] [get_bd_intf_pins mm_eval/M_AXI_S2MM]
##   connect_bd_intf_net -intf_net axi_mem_intercon_M00_AXI [get_bd_intf_pins axi_mem_intercon/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_ACP]
##   connect_bd_intf_net -intf_net processing_system7_0_DDR [get_bd_intf_ports DDR] [get_bd_intf_pins processing_system7_0/DDR]
##   connect_bd_intf_net -intf_net processing_system7_0_FIXED_IO [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins processing_system7_0/FIXED_IO]
##   connect_bd_intf_net -intf_net processing_system7_0_M_AXI_GP0 [get_bd_intf_pins processing_system7_0/M_AXI_GP0] [get_bd_intf_pins processing_system7_0_axi_periph/S00_AXI]
##   connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M02_AXI [get_bd_intf_pins mm_eval/S_AXI_LITE] [get_bd_intf_pins processing_system7_0_axi_periph/M02_AXI]
## 
##   # Create port connections
##   connect_bd_net -net processing_system7_0_FCLK_CLK1 [get_bd_pins axi_mem_intercon/ACLK] [get_bd_pins axi_mem_intercon/M00_ACLK] [get_bd_pins axi_mem_intercon/S00_ACLK] [get_bd_pins axi_mem_intercon/S01_ACLK] [get_bd_pins mm_eval/clk] [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/S_AXI_ACP_ACLK] [get_bd_pins processing_system7_0_axi_periph/ACLK] [get_bd_pins processing_system7_0_axi_periph/M00_ACLK] [get_bd_pins processing_system7_0_axi_periph/M01_ACLK] [get_bd_pins processing_system7_0_axi_periph/M02_ACLK] [get_bd_pins processing_system7_0_axi_periph/S00_ACLK] [get_bd_pins rst_processing_system7_0_100M/slowest_sync_clk]
##   connect_bd_net -net processing_system7_0_FCLK_CLK0 [get_bd_pins mm_eval/fclk] [get_bd_pins processing_system7_0/FCLK_CLK0] 
##   connect_bd_net -net processing_system7_0_FCLK_RESET0_N [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins rst_processing_system7_0_100M/ext_reset_in]
##   connect_bd_net -net rst_processing_system7_0_100M_interconnect_aresetn [get_bd_pins axi_mem_intercon/ARESETN] [get_bd_pins processing_system7_0_axi_periph/ARESETN] [get_bd_pins rst_processing_system7_0_100M/interconnect_aresetn]
##   connect_bd_net -net rst_processing_system7_0_100M_peripheral_aresetn [get_bd_pins axi_mem_intercon/M00_ARESETN] [get_bd_pins axi_mem_intercon/S00_ARESETN] [get_bd_pins axi_mem_intercon/S01_ARESETN] [get_bd_pins mm_eval/rst_n] [get_bd_pins processing_system7_0_axi_periph/M00_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M01_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M02_ARESETN] [get_bd_pins processing_system7_0_axi_periph/S00_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
## 
##   # Create address segments
##   create_bd_addr_seg -range 0x00010000 -offset 0x40400000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs mm_eval/axi_dma/S_AXI_LITE/Reg] SEG_axi_dma_0_Reg
##   create_bd_addr_seg -range 0x20000000 -offset 0x00000000 [get_bd_addr_spaces mm_eval/axi_dma/Data_MM2S] [get_bd_addr_segs processing_system7_0/S_AXI_ACP/ACP_DDR_LOWOCM] SEG_processing_system7_0_ACP_DDR_LOWOCM
##   create_bd_addr_seg -range 0x20000000 -offset 0x00000000 [get_bd_addr_spaces mm_eval/axi_dma/Data_S2MM] [get_bd_addr_segs processing_system7_0/S_AXI_ACP/ACP_DDR_LOWOCM] SEG_processing_system7_0_ACP_DDR_LOWOCM
##   create_bd_addr_seg -range 0x01000000 -offset 0xFC000000 [get_bd_addr_spaces mm_eval/axi_dma/Data_MM2S] [get_bd_addr_segs processing_system7_0/S_AXI_ACP/ACP_QSPI_LINEAR] SEG_processing_system7_0_ACP_QSPI_LINEAR
##   create_bd_addr_seg -range 0x01000000 -offset 0xFC000000 [get_bd_addr_spaces mm_eval/axi_dma/Data_S2MM] [get_bd_addr_segs processing_system7_0/S_AXI_ACP/ACP_QSPI_LINEAR] SEG_processing_system7_0_ACP_QSPI_LINEAR
## 
##   # Exclude Address Segments
## #  create_bd_addr_seg -range 0x00400000 -offset 0xE0000000 [get_bd_addr_spaces mm_eval/axi_dma/Data_MM2S] [get_bd_addr_segs processing_system7_0/S_AXI_ACP/ACP_IOP] SEG_processing_system7_0_ACP_IOP
## #  exclude_bd_addr_seg [get_bd_addr_segs mm_eval/axi_dma/Data_MM2S/SEG_processing_system7_0_ACP_IOP]
## #
## #  create_bd_addr_seg -range 0x40000000 -offset 0x40000000 [get_bd_addr_spaces mm_eval/axi_dma/Data_MM2S] [get_bd_addr_segs processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0] SEG_processing_system7_0_ACP_M_AXI_GP0
## #  exclude_bd_addr_seg [get_bd_addr_segs mm_eval/axi_dma/Data_MM2S/SEG_processing_system7_0_ACP_M_AXI_GP0]
## #
## #  create_bd_addr_seg -range 0x00400000 -offset 0xE0000000 [get_bd_addr_spaces mm_eval/axi_dma/Data_S2MM] [get_bd_addr_segs processing_system7_0/S_AXI_ACP/ACP_IOP] SEG_processing_system7_0_ACP_IOP
## #  exclude_bd_addr_seg [get_bd_addr_segs mm_eval/axi_dma/Data_S2MM/SEG_processing_system7_0_ACP_IOP]
## #
## #  create_bd_addr_seg -range 0x40000000 -offset 0x40000000 [get_bd_addr_spaces mm_eval/axi_dma/Data_S2MM] [get_bd_addr_segs processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0] SEG_processing_system7_0_ACP_M_AXI_GP0
## #  exclude_bd_addr_seg [get_bd_addr_segs mm_eval/axi_dma/Data_S2MM/SEG_processing_system7_0_ACP_M_AXI_GP0]
## 
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## 
##   validate_bd_design
##   save_bd_design
## }
## source sources.tcl
### add_files ../mm_axi.v ../mm.sv ../mem_read_A.sv ../mem_read_B.sv ../systolic.sv ../counter.v ../control.v ../pe.v ../mem_write.sv ../pipe.sv ../s2mm.sv ../mm2s.sv ../mem.v
### set_property source_mgmt_mode All [current_project]
### update_compile_order -fileset sources_1
## create_root_design ""
INFO: [IP_Flow 19-5107] Inferred bus interface 'x' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'y' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'x'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
### set M 8
### set N1 8
### set N2 8
### set TIMEOUT 0
WARNING: [BD 41-1731] Type mismatch between connected pins: /mm_eval/fclk(clk) and /mm_eval/mm_0/fclk(undef)
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [BD 41-1753] The name 'processing_system7_0_axi_periph' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'rst_processing_system7_0_100M' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-927] Following properties on pin /mm_eval/mm_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=tutorial_processing_system7_0_0_FCLK_CLK1 
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1493.676 ; gain = 24.000 ; free physical = 3018 ; free virtual = 7118
Wrote  : </home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/tutorial.bd> 
INFO: [BD 41-1662] The design 'tutorial.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_AWID'(3) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_WID'(3) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_ARID'(3) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/synth/tutorial.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_AWID'(3) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_WID'(3) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_ARID'(3) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/sim/tutorial.v
VHDL Output written to : /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/hdl/tutorial_wrapper.v
# add_files -norecurse [make_wrapper -files [get_files "[current_bd_design].bd"] -top]
# read_xdc lab4.xdc
# source lab4.tcl
## set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
# update_compile_order -fileset sources_1
# set_property top tutorial_wrapper [current_fileset]
# update_compile_order -fileset sources_1
# check_ip_cache -clear_output_repo
# launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'tutorial.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_AWID'(3) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_WID'(3) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_ARID'(3) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/synth/tutorial.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_AWID'(3) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_WID'(3) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_ARID'(3) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/sim/tutorial.v
VHDL Output written to : /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/hdl/tutorial_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_us_0/tutorial_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_us_1/tutorial_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_0/tutorial_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mm_eval/mm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mm_eval/axi_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_2/tutorial_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_1/tutorial_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
Exporting to file /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/hw_handoff/tutorial.hwh
Generated Block Design Tcl file /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/hw_handoff/tutorial_bd.tcl
Generated Hardware Definition File /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/synth/tutorial.hwdef
[Fri Jul 29 18:35:58 2022] Launched tutorial_s01_mmu_0_synth_1, tutorial_axi_dma_0_synth_1, tutorial_mm_0_0_synth_1, tutorial_auto_pc_1_synth_1, tutorial_rst_processing_system7_0_100M_0_synth_1, tutorial_processing_system7_0_0_synth_1, tutorial_auto_us_1_synth_1, tutorial_auto_us_0_synth_1, tutorial_s00_mmu_0_synth_1, tutorial_auto_pc_0_synth_1, tutorial_xbar_1_synth_1, tutorial_auto_pc_2_synth_1, tutorial_xbar_0_synth_1...
Run output will be captured here:
tutorial_s01_mmu_0_synth_1: /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/tutorial_s01_mmu_0_synth_1/runme.log
tutorial_axi_dma_0_synth_1: /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/tutorial_axi_dma_0_synth_1/runme.log
tutorial_mm_0_0_synth_1: /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/tutorial_mm_0_0_synth_1/runme.log
tutorial_auto_pc_1_synth_1: /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/tutorial_auto_pc_1_synth_1/runme.log
tutorial_rst_processing_system7_0_100M_0_synth_1: /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/tutorial_rst_processing_system7_0_100M_0_synth_1/runme.log
tutorial_processing_system7_0_0_synth_1: /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/tutorial_processing_system7_0_0_synth_1/runme.log
tutorial_auto_us_1_synth_1: /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/tutorial_auto_us_1_synth_1/runme.log
tutorial_auto_us_0_synth_1: /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/tutorial_auto_us_0_synth_1/runme.log
tutorial_s00_mmu_0_synth_1: /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/tutorial_s00_mmu_0_synth_1/runme.log
tutorial_auto_pc_0_synth_1: /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/tutorial_auto_pc_0_synth_1/runme.log
tutorial_xbar_1_synth_1: /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/tutorial_xbar_1_synth_1/runme.log
tutorial_auto_pc_2_synth_1: /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/tutorial_auto_pc_2_synth_1/runme.log
tutorial_xbar_0_synth_1: /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/tutorial_xbar_0_synth_1/runme.log
[Fri Jul 29 18:35:58 2022] Launched synth_1...
Run output will be captured here: /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1937.219 ; gain = 222.293 ; free physical = 2794 ; free virtual = 6940
# if {$TIMEOUT} {
# 	wait_on_run -timeout 25 synth_1
# } else {
# 	wait_on_run -timeout 120 synth_1
# }
[Fri Jul 29 18:35:58 2022] Waiting for synth_1 to finish (timeout in 120 minutes)...

*** Running vivado
    with args -log tutorial_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tutorial_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source tutorial_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1521.016 ; gain = 176.086 ; free physical = 2511 ; free virtual = 6674
Command: synth_design -top tutorial_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16794 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1521.016 ; gain = 0.000 ; free physical = 2377 ; free virtual = 6540
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tutorial_wrapper' [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/hdl/tutorial_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'tutorial' [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/synth/tutorial.v:2272]
INFO: [Synth 8-6157] synthesizing module 'tutorial_axi_mem_intercon_0' [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/synth/tutorial.v:2788]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_PNKG5U' [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/synth/tutorial.v:270]
INFO: [Synth 8-6157] synthesizing module 'tutorial_auto_pc_0' [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/synth_1/.Xil/Vivado-16763-9b3282d6ad1d/realtime/tutorial_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tutorial_auto_pc_0' (1#1) [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/synth_1/.Xil/Vivado-16763-9b3282d6ad1d/realtime/tutorial_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_PNKG5U' (2#1) [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/synth/tutorial.v:270]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_19UZF68' [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/synth/tutorial.v:1504]
INFO: [Synth 8-6157] synthesizing module 'tutorial_auto_us_0' [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/synth_1/.Xil/Vivado-16763-9b3282d6ad1d/realtime/tutorial_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tutorial_auto_us_0' (3#1) [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/synth_1/.Xil/Vivado-16763-9b3282d6ad1d/realtime/tutorial_auto_us_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us' of module 'tutorial_auto_us_0' requires 34 connections, but only 33 given [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/synth/tutorial.v:1639]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_19UZF68' (4#1) [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/synth/tutorial.v:1504]
INFO: [Synth 8-6157] synthesizing module 'tutorial_s00_mmu_0' [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/synth_1/.Xil/Vivado-16763-9b3282d6ad1d/realtime/tutorial_s00_mmu_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tutorial_s00_mmu_0' (5#1) [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/synth_1/.Xil/Vivado-16763-9b3282d6ad1d/realtime/tutorial_s00_mmu_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_KK6ZXT' [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/synth/tutorial.v:2070]
INFO: [Synth 8-6157] synthesizing module 'tutorial_auto_us_1' [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/synth_1/.Xil/Vivado-16763-9b3282d6ad1d/realtime/tutorial_auto_us_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tutorial_auto_us_1' (6#1) [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/synth_1/.Xil/Vivado-16763-9b3282d6ad1d/realtime/tutorial_auto_us_1_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us' of module 'tutorial_auto_us_1' requires 40 connections, but only 39 given [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/synth/tutorial.v:2229]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_KK6ZXT' (7#1) [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/synth/tutorial.v:2070]
INFO: [Synth 8-6157] synthesizing module 'tutorial_s01_mmu_0' [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/synth_1/.Xil/Vivado-16763-9b3282d6ad1d/realtime/tutorial_s01_mmu_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tutorial_s01_mmu_0' (8#1) [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/synth_1/.Xil/Vivado-16763-9b3282d6ad1d/realtime/tutorial_s01_mmu_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'tutorial_xbar_0' [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/synth_1/.Xil/Vivado-16763-9b3282d6ad1d/realtime/tutorial_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tutorial_xbar_0' (9#1) [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/synth_1/.Xil/Vivado-16763-9b3282d6ad1d/realtime/tutorial_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_arready' does not match port width (2) of module 'tutorial_xbar_0' [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/synth/tutorial.v:3480]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_rdata' does not match port width (128) of module 'tutorial_xbar_0' [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/synth/tutorial.v:3497]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rlast' does not match port width (2) of module 'tutorial_xbar_0' [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/synth/tutorial.v:3498]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rresp' does not match port width (4) of module 'tutorial_xbar_0' [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/synth/tutorial.v:3500]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rvalid' does not match port width (2) of module 'tutorial_xbar_0' [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/synth/tutorial.v:3501]
WARNING: [Synth 8-350] instance 'xbar' of module 'tutorial_xbar_0' requires 78 connections, but only 76 given [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/synth/tutorial.v:3430]
INFO: [Synth 8-6155] done synthesizing module 'tutorial_axi_mem_intercon_0' (10#1) [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/synth/tutorial.v:2788]
INFO: [Synth 8-6157] synthesizing module 'mm_eval_imp_QLMBZ1' [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/synth/tutorial.v:1228]
INFO: [Synth 8-6157] synthesizing module 'tutorial_axi_dma_0' [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/synth_1/.Xil/Vivado-16763-9b3282d6ad1d/realtime/tutorial_axi_dma_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tutorial_axi_dma_0' (11#1) [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/synth_1/.Xil/Vivado-16763-9b3282d6ad1d/realtime/tutorial_axi_dma_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma' of module 'tutorial_axi_dma_0' requires 64 connections, but only 58 given [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/synth/tutorial.v:1431]
INFO: [Synth 8-6157] synthesizing module 'tutorial_mm_0_0' [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/synth_1/.Xil/Vivado-16763-9b3282d6ad1d/realtime/tutorial_mm_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tutorial_mm_0_0' (12#1) [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/synth_1/.Xil/Vivado-16763-9b3282d6ad1d/realtime/tutorial_mm_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mm_eval_imp_QLMBZ1' (13#1) [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/synth/tutorial.v:1228]
INFO: [Synth 8-6157] synthesizing module 'tutorial_processing_system7_0_0' [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/synth_1/.Xil/Vivado-16763-9b3282d6ad1d/realtime/tutorial_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tutorial_processing_system7_0_0' (14#1) [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/synth_1/.Xil/Vivado-16763-9b3282d6ad1d/realtime/tutorial_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'tutorial_processing_system7_0_0' requires 107 connections, but only 105 given [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/synth/tutorial.v:2589]
INFO: [Synth 8-6157] synthesizing module 'tutorial_processing_system7_0_axi_periph_0' [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/synth/tutorial.v:3509]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1SEDA4W' [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/synth/tutorial.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1SEDA4W' (15#1) [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/synth/tutorial.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_20VUK1' [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/synth/tutorial.v:675]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_20VUK1' (16#1) [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/synth/tutorial.v:675]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1TZBY8J' [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/synth/tutorial.v:933]
INFO: [Synth 8-6157] synthesizing module 'tutorial_auto_pc_1' [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/synth_1/.Xil/Vivado-16763-9b3282d6ad1d/realtime/tutorial_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tutorial_auto_pc_1' (17#1) [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/synth_1/.Xil/Vivado-16763-9b3282d6ad1d/realtime/tutorial_auto_pc_1_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'tutorial_auto_pc_1' requires 60 connections, but only 57 given [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/synth/tutorial.v:1168]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1TZBY8J' (18#1) [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/synth/tutorial.v:933]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_4RCRTE' [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/synth/tutorial.v:1675]
INFO: [Synth 8-6157] synthesizing module 'tutorial_auto_pc_2' [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/synth_1/.Xil/Vivado-16763-9b3282d6ad1d/realtime/tutorial_auto_pc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tutorial_auto_pc_2' (19#1) [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/synth_1/.Xil/Vivado-16763-9b3282d6ad1d/realtime/tutorial_auto_pc_2_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'tutorial_auto_pc_2' requires 79 connections, but only 77 given [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/synth/tutorial.v:1990]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_4RCRTE' (20#1) [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/synth/tutorial.v:1675]
INFO: [Synth 8-6157] synthesizing module 'tutorial_xbar_1' [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/synth_1/.Xil/Vivado-16763-9b3282d6ad1d/realtime/tutorial_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tutorial_xbar_1' (21#1) [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/synth_1/.Xil/Vivado-16763-9b3282d6ad1d/realtime/tutorial_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tutorial_processing_system7_0_axi_periph_0' (22#1) [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/synth/tutorial.v:3509]
WARNING: [Synth 8-350] instance 'processing_system7_0_axi_periph' of module 'tutorial_processing_system7_0_axi_periph_0' requires 134 connections, but only 82 given [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/synth/tutorial.v:2695]
INFO: [Synth 8-6157] synthesizing module 'tutorial_rst_processing_system7_0_100M_0' [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/synth_1/.Xil/Vivado-16763-9b3282d6ad1d/realtime/tutorial_rst_processing_system7_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tutorial_rst_processing_system7_0_100M_0' (23#1) [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/synth_1/.Xil/Vivado-16763-9b3282d6ad1d/realtime/tutorial_rst_processing_system7_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_processing_system7_0_100M' of module 'tutorial_rst_processing_system7_0_100M_0' requires 10 connections, but only 7 given [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/synth/tutorial.v:2778]
INFO: [Synth 8-6155] done synthesizing module 'tutorial' (24#1) [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/synth/tutorial.v:2272]
INFO: [Synth 8-6155] done synthesizing module 'tutorial_wrapper' (25#1) [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/hdl/tutorial_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_4RCRTE has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_4RCRTE has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1TZBY8J has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1TZBY8J has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_20VUK1 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_20VUK1 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_20VUK1 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_20VUK1 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1SEDA4W has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1SEDA4W has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1SEDA4W has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1SEDA4W has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design mm_eval_imp_QLMBZ1 has unconnected port S_AXI_LITE_araddr[31]
WARNING: [Synth 8-3331] design mm_eval_imp_QLMBZ1 has unconnected port S_AXI_LITE_araddr[30]
WARNING: [Synth 8-3331] design mm_eval_imp_QLMBZ1 has unconnected port S_AXI_LITE_araddr[29]
WARNING: [Synth 8-3331] design mm_eval_imp_QLMBZ1 has unconnected port S_AXI_LITE_araddr[28]
WARNING: [Synth 8-3331] design mm_eval_imp_QLMBZ1 has unconnected port S_AXI_LITE_araddr[27]
WARNING: [Synth 8-3331] design mm_eval_imp_QLMBZ1 has unconnected port S_AXI_LITE_araddr[26]
WARNING: [Synth 8-3331] design mm_eval_imp_QLMBZ1 has unconnected port S_AXI_LITE_araddr[25]
WARNING: [Synth 8-3331] design mm_eval_imp_QLMBZ1 has unconnected port S_AXI_LITE_araddr[24]
WARNING: [Synth 8-3331] design mm_eval_imp_QLMBZ1 has unconnected port S_AXI_LITE_araddr[23]
WARNING: [Synth 8-3331] design mm_eval_imp_QLMBZ1 has unconnected port S_AXI_LITE_araddr[22]
WARNING: [Synth 8-3331] design mm_eval_imp_QLMBZ1 has unconnected port S_AXI_LITE_araddr[21]
WARNING: [Synth 8-3331] design mm_eval_imp_QLMBZ1 has unconnected port S_AXI_LITE_araddr[20]
WARNING: [Synth 8-3331] design mm_eval_imp_QLMBZ1 has unconnected port S_AXI_LITE_araddr[19]
WARNING: [Synth 8-3331] design mm_eval_imp_QLMBZ1 has unconnected port S_AXI_LITE_araddr[18]
WARNING: [Synth 8-3331] design mm_eval_imp_QLMBZ1 has unconnected port S_AXI_LITE_araddr[17]
WARNING: [Synth 8-3331] design mm_eval_imp_QLMBZ1 has unconnected port S_AXI_LITE_araddr[16]
WARNING: [Synth 8-3331] design mm_eval_imp_QLMBZ1 has unconnected port S_AXI_LITE_araddr[15]
WARNING: [Synth 8-3331] design mm_eval_imp_QLMBZ1 has unconnected port S_AXI_LITE_araddr[14]
WARNING: [Synth 8-3331] design mm_eval_imp_QLMBZ1 has unconnected port S_AXI_LITE_araddr[13]
WARNING: [Synth 8-3331] design mm_eval_imp_QLMBZ1 has unconnected port S_AXI_LITE_araddr[12]
WARNING: [Synth 8-3331] design mm_eval_imp_QLMBZ1 has unconnected port S_AXI_LITE_araddr[11]
WARNING: [Synth 8-3331] design mm_eval_imp_QLMBZ1 has unconnected port S_AXI_LITE_araddr[10]
WARNING: [Synth 8-3331] design mm_eval_imp_QLMBZ1 has unconnected port S_AXI_LITE_awaddr[31]
WARNING: [Synth 8-3331] design mm_eval_imp_QLMBZ1 has unconnected port S_AXI_LITE_awaddr[30]
WARNING: [Synth 8-3331] design mm_eval_imp_QLMBZ1 has unconnected port S_AXI_LITE_awaddr[29]
WARNING: [Synth 8-3331] design mm_eval_imp_QLMBZ1 has unconnected port S_AXI_LITE_awaddr[28]
WARNING: [Synth 8-3331] design mm_eval_imp_QLMBZ1 has unconnected port S_AXI_LITE_awaddr[27]
WARNING: [Synth 8-3331] design mm_eval_imp_QLMBZ1 has unconnected port S_AXI_LITE_awaddr[26]
WARNING: [Synth 8-3331] design mm_eval_imp_QLMBZ1 has unconnected port S_AXI_LITE_awaddr[25]
WARNING: [Synth 8-3331] design mm_eval_imp_QLMBZ1 has unconnected port S_AXI_LITE_awaddr[24]
WARNING: [Synth 8-3331] design mm_eval_imp_QLMBZ1 has unconnected port S_AXI_LITE_awaddr[23]
WARNING: [Synth 8-3331] design mm_eval_imp_QLMBZ1 has unconnected port S_AXI_LITE_awaddr[22]
WARNING: [Synth 8-3331] design mm_eval_imp_QLMBZ1 has unconnected port S_AXI_LITE_awaddr[21]
WARNING: [Synth 8-3331] design mm_eval_imp_QLMBZ1 has unconnected port S_AXI_LITE_awaddr[20]
WARNING: [Synth 8-3331] design mm_eval_imp_QLMBZ1 has unconnected port S_AXI_LITE_awaddr[19]
WARNING: [Synth 8-3331] design mm_eval_imp_QLMBZ1 has unconnected port S_AXI_LITE_awaddr[18]
WARNING: [Synth 8-3331] design mm_eval_imp_QLMBZ1 has unconnected port S_AXI_LITE_awaddr[17]
WARNING: [Synth 8-3331] design mm_eval_imp_QLMBZ1 has unconnected port S_AXI_LITE_awaddr[16]
WARNING: [Synth 8-3331] design mm_eval_imp_QLMBZ1 has unconnected port S_AXI_LITE_awaddr[15]
WARNING: [Synth 8-3331] design mm_eval_imp_QLMBZ1 has unconnected port S_AXI_LITE_awaddr[14]
WARNING: [Synth 8-3331] design mm_eval_imp_QLMBZ1 has unconnected port S_AXI_LITE_awaddr[13]
WARNING: [Synth 8-3331] design mm_eval_imp_QLMBZ1 has unconnected port S_AXI_LITE_awaddr[12]
WARNING: [Synth 8-3331] design mm_eval_imp_QLMBZ1 has unconnected port S_AXI_LITE_awaddr[11]
WARNING: [Synth 8-3331] design mm_eval_imp_QLMBZ1 has unconnected port S_AXI_LITE_awaddr[10]
WARNING: [Synth 8-3331] design s01_couplers_imp_KK6ZXT has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_KK6ZXT has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_19UZF68 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_19UZF68 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_PNKG5U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_PNKG5U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_PNKG5U has unconnected port M_AXI_bid[2]
WARNING: [Synth 8-3331] design m00_couplers_imp_PNKG5U has unconnected port M_AXI_bid[1]
WARNING: [Synth 8-3331] design m00_couplers_imp_PNKG5U has unconnected port M_AXI_rid[2]
WARNING: [Synth 8-3331] design m00_couplers_imp_PNKG5U has unconnected port M_AXI_rid[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1521.016 ; gain = 0.000 ; free physical = 2389 ; free virtual = 6553
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1521.016 ; gain = 0.000 ; free physical = 2391 ; free virtual = 6555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1521.016 ; gain = 0.000 ; free physical = 2391 ; free virtual = 6555
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_0/tutorial_xbar_0/tutorial_xbar_0_in_context.xdc] for cell 'tutorial_i/axi_mem_intercon/xbar'
Finished Parsing XDC File [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_0/tutorial_xbar_0/tutorial_xbar_0_in_context.xdc] for cell 'tutorial_i/axi_mem_intercon/xbar'
Parsing XDC File [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_us_0/tutorial_auto_us_0/tutorial_auto_us_0_in_context.xdc] for cell 'tutorial_i/axi_mem_intercon/s00_couplers/auto_us'
Finished Parsing XDC File [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_us_0/tutorial_auto_us_0/tutorial_auto_us_0_in_context.xdc] for cell 'tutorial_i/axi_mem_intercon/s00_couplers/auto_us'
Parsing XDC File [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_us_1/tutorial_auto_us_1/tutorial_auto_us_1_in_context.xdc] for cell 'tutorial_i/axi_mem_intercon/s01_couplers/auto_us'
Finished Parsing XDC File [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_us_1/tutorial_auto_us_1/tutorial_auto_us_1_in_context.xdc] for cell 'tutorial_i/axi_mem_intercon/s01_couplers/auto_us'
Parsing XDC File [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_0/tutorial_auto_pc_0/tutorial_auto_pc_0_in_context.xdc] for cell 'tutorial_i/axi_mem_intercon/m00_couplers/auto_pc'
Finished Parsing XDC File [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_0/tutorial_auto_pc_0/tutorial_auto_pc_0_in_context.xdc] for cell 'tutorial_i/axi_mem_intercon/m00_couplers/auto_pc'
Parsing XDC File [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_s00_mmu_0/tutorial_s00_mmu_0/tutorial_s00_mmu_0_in_context.xdc] for cell 'tutorial_i/axi_mem_intercon/s00_mmu'
Finished Parsing XDC File [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_s00_mmu_0/tutorial_s00_mmu_0/tutorial_s00_mmu_0_in_context.xdc] for cell 'tutorial_i/axi_mem_intercon/s00_mmu'
Parsing XDC File [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_s01_mmu_0/tutorial_s01_mmu_0/tutorial_s01_mmu_0_in_context.xdc] for cell 'tutorial_i/axi_mem_intercon/s01_mmu'
Finished Parsing XDC File [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_s01_mmu_0/tutorial_s01_mmu_0/tutorial_s01_mmu_0_in_context.xdc] for cell 'tutorial_i/axi_mem_intercon/s01_mmu'
Parsing XDC File [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_mm_0_0/tutorial_mm_0_0/tutorial_mm_0_0_in_context.xdc] for cell 'tutorial_i/mm_eval/mm_0'
Finished Parsing XDC File [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_mm_0_0/tutorial_mm_0_0/tutorial_mm_0_0_in_context.xdc] for cell 'tutorial_i/mm_eval/mm_0'
Parsing XDC File [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_axi_dma_0/tutorial_axi_dma_0/tutorial_axi_dma_0_in_context.xdc] for cell 'tutorial_i/mm_eval/axi_dma'
Finished Parsing XDC File [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_axi_dma_0/tutorial_axi_dma_0/tutorial_axi_dma_0_in_context.xdc] for cell 'tutorial_i/mm_eval/axi_dma'
Parsing XDC File [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc] for cell 'tutorial_i/processing_system7_0'
Finished Parsing XDC File [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc] for cell 'tutorial_i/processing_system7_0'
Parsing XDC File [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_1/tutorial_xbar_1/tutorial_xbar_1_in_context.xdc] for cell 'tutorial_i/processing_system7_0_axi_periph/xbar'
Finished Parsing XDC File [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_1/tutorial_xbar_1/tutorial_xbar_1_in_context.xdc] for cell 'tutorial_i/processing_system7_0_axi_periph/xbar'
Parsing XDC File [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_2/tutorial_auto_pc_2/tutorial_auto_pc_2_in_context.xdc] for cell 'tutorial_i/processing_system7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_2/tutorial_auto_pc_2/tutorial_auto_pc_2_in_context.xdc] for cell 'tutorial_i/processing_system7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_1/tutorial_auto_pc_1/tutorial_auto_pc_1_in_context.xdc] for cell 'tutorial_i/processing_system7_0_axi_periph/m02_couplers/auto_pc'
Finished Parsing XDC File [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_1/tutorial_auto_pc_1/tutorial_auto_pc_1_in_context.xdc] for cell 'tutorial_i/processing_system7_0_axi_periph/m02_couplers/auto_pc'
Parsing XDC File [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_rst_processing_system7_0_100M_0/tutorial_rst_processing_system7_0_100M_0/tutorial_rst_processing_system7_0_100M_0_in_context.xdc] for cell 'tutorial_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_rst_processing_system7_0_100M_0/tutorial_rst_processing_system7_0_100M_0/tutorial_rst_processing_system7_0_100M_0_in_context.xdc] for cell 'tutorial_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/lab4.xdc]
WARNING: [Vivado 12-508] No pins matched 'tutorial_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C'. [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/lab4.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_fclk_reg/C'. [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/lab4.xdc:2]
WARNING: [Vivado 12-508] No pins matched 'tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/D'. [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/lab4.xdc:2]
Finished Parsing XDC File [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/lab4.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/lab4.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/tutorial_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1763.727 ; gain = 0.000 ; free physical = 2100 ; free virtual = 6264
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1763.727 ; gain = 0.000 ; free physical = 2102 ; free virtual = 6266
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1763.727 ; gain = 0.000 ; free physical = 2102 ; free virtual = 6266
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1763.727 ; gain = 0.000 ; free physical = 2102 ; free virtual = 6266
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1763.727 ; gain = 242.711 ; free physical = 2191 ; free virtual = 6355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1763.727 ; gain = 242.711 ; free physical = 2191 ; free virtual = 6355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0_in_context.xdc, line 262).
Applied set_property DONT_TOUCH = true for tutorial_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tutorial_i/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tutorial_i/axi_mem_intercon/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tutorial_i/axi_mem_intercon/s01_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tutorial_i/axi_mem_intercon/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tutorial_i/axi_mem_intercon/s00_mmu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tutorial_i/axi_mem_intercon/s01_mmu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tutorial_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tutorial_i/mm_eval/mm_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tutorial_i/mm_eval/axi_dma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tutorial_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tutorial_i/processing_system7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tutorial_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tutorial_i/processing_system7_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tutorial_i/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tutorial_i/rst_processing_system7_0_100M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1763.727 ; gain = 242.711 ; free physical = 2192 ; free virtual = 6356
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1763.727 ; gain = 242.711 ; free physical = 2192 ; free virtual = 6357
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design tutorial_processing_system7_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design tutorial_processing_system7_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design tutorial_processing_system7_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design tutorial_processing_system7_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design tutorial_processing_system7_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design tutorial_processing_system7_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design tutorial_axi_mem_intercon_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design tutorial_axi_mem_intercon_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design tutorial_axi_mem_intercon_0 has unconnected port M00_AXI_bid[2]
WARNING: [Synth 8-3331] design tutorial_axi_mem_intercon_0 has unconnected port M00_AXI_bid[1]
WARNING: [Synth 8-3331] design tutorial_axi_mem_intercon_0 has unconnected port M00_AXI_rid[2]
WARNING: [Synth 8-3331] design tutorial_axi_mem_intercon_0 has unconnected port M00_AXI_rid[1]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1763.727 ; gain = 242.711 ; free physical = 2180 ; free virtual = 6348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'tutorial_i/processing_system7_0/FCLK_CLK0' to pin 'tutorial_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'tutorial_i/processing_system7_0/FCLK_CLK1' to pin 'tutorial_i/processing_system7_0/bbstub_FCLK_CLK1/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1763.727 ; gain = 242.711 ; free physical = 2053 ; free virtual = 6220
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1763.727 ; gain = 242.711 ; free physical = 2052 ; free virtual = 6220
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1771.734 ; gain = 250.719 ; free physical = 2052 ; free virtual = 6219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1771.734 ; gain = 250.719 ; free physical = 2052 ; free virtual = 6219
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1771.734 ; gain = 250.719 ; free physical = 2052 ; free virtual = 6219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1771.734 ; gain = 250.719 ; free physical = 2052 ; free virtual = 6219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1771.734 ; gain = 250.719 ; free physical = 2052 ; free virtual = 6219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1771.734 ; gain = 250.719 ; free physical = 2052 ; free virtual = 6219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1771.734 ; gain = 250.719 ; free physical = 2052 ; free virtual = 6219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------------+----------+
|      |BlackBox name                            |Instances |
+------+-----------------------------------------+----------+
|1     |tutorial_s00_mmu_0                       |         1|
|2     |tutorial_s01_mmu_0                       |         1|
|3     |tutorial_xbar_0                          |         1|
|4     |tutorial_auto_pc_0                       |         1|
|5     |tutorial_auto_us_0                       |         1|
|6     |tutorial_auto_us_1                       |         1|
|7     |tutorial_xbar_1                          |         1|
|8     |tutorial_auto_pc_1                       |         1|
|9     |tutorial_auto_pc_2                       |         1|
|10    |tutorial_processing_system7_0_0          |         1|
|11    |tutorial_rst_processing_system7_0_100M_0 |         1|
|12    |tutorial_axi_dma_0                       |         1|
|13    |tutorial_mm_0_0                          |         1|
+------+-----------------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------------+------+
|      |Cell                                     |Count |
+------+-----------------------------------------+------+
|1     |tutorial_auto_pc_0                       |     1|
|2     |tutorial_auto_pc_1                       |     1|
|3     |tutorial_auto_pc_2                       |     1|
|4     |tutorial_auto_us_0                       |     1|
|5     |tutorial_auto_us_1                       |     1|
|6     |tutorial_axi_dma_0                       |     1|
|7     |tutorial_mm_0_0                          |     1|
|8     |tutorial_processing_system7_0_0          |     1|
|9     |tutorial_rst_processing_system7_0_100M_0 |     1|
|10    |tutorial_s00_mmu_0                       |     1|
|11    |tutorial_s01_mmu_0                       |     1|
|12    |tutorial_xbar_0                          |     1|
|13    |tutorial_xbar_1                          |     1|
+------+-----------------------------------------+------+

Report Instance Areas: 
+------+------------------------------------+-------------------------------------------+------+
|      |Instance                            |Module                                     |Cells |
+------+------------------------------------+-------------------------------------------+------+
|1     |top                                 |                                           |  2694|
|2     |  tutorial_i                        |tutorial                                   |  2694|
|3     |    axi_mem_intercon                |tutorial_axi_mem_intercon_0                |  1059|
|4     |      m00_couplers                  |m00_couplers_imp_PNKG5U                    |   265|
|5     |      s00_couplers                  |s00_couplers_imp_19UZF68                   |   100|
|6     |      s01_couplers                  |s01_couplers_imp_KK6ZXT                    |   142|
|7     |    processing_system7_0_axi_periph |tutorial_processing_system7_0_axi_periph_0 |  1061|
|8     |      m02_couplers                  |m02_couplers_imp_1TZBY8J                   |   177|
|9     |      s00_couplers                  |s00_couplers_imp_4RCRTE                    |   254|
|10    |    mm_eval                         |mm_eval_imp_QLMBZ1                         |   297|
+------+------------------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1771.734 ; gain = 250.719 ; free physical = 2052 ; free virtual = 6219
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1771.734 ; gain = 8.008 ; free physical = 2109 ; free virtual = 6276
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1771.742 ; gain = 250.719 ; free physical = 2119 ; free virtual = 6286
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1773.734 ; gain = 0.000 ; free physical = 2042 ; free virtual = 6210
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 96 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1777.734 ; gain = 256.719 ; free physical = 2074 ; free virtual = 6241
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1777.734 ; gain = 0.000 ; free physical = 2074 ; free virtual = 6241
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/synth_1/tutorial_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tutorial_wrapper_utilization_synth.rpt -pb tutorial_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 29 18:44:58 2022...
[Fri Jul 29 18:44:59 2022] synth_1 finished
wait_on_run: Time (s): cpu = 00:26:43 ; elapsed = 00:09:01 . Memory (MB): peak = 1937.219 ; gain = 0.000 ; free physical = 2787 ; free virtual = 6951
# launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jul 29 18:45:05 2022] Launched impl_1...
Run output will be captured here: /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1937.219 ; gain = 0.000 ; free physical = 2787 ; free virtual = 6951
# if {$TIMEOUT} {
# 	wait_on_run -timeout 25 impl_1
# } else {
# 	wait_on_run -timeout 120 impl_1
# }
[Fri Jul 29 18:45:05 2022] Waiting for impl_1 to finish (timeout in 120 minutes)...

*** Running vivado
    with args -log tutorial_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source tutorial_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source tutorial_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1556.293 ; gain = 184.090 ; free physical = 2518 ; free virtual = 6683
Command: link_design -top tutorial_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0.dcp' for cell 'tutorial_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_rst_processing_system7_0_100M_0/tutorial_rst_processing_system7_0_100M_0.dcp' for cell 'tutorial_i/rst_processing_system7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_s00_mmu_0/tutorial_s00_mmu_0.dcp' for cell 'tutorial_i/axi_mem_intercon/s00_mmu'
INFO: [Project 1-454] Reading design checkpoint '/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_s01_mmu_0/tutorial_s01_mmu_0.dcp' for cell 'tutorial_i/axi_mem_intercon/s01_mmu'
INFO: [Project 1-454] Reading design checkpoint '/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_0/tutorial_xbar_0.dcp' for cell 'tutorial_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_0/tutorial_auto_pc_0.dcp' for cell 'tutorial_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_us_0/tutorial_auto_us_0.dcp' for cell 'tutorial_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_us_1/tutorial_auto_us_1.dcp' for cell 'tutorial_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_axi_dma_0/tutorial_axi_dma_0.dcp' for cell 'tutorial_i/mm_eval/axi_dma'
INFO: [Project 1-454] Reading design checkpoint '/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_mm_0_0/tutorial_mm_0_0.dcp' for cell 'tutorial_i/mm_eval/mm_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_1/tutorial_xbar_1.dcp' for cell 'tutorial_i/processing_system7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_1/tutorial_auto_pc_1.dcp' for cell 'tutorial_i/processing_system7_0_axi_periph/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_2/tutorial_auto_pc_2.dcp' for cell 'tutorial_i/processing_system7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 254 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_axi_dma_0/tutorial_axi_dma_0.xdc] for cell 'tutorial_i/mm_eval/axi_dma/U0'
Finished Parsing XDC File [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_axi_dma_0/tutorial_axi_dma_0.xdc] for cell 'tutorial_i/mm_eval/axi_dma/U0'
Parsing XDC File [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0.xdc] for cell 'tutorial_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0.xdc] for cell 'tutorial_i/processing_system7_0/inst'
Parsing XDC File [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_rst_processing_system7_0_100M_0/tutorial_rst_processing_system7_0_100M_0_board.xdc] for cell 'tutorial_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_rst_processing_system7_0_100M_0/tutorial_rst_processing_system7_0_100M_0_board.xdc] for cell 'tutorial_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_rst_processing_system7_0_100M_0/tutorial_rst_processing_system7_0_100M_0.xdc] for cell 'tutorial_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_rst_processing_system7_0_100M_0/tutorial_rst_processing_system7_0_100M_0.xdc] for cell 'tutorial_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/lab4.xdc]
Finished Parsing XDC File [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/lab4.xdc]
Parsing XDC File [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_us_0/tutorial_auto_us_0_clocks.xdc] for cell 'tutorial_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_us_0/tutorial_auto_us_0_clocks.xdc] for cell 'tutorial_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_us_1/tutorial_auto_us_1_clocks.xdc] for cell 'tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_auto_us_1/tutorial_auto_us_1_clocks.xdc] for cell 'tutorial_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_axi_dma_0/tutorial_axi_dma_0_clocks.xdc] for cell 'tutorial_i/mm_eval/axi_dma/U0'
Finished Parsing XDC File [/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.srcs/sources_1/bd/tutorial/ip/tutorial_axi_dma_0/tutorial_axi_dma_0_clocks.xdc] for cell 'tutorial_i/mm_eval/axi_dma/U0'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
all_registers: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2169.754 ; gain = 497.574 ; free physical = 1707 ; free virtual = 5871
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2353.848 ; gain = 0.000 ; free physical = 1776 ; free virtual = 5941
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 61 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 56 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2353.848 ; gain = 797.555 ; free physical = 1776 ; free virtual = 5941
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2353.848 ; gain = 0.000 ; free physical = 1769 ; free virtual = 5934

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 11ec1084f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2353.848 ; gain = 0.000 ; free physical = 1753 ; free virtual = 5918

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 3509 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 213d6f6bb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2353.848 ; gain = 0.000 ; free physical = 1699 ; free virtual = 5864
INFO: [Opt 31-389] Phase Retarget created 136 cells and removed 252 cells
INFO: [Opt 31-1021] In phase Retarget, 16 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 10 load pin(s).
Phase 2 Constant propagation | Checksum: 1c1626209

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2353.848 ; gain = 0.000 ; free physical = 1698 ; free virtual = 5863
INFO: [Opt 31-389] Phase Constant propagation created 370 cells and removed 1373 cells
INFO: [Opt 31-1021] In phase Constant propagation, 15 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 21a9b8ce7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2353.848 ; gain = 0.000 ; free physical = 1696 ; free virtual = 5861
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 882 cells
INFO: [Opt 31-1021] In phase Sweep, 78 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 21a9b8ce7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2353.848 ; gain = 0.000 ; free physical = 1696 ; free virtual = 5861
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 16eaa79d9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2353.848 ; gain = 0.000 ; free physical = 1695 ; free virtual = 5860
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16eaa79d9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2353.848 ; gain = 0.000 ; free physical = 1695 ; free virtual = 5860
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 16 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             136  |             252  |                                             16  |
|  Constant propagation         |             370  |            1373  |                                             15  |
|  Sweep                        |               0  |             882  |                                             78  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             16  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2353.848 ; gain = 0.000 ; free physical = 1695 ; free virtual = 5860
Ending Logic Optimization Task | Checksum: 16eaa79d9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2353.848 ; gain = 0.000 ; free physical = 1695 ; free virtual = 5860

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.316 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 19c73a2a2

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1670 ; free virtual = 5835
Ending Power Optimization Task | Checksum: 19c73a2a2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2548.867 ; gain = 195.020 ; free physical = 1680 ; free virtual = 5845

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 19c73a2a2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1680 ; free virtual = 5845

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1680 ; free virtual = 5845
Ending Netlist Obfuscation Task | Checksum: 1b2c13419

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1680 ; free virtual = 5845
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2548.867 ; gain = 195.020 ; free physical = 1680 ; free virtual = 5845
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1680 ; free virtual = 5845
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1672 ; free virtual = 5840
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1673 ; free virtual = 5841
INFO: [Common 17-1381] The checkpoint '/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/impl_1/tutorial_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1675 ; free virtual = 5844
INFO: [runtcl-4] Executing : report_drc -file tutorial_wrapper_drc_opted.rpt -pb tutorial_wrapper_drc_opted.pb -rpx tutorial_wrapper_drc_opted.rpx
Command: report_drc -file tutorial_wrapper_drc_opted.rpt -pb tutorial_wrapper_drc_opted.pb -rpx tutorial_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Coretcl 2-168] The results of DRC are in file /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/impl_1/tutorial_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1671 ; free virtual = 5840
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13e24b2fe

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1671 ; free virtual = 5840
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1671 ; free virtual = 5840

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bf369893

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1636 ; free virtual = 5805

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b691a86f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1633 ; free virtual = 5802

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b691a86f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1633 ; free virtual = 5802
Phase 1 Placer Initialization | Checksum: 1b691a86f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1633 ; free virtual = 5802

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 110f89ab4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1625 ; free virtual = 5794

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1612 ; free virtual = 5780

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1dea66c3e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1612 ; free virtual = 5780
Phase 2 Global Placement | Checksum: 15000648d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1616 ; free virtual = 5785

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15000648d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1616 ; free virtual = 5785

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13eedb6e4

Time (s): cpu = 00:00:46 ; elapsed = 00:00:27 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1614 ; free virtual = 5782

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1241237db

Time (s): cpu = 00:00:47 ; elapsed = 00:00:27 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1614 ; free virtual = 5782

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14bb0634d

Time (s): cpu = 00:00:47 ; elapsed = 00:00:27 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1614 ; free virtual = 5782

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 232986e53

Time (s): cpu = 00:00:54 ; elapsed = 00:00:35 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1605 ; free virtual = 5774

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1cc7a9ffa

Time (s): cpu = 00:00:55 ; elapsed = 00:00:35 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1606 ; free virtual = 5774

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1d4fe8a52

Time (s): cpu = 00:00:55 ; elapsed = 00:00:35 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1606 ; free virtual = 5775
Phase 3 Detail Placement | Checksum: 1d4fe8a52

Time (s): cpu = 00:00:55 ; elapsed = 00:00:35 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1606 ; free virtual = 5775

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f8ef29ee

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_1, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 0 success, 0 bufg driver replicated, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: f8ef29ee

Time (s): cpu = 00:01:04 ; elapsed = 00:00:39 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1604 ; free virtual = 5773
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.570. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 138c942b6

Time (s): cpu = 00:01:04 ; elapsed = 00:00:40 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1604 ; free virtual = 5773
Phase 4.1 Post Commit Optimization | Checksum: 138c942b6

Time (s): cpu = 00:01:05 ; elapsed = 00:00:40 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1604 ; free virtual = 5773

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 138c942b6

Time (s): cpu = 00:01:05 ; elapsed = 00:00:40 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1604 ; free virtual = 5773

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 138c942b6

Time (s): cpu = 00:01:05 ; elapsed = 00:00:40 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1604 ; free virtual = 5773

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1605 ; free virtual = 5774
Phase 4.4 Final Placement Cleanup | Checksum: 19df9af33

Time (s): cpu = 00:01:05 ; elapsed = 00:00:40 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1605 ; free virtual = 5774
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19df9af33

Time (s): cpu = 00:01:05 ; elapsed = 00:00:41 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1605 ; free virtual = 5774
Ending Placer Task | Checksum: dcc188d5

Time (s): cpu = 00:01:05 ; elapsed = 00:00:41 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1622 ; free virtual = 5791
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:10 ; elapsed = 00:00:43 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1622 ; free virtual = 5791
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1622 ; free virtual = 5791
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1611 ; free virtual = 5786
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1595 ; free virtual = 5784
INFO: [Common 17-1381] The checkpoint '/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/impl_1/tutorial_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1612 ; free virtual = 5787
INFO: [runtcl-4] Executing : report_io -file tutorial_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1601 ; free virtual = 5776
INFO: [runtcl-4] Executing : report_utilization -file tutorial_wrapper_utilization_placed.rpt -pb tutorial_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file tutorial_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1609 ; free virtual = 5784
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1583 ; free virtual = 5757
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1575 ; free virtual = 5756
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1561 ; free virtual = 5755
INFO: [Common 17-1381] The checkpoint '/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/impl_1/tutorial_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1578 ; free virtual = 5758
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 508f6511 ConstDB: 0 ShapeSum: 8c3223c4 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f89bea0d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1422 ; free virtual = 5602
Post Restoration Checksum: NetGraph: 33f9d59c NumContArr: c4a21471 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f89bea0d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1423 ; free virtual = 5603

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f89bea0d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1407 ; free virtual = 5587

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f89bea0d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1407 ; free virtual = 5587
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 13b64d400

Time (s): cpu = 00:00:50 ; elapsed = 00:00:37 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1389 ; free virtual = 5569
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.643  | TNS=0.000  | WHS=-0.340 | THS=-289.360|

Phase 2 Router Initialization | Checksum: 1d91d285a

Time (s): cpu = 00:00:55 ; elapsed = 00:00:39 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1391 ; free virtual = 5571

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 25aaa50af

Time (s): cpu = 00:00:59 ; elapsed = 00:00:41 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1390 ; free virtual = 5570

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 897
 Number of Nodes with overlaps = 130
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.823  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1afd874ef

Time (s): cpu = 00:01:18 ; elapsed = 00:00:49 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1386 ; free virtual = 5566

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.823  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 224d8d2b3

Time (s): cpu = 00:01:20 ; elapsed = 00:00:51 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1386 ; free virtual = 5566
Phase 4 Rip-up And Reroute | Checksum: 224d8d2b3

Time (s): cpu = 00:01:20 ; elapsed = 00:00:51 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1386 ; free virtual = 5566

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 224d8d2b3

Time (s): cpu = 00:01:20 ; elapsed = 00:00:51 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1386 ; free virtual = 5566

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 224d8d2b3

Time (s): cpu = 00:01:20 ; elapsed = 00:00:51 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1386 ; free virtual = 5566
Phase 5 Delay and Skew Optimization | Checksum: 224d8d2b3

Time (s): cpu = 00:01:20 ; elapsed = 00:00:51 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1386 ; free virtual = 5566

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 145e759f9

Time (s): cpu = 00:01:21 ; elapsed = 00:00:52 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1386 ; free virtual = 5566
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.823  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c88f152d

Time (s): cpu = 00:01:21 ; elapsed = 00:00:52 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1386 ; free virtual = 5566
Phase 6 Post Hold Fix | Checksum: 1c88f152d

Time (s): cpu = 00:01:21 ; elapsed = 00:00:52 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1386 ; free virtual = 5566

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.87403 %
  Global Horizontal Routing Utilization  = 3.02443 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 140066290

Time (s): cpu = 00:01:22 ; elapsed = 00:00:52 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1386 ; free virtual = 5566

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 140066290

Time (s): cpu = 00:01:22 ; elapsed = 00:00:52 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1385 ; free virtual = 5565

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14bad0cd4

Time (s): cpu = 00:01:23 ; elapsed = 00:00:53 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1385 ; free virtual = 5565

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.823  | TNS=0.000  | WHS=0.019  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 14bad0cd4

Time (s): cpu = 00:01:23 ; elapsed = 00:00:53 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1385 ; free virtual = 5565
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:23 ; elapsed = 00:00:53 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1409 ; free virtual = 5589

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 200 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:29 ; elapsed = 00:00:57 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1408 ; free virtual = 5588
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1408 ; free virtual = 5589
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1402 ; free virtual = 5588
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1382 ; free virtual = 5586
INFO: [Common 17-1381] The checkpoint '/home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/impl_1/tutorial_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2548.867 ; gain = 0.000 ; free physical = 1401 ; free virtual = 5587
INFO: [runtcl-4] Executing : report_drc -file tutorial_wrapper_drc_routed.rpt -pb tutorial_wrapper_drc_routed.pb -rpx tutorial_wrapper_drc_routed.rpx
Command: report_drc -file tutorial_wrapper_drc_routed.rpt -pb tutorial_wrapper_drc_routed.pb -rpx tutorial_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/impl_1/tutorial_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file tutorial_wrapper_methodology_drc_routed.rpt -pb tutorial_wrapper_methodology_drc_routed.pb -rpx tutorial_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file tutorial_wrapper_methodology_drc_routed.rpt -pb tutorial_wrapper_methodology_drc_routed.pb -rpx tutorial_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/nachiket/ece327-s22/labs/jlmrocze-lab4/overlay/tutorial/tutorial.runs/impl_1/tutorial_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2580.227 ; gain = 21.988 ; free physical = 1318 ; free virtual = 5505
INFO: [runtcl-4] Executing : report_power -file tutorial_wrapper_power_routed.rpt -pb tutorial_wrapper_power_summary_routed.pb -rpx tutorial_wrapper_power_routed.rpx
Command: report_power -file tutorial_wrapper_power_routed.rpt -pb tutorial_wrapper_power_summary_routed.pb -rpx tutorial_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
121 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file tutorial_wrapper_route_status.rpt -pb tutorial_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file tutorial_wrapper_timing_summary_routed.rpt -pb tutorial_wrapper_timing_summary_routed.pb -rpx tutorial_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file tutorial_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file tutorial_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file tutorial_wrapper_bus_skew_routed.rpt -pb tutorial_wrapper_bus_skew_routed.pb -rpx tutorial_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Memdata 28-167] Found XPM memory block tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <tutorial_i/mm_eval/axi_dma>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <tutorial_i/mm_eval/axi_dma>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force tutorial_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[0].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[0].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[1].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[1].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[2].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[2].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[3].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[3].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[4].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[4].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[5].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[5].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[6].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[6].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[7].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[7].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[0].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[1].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[1].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[2].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[2].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[3].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[3].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[4].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[4].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[5].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[5].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[6].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[6].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[7].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[7].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[2].genblk1[0].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[2].genblk1[0].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[2].genblk1[1].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[2].genblk1[1].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[2].genblk1[2].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[2].genblk1[2].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[2].genblk1[3].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[2].genblk1[3].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[2].genblk1[4].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[2].genblk1[4].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[2].genblk1[5].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[2].genblk1[5].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[2].genblk1[6].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[2].genblk1[6].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[2].genblk1[7].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[2].genblk1[7].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[3].genblk1[0].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[3].genblk1[0].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[3].genblk1[1].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[3].genblk1[1].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[3].genblk1[2].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[3].genblk1[2].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[3].genblk1[3].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[3].genblk1[3].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[3].genblk1[4].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[3].genblk1[4].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[3].genblk1[5].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[3].genblk1[5].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[3].genblk1[6].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[3].genblk1[6].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[3].genblk1[7].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[3].genblk1[7].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[0].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[0].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[1].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[1].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[2].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[2].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[3].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[3].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[4].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[4].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[5].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[5].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[6].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[6].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[7].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[7].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[5].genblk1[0].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[5].genblk1[0].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[5].genblk1[1].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[5].genblk1[1].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[5].genblk1[2].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[5].genblk1[2].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[5].genblk1[3].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[5].genblk1[3].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[5].genblk1[4].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[5].genblk1[4].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[5].genblk1[5].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[5].genblk1[5].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[5].genblk1[6].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[5].genblk1[6].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[5].genblk1[7].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[5].genblk1[7].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[6].genblk1[0].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[6].genblk1[0].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[6].genblk1[1].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[6].genblk1[1].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[6].genblk1[2].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[6].genblk1[2].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[6].genblk1[3].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[6].genblk1[3].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[6].genblk1[4].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[6].genblk1[4].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[6].genblk1[5].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[6].genblk1[5].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[6].genblk1[6].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[6].genblk1[6].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[6].genblk1[7].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[6].genblk1[7].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[0].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[0].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[1].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[1].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[3].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[3].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[4].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[4].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[5].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[5].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[6].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[6].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[7].pe_inst/sum_reg multiplier stage tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[7].pe_inst/sum_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC RTSTAT-10] No routable loads: 15 net(s) have no routable loads. The problem bus(es) and/or net(s) are tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, and tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 65 Warnings, 2 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./tutorial_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
146 Infos, 366 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 2993.539 ; gain = 343.230 ; free physical = 1218 ; free virtual = 5417
INFO: [Common 17-206] Exiting Vivado at Fri Jul 29 18:49:18 2022...
[Fri Jul 29 18:49:23 2022] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:04:19 . Memory (MB): peak = 1937.219 ; gain = 0.000 ; free physical = 2746 ; free virtual = 6946
# file copy -force tutorial/tutorial.runs/impl_1/tutorial_wrapper.bit tutorial.bit
# file copy -force tutorial/tutorial.srcs/sources_1/bd/tutorial/hw_handoff/tutorial.hwh tutorial.hwh
# file copy -force tutorial/tutorial.runs/impl_1/tutorial_wrapper.bit tutorial_${M}_${N1}_${N2}.bit
# file copy -force tutorial/tutorial.srcs/sources_1/bd/tutorial/hw_handoff/tutorial.hwh tutorial_${M}_${N1}_${N2}.hwh
# close_project
# exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 29 18:49:28 2022...
