Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Tue Jun 13 09:44:16 2017
| Host         : toshiba running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file fft_timing_summary_routed.rpt -rpx fft_timing_summary_routed.rpx
| Design       : fft
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 386 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 327 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.436        0.000                      0                 6585        0.034        0.000                      0                 6585        4.020        0.000                       0                  3416  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.436        0.000                      0                 6585        0.034        0.000                      0                 6585        4.020        0.000                       0                  3416  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_TOP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CARRYIN
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.270ns  (logic 2.625ns (31.741%)  route 5.645ns (68.259%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT3=3 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 11.581 - 10.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3443, unset)         1.656     1.656    fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_TOP/C_CHAIN/aclk
    SLICE_X49Y31         FDRE                                         r  fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_TOP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.456     2.112 r  fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_TOP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=5, routed)           0.891     3.003    fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_TOP/C_CHAIN/CARRY_OUT
    SLICE_X52Y29         LUT3 (Prop_lut3_I0_O)        0.124     3.127 r  fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_TOP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2/O
                         net (fo=111, routed)         0.907     4.034    fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/b_largest
    SLICE_X55Y27         LUT6 (Prop_lut6_I4_O)        0.124     4.158 f  fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_5/O
                         net (fo=3, routed)           0.556     4.713    fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_5_n_0
    SLICE_X55Y28         LUT2 (Prop_lut2_I0_O)        0.124     4.837 r  fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_2/O
                         net (fo=2, routed)           0.602     5.439    fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_7
    SLICE_X54Y29         LUT3 (Prop_lut3_I0_O)        0.124     5.563 r  fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000     5.563    fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/opt_has_pipe.first_q_reg[48]_0[5]
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     6.137 f  fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.601     6.738    fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/zero_det_in[7]
    SLICE_X57Y29         LUT6 (Prop_lut6_I0_O)        0.310     7.048 f  fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_11/O
                         net (fo=1, routed)           0.563     7.612    fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_11_n_0
    SLICE_X56Y32         LUT3 (Prop_lut3_I0_O)        0.124     7.736 f  fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.000     7.736    fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[1]
    SLICE_X56Y32         MUXF7 (Prop_muxf7_I1_O)      0.245     7.981 f  fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=1, routed)           0.000     7.981    fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_0
    SLICE_X56Y32         MUXF8 (Prop_muxf8_I0_O)      0.104     8.085 f  fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.971     9.055    fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/SUB_DELAY/i_pipe/zeros_add
    SLICE_X38Y36         LUT2 (Prop_lut2_I1_O)        0.316     9.371 r  fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/SUB_DELAY/i_pipe/DSP_i_1/O
                         net (fo=1, routed)           0.555     9.926    fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/carry_in_del
    DSP48_X2Y14          DSP48E1                                      r  fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CARRYIN
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3443, unset)         1.581    11.581    fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X2Y14          DSP48E1                                      r  fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                         clock pessimism              0.115    11.696    
                         clock uncertainty           -0.035    11.660    
    DSP48_X2Y14          DSP48E1 (Setup_dsp48e1_CLK_CARRYIN)
                                                     -1.298    10.362    fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP
  -------------------------------------------------------------------
                         required time                         10.362    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 fft_dmul_64ns_64neOg_U7/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_dmul_64ns_64neOg_U7/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.000ns  (logic 2.948ns (32.755%)  route 6.052ns (67.245%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 11.570 - 10.000 ) 
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3443, unset)         1.731     1.731    fft_dmul_64ns_64neOg_U7/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/aclk
    DSP48_X2Y32          DSP48E1                                      r  fft_dmul_64ns_64neOg_U7/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434     2.165 r  fft_dmul_64ns_64neOg_U7/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/P[15]
                         net (fo=6, routed)           2.591     4.756    fft_dmul_64ns_64neOg_U7/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/mant_rnd[49]
    SLICE_X25Y38         LUT3 (Prop_lut3_I0_O)        0.124     4.880 r  fft_dmul_64ns_64neOg_U7/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=2, routed)           0.650     5.530    fft_dmul_64ns_64neOg_U7/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/opt_has_pipe.i_pipe[3].pipe_reg[3][9][1]
    SLICE_X25Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.204 r  fft_dmul_64ns_64neOg_U7/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.780     6.984    fft_dmul_64ns_64neOg_U7/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.536     7.520 r  fft_dmul_64ns_64neOg_U7/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.533     8.053    fft_dmul_64ns_64neOg_U7/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.731     8.784 r  fft_dmul_64ns_64neOg_U7/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/CHAIN_GEN[5].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=1, routed)           0.583     9.367    fft_dmul_64ns_64neOg_U7/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/DSP[5]
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.299     9.666 r  fft_dmul_64ns_64neOg_U7/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.mant_op[51]_i_2/O
                         net (fo=1, routed)           0.575    10.241    fft_dmul_64ns_64neOg_U7/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/DSP
    SLICE_X27Y42         LUT4 (Prop_lut4_I2_O)        0.150    10.391 r  fft_dmul_64ns_64neOg_U7/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[51]_i_1/O
                         net (fo=1, routed)           0.340    10.731    fft_dmul_64ns_64neOg_U7/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/D[0]
    SLICE_X28Y42         FDRE                                         r  fft_dmul_64ns_64neOg_U7/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3443, unset)         1.570    11.570    fft_dmul_64ns_64neOg_U7/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X28Y42         FDRE                                         r  fft_dmul_64ns_64neOg_U7/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[51]/C
                         clock pessimism              0.000    11.570    
                         clock uncertainty           -0.035    11.535    
    SLICE_X28Y42         FDRE (Setup_fdre_C_D)       -0.283    11.252    fft_dmul_64ns_64neOg_U7/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[51]
  -------------------------------------------------------------------
                         required time                         11.252    
                         arrival time                         -10.731    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.530ns  (required time - arrival time)
  Source:                 fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.281ns  (logic 2.375ns (25.590%)  route 6.906ns (74.410%))
  Logic Levels:           9  (CARRY4=1 LUT3=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 11.562 - 10.000 ) 
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3443, unset)         1.760     1.760    fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X2Y19          DSP48E1                                      r  fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     2.194 r  fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=14, routed)          1.266     3.459    fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/P[32]
    SLICE_X50Y48         LUT3 (Prop_lut3_I2_O)        0.116     3.575 f  fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_3/O
                         net (fo=4, routed)           0.861     4.436    fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/add_mant[51]
    SLICE_X56Y47         LUT6 (Prop_lut6_I4_O)        0.328     4.764 r  fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.764    fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.314 r  fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=54, routed)          1.057     6.372    fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X57Y48         LUT3 (Prop_lut3_I1_O)        0.124     6.496 r  fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_3__0/O
                         net (fo=1, routed)           0.425     6.921    fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/DSP_25
    SLICE_X59Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.045 r  fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_2/O
                         net (fo=3, routed)           0.461     7.506    fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q_reg[1]_0[0]
    SLICE_X61Y47         LUT3 (Prop_lut3_I2_O)        0.124     7.630 r  fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__0/O
                         net (fo=82, routed)          1.177     8.807    fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP_7[0]
    SLICE_X76Y46         LUT5 (Prop_lut5_I3_O)        0.119     8.926 r  fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[45]_i_2/O
                         net (fo=2, routed)           0.868     9.794    fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[45]_i_2_n_0
    SLICE_X77Y46         LUT6 (Prop_lut6_I1_O)        0.332    10.126 r  fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[44]_i_2/O
                         net (fo=1, routed)           0.790    10.916    fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/DSP_27
    SLICE_X80Y46         LUT5 (Prop_lut5_I0_O)        0.124    11.040 r  fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[44]_i_1/O
                         net (fo=1, routed)           0.000    11.040    fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/D[44]
    SLICE_X80Y46         FDRE                                         r  fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3443, unset)         1.562    11.562    fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X80Y46         FDRE                                         r  fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[44]/C
                         clock pessimism              0.013    11.575    
                         clock uncertainty           -0.035    11.540    
    SLICE_X80Y46         FDRE (Setup_fdre_C_D)        0.031    11.571    fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[44]
  -------------------------------------------------------------------
                         required time                         11.571    
                         arrival time                         -11.040    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.224ns  (logic 2.338ns (25.348%)  route 6.886ns (74.652%))
  Logic Levels:           9  (CARRY4=1 LUT3=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 11.481 - 10.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3443, unset)         1.745     1.745    fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X2Y11          DSP48E1                                      r  fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     2.179 r  fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=14, routed)          1.031     3.210    fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/P[32]
    SLICE_X40Y27         LUT3 (Prop_lut3_I2_O)        0.118     3.328 f  fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2/O
                         net (fo=4, routed)           0.824     4.151    fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/add_mant[54]
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.326     4.477 r  fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.477    fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X38Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.990 r  fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=54, routed)          1.015     6.006    fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X40Y26         LUT3 (Prop_lut3_I1_O)        0.124     6.130 r  fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_3__0/O
                         net (fo=1, routed)           0.560     6.689    fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/DSP_25
    SLICE_X37Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.813 r  fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_2/O
                         net (fo=3, routed)           0.457     7.270    fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q_reg[1]_0[0]
    SLICE_X37Y25         LUT3 (Prop_lut3_I2_O)        0.124     7.394 r  fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__0/O
                         net (fo=82, routed)          1.104     8.498    fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP_7[0]
    SLICE_X33Y20         LUT5 (Prop_lut5_I3_O)        0.119     8.617 r  fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[45]_i_2/O
                         net (fo=2, routed)           0.970     9.587    fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[45]_i_2_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I1_O)        0.332     9.919 r  fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[44]_i_2/O
                         net (fo=1, routed)           0.546    10.465    fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/DSP_27
    SLICE_X33Y22         LUT5 (Prop_lut5_I0_O)        0.124    10.589 r  fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[44]_i_1/O
                         net (fo=1, routed)           0.379    10.968    fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/D[44]
    SLICE_X33Y22         FDRE                                         r  fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3443, unset)         1.481    11.481    fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X33Y22         FDRE                                         r  fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[44]/C
                         clock pessimism              0.115    11.596    
                         clock uncertainty           -0.035    11.561    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)       -0.047    11.514    fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[44]
  -------------------------------------------------------------------
                         required time                         11.514    
                         arrival time                         -10.968    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.298ns  (logic 2.775ns (29.845%)  route 6.523ns (70.155%))
  Logic Levels:           10  (CARRY4=2 LUT3=5 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 11.553 - 10.000 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3443, unset)         1.754     1.754    fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X2Y14          DSP48E1                                      r  fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     2.188 r  fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=14, routed)          1.472     3.660    fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/P[32]
    SLICE_X56Y36         LUT3 (Prop_lut3_I2_O)        0.118     3.778 f  fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2/O
                         net (fo=4, routed)           0.767     4.545    fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/add_mant[54]
    SLICE_X60Y35         LUT6 (Prop_lut6_I0_O)        0.326     4.871 r  fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.871    fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X60Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.403 r  fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=54, routed)          0.000     5.403    fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X60Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.560 r  fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=1, routed)           0.789     6.348    fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/c_int[5]
    SLICE_X64Y35         LUT3 (Prop_lut3_I0_O)        0.329     6.677 r  fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[0]_i_2/O
                         net (fo=1, routed)           0.440     7.118    fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/DSP_26
    SLICE_X63Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.242 r  fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__1/O
                         net (fo=88, routed)          0.501     7.743    fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q_reg[0]
    SLICE_X64Y35         LUT3 (Prop_lut3_I1_O)        0.124     7.867 r  fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__0/O
                         net (fo=82, routed)          1.211     9.078    fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP_7[0]
    SLICE_X72Y37         LUT3 (Prop_lut3_I2_O)        0.150     9.228 r  fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[47]_i_5/O
                         net (fo=1, routed)           0.288     9.516    fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[47]_i_5_n_0
    SLICE_X72Y37         LUT5 (Prop_lut5_I3_O)        0.332     9.848 r  fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[47]_i_3/O
                         net (fo=2, routed)           1.055    10.903    fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[47]_i_3_n_0
    SLICE_X71Y36         LUT3 (Prop_lut3_I0_O)        0.149    11.052 r  fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[46]_i_1/O
                         net (fo=1, routed)           0.000    11.052    fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/D[46]
    SLICE_X71Y36         FDRE                                         r  fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3443, unset)         1.553    11.553    fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X71Y36         FDRE                                         r  fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[46]/C
                         clock pessimism              0.013    11.566    
                         clock uncertainty           -0.035    11.531    
    SLICE_X71Y36         FDRE (Setup_fdre_C_D)        0.075    11.606    fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[46]
  -------------------------------------------------------------------
                         required time                         11.606    
                         arrival time                         -11.052    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.591ns  (required time - arrival time)
  Source:                 fft_dmul_64ns_64neOg_U5/din0_buf1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_dmul_64ns_64neOg_U7/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/ZD0_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.222ns  (logic 4.924ns (53.396%)  route 4.298ns (46.604%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3443, unset)         1.744     1.744    fft_dmul_64ns_64neOg_U5/ap_clk
    SLICE_X18Y19         FDRE                                         r  fft_dmul_64ns_64neOg_U5/din0_buf1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y19         FDRE (Prop_fdre_C_Q)         0.518     2.262 r  fft_dmul_64ns_64neOg_U5/din0_buf1_reg[1]/Q
                         net (fo=8, routed)           2.369     4.631    fft_dmul_64ns_64neOg_U7/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/s_axis_a_tdata[1]
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[1]_PATTERNDETECT)
                                                      4.406     9.037 r  fft_dmul_64ns_64neOg_U7/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT
                         net (fo=1, routed)           1.929    10.966    fft_dmul_64ns_64neOg_U7/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/ZD0_DEL/i_pipe/dsp0_pd_p3
    SLICE_X23Y46         FDRE                                         r  fft_dmul_64ns_64neOg_U7/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/ZD0_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3443, unset)         1.578    11.578    fft_dmul_64ns_64neOg_U7/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/ZD0_DEL/i_pipe/aclk
    SLICE_X23Y46         FDRE                                         r  fft_dmul_64ns_64neOg_U7/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/ZD0_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.115    11.693    
                         clock uncertainty           -0.035    11.658    
    SLICE_X23Y46         FDRE (Setup_fdre_C_D)       -0.101    11.557    fft_dmul_64ns_64neOg_U7/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/ZD0_DEL/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         11.557    
                         arrival time                         -10.966    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_TOP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CARRYIN
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.098ns  (logic 2.699ns (33.331%)  route 5.399ns (66.669%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT3=3 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 11.574 - 10.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3443, unset)         1.656     1.656    fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_TOP/C_CHAIN/aclk
    SLICE_X44Y31         FDRE                                         r  fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_TOP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.456     2.112 r  fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_TOP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=5, routed)           0.999     3.111    fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_TOP/C_CHAIN/CARRYS_OUT[0]
    SLICE_X47Y25         LUT3 (Prop_lut3_I0_O)        0.124     3.235 r  fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_TOP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2/O
                         net (fo=111, routed)         0.869     4.104    fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/b_largest
    SLICE_X50Y23         LUT6 (Prop_lut6_I4_O)        0.124     4.228 f  fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_5/O
                         net (fo=2, routed)           0.798     5.026    fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_5_n_0
    SLICE_X42Y22         LUT2 (Prop_lut2_I0_O)        0.124     5.150 r  fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_2/O
                         net (fo=2, routed)           0.496     5.646    fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_9
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.124     5.770 r  fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000     5.770    fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/opt_has_pipe.first_q_reg[48]_0[3]
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.171 r  fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     6.171    fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/zero_det_in[4]
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.285 r  fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     6.285    fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/zero_det_in[8]
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.442 f  fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=1, routed)           0.449     6.891    fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/zero_det_in[10]
    SLICE_X42Y21         LUT6 (Prop_lut6_I0_O)        0.329     7.220 f  fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_4/O
                         net (fo=1, routed)           0.564     7.784    fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_4_n_0
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.124     7.908 f  fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000     7.908    fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[2]
    SLICE_X41Y21         MUXF7 (Prop_muxf7_I0_O)      0.212     8.120 f  fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000     8.120    fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X41Y21         MUXF8 (Prop_muxf8_I1_O)      0.094     8.214 f  fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.653     8.867    fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/SUB_DELAY/i_pipe/zeros_add
    SLICE_X41Y28         LUT2 (Prop_lut2_I1_O)        0.316     9.183 r  fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/SUB_DELAY/i_pipe/DSP_i_1/O
                         net (fo=1, routed)           0.571     9.754    fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/carry_in_del
    DSP48_X2Y11          DSP48E1                                      r  fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CARRYIN
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3443, unset)         1.574    11.574    fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X2Y11          DSP48E1                                      r  fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                         clock pessimism              0.115    11.689    
                         clock uncertainty           -0.035    11.653    
    DSP48_X2Y11          DSP48E1 (Setup_dsp48e1_CLK_CARRYIN)
                                                     -1.298    10.355    fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP
  -------------------------------------------------------------------
                         required time                         10.355    
                         arrival time                          -9.754    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_TOP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CARRYIN
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.061ns  (logic 2.935ns (36.409%)  route 5.126ns (63.591%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=3 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.587ns = ( 11.587 - 10.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3443, unset)         1.667     1.667    fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_TOP/C_CHAIN/aclk
    SLICE_X41Y44         FDRE                                         r  fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_TOP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.456     2.123 r  fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_TOP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=5, routed)           0.901     3.024    fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_TOP/C_CHAIN/CARRY_OUT
    SLICE_X47Y42         LUT3 (Prop_lut3_I0_O)        0.124     3.148 r  fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_TOP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2/O
                         net (fo=111, routed)         0.753     3.901    fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/b_largest
    SLICE_X49Y39         LUT6 (Prop_lut6_I4_O)        0.124     4.025 f  fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_5/O
                         net (fo=2, routed)           0.448     4.473    fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_5_n_0
    SLICE_X49Y39         LUT2 (Prop_lut2_I0_O)        0.124     4.597 r  fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2/O
                         net (fo=2, routed)           0.478     5.075    fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_10
    SLICE_X49Y40         LUT3 (Prop_lut3_I0_O)        0.124     5.199 r  fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000     5.199    fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/opt_has_pipe.first_q_reg[48]_0[1]
    SLICE_X49Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.749 r  fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     5.749    fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/zero_det_in[4]
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.020 f  fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.430     6.450    fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/zero_det_in[5]
    SLICE_X48Y41         LUT6 (Prop_lut6_I3_O)        0.373     6.823 f  fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_11/O
                         net (fo=1, routed)           0.747     7.570    fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_11_n_0
    SLICE_X52Y43         LUT3 (Prop_lut3_I0_O)        0.124     7.694 f  fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.000     7.694    fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[1]
    SLICE_X52Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     7.939 f  fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=1, routed)           0.000     7.939    fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_0
    SLICE_X52Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     8.043 f  fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.787     8.830    fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/SUB_DELAY/i_pipe/zeros_add
    SLICE_X43Y46         LUT2 (Prop_lut2_I1_O)        0.316     9.146 r  fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/SUB_DELAY/i_pipe/DSP_i_1/O
                         net (fo=1, routed)           0.582     9.728    fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/carry_in_del
    DSP48_X2Y19          DSP48E1                                      r  fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CARRYIN
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3443, unset)         1.587    11.587    fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X2Y19          DSP48E1                                      r  fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                         clock pessimism              0.115    11.702    
                         clock uncertainty           -0.035    11.666    
    DSP48_X2Y19          DSP48E1 (Setup_dsp48e1_CLK_CARRYIN)
                                                     -1.298    10.368    fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP
  -------------------------------------------------------------------
                         required time                         10.368    
                         arrival time                          -9.728    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.244ns  (logic 2.462ns (26.632%)  route 6.782ns (73.368%))
  Logic Levels:           9  (CARRY4=1 LUT3=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 11.476 - 10.000 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3443, unset)         1.653     1.653    fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/aclk
    SLICE_X33Y50         FDRE                                         r  fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456     2.109 f  fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=1, routed)           1.187     3.296    fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/Q[4]
    SLICE_X31Y52         LUT3 (Prop_lut3_I0_O)        0.152     3.448 f  fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_3/O
                         net (fo=4, routed)           0.599     4.047    fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/add_mant[51]
    SLICE_X33Y52         LUT6 (Prop_lut6_I4_O)        0.332     4.379 r  fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.379    fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.929 r  fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=54, routed)          1.219     6.149    fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X33Y55         LUT3 (Prop_lut3_I1_O)        0.150     6.299 r  fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[0]_i_2/O
                         net (fo=1, routed)           0.436     6.735    fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/DSP_26
    SLICE_X33Y55         LUT5 (Prop_lut5_I4_O)        0.326     7.061 r  fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__1/O
                         net (fo=88, routed)          0.561     7.622    fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q_reg[0]
    SLICE_X35Y56         LUT3 (Prop_lut3_I1_O)        0.124     7.746 r  fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__0/O
                         net (fo=82, routed)          0.997     8.743    fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP_7[0]
    SLICE_X38Y59         LUT5 (Prop_lut5_I3_O)        0.124     8.867 r  fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[43]_i_3/O
                         net (fo=2, routed)           0.859     9.726    fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[43]_i_3_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I2_O)        0.124     9.850 r  fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[44]_i_2/O
                         net (fo=1, routed)           0.583    10.433    fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/DSP_27
    SLICE_X33Y59         LUT5 (Prop_lut5_I0_O)        0.124    10.557 r  fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[44]_i_1/O
                         net (fo=1, routed)           0.340    10.897    fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/D[44]
    SLICE_X33Y59         FDRE                                         r  fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3443, unset)         1.476    11.476    fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X33Y59         FDRE                                         r  fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[44]/C
                         clock pessimism              0.149    11.625    
                         clock uncertainty           -0.035    11.590    
    SLICE_X33Y59         FDRE (Setup_fdre_C_D)       -0.047    11.543    fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[44]
  -------------------------------------------------------------------
                         required time                         11.543    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_TOP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CARRYIN
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.901ns  (logic 2.832ns (35.844%)  route 5.069ns (64.156%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=3 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 11.569 - 10.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3443, unset)         1.669     1.669    fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_TOP/C_CHAIN/aclk
    SLICE_X37Y44         FDRE                                         r  fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_TOP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     2.125 r  fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_TOP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=5, routed)           0.753     2.878    fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_TOP/C_CHAIN/CARRY_OUT
    SLICE_X38Y42         LUT3 (Prop_lut3_I0_O)        0.124     3.002 r  fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_TOP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2/O
                         net (fo=111, routed)         0.863     3.865    fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/b_largest
    SLICE_X39Y42         LUT6 (Prop_lut6_I4_O)        0.124     3.989 f  fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_5/O
                         net (fo=3, routed)           0.792     4.781    fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_5_n_0
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.905 r  fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_2/O
                         net (fo=2, routed)           0.608     5.513    fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_8
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.124     5.637 r  fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000     5.637    fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/opt_has_pipe.first_q_reg[48]_0[4]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.150 r  fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     6.150    fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/zero_det_in[8]
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.404 f  fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.625     7.029    fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/zero_det_in[9]
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.367     7.396 f  fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_3/O
                         net (fo=1, routed)           0.513     7.909    fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_3_n_0
    SLICE_X39Y48         LUT3 (Prop_lut3_I0_O)        0.124     8.033 f  fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000     8.033    fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[2]
    SLICE_X39Y48         MUXF7 (Prop_muxf7_I0_O)      0.212     8.245 f  fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000     8.245    fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X39Y48         MUXF8 (Prop_muxf8_I1_O)      0.094     8.339 f  fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.522     8.861    fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/SUB_DELAY/i_pipe/zeros_add
    SLICE_X35Y52         LUT2 (Prop_lut2_I1_O)        0.316     9.177 r  fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/SUB_DELAY/i_pipe/DSP_i_1/O
                         net (fo=1, routed)           0.393     9.570    fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/carry_in_del
    DSP48_X2Y21          DSP48E1                                      r  fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CARRYIN
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3443, unset)         1.569    11.569    fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X2Y21          DSP48E1                                      r  fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                         clock pessimism              0.000    11.569    
                         clock uncertainty           -0.035    11.533    
    DSP48_X2Y21          DSP48E1 (Setup_dsp48e1_CLK_CARRYIN)
                                                     -1.298    10.235    fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP
  -------------------------------------------------------------------
                         required time                         10.235    
                         arrival time                          -9.570    
  -------------------------------------------------------------------
                         slack                                  0.665    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/A_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.251ns (59.398%)  route 0.172ns (40.602%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3443, unset)         0.561     0.561    fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/A_EXP_DELAY/i_pipe/aclk
    SLICE_X47Y45         FDRE                                         r  fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/A_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/A_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=1, routed)           0.172     0.874    fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/B_EXP_DELAY/i_pipe/Q[10]
    SLICE_X50Y45         LUT3 (Prop_lut3_I1_O)        0.045     0.919 r  fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/B_EXP_DELAY/i_pipe/CHAIN_GEN[10].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     0.919    fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.STRUCT_ADD/A[10]
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.984 r  fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=2, routed)           0.000     0.984    fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]_0[10]
    SLICE_X50Y45         FDRE                                         r  fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3443, unset)         0.825     0.825    fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/aclk
    SLICE_X50Y45         FDRE                                         r  fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X50Y45         FDRE (Hold_fdre_C_D)         0.130     0.950    fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.950    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 fft_dadd_64ns_64ncud_U3/din1_buf1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.805%)  route 0.219ns (57.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3443, unset)         0.547     0.547    fft_dadd_64ns_64ncud_U3/ap_clk
    SLICE_X50Y21         FDRE                                         r  fft_dadd_64ns_64ncud_U3/din1_buf1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDRE (Prop_fdre_C_Q)         0.164     0.711 r  fft_dadd_64ns_64ncud_U3/din1_buf1_reg[14]/Q
                         net (fo=8, routed)           0.219     0.930    fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/s_axis_b_tdata[14]
    SLICE_X49Y22         FDRE                                         r  fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3443, unset)         0.815     0.815    fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X49Y22         FDRE                                         r  fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]/C
                         clock pessimism             -0.005     0.810    
    SLICE_X49Y22         FDRE (Hold_fdre_C_D)         0.066     0.876    fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 fft_dadd_64ns_64ncud_U3/din1_buf1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.327%)  route 0.233ns (58.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3443, unset)         0.544     0.544    fft_dadd_64ns_64ncud_U3/ap_clk
    SLICE_X50Y24         FDRE                                         r  fft_dadd_64ns_64ncud_U3/din1_buf1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.164     0.708 r  fft_dadd_64ns_64ncud_U3/din1_buf1_reg[26]/Q
                         net (fo=8, routed)           0.233     0.941    fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/s_axis_b_tdata[26]
    SLICE_X44Y23         FDRE                                         r  fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3443, unset)         0.813     0.813    fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X44Y23         FDRE                                         r  fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[26]/C
                         clock pessimism             -0.005     0.808    
    SLICE_X44Y23         FDRE (Hold_fdre_C_D)         0.072     0.880    fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 fft_dadd_64ns_64ncud_U3/din1_buf1_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.481%)  route 0.214ns (62.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3443, unset)         0.552     0.552    fft_dadd_64ns_64ncud_U3/ap_clk
    SLICE_X48Y30         FDRE                                         r  fft_dadd_64ns_64ncud_U3/din1_buf1_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.128     0.680 r  fft_dadd_64ns_64ncud_U3/din1_buf1_reg[47]/Q
                         net (fo=10, routed)          0.214     0.894    fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/s_axis_b_tdata[47]
    SLICE_X51Y32         FDRE                                         r  fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3443, unset)         0.817     0.817    fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X51Y32         FDRE                                         r  fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[47]/C
                         clock pessimism             -0.005     0.812    
    SLICE_X51Y32         FDRE (Hold_fdre_C_D)         0.016     0.828    fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[47]
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 fft_dadd_64ns_64ncud_U3/din0_buf1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.648%)  route 0.255ns (64.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3443, unset)         0.551     0.551    fft_dadd_64ns_64ncud_U3/ap_clk
    SLICE_X52Y17         FDRE                                         r  fft_dadd_64ns_64ncud_U3/din0_buf1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  fft_dadd_64ns_64ncud_U3/din0_buf1_reg[20]/Q
                         net (fo=14, routed)          0.255     0.947    fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/s_axis_a_tdata[20]
    SLICE_X47Y21         FDRE                                         r  fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3443, unset)         0.816     0.816    fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/aclk
    SLICE_X47Y21         FDRE                                         r  fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[20]/C
                         clock pessimism             -0.005     0.811    
    SLICE_X47Y21         FDRE (Hold_fdre_C_D)         0.070     0.881    fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 fft_dadd_64ns_64ncud_U3/din1_buf1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.164ns (40.210%)  route 0.244ns (59.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3443, unset)         0.544     0.544    fft_dadd_64ns_64ncud_U3/ap_clk
    SLICE_X50Y24         FDRE                                         r  fft_dadd_64ns_64ncud_U3/din1_buf1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.164     0.708 r  fft_dadd_64ns_64ncud_U3/din1_buf1_reg[27]/Q
                         net (fo=8, routed)           0.244     0.952    fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/s_axis_b_tdata[27]
    SLICE_X46Y23         FDRE                                         r  fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3443, unset)         0.813     0.813    fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X46Y23         FDRE                                         r  fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[27]/C
                         clock pessimism             -0.005     0.808    
    SLICE_X46Y23         FDRE (Hold_fdre_C_D)         0.063     0.871    fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 fft_dadd_64ns_64ncud_U3/din0_buf1_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.209ns (47.548%)  route 0.231ns (52.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3443, unset)         0.554     0.554    fft_dadd_64ns_64ncud_U3/ap_clk
    SLICE_X50Y37         FDRE                                         r  fft_dadd_64ns_64ncud_U3/din0_buf1_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         FDRE (Prop_fdre_C_Q)         0.164     0.718 f  fft_dadd_64ns_64ncud_U3/din0_buf1_reg[58]/Q
                         net (fo=22, routed)          0.231     0.949    fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/s_axis_a_tdata[6]
    SLICE_X47Y37         LUT6 (Prop_lut6_I0_O)        0.045     0.994 r  fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.994    fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/exp_all_zero_ip
    SLICE_X47Y37         FDRE                                         r  fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3443, unset)         0.824     0.824    fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/aclk
    SLICE_X47Y37         FDRE                                         r  fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X47Y37         FDRE (Hold_fdre_C_D)         0.092     0.911    fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 fft_dadd_64ns_64ncud_U3/din0_buf1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.952%)  route 0.274ns (66.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3443, unset)         0.551     0.551    fft_dadd_64ns_64ncud_U3/ap_clk
    SLICE_X52Y17         FDRE                                         r  fft_dadd_64ns_64ncud_U3/din0_buf1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  fft_dadd_64ns_64ncud_U3/din0_buf1_reg[23]/Q
                         net (fo=14, routed)          0.274     0.966    fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/s_axis_a_tdata[23]
    SLICE_X45Y22         FDRE                                         r  fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3443, unset)         0.815     0.815    fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/aclk
    SLICE_X45Y22         FDRE                                         r  fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[23]/C
                         clock pessimism             -0.005     0.810    
    SLICE_X45Y22         FDRE (Hold_fdre_C_D)         0.070     0.880    fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 fft_dadd_64ns_64ncud_U3/din0_buf1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.851%)  route 0.237ns (59.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3443, unset)         0.547     0.547    fft_dadd_64ns_64ncud_U3/ap_clk
    SLICE_X50Y22         FDRE                                         r  fft_dadd_64ns_64ncud_U3/din0_buf1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDRE (Prop_fdre_C_Q)         0.164     0.711 r  fft_dadd_64ns_64ncud_U3/din0_buf1_reg[31]/Q
                         net (fo=14, routed)          0.237     0.948    fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/s_axis_a_tdata[31]
    SLICE_X46Y24         FDRE                                         r  fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3443, unset)         0.813     0.813    fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/aclk
    SLICE_X46Y24         FDRE                                         r  fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[31]/C
                         clock pessimism             -0.005     0.808    
    SLICE_X46Y24         FDRE (Hold_fdre_C_D)         0.052     0.860    fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 fft_dadd_64ns_64ncud_U3/din1_buf1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.865%)  route 0.288ns (67.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3443, unset)         0.544     0.544    fft_dadd_64ns_64ncud_U3/ap_clk
    SLICE_X52Y25         FDRE                                         r  fft_dadd_64ns_64ncud_U3/din1_buf1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y25         FDRE (Prop_fdre_C_Q)         0.141     0.685 r  fft_dadd_64ns_64ncud_U3/din1_buf1_reg[21]/Q
                         net (fo=8, routed)           0.288     0.973    fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/s_axis_b_tdata[21]
    SLICE_X47Y21         FDRE                                         r  fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3443, unset)         0.816     0.816    fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X47Y21         FDRE                                         r  fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[21]/C
                         clock pessimism             -0.005     0.811    
    SLICE_X47Y21         FDRE (Hold_fdre_C_D)         0.072     0.883    fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            4.275         10.000      5.725      DSP48_X2Y28   fft_dmul_64ns_64neOg_U7/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            4.275         10.000      5.725      DSP48_X2Y5    fft_dmul_64ns_64neOg_U6/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            4.275         10.000      5.725      DSP48_X1Y10   fft_dmul_64ns_64neOg_U5/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            4.275         10.000      5.725      DSP48_X0Y11   fft_dmul_64ns_64neOg_U8/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X2Y32   fft_dmul_64ns_64neOg_U7/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X2Y9    fft_dmul_64ns_64neOg_U6/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X1Y14   fft_dmul_64ns_64neOg_U5/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X0Y15   fft_dmul_64ns_64neOg_U8/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y12   fft_dmul_64ns_64neOg_U5/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y8    fft_dmul_64ns_64neOg_U6/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y33  fft_dmul_64ns_64neOg_U6/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y33  fft_dmul_64ns_64neOg_U8/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X22Y49  fft_dmul_64ns_64neOg_U5/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X22Y49  fft_dmul_64ns_64neOg_U5/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X22Y49  fft_dmul_64ns_64neOg_U5/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][9]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y44  fft_dmul_64ns_64neOg_U6/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y45  fft_dmul_64ns_64neOg_U6/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y44  fft_dmul_64ns_64neOg_U6/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y44  fft_dmul_64ns_64neOg_U6/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y44  fft_dmul_64ns_64neOg_U6/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y44  fft_dmul_64ns_64neOg_U6/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y44  fft_dmul_64ns_64neOg_U6/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y45  fft_dmul_64ns_64neOg_U6/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][10]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y45  fft_dmul_64ns_64neOg_U6/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y44  fft_dmul_64ns_64neOg_U6/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y44  fft_dmul_64ns_64neOg_U6/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y44  fft_dmul_64ns_64neOg_U6/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y44  fft_dmul_64ns_64neOg_U6/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y44  fft_dmul_64ns_64neOg_U6/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y44  fft_dmul_64ns_64neOg_U6/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]_srl2/CLK



