{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712154913666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712154913686 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 09:35:13 2024 " "Processing started: Wed Apr 03 09:35:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712154913686 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712154913686 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off OU_bonus -c OU_bonus " "Command: quartus_map --read_settings_files=on --write_settings_files=off OU_bonus -c OU_bonus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712154913686 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712154914755 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712154914755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ou_bonus.v 1 1 " "Found 1 design units, including 1 entities, in source file ou_bonus.v" { { "Info" "ISGN_ENTITY_NAME" "1 OU_bonus " "Found entity 1: OU_bonus" {  } { { "OU_bonus.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/OU_bonus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712154923683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712154923683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/onofftoggle.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/onofftoggle.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnOffToggle " "Found entity 1: OnOffToggle" {  } { { "output_files/OnOffToggle.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/output_files/OnOffToggle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712154923683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712154923683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/fivehzclockonoff.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/fivehzclockonoff.v" { { "Info" "ISGN_ENTITY_NAME" "1 FiveHzClockOnOff " "Found entity 1: FiveHzClockOnOff" {  } { { "output_files/FiveHzClockOnOff.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/output_files/FiveHzClockOnOff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712154923683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712154923683 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "one ONE OU8.v(9) " "Verilog HDL Declaration information at OU8.v(9): object \"one\" differs only in case from object \"ONE\" in the same scope" {  } { { "../OU/OU8.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU/OU8.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712154923699 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ten TEN OU8.v(9) " "Verilog HDL Declaration information at OU8.v(9): object \"ten\" differs only in case from object \"TEN\" in the same scope" {  } { { "../OU/OU8.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU/OU8.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712154923715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/term_project/ou/ou8.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/term_project/ou/ou8.v" { { "Info" "ISGN_ENTITY_NAME" "1 OU8 " "Found entity 1: OU8" {  } { { "../OU/OU8.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU/OU8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712154923746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712154923746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dividexn.v 1 1 " "Found 1 design units, including 1 entities, in source file dividexn.v" { { "Info" "ISGN_ENTITY_NAME" "1 divideXn " "Found entity 1: divideXn" {  } { { "divideXn.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/divideXn.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712154923746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712154923746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fivehzclock.v 1 1 " "Found 1 design units, including 1 entities, in source file fivehzclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 FiveHzClock " "Found entity 1: FiveHzClock" {  } { { "FiveHzClock.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/FiveHzClock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712154923746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712154923746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file counter8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter8Bit " "Found entity 1: Counter8Bit" {  } { { "Counter8Bit.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/Counter8Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712154923746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712154923746 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "OU_bonus " "Elaborating entity \"OU_bonus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712154924029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FiveHzClockOnOff FiveHzClockOnOff:FiveHzClockOnOff_inst " "Elaborating entity \"FiveHzClockOnOff\" for hierarchy \"FiveHzClockOnOff:FiveHzClockOnOff_inst\"" {  } { { "OU_bonus.v" "FiveHzClockOnOff_inst" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/OU_bonus.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712154924124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FiveHzClock FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock " "Elaborating entity \"FiveHzClock\" for hierarchy \"FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\"" {  } { { "output_files/FiveHzClockOnOff.v" "five_hz_clock" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/output_files/FiveHzClockOnOff.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712154924139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divideXn FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div10 " "Elaborating entity \"divideXn\" for hierarchy \"FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div10\"" {  } { { "FiveHzClock.v" "div10" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/FiveHzClock.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712154924139 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 divideXn.v(12) " "Verilog HDL assignment warning at divideXn.v(12): truncated value with size 32 to match size of target (4)" {  } { { "divideXn.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/divideXn.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712154924139 "|OU_bonus|FiveHzClock:FiveHzClock_inst|divideXn:div10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divideXn FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div1000L " "Elaborating entity \"divideXn\" for hierarchy \"FiveHzClockOnOff:FiveHzClockOnOff_inst\|FiveHzClock:five_hz_clock\|divideXn:div1000L\"" {  } { { "FiveHzClock.v" "div1000L" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/FiveHzClock.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712154924139 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divideXn.v(12) " "Verilog HDL assignment warning at divideXn.v(12): truncated value with size 32 to match size of target (10)" {  } { { "divideXn.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/divideXn.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712154924139 "|OU_bonus|FiveHzClock:FiveHzClock_inst|divideXn:div1000L"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnOffToggle FiveHzClockOnOff:FiveHzClockOnOff_inst\|OnOffToggle:on_off_toggle " "Elaborating entity \"OnOffToggle\" for hierarchy \"FiveHzClockOnOff:FiveHzClockOnOff_inst\|OnOffToggle:on_off_toggle\"" {  } { { "output_files/FiveHzClockOnOff.v" "on_off_toggle" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/output_files/FiveHzClockOnOff.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712154924139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter8Bit Counter8Bit:Counter8Bit_inst " "Elaborating entity \"Counter8Bit\" for hierarchy \"Counter8Bit:Counter8Bit_inst\"" {  } { { "OU_bonus.v" "Counter8Bit_inst" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/OU_bonus.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712154924155 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Counter8Bit.v(10) " "Verilog HDL assignment warning at Counter8Bit.v(10): truncated value with size 32 to match size of target (8)" {  } { { "Counter8Bit.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/Counter8Bit.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712154924155 "|OU_bonus|Counter8Bit:Counter8Bit_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OU8 OU8:OU8_inst " "Elaborating entity \"OU8\" for hierarchy \"OU8:OU8_inst\"" {  } { { "OU_bonus.v" "OU8_inst" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/OU_bonus.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712154924155 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/mycse2441labs/term_project/ou/twoctosign.v 1 1 " "Using design file /mycse2441labs/term_project/ou/twoctosign.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TwoCToSign " "Found entity 1: TwoCToSign" {  } { { "twoctosign.v" "" { Text "d:/mycse2441labs/term_project/ou/twoctosign.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712154924296 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1712154924296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwoCToSign OU8:OU8_inst\|TwoCToSign:TwoCToSign_inst " "Elaborating entity \"TwoCToSign\" for hierarchy \"OU8:OU8_inst\|TwoCToSign:TwoCToSign_inst\"" {  } { { "../OU/OU8.v" "TwoCToSign_inst" { Text "D:/MyCSE2441Labs/Term_Project/OU/OU8.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712154924312 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/mycse2441labs/term_project/ou/halfadder.v 1 1 " "Using design file /mycse2441labs/term_project/ou/halfadder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 halfADDER " "Found entity 1: halfADDER" {  } { { "halfadder.v" "" { Text "d:/mycse2441labs/term_project/ou/halfadder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712154924328 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1712154924328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfADDER OU8:OU8_inst\|TwoCToSign:TwoCToSign_inst\|halfADDER:twosFor\[0\].halfADDER_inst1 " "Elaborating entity \"halfADDER\" for hierarchy \"OU8:OU8_inst\|TwoCToSign:TwoCToSign_inst\|halfADDER:twosFor\[0\].halfADDER_inst1\"" {  } { { "twoctosign.v" "twosFor\[0\].halfADDER_inst1" { Text "d:/mycse2441labs/term_project/ou/twoctosign.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712154924328 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/mycse2441labs/term_project/ou/binary2bcd.v 1 1 " "Using design file /mycse2441labs/term_project/ou/binary2bcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 binary2bcd " "Found entity 1: binary2bcd" {  } { { "binary2bcd.v" "" { Text "d:/mycse2441labs/term_project/ou/binary2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712154924343 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1712154924343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary2bcd OU8:OU8_inst\|binary2bcd:binary2bcd_inst " "Elaborating entity \"binary2bcd\" for hierarchy \"OU8:OU8_inst\|binary2bcd:binary2bcd_inst\"" {  } { { "../OU/OU8.v" "binary2bcd_inst" { Text "D:/MyCSE2441Labs/Term_Project/OU/OU8.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712154924343 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/mycse2441labs/term_project/ou/add3.v 1 1 " "Using design file /mycse2441labs/term_project/ou/add3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 add3 " "Found entity 1: add3" {  } { { "add3.v" "" { Text "d:/mycse2441labs/term_project/ou/add3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712154924359 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1712154924359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3 OU8:OU8_inst\|binary2bcd:binary2bcd_inst\|add3:m1 " "Elaborating entity \"add3\" for hierarchy \"OU8:OU8_inst\|binary2bcd:binary2bcd_inst\|add3:m1\"" {  } { { "binary2bcd.v" "m1" { Text "d:/mycse2441labs/term_project/ou/binary2bcd.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712154924359 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/mycse2441labs/term_project/ou/four2seven.v 1 1 " "Using design file /mycse2441labs/term_project/ou/four2seven.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 four2seven " "Found entity 1: four2seven" {  } { { "four2seven.v" "" { Text "d:/mycse2441labs/term_project/ou/four2seven.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712154924389 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1712154924389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four2seven OU8:OU8_inst\|four2seven:ONE " "Elaborating entity \"four2seven\" for hierarchy \"OU8:OU8_inst\|four2seven:ONE\"" {  } { { "../OU/OU8.v" "ONE" { Text "D:/MyCSE2441Labs/Term_Project/OU/OU8.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712154924390 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/mycse2441labs/term_project/ou/displaynegative.v 1 1 " "Using design file /mycse2441labs/term_project/ou/displaynegative.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 displayNegative " "Found entity 1: displayNegative" {  } { { "displaynegative.v" "" { Text "d:/mycse2441labs/term_project/ou/displaynegative.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712154924392 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1712154924392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayNegative OU8:OU8_inst\|displayNegative:displayNegative_inst " "Elaborating entity \"displayNegative\" for hierarchy \"OU8:OU8_inst\|displayNegative:displayNegative_inst\"" {  } { { "../OU/OU8.v" "displayNegative_inst" { Text "D:/MyCSE2441Labs/Term_Project/OU/OU8.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712154924392 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "OU8:OU8_inst\|hun\[3\] " "Net \"OU8:OU8_inst\|hun\[3\]\" is missing source, defaulting to GND" {  } { { "../OU/OU8.v" "hun\[3\]" { Text "D:/MyCSE2441Labs/Term_Project/OU/OU8.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712154924783 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "OU8:OU8_inst\|hun\[2\] " "Net \"OU8:OU8_inst\|hun\[2\]\" is missing source, defaulting to GND" {  } { { "../OU/OU8.v" "hun\[2\]" { Text "D:/MyCSE2441Labs/Term_Project/OU/OU8.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712154924783 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1712154924783 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1712154925820 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "OU_bonus.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/OU_bonus.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712154925930 "|OU_bonus|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "OU_bonus.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/OU_bonus.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712154925930 "|OU_bonus|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "OU_bonus.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/OU_bonus.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712154925930 "|OU_bonus|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "OU_bonus.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/OU_bonus.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712154925930 "|OU_bonus|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "OU_bonus.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/OU_bonus.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712154925930 "|OU_bonus|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "OU_bonus.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/OU_bonus.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712154925930 "|OU_bonus|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "OU_bonus.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/OU_bonus.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712154925930 "|OU_bonus|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "OU_bonus.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/OU_bonus.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712154925930 "|OU_bonus|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "OU_bonus.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU_bonus/OU_bonus.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712154925930 "|OU_bonus|HEX2[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1712154925930 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712154925992 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/MyCSE2441Labs/Term_Project/OU_bonus/output_files/OU_bonus.map.smsg " "Generated suppressed messages file D:/MyCSE2441Labs/Term_Project/OU_bonus/output_files/OU_bonus.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712154926574 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712154927614 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712154927614 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "132 " "Implemented 132 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712154928224 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712154928224 ""} { "Info" "ICUT_CUT_TM_LCELLS" "101 " "Implemented 101 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712154928224 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712154928224 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712154928678 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 03 09:35:28 2024 " "Processing ended: Wed Apr 03 09:35:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712154928678 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712154928678 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712154928678 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712154928678 ""}
