<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3512" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3512{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3512{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3512{left:69px;bottom:1141px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t4_3512{left:69px;bottom:1083px;letter-spacing:0.14px;}
#t5_3512{left:151px;bottom:1083px;letter-spacing:0.15px;}
#t6_3512{left:69px;bottom:1059px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t7_3512{left:69px;bottom:1042px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_3512{left:69px;bottom:828px;}
#t9_3512{left:95px;bottom:832px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#ta_3512{left:335px;bottom:832px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tb_3512{left:95px;bottom:815px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tc_3512{left:95px;bottom:798px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#td_3512{left:69px;bottom:772px;}
#te_3512{left:95px;bottom:775px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tf_3512{left:69px;bottom:751px;letter-spacing:-0.15px;word-spacing:-1.26px;}
#tg_3512{left:69px;bottom:734px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#th_3512{left:69px;bottom:717px;letter-spacing:-0.16px;word-spacing:-0.51px;}
#ti_3512{left:69px;bottom:693px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tj_3512{left:69px;bottom:676px;letter-spacing:-0.16px;word-spacing:-1.13px;}
#tk_3512{left:69px;bottom:659px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#tl_3512{left:69px;bottom:642px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tm_3512{left:69px;bottom:618px;letter-spacing:-0.15px;word-spacing:-0.75px;}
#tn_3512{left:69px;bottom:601px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#to_3512{left:69px;bottom:577px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tp_3512{left:69px;bottom:560px;letter-spacing:-0.14px;word-spacing:-0.72px;}
#tq_3512{left:69px;bottom:543px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#tr_3512{left:69px;bottom:484px;letter-spacing:0.13px;}
#ts_3512{left:151px;bottom:484px;letter-spacing:0.16px;word-spacing:0.01px;}
#tt_3512{left:69px;bottom:460px;letter-spacing:-0.15px;word-spacing:-0.82px;}
#tu_3512{left:69px;bottom:444px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tv_3512{left:69px;bottom:427px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#tw_3512{left:69px;bottom:410px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tx_3512{left:69px;bottom:360px;letter-spacing:-0.09px;}
#ty_3512{left:155px;bottom:360px;letter-spacing:-0.12px;}
#tz_3512{left:69px;bottom:336px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t10_3512{left:69px;bottom:319px;letter-spacing:-0.15px;word-spacing:-0.58px;}
#t11_3512{left:69px;bottom:302px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t12_3512{left:341px;bottom:883px;letter-spacing:0.12px;word-spacing:0.02px;}
#t13_3512{left:442px;bottom:883px;letter-spacing:0.16px;word-spacing:-0.08px;}
#t14_3512{left:319px;bottom:183px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t15_3512{left:420px;bottom:183px;letter-spacing:0.16px;word-spacing:-0.08px;}
#t16_3512{left:272px;bottom:990px;letter-spacing:-0.16px;}
#t17_3512{left:679px;bottom:990px;}
#t18_3512{left:445px;bottom:967px;letter-spacing:0.11px;}
#t19_3512{left:668px;bottom:990px;}
#t1a_3512{left:362px;bottom:933px;letter-spacing:0.01px;}
#t1b_3512{left:253px;bottom:922px;letter-spacing:0.13px;}
#t1c_3512{left:272px;bottom:260px;letter-spacing:-0.16px;}
#t1d_3512{left:679px;bottom:260px;}
#t1e_3512{left:373px;bottom:237px;letter-spacing:0.01px;}

.s1_3512{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3512{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3512{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3512{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3512{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3512{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s7_3512{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3512{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_3512{font-size:11px;font-family:Arial_b5v;color:#000;}
.sa_3512{font-size:12px;font-family:Arial_b5v;color:#000;}
.t.v0_3512{transform:scaleX(1.039);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3512" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3512Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3512" style="-webkit-user-select: none;"><object width="935" height="1210" data="3512/3512.svg" type="image/svg+xml" id="pdf3512" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3512" class="t s1_3512">15-22 </span><span id="t2_3512" class="t s1_3512">Vol. 3B </span>
<span id="t3_3512" class="t s2_3512">POWER AND THERMAL MANAGEMENT </span>
<span id="t4_3512" class="t s3_3512">15.5.3 </span><span id="t5_3512" class="t s3_3512">Logical-Processor Level HDC Control </span>
<span id="t6_3512" class="t s4_3512">The layout of the IA32_PM_CTL1 MSR is shown in Figure 15-17. Each logical processor in a package has its own </span>
<span id="t7_3512" class="t s4_3512">IA32_PM_CTL1 MSR. The bit fields are described below: </span>
<span id="t8_3512" class="t s5_3512">• </span><span id="t9_3512" class="t s6_3512">HDC_Allow_Block (bit 0, R/W) </span><span id="ta_3512" class="t s4_3512">— Software sets this bit to allow this logical processors to honor the </span>
<span id="tb_3512" class="t s4_3512">package-level IA32_PKG_HDC_CTL.HDC_PKG_Enable control. Clearing this bit prevents this logical processor </span>
<span id="tc_3512" class="t s4_3512">from using the HDC. This bit is writable only if CPUID.06H:EAX[bit 13] = 1. Default = one (1). </span>
<span id="td_3512" class="t s5_3512">• </span><span id="te_3512" class="t s4_3512">Bits 63:1 are reserved and must be zero. </span>
<span id="tf_3512" class="t s4_3512">Fine-grain OS control of HDC operation at the granularity of per-logical-processor is provided by IA32_PM_CTL1. At </span>
<span id="tg_3512" class="t s4_3512">RESET, all logical processors are allowed to participate in HDC operation such that OS can manage HDC using the </span>
<span id="th_3512" class="t s4_3512">package-level IA32_PKG_HDC_CTL. </span>
<span id="ti_3512" class="t s4_3512">Writes to IA32_PM_CTL1 complete with the latency that is typical to WRMSR to a Logical Processor level MSR. </span>
<span id="tj_3512" class="t s4_3512">When the OS chooses to manage HDC operation at per-logical-processor granularity, it can write to IA32_PM_CTL1 </span>
<span id="tk_3512" class="t s4_3512">on one or more logical processors as desired. Each write to IA32_PM_CTL1 must be done by code that executes on </span>
<span id="tl_3512" class="t s4_3512">the logical processor targeted to be allowed into or blocked from HDC operation. </span>
<span id="tm_3512" class="t s4_3512">Blocking one logical processor for HDC operation may have package level impact. For example, the processor may </span>
<span id="tn_3512" class="t s4_3512">decide to stop duty cycling of all other Logical Processors as well. </span>
<span id="to_3512" class="t s4_3512">The propagation of IA32_PKG_HDC_CTL.HDC_PKG_Enable in a package takes longer than a WRMSR to IA32_P- </span>
<span id="tp_3512" class="t s4_3512">M_CTL1. The last completed write to IA32_PM_CTL1 on a logical processor will be honored when a ‘0’-to-’1’ transi- </span>
<span id="tq_3512" class="t s4_3512">tion of IA32_PKG_HDC_CTL.HDC_PKG_Enable arrives to a logical processor. </span>
<span id="tr_3512" class="t s3_3512">15.5.4 </span><span id="ts_3512" class="t s3_3512">HDC Residency Counters </span>
<span id="tt_3512" class="t s4_3512">There is a collection of counters available for software to track various residency metrics related to HDC operation. </span>
<span id="tu_3512" class="t s4_3512">In general, HDC residency time is defined as the time in HDC forced idle state at the granularity of per-logical- </span>
<span id="tv_3512" class="t s4_3512">processor, per-core, or package. At the granularity of per-core/package-level HDC residency, at least one of the </span>
<span id="tw_3512" class="t s4_3512">logical processor in a core/package must be in the HDC forced idle state. </span>
<span id="tx_3512" class="t s7_3512">15.5.4.1 </span><span id="ty_3512" class="t s7_3512">IA32_THREAD_STALL </span>
<span id="tz_3512" class="t s4_3512">Software can track per-logical-processor HDC residency using the architectural MSR IA32_THREAD_STALL.The </span>
<span id="t10_3512" class="t s4_3512">layout of the IA32_THREAD_STALL MSR is shown in Figure 15-18. Each logical processor in a package has its own </span>
<span id="t11_3512" class="t s4_3512">IA32_THREAD_STALL MSR. The bit fields are described below: </span>
<span id="t12_3512" class="t s8_3512">Figure 15-17. </span><span id="t13_3512" class="t s8_3512">IA32_PM_CTL1 MSR </span>
<span id="t14_3512" class="t s8_3512">Figure 15-18. </span><span id="t15_3512" class="t s8_3512">IA32_THREAD_STALL MSR </span>
<span id="t16_3512" class="t s9_3512">63 </span><span id="t17_3512" class="t s9_3512">0 </span>
<span id="t18_3512" class="t sa_3512">Reserved </span>
<span id="t19_3512" class="t s9_3512">1 </span>
<span id="t1a_3512" class="t v0_3512 sa_3512">HDC_Allow_Block </span>
<span id="t1b_3512" class="t sa_3512">Reserved </span>
<span id="t1c_3512" class="t s9_3512">63 </span><span id="t1d_3512" class="t s9_3512">0 </span>
<span id="t1e_3512" class="t v0_3512 sa_3512">Stall_cycle_cnt </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
