library ieee;
use ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;

entity SRAM is
port (
	FpgaC_Ram_Data : inout std_logic_vector(31 downto 0);
	FpgaC_RamRW : out std_logic_vector(1 downto 0);
	FpgaC_RamAdd : out std_logic_vector(20 downto 0);
	FpgaC_Judgement : in std_logic;
	FpgaC_Clk : in std_logic;
	FpgaC_Reset : in std_logic
);
end SRAM;

architecture ReadWrite of SRAM is

begin
	process(FpgaC_Clk, FpgaC_Reset)
	begin
		
