{"vcs1":{"timestamp_begin":1731313553.509792039, "rt":1.82, "ut":0.43, "st":0.16}}
{"vcselab":{"timestamp_begin":1731313555.390895437, "rt":1.66, "ut":0.24, "st":0.11}}
{"link":{"timestamp_begin":1731313557.143332714, "rt":0.36, "ut":0.14, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731313552.905881553}
{"VCS_COMP_START_TIME": 1731313552.905881553}
{"VCS_COMP_END_TIME": 1731313559.102915855}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 330432}}
{"stitch_vcselab": {"peak_mem": 231552}}
