==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'vhls_src/fft.cpp' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: vhls_src/fft.cpp:139:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: vhls_src/fft.cpp:140:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: vhls_src/fft.cpp:141:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: vhls_src/fft.cpp:142:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: vhls_src/fft.cpp:143:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: vhls_src/fft.cpp:144:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: vhls_src/fft.cpp:146:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: vhls_src/fft.cpp:147:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: vhls_src/fft.cpp:148:16
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: vhls_src/fft.cpp:150:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: vhls_src/fft.cpp:163:2
WARNING: [HLS 200-471] Dataflow form checks found 11 issue(s) in file vhls_src/fft.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:38 ; elapsed = 00:01:44 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 738 ; free virtual = 5279
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:38 ; elapsed = 00:01:44 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 738 ; free virtual = 5279
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:42 ; elapsed = 00:01:50 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 576 ; free virtual = 5145
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'mult_window' (vhls_src/fft.cpp:61) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>.1' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>.1' into 'FFT0' (vhls_src/fft.cpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log' into 'log_reduce::log10' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:18) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log10' into 'log10f' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/logfloat.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'log10f' into 'std::log10' (/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:323) automatically.
INFO: [XFORM 203-602] Inlining function 'std::log10' into 'polarOUT' (vhls_src/fft.cpp:114) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:43 ; elapsed = 00:01:50 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 546 ; free virtual = 5116
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (vhls_src/fft.cpp:150) in function 'FFT' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (vhls_src/fft.cpp:163) in function 'FFT' completely with a factor of 32.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2' (vhls_src/fft.cpp:163) in function 'FFT' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'bitreversal_label1' (vhls_src/fft.cpp:66) in function 'bitreverse' completely with a factor of 32.
WARNING: [XFORM 203-505] Pipeline directive for loop 'bitreversal_label1' (vhls_src/fft.cpp:66) in function 'bitreverse' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (vhls_src/fft.cpp:29) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (vhls_src/fft.cpp:37) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (vhls_src/fft.cpp:45) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (vhls_src/fft.cpp:52) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (vhls_src/fft.cpp:58) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'mult_window' (vhls_src/fft.cpp:61) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>.1' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>.1' into 'FFT0118' (vhls_src/fft.cpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0118' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0118' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>.1' into 'FFT0119' (vhls_src/fft.cpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0119' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0119' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>.1' into 'FFT0120' (vhls_src/fft.cpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0120' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0120' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>.1' into 'FFT0121' (vhls_src/fft.cpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0121' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0121' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>.1' into 'FFT0122' (vhls_src/fft.cpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0122' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0122' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log' into 'log_reduce::log10' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:18) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log10' into 'log10f' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/logfloat.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'log10f' into 'std::log10' (/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:323) automatically.
INFO: [XFORM 203-602] Inlining function 'std::log10' into 'polarOUT' (vhls_src/fft.cpp:114) automatically.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT1._M_imag'  should be updated in process function 'FFT0118', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT1._M_real'  should be updated in process function 'FFT0118', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT2._M_imag'  should be updated in process function 'FFT0119', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT2._M_real'  should be updated in process function 'FFT0119', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT3._M_imag'  should be updated in process function 'FFT0120', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT3._M_real'  should be updated in process function 'FFT0120', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT4._M_imag'  should be updated in process function 'FFT0121', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT4._M_real'  should be updated in process function 'FFT0121', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUTfft._M_real'  should be updated in process function 'FFT0122', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUTfft._M_imag'  should be updated in process function 'FFT0122', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'FFT', detected/extracted 9 process function(s): 
	 'Block_codeRepl116_proc131'
	 'mult_window'
	 'bitreverse'
	 'FFT0118'
	 'FFT0119'
	 'FFT0120'
	 'FFT0121'
	 'FFT0122'
	 'Block_codeRepl11624_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vhls_src/fft.cpp:76:46) to (vhls_src/fft.cpp:76:40) in function 'FFT0122'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vhls_src/fft.cpp:76:46) to (vhls_src/fft.cpp:76:40) in function 'FFT0121'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vhls_src/fft.cpp:76:46) to (vhls_src/fft.cpp:76:40) in function 'FFT0120'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vhls_src/fft.cpp:76:46) to (vhls_src/fft.cpp:76:40) in function 'FFT0119'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vhls_src/fft.cpp:76:46) to (vhls_src/fft.cpp:76:40) in function 'FFT0118'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'polarOUT' into 'Block_codeRepl11624_proc' (vhls_src/fft.cpp:161) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:45 ; elapsed = 00:01:53 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 468 ; free virtual = 5044
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl116_proc131' to 'Block_codeRepl116_pr' (vhls_src/fft.cpp:128:1)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl11624_proc' to 'Block_codeRepl11624_' (vhls_src/fft.cpp:9:23)
INFO: [HLS 200-472] Inferring partial write operation for 'window' (vhls_src/fft.cpp:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window' (vhls_src/fft.cpp:49:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window' (vhls_src/fft.cpp:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window' (vhls_src/fft.cpp:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'prod_IN._M_real' (vhls_src/fft.cpp:61:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT0._M_real' (vhls_src/fft.cpp:70:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUTfft._M_real' (vhls_src/fft.cpp:82:22)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUTfft._M_real' (vhls_src/fft.cpp:83:22)
INFO: [HLS 200-472] Inferring partial write operation for 'xout_mag' (vhls_src/fft.cpp:114:19)
INFO: [HLS 200-472] Inferring partial write operation for 'xin._M_real' (vhls_src/fft.cpp:152:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:47 ; elapsed = 00:01:54 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 366 ; free virtual = 4943
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFT' ...
WARNING: [SYN 201-103] Legalizing function name 'FFT.entry3' to 'FFT_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'Block_codeRepl11624_' to 'Block_codeRepl11624_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 114.8 seconds; current allocated memory: 460.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 460.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl116_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 461.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 462.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mult_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 462.564 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 464.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bitreverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 464.845 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 465.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 465.822 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 466.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 466.495 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 466.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 467.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 467.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 467.933 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 468.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 468.657 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 469.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl11624_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 470.189 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 471.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 471.716 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.51 seconds; current allocated memory: 472.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_entry3'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 472.611 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl116_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl116_pr'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 473.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mult_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mult_window_Blackman32' to 'mult_window_Blackbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fsub_32ns_32ns_32_5_full_dsp_1' to 'FFT_fsub_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fadd_32ns_32ns_32_5_full_dsp_1' to 'FFT_fadd_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fmul_32ns_32ns_32_4_max_dsp_1' to 'FFT_fmul_32ns_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32neOg': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mult_window'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 478.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bitreverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bitreverse'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 480.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ndEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32neOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0118'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 484.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ndEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32neOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0119'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 486.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ndEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32neOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0120'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 488.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ndEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32neOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0121'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 490.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ndEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32neOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0122'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 492.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl11624_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Block_codeRepl11624_s_xout_mag' to 'Block_codeRepl116fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_flog_32ns_32ns_32_13_full_dsp_1' to 'FFT_flog_32ns_32ng8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_flog_32ns_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32neOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl11624_s'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 495.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN_M_real' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN_M_imag' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/win_mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT_M_real' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT_M_imag' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/mag_OUT' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FFT' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'data_IN_M_real', 'data_IN_M_imag', 'win_mode', 'data_OUT_M_real', 'data_OUT_M_imag' and 'mag_OUT' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_real' to 'FFT_data_OUT0_M_rhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_imag' to 'FFT_data_OUT0_M_iibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT1_M_imag' to 'FFT_data_OUT1_M_ijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT1_M_real' to 'FFT_data_OUT1_M_rkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT2_M_imag' to 'FFT_data_OUT2_M_ilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT2_M_real' to 'FFT_data_OUT2_M_rmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT3_M_imag' to 'FFT_data_OUT3_M_incg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT3_M_real' to 'FFT_data_OUT3_M_rocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT4_M_imag' to 'FFT_data_OUT4_M_ipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT4_M_real' to 'FFT_data_OUT4_M_rqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUTfft_M_real' to 'FFT_data_OUTfft_MrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUTfft_M_imag' to 'FFT_data_OUTfft_Msc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 1.4 seconds; current allocated memory: 503.209 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.65 MHz
INFO: [RTMG 210-279] Implementing memory 'mult_window_Blackbkb_rom' using auto ROMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'vhls_src/fft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:33 ; elapsed = 00:01:38 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 2327 ; free virtual = 4977
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:33 ; elapsed = 00:01:38 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 2327 ; free virtual = 4977
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:38 ; elapsed = 00:01:44 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 2178 ; free virtual = 4854
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'mult_window' (vhls_src/fft.cpp:61) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>.1' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>.1' into 'FFT0' (vhls_src/fft.cpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log' into 'log_reduce::log10' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:18) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log10' into 'log10f' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/logfloat.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'log10f' into 'std::log10' (/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:323) automatically.
INFO: [XFORM 203-602] Inlining function 'std::log10' into 'polarOUT' (vhls_src/fft.cpp:114) automatically.
INFO: [XFORM 203-602] Inlining function 'bitreverse' into 'FFT' (vhls_src/fft.cpp:155) automatically.
INFO: [XFORM 203-602] Inlining function 'polarOUT' into 'FFT' (vhls_src/fft.cpp:161) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:38 ; elapsed = 00:01:45 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 2149 ; free virtual = 4827
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (vhls_src/fft.cpp:150) in function 'FFT' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (vhls_src/fft.cpp:163) in function 'FFT' completely with a factor of 32.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2' (vhls_src/fft.cpp:163) in function 'FFT' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'bitreversal_label1' (vhls_src/fft.cpp:66) in function 'bitreverse' completely with a factor of 32.
WARNING: [XFORM 203-505] Pipeline directive for loop 'bitreversal_label1' (vhls_src/fft.cpp:66) in function 'bitreverse' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (vhls_src/fft.cpp:29) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (vhls_src/fft.cpp:37) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (vhls_src/fft.cpp:45) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (vhls_src/fft.cpp:52) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (vhls_src/fft.cpp:58) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'mult_window' (vhls_src/fft.cpp:61) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>.1' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>.1' into 'FFT0' (vhls_src/fft.cpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log' into 'log_reduce::log10' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:18) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log10' into 'log10f' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/logfloat.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'log10f' into 'std::log10' (/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:323) automatically.
INFO: [XFORM 203-602] Inlining function 'std::log10' into 'polarOUT' (vhls_src/fft.cpp:114) automatically.
INFO: [XFORM 203-602] Inlining function 'polarOUT' into 'FFT' (vhls_src/fft.cpp:161) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vhls_src/fft.cpp:76:46) to (vhls_src/fft.cpp:76:40) in function 'FFT0'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:40 ; elapsed = 00:01:47 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 2057 ; free virtual = 4753
INFO: [HLS 200-472] Inferring partial write operation for 'window' (vhls_src/fft.cpp:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window' (vhls_src/fft.cpp:49:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window' (vhls_src/fft.cpp:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window' (vhls_src/fft.cpp:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'prod_IN._M_real.2' (vhls_src/fft.cpp:61:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT0._M_real' (vhls_src/fft.cpp:70:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real' (vhls_src/fft.cpp:82:22)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real' (vhls_src/fft.cpp:83:22)
INFO: [HLS 200-472] Inferring partial write operation for 'xin._M_real' (vhls_src/fft.cpp:152:2)
INFO: [HLS 200-472] Inferring partial write operation for 'xout_mag' (vhls_src/fft.cpp:114:19)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:42 ; elapsed = 00:01:48 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 2020 ; free virtual = 4706
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFT' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mult_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 109.02 seconds; current allocated memory: 392.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 394.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bitreverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 395.151 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 395.526 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
WARNING: [SCHED 204-68] The II Violation in module 'FFT0' (Loop: FFT_label1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('data_OUT_M_imag_add_1_write_ln83', vhls_src/fft.cpp:83) of variable 'complex<float>._M_imag', vhls_src/fft.cpp:83 on array 'data_OUT_M_imag' and 'store' operation ('data_OUT_M_imag_add_write_ln82', vhls_src/fft.cpp:82) of variable 'complex<float>._M_imag', vhls_src/fft.cpp:82 on array 'data_OUT_M_imag'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 395.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 396.241 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 397.909 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.07 seconds; current allocated memory: 399.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mult_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mult_window_Blackman32' to 'mult_window_Blackbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fsub_32ns_32ns_32_5_full_dsp_1' to 'FFT_fsub_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fadd_32ns_32ns_32_5_full_dsp_1' to 'FFT_fadd_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fmul_32ns_32ns_32_4_max_dsp_1' to 'FFT_fmul_32ns_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32neOg': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mult_window'.
INFO: [HLS 200-111]  Elapsed time: 1.52 seconds; current allocated memory: 401.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bitreverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bitreverse'.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 403.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FFT_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'FFT_faddfsub_32nsfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_faddfsub_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32neOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 406.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN_M_real' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN_M_imag' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/win_mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT_M_real' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT_M_imag' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/mag_OUT' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FFT' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_real' to 'FFT_data_OUT0_M_rg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_imag' to 'FFT_data_OUT0_M_ihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT1_M_real' to 'FFT_data_OUT1_M_ribs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT1_M_imag' to 'FFT_data_OUT1_M_ijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT2_M_real' to 'FFT_data_OUT2_M_rkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT2_M_imag' to 'FFT_data_OUT2_M_ilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT3_M_real' to 'FFT_data_OUT3_M_rmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT3_M_imag' to 'FFT_data_OUT3_M_incg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT4_M_real' to 'FFT_data_OUT4_M_rocq' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'vhls_src/fft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:39 ; elapsed = 00:01:40 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 1537 ; free virtual = 4749
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:39 ; elapsed = 00:01:40 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 1537 ; free virtual = 4749
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:44 ; elapsed = 00:01:45 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 1396 ; free virtual = 4629
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'mult_window' (vhls_src/fft.cpp:61) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>.1' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>.1' into 'FFT0' (vhls_src/fft.cpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log' into 'log_reduce::log10' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:18) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log10' into 'log10f' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/logfloat.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'log10f' into 'std::log10' (/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:323) automatically.
INFO: [XFORM 203-602] Inlining function 'std::log10' into 'polarOUT' (vhls_src/fft.cpp:114) automatically.
INFO: [XFORM 203-602] Inlining function 'bitreverse' into 'FFT' (vhls_src/fft.cpp:160) automatically.
INFO: [XFORM 203-602] Inlining function 'polarOUT' into 'FFT' (vhls_src/fft.cpp:166) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:45 ; elapsed = 00:01:46 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 1367 ; free virtual = 4601
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (vhls_src/fft.cpp:155) in function 'FFT' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (vhls_src/fft.cpp:168) in function 'FFT' completely with a factor of 32.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2' (vhls_src/fft.cpp:168) in function 'FFT' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'bitreversal_label1' (vhls_src/fft.cpp:66) in function 'bitreverse' completely with a factor of 32.
WARNING: [XFORM 203-505] Pipeline directive for loop 'bitreversal_label1' (vhls_src/fft.cpp:66) in function 'bitreverse' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (vhls_src/fft.cpp:29) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (vhls_src/fft.cpp:37) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (vhls_src/fft.cpp:45) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (vhls_src/fft.cpp:52) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (vhls_src/fft.cpp:58) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'mult_window' (vhls_src/fft.cpp:61) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>.1' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>.1' into 'FFT0' (vhls_src/fft.cpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log' into 'log_reduce::log10' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:18) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log10' into 'log10f' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/logfloat.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'log10f' into 'std::log10' (/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:323) automatically.
INFO: [XFORM 203-602] Inlining function 'std::log10' into 'polarOUT' (vhls_src/fft.cpp:114) automatically.
INFO: [XFORM 203-602] Inlining function 'polarOUT' into 'FFT' (vhls_src/fft.cpp:166) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vhls_src/fft.cpp:76:46) to (vhls_src/fft.cpp:76:40) in function 'FFT0'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:46 ; elapsed = 00:01:47 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 1285 ; free virtual = 4527
INFO: [XFORM 203-811] Inferring bus burst read of length 32 on port 'data_IN._M_real' (vhls_src/fft.cpp:157:2).
INFO: [XFORM 203-811] Inferring bus burst read of length 32 on port 'data_IN._M_imag' (vhls_src/fft.cpp:157:2).
INFO: [XFORM 203-811] Inferring bus burst write of length 32 on port 'data_OUT._M_imag' (vhls_src/fft.cpp:172:3).
INFO: [XFORM 203-811] Inferring bus burst write of length 32 on port 'data_OUT._M_real' (vhls_src/fft.cpp:172:3).
INFO: [XFORM 203-811] Inferring bus burst write of length 32 on port 'mag_OUT' (vhls_src/fft.cpp:171:2).
INFO: [HLS 200-472] Inferring partial write operation for 'window' (vhls_src/fft.cpp:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window' (vhls_src/fft.cpp:49:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window' (vhls_src/fft.cpp:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window' (vhls_src/fft.cpp:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'prod_IN._M_real.2' (vhls_src/fft.cpp:61:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT0._M_real' (vhls_src/fft.cpp:70:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real' (vhls_src/fft.cpp:82:22)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real' (vhls_src/fft.cpp:83:22)
INFO: [HLS 200-472] Inferring partial write operation for 'xin._M_real' (vhls_src/fft.cpp:157:2)
INFO: [HLS 200-472] Inferring partial write operation for 'xout_mag' (vhls_src/fft.cpp:114:19)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:48 ; elapsed = 00:01:49 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 1240 ; free virtual = 4482
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFT' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mult_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 109.75 seconds; current allocated memory: 392.260 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 393.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bitreverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 394.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 394.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
WARNING: [SCHED 204-68] The II Violation in module 'FFT0' (Loop: FFT_label1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('data_OUT_M_imag_add_1_write_ln83', vhls_src/fft.cpp:83) of variable 'complex<float>._M_imag', vhls_src/fft.cpp:83 on array 'data_OUT_M_imag' and 'store' operation ('data_OUT_M_imag_add_write_ln82', vhls_src/fft.cpp:82) of variable 'complex<float>._M_imag', vhls_src/fft.cpp:82 on array 'data_OUT_M_imag'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 395.096 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 395.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 396.807 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.82 seconds; current allocated memory: 398.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mult_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mult_window_Blackman32' to 'mult_window_Blackbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fsub_32ns_32ns_32_5_full_dsp_1' to 'FFT_fsub_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fadd_32ns_32ns_32_5_full_dsp_1' to 'FFT_fadd_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fmul_32ns_32ns_32_4_max_dsp_1' to 'FFT_fmul_32ns_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32neOg': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mult_window'.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 399.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bitreverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bitreverse'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 402.491 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FFT_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'FFT_faddfsub_32nsfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_faddfsub_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32neOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 405.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN_M_real' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN_M_imag' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/win_mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT_M_real' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT_M_imag' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/mag_OUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FFT' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_real' to 'FFT_data_OUT0_M_rg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_imag' to 'FFT_data_OUT0_M_ihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT1_M_real' to 'FFT_data_OUT1_M_ribs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT1_M_imag' to 'FFT_data_OUT1_M_ijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT2_M_real' to 'FFT_data_OUT2_M_rkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT2_M_imag' to 'FFT_data_OUT2_M_ilbW' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'vhls_src/fft.cpp' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: vhls_src/fft.cpp:146:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: vhls_src/fft.cpp:147:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: vhls_src/fft.cpp:148:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: vhls_src/fft.cpp:149:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: vhls_src/fft.cpp:150:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: vhls_src/fft.cpp:151:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: vhls_src/fft.cpp:153:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: vhls_src/fft.cpp:154:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: vhls_src/fft.cpp:155:16
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: vhls_src/fft.cpp:157:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: vhls_src/fft.cpp:170:2
WARNING: [HLS 200-471] Dataflow form checks found 11 issue(s) in file vhls_src/fft.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:57 ; elapsed = 00:01:14 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 578 ; free virtual = 2459
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:57 ; elapsed = 00:01:14 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 578 ; free virtual = 2459
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:00 ; elapsed = 00:01:17 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 423 ; free virtual = 2335
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=' into 'std::operator*<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'mult_window' (vhls_src/fft.cpp:61) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator*<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator-=<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator-<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator+=<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator+<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' into 'FFT0' (vhls_src/fft.cpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0' (vhls_src/fft.cpp:83) automatically.
WARNING: [SYNCHK 200-120] vhls_src/fft.cpp:115: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:00 ; elapsed = 00:01:18 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 370 ; free virtual = 2288
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (vhls_src/fft.cpp:157) in function 'FFT' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (vhls_src/fft.cpp:170) in function 'FFT' completely with a factor of 32.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2' (vhls_src/fft.cpp:170) in function 'FFT' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'bitreversal_label1' (vhls_src/fft.cpp:66) in function 'bitreverse' completely with a factor of 32.
WARNING: [XFORM 203-505] Pipeline directive for loop 'bitreversal_label1' (vhls_src/fft.cpp:66) in function 'bitreverse' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (vhls_src/fft.cpp:29) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (vhls_src/fft.cpp:37) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (vhls_src/fft.cpp:45) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (vhls_src/fft.cpp:52) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (vhls_src/fft.cpp:58) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=' into 'std::operator*<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'mult_window' (vhls_src/fft.cpp:61) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator*<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator-=<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator-<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator+=<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator+<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' into 'FFT0154' (vhls_src/fft.cpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0154' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0154' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' into 'FFT0155' (vhls_src/fft.cpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0155' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0155' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' into 'FFT0156' (vhls_src/fft.cpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0156' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0156' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' into 'FFT0157' (vhls_src/fft.cpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0157' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0157' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' into 'FFT0158' (vhls_src/fft.cpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0158' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0158' (vhls_src/fft.cpp:83) automatically.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT1._M_imag.V'  should be updated in process function 'FFT0154', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT1._M_real.V'  should be updated in process function 'FFT0154', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT2._M_imag.V'  should be updated in process function 'FFT0155', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT2._M_real.V'  should be updated in process function 'FFT0155', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT3._M_imag.V'  should be updated in process function 'FFT0156', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT3._M_real.V'  should be updated in process function 'FFT0156', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT4._M_imag.V'  should be updated in process function 'FFT0157', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT4._M_real.V'  should be updated in process function 'FFT0157', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUTfft._M_real.V'  should be updated in process function 'FFT0158', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUTfft._M_imag.V'  should be updated in process function 'FFT0158', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'FFT', detected/extracted 9 process function(s): 
	 'Block_codeRepl16_proc167'
	 'mult_window'
	 'bitreverse'
	 'FFT0154'
	 'FFT0155'
	 'FFT0156'
	 'FFT0157'
	 'FFT0158'
	 'Block_codeRepl1624_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vhls_src/fft.cpp:76:46) to (vhls_src/fft.cpp:76:40) in function 'FFT0158'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vhls_src/fft.cpp:76:46) to (vhls_src/fft.cpp:76:40) in function 'FFT0157'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vhls_src/fft.cpp:76:46) to (vhls_src/fft.cpp:76:40) in function 'FFT0156'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vhls_src/fft.cpp:76:46) to (vhls_src/fft.cpp:76:40) in function 'FFT0155'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vhls_src/fft.cpp:76:46) to (vhls_src/fft.cpp:76:40) in function 'FFT0154'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'polarOUT' into 'Block_codeRepl1624_proc' (vhls_src/fft.cpp:168) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:02 ; elapsed = 00:01:19 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 264 ; free virtual = 2199
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl16_proc167' to 'Block_codeRepl16_pro' (vhls_src/fft.cpp:135:1)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl1624_proc' to 'Block_codeRepl1624_p' (vhls_src/fft.cpp:98:23)
INFO: [HLS 200-472] Inferring partial write operation for 'window.V' (vhls_src/fft.cpp:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window.V' (vhls_src/fft.cpp:49:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window.V' (vhls_src/fft.cpp:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window.V' (vhls_src/fft.cpp:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'prod_IN._M_real.V' (vhls_src/fft.cpp:61:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT0._M_real.V' (vhls_src/fft.cpp:70:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUTfft._M_real.' (vhls_src/fft.cpp:82:22)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUTfft._M_real.' (vhls_src/fft.cpp:83:22)
INFO: [HLS 200-472] Inferring partial write operation for 'xout_mag.V' (vhls_src/fft.cpp:115:34)
INFO: [HLS 200-472] Inferring partial write operation for 'xin._M_real.V' (vhls_src/fft.cpp:159:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:03 ; elapsed = 00:01:21 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 142 ; free virtual = 2078
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFT' ...
WARNING: [SYN 201-103] Legalizing function name 'FFT.entry3' to 'FFT_entry3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 81.33 seconds; current allocated memory: 510.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 510.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl16_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 511.017 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 511.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mult_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 512.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 513.627 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bitreverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 514.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 514.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (10.779ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'FFT0154' consists of the following:
	'mul' operation of DSP[42] ('mul_ln1193', vhls_src/fft.cpp:81) [41]  (3.36 ns)
	'sub' operation of DSP[42] ('ret.V', vhls_src/fft.cpp:81) [42]  (3.02 ns)
	'sub' operation ('complex<ap_fixed<16, 8, 5, 3, 0> >._M_real.V', vhls_src/fft.cpp:82) [53]  (2.08 ns)
	'store' operation ('data_OUT1_M_real_V_s_write_ln82', vhls_src/fft.cpp:82) of variable 'complex<ap_fixed<16, 8, 5, 3, 0> >._M_real.V', vhls_src/fft.cpp:82 on array 'data_OUT1_M_real_V' [56]  (2.32 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 515.128 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 515.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (10.779ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'FFT0155' consists of the following:
	'mul' operation of DSP[43] ('mul_ln1193', vhls_src/fft.cpp:81) [42]  (3.36 ns)
	'sub' operation of DSP[43] ('ret.V', vhls_src/fft.cpp:81) [43]  (3.02 ns)
	'sub' operation ('complex<ap_fixed<16, 8, 5, 3, 0> >._M_real.V', vhls_src/fft.cpp:82) [54]  (2.08 ns)
	'store' operation ('data_OUT2_M_real_V_s_write_ln82', vhls_src/fft.cpp:82) of variable 'complex<ap_fixed<16, 8, 5, 3, 0> >._M_real.V', vhls_src/fft.cpp:82 on array 'data_OUT2_M_real_V' [57]  (2.32 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 515.622 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 515.909 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (10.779ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'FFT0156' consists of the following:
	'mul' operation of DSP[43] ('mul_ln1193', vhls_src/fft.cpp:81) [42]  (3.36 ns)
	'sub' operation of DSP[43] ('ret.V', vhls_src/fft.cpp:81) [43]  (3.02 ns)
	'sub' operation ('complex<ap_fixed<16, 8, 5, 3, 0> >._M_real.V', vhls_src/fft.cpp:82) [54]  (2.08 ns)
	'store' operation ('data_OUT3_M_real_V_s_write_ln82', vhls_src/fft.cpp:82) of variable 'complex<ap_fixed<16, 8, 5, 3, 0> >._M_real.V', vhls_src/fft.cpp:82 on array 'data_OUT3_M_real_V' [57]  (2.32 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 516.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 516.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (10.779ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'FFT0157' consists of the following:
	'mul' operation of DSP[43] ('mul_ln1193', vhls_src/fft.cpp:81) [42]  (3.36 ns)
	'sub' operation of DSP[43] ('ret.V', vhls_src/fft.cpp:81) [43]  (3.02 ns)
	'sub' operation ('complex<ap_fixed<16, 8, 5, 3, 0> >._M_real.V', vhls_src/fft.cpp:82) [54]  (2.08 ns)
	'store' operation ('data_OUT4_M_real_V_s_write_ln82', vhls_src/fft.cpp:82) of variable 'complex<ap_fixed<16, 8, 5, 3, 0> >._M_real.V', vhls_src/fft.cpp:82 on array 'data_OUT4_M_real_V' [57]  (2.32 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 516.636 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 516.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0158' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (10.779ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'FFT0158' consists of the following:
	'mul' operation of DSP[42] ('mul_ln1193', vhls_src/fft.cpp:81) [41]  (3.36 ns)
	'sub' operation of DSP[42] ('ret.V', vhls_src/fft.cpp:81) [42]  (3.02 ns)
	'sub' operation ('complex<ap_fixed<16, 8, 5, 3, 0> >._M_real.V', vhls_src/fft.cpp:82) [53]  (2.08 ns)
	'store' operation ('data_OUTfft_M_real_1_write_ln82', vhls_src/fft.cpp:82) of variable 'complex<ap_fixed<16, 8, 5, 3, 0> >._M_real.V', vhls_src/fft.cpp:82 on array 'data_OUTfft_M_real_s' [56]  (2.32 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 517.135 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 517.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl1624_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 518.321 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 519.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 519.513 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 519.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_entry3'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 520.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl16_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl16_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 521.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mult_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mult_window_Blackman32_V' to 'mult_window_Blackbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mult_window_Hamm32_V' to 'mult_window_Hamm3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mult_window_Hann32_V' to 'mult_window_Hann3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mult_window_window_V' to 'mult_window_windoeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_mul_mul_10s_16s_24_1_1' to 'FFT_mul_mul_10s_1fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFT_mul_mul_10s_1fYi': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mult_window'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 524.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bitreverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bitreverse'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 527.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FFT_mac_mulsub_9s_16s_24s_24_1_1' to 'FFT_mac_mulsub_9sg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_mac_muladd_9s_16s_24s_24_1_1' to 'FFT_mac_muladd_9shbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFT_mac_muladd_9shbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_mac_mulsub_9sg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_mul_mul_10s_1fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0154'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 530.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FFT0155_W_M_real_V163' to 'FFT0155_W_M_real_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT0155_W_M_imag_V159' to 'FFT0155_W_M_imag_jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFT_mac_muladd_9shbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_mac_mulsub_9sg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_mul_mul_10s_1fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0155'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 531.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FFT0156_W_M_real_V164' to 'FFT0156_W_M_real_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT0156_W_M_imag_V160' to 'FFT0156_W_M_imag_lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFT_mac_muladd_9shbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_mac_mulsub_9sg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_mul_mul_10s_1fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0156'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 533.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FFT0157_W_M_real_V165' to 'FFT0157_W_M_real_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT0157_W_M_imag_V161' to 'FFT0157_W_M_imag_ncg' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'vhls_src/fft.cpp' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: vhls_src/fft.cpp:146:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: vhls_src/fft.cpp:147:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: vhls_src/fft.cpp:148:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: vhls_src/fft.cpp:149:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: vhls_src/fft.cpp:150:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: vhls_src/fft.cpp:151:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: vhls_src/fft.cpp:153:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: vhls_src/fft.cpp:154:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: vhls_src/fft.cpp:155:16
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: vhls_src/fft.cpp:157:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: vhls_src/fft.cpp:170:2
WARNING: [HLS 200-471] Dataflow form checks found 11 issue(s) in file vhls_src/fft.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:57 ; elapsed = 00:01:20 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 541 ; free virtual = 2319
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:57 ; elapsed = 00:01:20 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 541 ; free virtual = 2319
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:00 ; elapsed = 00:01:24 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 404 ; free virtual = 2194
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=' into 'std::operator*<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'mult_window' (vhls_src/fft.cpp:61) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator*<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator-=<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator-<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator+=<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator+<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' into 'FFT0' (vhls_src/fft.cpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0' (vhls_src/fft.cpp:83) automatically.
WARNING: [SYNCHK 200-120] vhls_src/fft.cpp:115: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:00 ; elapsed = 00:01:25 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 349 ; free virtual = 2145
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (vhls_src/fft.cpp:157) in function 'FFT' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (vhls_src/fft.cpp:170) in function 'FFT' completely with a factor of 32.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2' (vhls_src/fft.cpp:170) in function 'FFT' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'bitreversal_label1' (vhls_src/fft.cpp:66) in function 'bitreverse' completely with a factor of 32.
WARNING: [XFORM 203-505] Pipeline directive for loop 'bitreversal_label1' (vhls_src/fft.cpp:66) in function 'bitreverse' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (vhls_src/fft.cpp:29) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (vhls_src/fft.cpp:37) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (vhls_src/fft.cpp:45) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (vhls_src/fft.cpp:52) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (vhls_src/fft.cpp:58) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=' into 'std::operator*<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'mult_window' (vhls_src/fft.cpp:61) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator*<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator-=<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator-<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator+=<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator+<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' into 'FFT0154' (vhls_src/fft.cpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0154' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0154' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' into 'FFT0155' (vhls_src/fft.cpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0155' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0155' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' into 'FFT0156' (vhls_src/fft.cpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0156' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0156' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' into 'FFT0157' (vhls_src/fft.cpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0157' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0157' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' into 'FFT0158' (vhls_src/fft.cpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0158' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0158' (vhls_src/fft.cpp:83) automatically.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT1._M_imag.V'  should be updated in process function 'FFT0154', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT1._M_real.V'  should be updated in process function 'FFT0154', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT2._M_imag.V'  should be updated in process function 'FFT0155', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT2._M_real.V'  should be updated in process function 'FFT0155', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT3._M_imag.V'  should be updated in process function 'FFT0156', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT3._M_real.V'  should be updated in process function 'FFT0156', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT4._M_imag.V'  should be updated in process function 'FFT0157', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT4._M_real.V'  should be updated in process function 'FFT0157', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUTfft._M_real.V'  should be updated in process function 'FFT0158', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUTfft._M_imag.V'  should be updated in process function 'FFT0158', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'FFT', detected/extracted 9 process function(s): 
	 'Block_codeRepl16_proc167'
	 'mult_window'
	 'bitreverse'
	 'FFT0154'
	 'FFT0155'
	 'FFT0156'
	 'FFT0157'
	 'FFT0158'
	 'Block_codeRepl1624_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vhls_src/fft.cpp:76:46) to (vhls_src/fft.cpp:76:40) in function 'FFT0158'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vhls_src/fft.cpp:76:46) to (vhls_src/fft.cpp:76:40) in function 'FFT0157'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vhls_src/fft.cpp:76:46) to (vhls_src/fft.cpp:76:40) in function 'FFT0156'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vhls_src/fft.cpp:76:46) to (vhls_src/fft.cpp:76:40) in function 'FFT0155'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vhls_src/fft.cpp:76:46) to (vhls_src/fft.cpp:76:40) in function 'FFT0154'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'polarOUT' into 'Block_codeRepl1624_proc' (vhls_src/fft.cpp:168) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:02 ; elapsed = 00:01:26 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 242 ; free virtual = 2053
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl16_proc167' to 'Block_codeRepl16_pro' (vhls_src/fft.cpp:135:1)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl1624_proc' to 'Block_codeRepl1624_p' (vhls_src/fft.cpp:98:23)
INFO: [HLS 200-472] Inferring partial write operation for 'window.V' (vhls_src/fft.cpp:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window.V' (vhls_src/fft.cpp:49:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window.V' (vhls_src/fft.cpp:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window.V' (vhls_src/fft.cpp:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'prod_IN._M_real.V' (vhls_src/fft.cpp:61:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT0._M_real.V' (vhls_src/fft.cpp:70:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUTfft._M_real.' (vhls_src/fft.cpp:82:22)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUTfft._M_real.' (vhls_src/fft.cpp:83:22)
INFO: [HLS 200-472] Inferring partial write operation for 'xout_mag.V' (vhls_src/fft.cpp:115:34)
INFO: [HLS 200-472] Inferring partial write operation for 'xin._M_real.V' (vhls_src/fft.cpp:159:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:03 ; elapsed = 00:01:28 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 120 ; free virtual = 1932
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFT' ...
WARNING: [SYN 201-103] Legalizing function name 'FFT.entry3' to 'FFT_entry3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 88.24 seconds; current allocated memory: 510.557 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 510.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl16_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 511.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 511.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mult_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 512.187 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 513.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bitreverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 514.354 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 515.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 515.280 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 515.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 515.792 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 516.079 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 516.313 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 516.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 516.819 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 517.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0158' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 517.368 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 517.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl1624_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 518.607 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 519.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 519.821 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 520.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_entry3'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 520.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl16_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl16_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 521.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mult_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mult_window_Blackman32_V' to 'mult_window_Blackbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mult_window_Hamm32_V' to 'mult_window_Hamm3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mult_window_Hann32_V' to 'mult_window_Hann3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mult_window_window_V' to 'mult_window_windoeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'mult_window'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 524.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bitreverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bitreverse'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 527.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0154'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 530.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FFT0155_W_M_real_V163' to 'FFT0155_W_M_real_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT0155_W_M_imag_V159' to 'FFT0155_W_M_imag_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0155'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 532.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FFT0156_W_M_real_V164' to 'FFT0156_W_M_real_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT0156_W_M_imag_V160' to 'FFT0156_W_M_imag_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0156'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 534.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FFT0157_W_M_real_V165' to 'FFT0157_W_M_real_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT0157_W_M_imag_V161' to 'FFT0157_W_M_imag_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0157'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 535.903 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0158' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FFT0158_W_M_real_V166' to 'FFT0158_W_M_real_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT0158_W_M_imag_V162' to 'FFT0158_W_M_imag_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0158'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 537.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl1624_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Block_codeRepl1624_p_xout_mag_V' to 'Block_codeRepl162ncg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl1624_p'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 540.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN_M_real_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN_M_imag_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/win_mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT_M_real_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT_M_imag_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/mag_OUT_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'FFT' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'win_mode' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'FFT_prod_IN_M_real_V' to 'FFT_prod_IN_M_reaocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_prod_IN_M_imag_V' to 'FFT_prod_IN_M_imapcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_real_V' to 'FFT_data_OUT0_M_rqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_imag_V' to 'FFT_data_OUT0_M_ircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT1_M_imag_V' to 'FFT_data_OUT1_M_isc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT1_M_real_V' to 'FFT_data_OUT1_M_rtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT2_M_imag_V' to 'FFT_data_OUT2_M_iudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT2_M_real_V' to 'FFT_data_OUT2_M_rvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT3_M_imag_V' to 'FFT_data_OUT3_M_iwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT3_M_real_V' to 'FFT_data_OUT3_M_rxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT4_M_imag_V' to 'FFT_data_OUT4_M_iyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT4_M_real_V' to 'FFT_data_OUT4_M_rzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUTfft_M_real_s' to 'FFT_data_OUTfft_MAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUTfft_M_imag_s' to 'FFT_data_OUTfft_MBew' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 546.959 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-279] Implementing memory 'mult_window_Blackbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'mult_window_Hamm3cud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'mult_window_Hann3dEe_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'mult_window_windoeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'FFT0154_W_M_real_V_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFT0154_W_M_imag_V_rom' using distributed ROMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'vhls_src/fft.cpp' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: vhls_src/fft.cpp:137:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: vhls_src/fft.cpp:138:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: vhls_src/fft.cpp:139:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: vhls_src/fft.cpp:140:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: vhls_src/fft.cpp:141:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: vhls_src/fft.cpp:142:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: vhls_src/fft.cpp:144:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: vhls_src/fft.cpp:145:19
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: vhls_src/fft.cpp:146:16
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: vhls_src/fft.cpp:148:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: vhls_src/fft.cpp:161:2
WARNING: [HLS 200-471] Dataflow form checks found 11 issue(s) in file vhls_src/fft.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:54 ; elapsed = 00:01:12 . Memory (MB): peak = 1619.680 ; gain = 1163.754 ; free physical = 603 ; free virtual = 2231
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:54 ; elapsed = 00:01:12 . Memory (MB): peak = 1619.680 ; gain = 1163.754 ; free physical = 603 ; free virtual = 2231
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:57 ; elapsed = 00:01:16 . Memory (MB): peak = 1619.680 ; gain = 1163.754 ; free physical = 449 ; free virtual = 2105
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=' into 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'mult_window' (vhls_src/fft.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator-=<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator-<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator+=<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator+<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' into 'FFT0' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0' (vhls_src/fft.cpp:84) automatically.
WARNING: [SYNCHK 200-120] vhls_src/fft.cpp:106: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:57 ; elapsed = 00:01:16 . Memory (MB): peak = 1619.680 ; gain = 1163.754 ; free physical = 391 ; free virtual = 2059
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (vhls_src/fft.cpp:148) in function 'FFT' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (vhls_src/fft.cpp:161) in function 'FFT' completely with a factor of 32.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2' (vhls_src/fft.cpp:161) in function 'FFT' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'bitreversal_label1' (vhls_src/fft.cpp:67) in function 'bitreverse' completely with a factor of 32.
WARNING: [XFORM 203-505] Pipeline directive for loop 'bitreversal_label1' (vhls_src/fft.cpp:67) in function 'bitreverse' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (vhls_src/fft.cpp:30) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (vhls_src/fft.cpp:38) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (vhls_src/fft.cpp:46) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (vhls_src/fft.cpp:53) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (vhls_src/fft.cpp:59) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=' into 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'mult_window' (vhls_src/fft.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator-=<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator-<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator+=<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator+<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' into 'FFT0154' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0154' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0154' (vhls_src/fft.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' into 'FFT0155' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0155' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0155' (vhls_src/fft.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' into 'FFT0156' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0156' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0156' (vhls_src/fft.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' into 'FFT0157' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0157' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0157' (vhls_src/fft.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' into 'FFT0158' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0158' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0158' (vhls_src/fft.cpp:84) automatically.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT1._M_imag.V'  should be updated in process function 'FFT0154', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT1._M_real.V'  should be updated in process function 'FFT0154', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT2._M_imag.V'  should be updated in process function 'FFT0155', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT2._M_real.V'  should be updated in process function 'FFT0155', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT3._M_imag.V'  should be updated in process function 'FFT0156', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT3._M_real.V'  should be updated in process function 'FFT0156', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT4._M_imag.V'  should be updated in process function 'FFT0157', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT4._M_real.V'  should be updated in process function 'FFT0157', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUTfft._M_real.V'  should be updated in process function 'FFT0158', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUTfft._M_imag.V'  should be updated in process function 'FFT0158', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'FFT', detected/extracted 9 process function(s): 
	 'Block_codeRepl16_proc167'
	 'mult_window'
	 'bitreverse'
	 'FFT0154'
	 'FFT0155'
	 'FFT0156'
	 'FFT0157'
	 'FFT0158'
	 'Block_codeRepl1624_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vhls_src/fft.cpp:77:46) to (vhls_src/fft.cpp:77:40) in function 'FFT0158'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vhls_src/fft.cpp:77:46) to (vhls_src/fft.cpp:77:40) in function 'FFT0157'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vhls_src/fft.cpp:77:46) to (vhls_src/fft.cpp:77:40) in function 'FFT0156'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vhls_src/fft.cpp:77:46) to (vhls_src/fft.cpp:77:40) in function 'FFT0155'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vhls_src/fft.cpp:77:46) to (vhls_src/fft.cpp:77:40) in function 'FFT0154'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'polarOUT' into 'Block_codeRepl1624_proc' (vhls_src/fft.cpp:159) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:59 ; elapsed = 00:01:18 . Memory (MB): peak = 1619.680 ; gain = 1163.754 ; free physical = 282 ; free virtual = 1965
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl16_proc167' to 'Block_codeRepl16_pro' (vhls_src/fft.cpp:126:1)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl1624_proc' to 'Block_codeRepl1624_p' (vhls_src/fft.cpp:99:23)
INFO: [HLS 200-472] Inferring partial write operation for 'window.V' (vhls_src/fft.cpp:55:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window.V' (vhls_src/fft.cpp:50:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window.V' (vhls_src/fft.cpp:42:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window.V' (vhls_src/fft.cpp:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'prod_IN._M_real.V' (vhls_src/fft.cpp:62:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT0._M_real.V' (vhls_src/fft.cpp:71:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUTfft._M_real.' (vhls_src/fft.cpp:83:22)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUTfft._M_real.' (vhls_src/fft.cpp:84:22)
INFO: [HLS 200-472] Inferring partial write operation for 'xout_mag.V' (vhls_src/fft.cpp:106:34)
INFO: [HLS 200-472] Inferring partial write operation for 'xin._M_real.V' (vhls_src/fft.cpp:150:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:00 ; elapsed = 00:01:19 . Memory (MB): peak = 1619.680 ; gain = 1163.754 ; free physical = 167 ; free virtual = 1847
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFT' ...
WARNING: [SYN 201-103] Legalizing function name 'FFT.entry3' to 'FFT_entry3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 79.62 seconds; current allocated memory: 511.958 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 512.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl16_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 512.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 513.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mult_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 513.584 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 515.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bitreverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 515.753 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 516.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 516.677 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 516.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 517.179 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 517.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 517.692 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 517.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 518.189 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 518.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0158' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 518.729 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 519.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl1624_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 519.963 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 521.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 521.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 521.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_entry3'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 522.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl16_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl16_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 523.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mult_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mult_window_Blackman32_V' to 'mult_window_Blackbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mult_window_Hamm32_V' to 'mult_window_Hamm3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mult_window_Hann32_V' to 'mult_window_Hann3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mult_window_window_V' to 'mult_window_windoeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'mult_window'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 526.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bitreverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bitreverse'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 529.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0154'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 532.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FFT0155_W_M_real_V163' to 'FFT0155_W_M_real_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT0155_W_M_imag_V159' to 'FFT0155_W_M_imag_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0155'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 533.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FFT0156_W_M_real_V164' to 'FFT0156_W_M_real_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT0156_W_M_imag_V160' to 'FFT0156_W_M_imag_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0156'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 535.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FFT0157_W_M_real_V165' to 'FFT0157_W_M_real_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT0157_W_M_imag_V161' to 'FFT0157_W_M_imag_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0157'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 537.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0158' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FFT0158_W_M_real_V166' to 'FFT0158_W_M_real_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT0158_W_M_imag_V162' to 'FFT0158_W_M_imag_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0158'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 538.960 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl1624_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Block_codeRepl1624_p_xout_mag_V' to 'Block_codeRepl162ncg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl1624_p'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 541.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN_M_real_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN_M_imag_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/win_mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT_M_real_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT_M_imag_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/mag_OUT_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'FFT' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'win_mode' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'FFT_prod_IN_M_real_V' to 'FFT_prod_IN_M_reaocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_prod_IN_M_imag_V' to 'FFT_prod_IN_M_imapcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_real_V' to 'FFT_data_OUT0_M_rqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_imag_V' to 'FFT_data_OUT0_M_ircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT1_M_imag_V' to 'FFT_data_OUT1_M_isc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT1_M_real_V' to 'FFT_data_OUT1_M_rtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT2_M_imag_V' to 'FFT_data_OUT2_M_iudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT2_M_real_V' to 'FFT_data_OUT2_M_rvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT3_M_imag_V' to 'FFT_data_OUT3_M_iwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT3_M_real_V' to 'FFT_data_OUT3_M_rxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT4_M_imag_V' to 'FFT_data_OUT4_M_iyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT4_M_real_V' to 'FFT_data_OUT4_M_rzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUTfft_M_real_s' to 'FFT_data_OUTfft_MAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUTfft_M_imag_s' to 'FFT_data_OUTfft_MBew' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 548.219 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.17 MHz
INFO: [RTMG 210-279] Implementing memory 'mult_window_Blackbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'mult_window_Hamm3cud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'mult_window_Hann3dEe_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'mult_window_windoeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'FFT0154_W_M_real_V_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFT0154_W_M_imag_V_rom' using distributed ROMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'vhls_src/fft.cpp' ... 
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: vhls_src/fft.cpp:157:9
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file vhls_src/fft.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:55 ; elapsed = 00:01:32 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 844 ; free virtual = 1981
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:55 ; elapsed = 00:01:32 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 844 ; free virtual = 1981
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:58 ; elapsed = 00:01:36 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 677 ; free virtual = 1858
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=' into 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'mult_window' (vhls_src/fft.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator-=<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator-<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator+=<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator+<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' into 'FFT0' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0' (vhls_src/fft.cpp:84) automatically.
WARNING: [SYNCHK 200-120] vhls_src/fft.cpp:106: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:59 ; elapsed = 00:01:37 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 628 ; free virtual = 1809
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (vhls_src/fft.cpp:150) in function 'FFT' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (vhls_src/fft.cpp:168) in function 'FFT' completely with a factor of 32.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2' (vhls_src/fft.cpp:168) in function 'FFT' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'bitreversal_label1' (vhls_src/fft.cpp:67) in function 'bitreverse' completely with a factor of 32.
WARNING: [XFORM 203-505] Pipeline directive for loop 'bitreversal_label1' (vhls_src/fft.cpp:67) in function 'bitreverse' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (vhls_src/fft.cpp:30) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (vhls_src/fft.cpp:38) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (vhls_src/fft.cpp:46) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (vhls_src/fft.cpp:53) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (vhls_src/fft.cpp:59) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=' into 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'mult_window' (vhls_src/fft.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator-=<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator-<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator+=<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator+<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' into 'FFT0154' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0154' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0154' (vhls_src/fft.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' into 'FFT0155' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0155' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0155' (vhls_src/fft.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' into 'FFT0156' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0156' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0156' (vhls_src/fft.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' into 'FFT0157' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0157' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0157' (vhls_src/fft.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' into 'FFT0158' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0158' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0158' (vhls_src/fft.cpp:84) automatically.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT1._M_imag.V'  should be updated in process function 'FFT0154', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT1._M_real.V'  should be updated in process function 'FFT0154', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT2._M_imag.V'  should be updated in process function 'FFT0155', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT2._M_real.V'  should be updated in process function 'FFT0155', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT3._M_imag.V'  should be updated in process function 'FFT0156', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT3._M_real.V'  should be updated in process function 'FFT0156', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT4._M_imag.V'  should be updated in process function 'FFT0157', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT4._M_real.V'  should be updated in process function 'FFT0157', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUTfft._M_real.V'  should be updated in process function 'FFT0158', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUTfft._M_imag.V'  should be updated in process function 'FFT0158', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'FFT', detected/extracted 9 process function(s): 
	 'Block_codeRepl16_proc167'
	 'mult_window'
	 'bitreverse'
	 'FFT0154'
	 'FFT0155'
	 'FFT0156'
	 'FFT0157'
	 'FFT0158'
	 'Block_codeRepl1624_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vhls_src/fft.cpp:77:46) to (vhls_src/fft.cpp:77:40) in function 'FFT0158'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vhls_src/fft.cpp:77:46) to (vhls_src/fft.cpp:77:40) in function 'FFT0157'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vhls_src/fft.cpp:77:46) to (vhls_src/fft.cpp:77:40) in function 'FFT0156'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vhls_src/fft.cpp:77:46) to (vhls_src/fft.cpp:77:40) in function 'FFT0155'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vhls_src/fft.cpp:77:46) to (vhls_src/fft.cpp:77:40) in function 'FFT0154'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'polarOUT' into 'Block_codeRepl1624_proc' (vhls_src/fft.cpp:166) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:00 ; elapsed = 00:01:39 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 521 ; free virtual = 1719
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl16_proc167' to 'Block_codeRepl16_pro' (vhls_src/fft.cpp:152:1)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl1624_proc' to 'Block_codeRepl1624_p' (vhls_src/fft.cpp:99:23)
INFO: [HLS 200-472] Inferring partial write operation for 'window.V' (vhls_src/fft.cpp:55:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window.V' (vhls_src/fft.cpp:50:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window.V' (vhls_src/fft.cpp:42:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window.V' (vhls_src/fft.cpp:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'prod_IN._M_real.V' (vhls_src/fft.cpp:62:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT0._M_real.V' (vhls_src/fft.cpp:71:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUTfft._M_real.' (vhls_src/fft.cpp:83:22)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUTfft._M_real.' (vhls_src/fft.cpp:84:22)
INFO: [HLS 200-472] Inferring partial write operation for 'xout_mag.V' (vhls_src/fft.cpp:106:34)
INFO: [HLS 200-472] Inferring partial write operation for 'xin._M_real.V' (vhls_src/fft.cpp:152:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:02 ; elapsed = 00:01:41 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 399 ; free virtual = 1597
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFT' ...
WARNING: [SYN 201-103] Legalizing function name 'FFT.entry3' to 'FFT_entry3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 101.06 seconds; current allocated memory: 513.249 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 513.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl16_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 514.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 514.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mult_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 515.487 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 517.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bitreverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 517.642 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 518.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 518.541 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 518.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 519.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 519.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 519.571 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 519.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 520.099 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 520.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0158' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 520.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 520.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl1624_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 521.952 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 523.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 523.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 523.892 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_entry3'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 524.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl16_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl16_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 525.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mult_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mult_window_Blackman32_V' to 'mult_window_Blackbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mult_window_Hamm32_V' to 'mult_window_Hamm3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mult_window_Hann32_V' to 'mult_window_Hann3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mult_window_window_V' to 'mult_window_windoeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'mult_window'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 529.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bitreverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bitreverse'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 532.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0154'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 535.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FFT0155_W_M_real_V163' to 'FFT0155_W_M_real_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT0155_W_M_imag_V159' to 'FFT0155_W_M_imag_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0155'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 536.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FFT0156_W_M_real_V164' to 'FFT0156_W_M_real_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT0156_W_M_imag_V160' to 'FFT0156_W_M_imag_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0156'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 538.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FFT0157_W_M_real_V165' to 'FFT0157_W_M_real_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT0157_W_M_imag_V161' to 'FFT0157_W_M_imag_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0157'.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 540.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0158' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FFT0158_W_M_real_V166' to 'FFT0158_W_M_real_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT0158_W_M_imag_V162' to 'FFT0158_W_M_imag_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0158'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 541.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl1624_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Block_codeRepl1624_p_xout_mag_V' to 'Block_codeRepl162ncg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl1624_p'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 544.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN_M_real_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN_M_imag_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/win_mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT_M_real_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT_M_imag_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/mag_OUT_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FFT' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'data_IN_M_real_V', 'data_IN_M_imag_V', 'win_mode', 'data_OUT_M_real_V', 'data_OUT_M_imag_V' and 'mag_OUT_V' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'FFT_prod_IN_M_real_V' to 'FFT_prod_IN_M_reaocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_prod_IN_M_imag_V' to 'FFT_prod_IN_M_imapcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_real_V' to 'FFT_data_OUT0_M_rqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_imag_V' to 'FFT_data_OUT0_M_ircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT1_M_imag_V' to 'FFT_data_OUT1_M_isc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT1_M_real_V' to 'FFT_data_OUT1_M_rtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT2_M_imag_V' to 'FFT_data_OUT2_M_iudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT2_M_real_V' to 'FFT_data_OUT2_M_rvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT3_M_imag_V' to 'FFT_data_OUT3_M_iwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT3_M_real_V' to 'FFT_data_OUT3_M_rxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT4_M_imag_V' to 'FFT_data_OUT4_M_iyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT4_M_real_V' to 'FFT_data_OUT4_M_rzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUTfft_M_real_s' to 'FFT_data_OUTfft_MAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUTfft_M_imag_s' to 'FFT_data_OUTfft_MBew' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 551.914 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.17 MHz
INFO: [RTMG 210-279] Implementing memory 'mult_window_Blackbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'mult_window_Hamm3cud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'mult_window_Hann3dEe_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'mult_window_windoeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'FFT0154_W_M_real_V_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFT0154_W_M_imag_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'Block_codeRepl162ncg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-740] Implementing PIPO FFT_xin_M_imag_V_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'FFT_xin_M_imag_V_memcore_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-740] Implementing PIPO FFT_prod_IN_M_reaocq_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'FFT_prod_IN_M_reaocq_memcore_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-740] Implementing PIPO FFT_data_OUTfft_MAem_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'FFT_data_OUTfft_MAem_memcore_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'win_mode_c1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_mode_c_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [HLS 200-740] Implementing PIPO FFT_xin_M_imag_V_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO FFT_prod_IN_M_reaocq_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO FFT_data_OUTfft_MAem_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO FFT_xin_M_imag_V_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO FFT_prod_IN_M_reaocq_memcore using a separate memory for each block
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'vhls_src/fft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:58 ; elapsed = 00:01:33 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 587 ; free virtual = 1830
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:58 ; elapsed = 00:01:33 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 587 ; free virtual = 1830
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:00 ; elapsed = 00:01:36 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 428 ; free virtual = 1703
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=' into 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'mult_window' (vhls_src/fft.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator-=<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator-<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator+=<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator+<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' into 'FFT0' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0' (vhls_src/fft.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'bitreverse' into 'FFT' (vhls_src/fft.cpp:160) automatically.
INFO: [XFORM 203-602] Inlining function 'polarOUT' into 'FFT' (vhls_src/fft.cpp:166) automatically.
WARNING: [SYNCHK 200-120] vhls_src/fft.cpp:106: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:01 ; elapsed = 00:01:37 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 377 ; free virtual = 1653
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (vhls_src/fft.cpp:150) in function 'FFT' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (vhls_src/fft.cpp:168) in function 'FFT' completely with a factor of 32.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2' (vhls_src/fft.cpp:168) in function 'FFT' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'bitreversal_label1' (vhls_src/fft.cpp:67) in function 'bitreverse' completely with a factor of 32.
WARNING: [XFORM 203-505] Pipeline directive for loop 'bitreversal_label1' (vhls_src/fft.cpp:67) in function 'bitreverse' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (vhls_src/fft.cpp:30) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (vhls_src/fft.cpp:38) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (vhls_src/fft.cpp:46) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (vhls_src/fft.cpp:53) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (vhls_src/fft.cpp:59) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=' into 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'mult_window' (vhls_src/fft.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator-=<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator-<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator+=<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator+<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' into 'FFT0' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0' (vhls_src/fft.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'polarOUT' into 'FFT' (vhls_src/fft.cpp:166) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vhls_src/fft.cpp:77:46) to (vhls_src/fft.cpp:77:40) in function 'FFT0'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:02 ; elapsed = 00:01:38 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 268 ; free virtual = 1562
INFO: [HLS 200-472] Inferring partial write operation for 'window.V' (vhls_src/fft.cpp:55:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window.V' (vhls_src/fft.cpp:50:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window.V' (vhls_src/fft.cpp:42:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window.V' (vhls_src/fft.cpp:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'prod_IN._M_real.V.2' (vhls_src/fft.cpp:62:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT0._M_real.V' (vhls_src/fft.cpp:71:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real.V' (vhls_src/fft.cpp:83:22)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real.V' (vhls_src/fft.cpp:84:22)
INFO: [HLS 200-472] Inferring partial write operation for 'xin._M_real.V' (vhls_src/fft.cpp:152:2)
INFO: [HLS 200-472] Inferring partial write operation for 'xout_mag.V' (vhls_src/fft.cpp:106:34)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:03 ; elapsed = 00:01:40 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 207 ; free virtual = 1504
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFT' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mult_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 100.12 seconds; current allocated memory: 443.888 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 445.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bitreverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 445.942 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 446.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
WARNING: [SCHED 204-68] The II Violation in module 'FFT0' (Loop: FFT_label1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('data_OUT_M_imag_V_a_1_write_ln84', vhls_src/fft.cpp:84) of variable 'complex<ap_fixed<32, 24, 5, 3, 0> >._M_imag.V', vhls_src/fft.cpp:84 on array 'data_OUT_M_imag_V' and 'store' operation ('data_OUT_M_imag_V_a_write_ln83', vhls_src/fft.cpp:83) of variable 'complex<ap_fixed<32, 24, 5, 3, 0> >._M_imag.V', vhls_src/fft.cpp:83 on array 'data_OUT_M_imag_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 446.597 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 446.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 448.507 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 450.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mult_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mult_window_Blackman32_V' to 'mult_window_Blackbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mult_window_Hamm32_V' to 'mult_window_Hamm3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mult_window_Hann32_V' to 'mult_window_Hann3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mult_window_window_V' to 'mult_window_windoeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'mult_window'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 451.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bitreverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bitreverse'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 453.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 456.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN_M_real_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN_M_imag_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/win_mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT_M_real_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT_M_imag_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/mag_OUT_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FFT' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FFT_prod_IN_M_real_V' to 'FFT_prod_IN_M_reafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_prod_IN_M_imag_V' to 'FFT_prod_IN_M_imag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_real_V' to 'FFT_data_OUT0_M_rhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_imag_V' to 'FFT_data_OUT0_M_iibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT1_M_real_V' to 'FFT_data_OUT1_M_rjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT1_M_imag_V' to 'FFT_data_OUT1_M_ikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT2_M_real_V' to 'FFT_data_OUT2_M_rlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT2_M_imag_V' to 'FFT_data_OUT2_M_imb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT3_M_real_V' to 'FFT_data_OUT3_M_rncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT3_M_imag_V' to 'FFT_data_OUT3_M_iocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT4_M_real_V' to 'FFT_data_OUT4_M_rpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT4_M_imag_V' to 'FFT_data_OUT4_M_iqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUTfft_M_real_s' to 'FFT_data_OUTfft_MrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUTfft_M_imag_s' to 'FFT_data_OUTfft_Msc4' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return', 'data_IN_M_real_V', 'data_IN_M_imag_V', 'win_mode', 'data_OUT_M_real_V' and 'mag_OUT_V' to AXI-Lite port AXILiteS.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'vhls_src/fft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:54 ; elapsed = 00:01:11 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 609 ; free virtual = 1807
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:54 ; elapsed = 00:01:11 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 609 ; free virtual = 1807
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:57 ; elapsed = 00:01:14 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 456 ; free virtual = 1683
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=' into 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'mult_window' (vhls_src/fft.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator-=<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator-<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator+=<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator+<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' into 'FFT0' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0' (vhls_src/fft.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'bitreverse' into 'FFT' (vhls_src/fft.cpp:159) automatically.
INFO: [XFORM 203-602] Inlining function 'polarOUT' into 'FFT' (vhls_src/fft.cpp:165) automatically.
WARNING: [SYNCHK 200-120] vhls_src/fft.cpp:106: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:58 ; elapsed = 00:01:15 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 397 ; free virtual = 1635
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (vhls_src/fft.cpp:149) in function 'FFT' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (vhls_src/fft.cpp:167) in function 'FFT' completely with a factor of 32.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2' (vhls_src/fft.cpp:167) in function 'FFT' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (vhls_src/fft.cpp:99) in function 'polarOUT' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'bitreversal_label1' (vhls_src/fft.cpp:67) in function 'bitreverse' completely with a factor of 32.
WARNING: [XFORM 203-505] Pipeline directive for loop 'bitreversal_label1' (vhls_src/fft.cpp:67) in function 'bitreverse' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (vhls_src/fft.cpp:30) in function 'mult_window' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (vhls_src/fft.cpp:38) in function 'mult_window' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (vhls_src/fft.cpp:46) in function 'mult_window' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (vhls_src/fft.cpp:53) in function 'mult_window' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (vhls_src/fft.cpp:59) in function 'mult_window' partially with a factor of 8.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=' into 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'mult_window' (vhls_src/fft.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator-=<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator-<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator+=<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator+<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' into 'FFT0' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0' (vhls_src/fft.cpp:84) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vhls_src/fft.cpp:77:46) to (vhls_src/fft.cpp:77:40) in function 'FFT0'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'polarOUT' into 'FFT' (vhls_src/fft.cpp:165) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:59 ; elapsed = 00:01:16 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 275 ; free virtual = 1545
INFO: [HLS 200-472] Inferring partial write operation for 'window.V' (vhls_src/fft.cpp:55:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window.V' (vhls_src/fft.cpp:50:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window.V' (vhls_src/fft.cpp:42:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window.V' (vhls_src/fft.cpp:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'prod_IN._M_real.V.2' (vhls_src/fft.cpp:62:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT0._M_real.V' (vhls_src/fft.cpp:71:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real.V' (vhls_src/fft.cpp:83:22)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real.V' (vhls_src/fft.cpp:84:22)
INFO: [HLS 200-472] Inferring partial write operation for 'xin._M_real.V' (vhls_src/fft.cpp:151:2)
INFO: [HLS 200-472] Inferring partial write operation for 'xout_mag.V' (vhls_src/fft.cpp:106:34)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:01 ; elapsed = 00:01:18 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 212 ; free virtual = 1478
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFT' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mult_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('window_V_addr_26_write_ln50', vhls_src/fft.cpp:50) of variable 'sext_ln203_2', vhls_src/fft.cpp:50 on array 'window.V', vhls_src/fft.cpp:26 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'window_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('window_V_addr_18_write_ln42', vhls_src/fft.cpp:42) of variable 'zext_ln203_10', vhls_src/fft.cpp:42 on array 'window.V', vhls_src/fft.cpp:26 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'window_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('window_V_addr_10_write_ln34', vhls_src/fft.cpp:34) of variable 'zext_ln203_2', vhls_src/fft.cpp:34 on array 'window.V', vhls_src/fft.cpp:26 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'window_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('__x._M_real.V', vhls_src/fft.cpp:62) on array 'data_IN_M_real_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data_IN_M_real_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 79.04 seconds; current allocated memory: 445.541 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 448.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bitreverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 448.511 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 448.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
WARNING: [SCHED 204-68] The II Violation in module 'FFT0' (Loop: FFT_label1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('data_OUT_M_imag_V_a_1_write_ln84', vhls_src/fft.cpp:84) of variable 'complex<ap_fixed<32, 24, 5, 3, 0> >._M_imag.V', vhls_src/fft.cpp:84 on array 'data_OUT_M_imag_V' and 'store' operation ('data_OUT_M_imag_V_a_write_ln83', vhls_src/fft.cpp:83) of variable 'complex<ap_fixed<32, 24, 5, 3, 0> >._M_imag.V', vhls_src/fft.cpp:83 on array 'data_OUT_M_imag_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 449.161 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 449.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('data_OUTfft_M_real_6', vhls_src/fft.cpp:102->vhls_src/fft.cpp:165) on array 'data_OUTfft_M_real_s' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data_OUTfft_M_real_s'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 450.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 452.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mult_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mult_window_Blackman32_V' to 'mult_window_Blackbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mult_window_Hamm32_V' to 'mult_window_Hamm3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mult_window_Hann32_V' to 'mult_window_Hann3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mult_window_window_V' to 'mult_window_windoeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'mult_window'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 454.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bitreverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bitreverse'.
INFO: [HLS 200-111]  Elapsed time: 1.05 seconds; current allocated memory: 460.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 463.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN_M_real_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN_M_imag_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/win_mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT_M_real_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT_M_imag_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/mag_OUT_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'FFT' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FFT_prod_IN_M_real_V' to 'FFT_prod_IN_M_reafYi' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'vhls_src/fft.cpp' ... 
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: vhls_src/fft.cpp:156:9
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file vhls_src/fft.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:55 ; elapsed = 00:01:06 . Memory (MB): peak = 1611.953 ; gain = 1163.754 ; free physical = 612 ; free virtual = 1775
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:55 ; elapsed = 00:01:06 . Memory (MB): peak = 1611.953 ; gain = 1163.754 ; free physical = 612 ; free virtual = 1775
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:58 ; elapsed = 00:01:10 . Memory (MB): peak = 1611.953 ; gain = 1163.754 ; free physical = 439 ; free virtual = 1646
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=' into 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'mult_window' (vhls_src/fft.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator-=<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator-<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator+=<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator+<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' into 'FFT0' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0' (vhls_src/fft.cpp:84) automatically.
WARNING: [SYNCHK 200-120] vhls_src/fft.cpp:106: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:59 ; elapsed = 00:01:11 . Memory (MB): peak = 1611.953 ; gain = 1163.754 ; free physical = 387 ; free virtual = 1601
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (vhls_src/fft.cpp:149) in function 'FFT' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (vhls_src/fft.cpp:167) in function 'FFT' completely with a factor of 32.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2' (vhls_src/fft.cpp:167) in function 'FFT' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (vhls_src/fft.cpp:99) in function 'polarOUT' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'bitreversal_label1' (vhls_src/fft.cpp:67) in function 'bitreverse' completely with a factor of 32.
WARNING: [XFORM 203-505] Pipeline directive for loop 'bitreversal_label1' (vhls_src/fft.cpp:67) in function 'bitreverse' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (vhls_src/fft.cpp:30) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (vhls_src/fft.cpp:38) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (vhls_src/fft.cpp:46) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (vhls_src/fft.cpp:53) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (vhls_src/fft.cpp:59) in function 'mult_window' partially with a factor of 8.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=' into 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'mult_window' (vhls_src/fft.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator-=<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator-<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator+=<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator+<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' into 'FFT0154' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0154' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0154' (vhls_src/fft.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' into 'FFT0155' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0155' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0155' (vhls_src/fft.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' into 'FFT0156' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0156' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0156' (vhls_src/fft.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' into 'FFT0157' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0157' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0157' (vhls_src/fft.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' into 'FFT0158' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0158' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0158' (vhls_src/fft.cpp:84) automatically.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT1._M_imag.V'  should be updated in process function 'FFT0154', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT1._M_real.V'  should be updated in process function 'FFT0154', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT2._M_imag.V'  should be updated in process function 'FFT0155', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT2._M_real.V'  should be updated in process function 'FFT0155', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT3._M_imag.V'  should be updated in process function 'FFT0156', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT3._M_real.V'  should be updated in process function 'FFT0156', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT4._M_imag.V'  should be updated in process function 'FFT0157', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUT4._M_real.V'  should be updated in process function 'FFT0157', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUTfft._M_real.V'  should be updated in process function 'FFT0158', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'data_OUTfft._M_imag.V'  should be updated in process function 'FFT0158', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'FFT', detected/extracted 9 process function(s): 
	 'Block_codeRepl16_proc167'
	 'mult_window'
	 'bitreverse'
	 'FFT0154'
	 'FFT0155'
	 'FFT0156'
	 'FFT0157'
	 'FFT0158'
	 'Block_codeRepl1624_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vhls_src/fft.cpp:77:46) to (vhls_src/fft.cpp:77:40) in function 'FFT0158'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vhls_src/fft.cpp:77:46) to (vhls_src/fft.cpp:77:40) in function 'FFT0157'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vhls_src/fft.cpp:77:46) to (vhls_src/fft.cpp:77:40) in function 'FFT0156'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vhls_src/fft.cpp:77:46) to (vhls_src/fft.cpp:77:40) in function 'FFT0155'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vhls_src/fft.cpp:77:46) to (vhls_src/fft.cpp:77:40) in function 'FFT0154'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'polarOUT' into 'Block_codeRepl1624_proc' (vhls_src/fft.cpp:165) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:00 ; elapsed = 00:01:12 . Memory (MB): peak = 1611.953 ; gain = 1163.754 ; free physical = 291 ; free virtual = 1510
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl16_proc167' to 'Block_codeRepl16_pro' (vhls_src/fft.cpp:151:1)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl1624_proc' to 'Block_codeRepl1624_p' (vhls_src/fft.cpp:99:23)
INFO: [HLS 200-472] Inferring partial write operation for 'window.V' (vhls_src/fft.cpp:55:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window.V' (vhls_src/fft.cpp:50:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window.V' (vhls_src/fft.cpp:42:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window.V' (vhls_src/fft.cpp:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'prod_IN._M_real.V' (vhls_src/fft.cpp:62:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT0._M_real.V' (vhls_src/fft.cpp:71:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUTfft._M_real.' (vhls_src/fft.cpp:83:22)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUTfft._M_real.' (vhls_src/fft.cpp:84:22)
INFO: [HLS 200-472] Inferring partial write operation for 'xout_mag.V' (vhls_src/fft.cpp:106:34)
INFO: [HLS 200-472] Inferring partial write operation for 'xin._M_real.V' (vhls_src/fft.cpp:151:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:02 ; elapsed = 00:01:14 . Memory (MB): peak = 1611.953 ; gain = 1163.754 ; free physical = 166 ; free virtual = 1389
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFT' ...
WARNING: [SYN 201-103] Legalizing function name 'FFT.entry3' to 'FFT_entry3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 74.3 seconds; current allocated memory: 497.292 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 497.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl16_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 497.869 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 498.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mult_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('__x._M_real.V', vhls_src/fft.cpp:62->vhls_src/fft.cpp:110) on array 'xin_M_real_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'xin_M_real_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 499.287 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 501.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bitreverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 501.900 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 502.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 502.794 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 503.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 503.283 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 503.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 503.826 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 504.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 504.377 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 504.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0158' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 504.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 505.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl1624_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 506.163 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 507.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 507.455 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 508.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_entry3'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 508.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl16_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl16_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 509.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mult_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mult_window_Blackman32_V' to 'mult_window_Blackbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mult_window_Hamm32_V' to 'mult_window_Hamm3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mult_window_Hann32_V' to 'mult_window_Hann3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mult_window_window_V' to 'mult_window_windoeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'mult_window'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 513.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bitreverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bitreverse'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 517.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0154'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 520.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FFT0155_W_M_real_V163' to 'FFT0155_W_M_real_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT0155_W_M_imag_V159' to 'FFT0155_W_M_imag_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0155'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 522.310 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FFT0156_W_M_real_V164' to 'FFT0156_W_M_real_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT0156_W_M_imag_V160' to 'FFT0156_W_M_imag_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0156'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 524.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FFT0157_W_M_real_V165' to 'FFT0157_W_M_real_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT0157_W_M_imag_V161' to 'FFT0157_W_M_imag_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0157'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 525.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0158' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FFT0158_W_M_real_V166' to 'FFT0158_W_M_real_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT0158_W_M_imag_V162' to 'FFT0158_W_M_imag_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0158'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 527.412 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl1624_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Block_codeRepl1624_p_xout_mag_V' to 'Block_codeRepl162ncg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl1624_p'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 530.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN_M_real_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN_M_imag_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/win_mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT_M_real_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT_M_imag_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/mag_OUT_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'FFT' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'win_mode' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'FFT_prod_IN_M_real_V' to 'FFT_prod_IN_M_reaocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_prod_IN_M_imag_V' to 'FFT_prod_IN_M_imapcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_real_V' to 'FFT_data_OUT0_M_rqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_imag_V' to 'FFT_data_OUT0_M_ircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT1_M_imag_V' to 'FFT_data_OUT1_M_isc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT1_M_real_V' to 'FFT_data_OUT1_M_rtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT2_M_imag_V' to 'FFT_data_OUT2_M_iudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT2_M_real_V' to 'FFT_data_OUT2_M_rvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT3_M_imag_V' to 'FFT_data_OUT3_M_iwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT3_M_real_V' to 'FFT_data_OUT3_M_rxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT4_M_imag_V' to 'FFT_data_OUT4_M_iyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT4_M_real_V' to 'FFT_data_OUT4_M_rzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUTfft_M_real_s' to 'FFT_data_OUTfft_MAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUTfft_M_imag_s' to 'FFT_data_OUTfft_MBew' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 537.130 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.17 MHz
INFO: [RTMG 210-279] Implementing memory 'mult_window_Blackbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'mult_window_Hamm3cud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'mult_window_Hann3dEe_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'mult_window_windoeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'FFT0154_W_M_real_V_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFT0154_W_M_imag_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'Block_codeRepl162ncg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-740] Implementing PIPO FFT_xin_M_imag_V_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'FFT_xin_M_imag_V_memcore_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-740] Implementing PIPO FFT_prod_IN_M_reaocq_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'FFT_prod_IN_M_reaocq_memcore_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'win_mode_c1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'win_mode_c_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [HLS 200-740] Implementing PIPO FFT_xin_M_imag_V_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO FFT_prod_IN_M_reaocq_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO FFT_xin_M_imag_V_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO FFT_prod_IN_M_reaocq_memcore using a separate memory for each block
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:10 ; elapsed = 00:01:26 . Memory (MB): peak = 1611.953 ; gain = 1163.754 ; free physical = 124 ; free virtual = 1338
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'vhls_src/fft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 747 ; free virtual = 5363
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 747 ; free virtual = 5363
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 604 ; free virtual = 5239
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=' into 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'mult_window' (vhls_src/fft.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator-=<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator-<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator+=<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator+<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' into 'FFT0' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0' (vhls_src/fft.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'bitreverse' into 'FFT' (vhls_src/fft.cpp:160) automatically.
INFO: [XFORM 203-602] Inlining function 'polarOUT' into 'FFT' (vhls_src/fft.cpp:166) automatically.
WARNING: [SYNCHK 200-120] vhls_src/fft.cpp:106: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 550 ; free virtual = 5191
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (vhls_src/fft.cpp:99) in function 'polarOUT' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'bitreversal_label1' (vhls_src/fft.cpp:67) in function 'bitreverse' completely with a factor of 32.
WARNING: [XFORM 203-505] Pipeline directive for loop 'bitreversal_label1' (vhls_src/fft.cpp:67) in function 'bitreverse' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (vhls_src/fft.cpp:30) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (vhls_src/fft.cpp:38) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (vhls_src/fft.cpp:46) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (vhls_src/fft.cpp:53) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (vhls_src/fft.cpp:59) in function 'mult_window' partially with a factor of 8.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=' into 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'mult_window' (vhls_src/fft.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator-=<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator-<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator+=<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator+<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >.1' into 'FFT0' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'FFT0' (vhls_src/fft.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'polarOUT' into 'FFT' (vhls_src/fft.cpp:166) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vhls_src/fft.cpp:77:46) to (vhls_src/fft.cpp:77:40) in function 'FFT0'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 444 ; free virtual = 5101
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'data_IN._M_imag.V' (vhls_src/fft.cpp:152:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'data_IN._M_real.V' (vhls_src/fft.cpp:152:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 32 on port 'data_OUT._M_imag.V' (vhls_src/fft.cpp:176:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 32 on port 'data_OUT._M_real.V' (vhls_src/fft.cpp:176:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 32 on port 'mag_OUT.V' (vhls_src/fft.cpp:171:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'window.V' (vhls_src/fft.cpp:55:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window.V' (vhls_src/fft.cpp:50:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window.V' (vhls_src/fft.cpp:42:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window.V' (vhls_src/fft.cpp:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'prod_IN._M_real.V.2' (vhls_src/fft.cpp:62:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT0._M_real.V' (vhls_src/fft.cpp:71:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real.V' (vhls_src/fft.cpp:83:22)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real.V' (vhls_src/fft.cpp:84:22)
INFO: [HLS 200-472] Inferring partial write operation for 'xin._M_real.V' (vhls_src/fft.cpp:152:2)
INFO: [HLS 200-472] Inferring partial write operation for 'xout_mag.V' (vhls_src/fft.cpp:106:34)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 380 ; free virtual = 5045
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFT' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mult_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('__x._M_real.V', vhls_src/fft.cpp:62) on array 'data_IN_M_real_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data_IN_M_real_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 56.67 seconds; current allocated memory: 441.462 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 443.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bitreverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 443.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 444.322 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
WARNING: [SCHED 204-68] The II Violation in module 'FFT0' (Loop: FFT_label1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('data_OUT_M_imag_V_a_1_write_ln84', vhls_src/fft.cpp:84) of variable 'complex<ap_fixed<32, 24, 5, 3, 0> >._M_imag.V', vhls_src/fft.cpp:84 on array 'data_OUT_M_imag_V' and 'store' operation ('data_OUT_M_imag_V_a_write_ln83', vhls_src/fft.cpp:83) of variable 'complex<ap_fixed<32, 24, 5, 3, 0> >._M_imag.V', vhls_src/fft.cpp:83 on array 'data_OUT_M_imag_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 444.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 444.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 445.366 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 446.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mult_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mult_window_Blackman32_V' to 'mult_window_Blackbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mult_window_Hamm32_V' to 'mult_window_Hamm3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mult_window_Hann32_V' to 'mult_window_Hann3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mult_window_window_V' to 'mult_window_windoeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'mult_window'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 447.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bitreverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bitreverse'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 451.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 454.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN_M_real_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN_M_imag_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/win_mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT_M_real_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT_M_imag_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/mag_OUT_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FFT' to 's_axilite & ap_ctrl_hs'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'vhls_src/fft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 872 ; free virtual = 5323
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 872 ; free virtual = 5323
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 731 ; free virtual = 5200
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'mult_window' (vhls_src/fft.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>.1' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>.1' into 'FFT0' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (vhls_src/fft.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log' into 'log_reduce::log10' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:18) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log10' into 'log10f' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/logfloat.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'log10f' into 'std::log10' (/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:323) automatically.
INFO: [XFORM 203-602] Inlining function 'std::log10' into 'polarOUT' (vhls_src/fft.cpp:105) automatically.
INFO: [XFORM 203-602] Inlining function 'bitreverse' into 'FFT' (vhls_src/fft.cpp:160) automatically.
INFO: [XFORM 203-602] Inlining function 'polarOUT' into 'FFT' (vhls_src/fft.cpp:166) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 700 ; free virtual = 5173
INFO: [HLS 200-489] Unrolling loop 'bitreversal_label1' (vhls_src/fft.cpp:67) in function 'bitreverse' completely with a factor of 32.
WARNING: [XFORM 203-505] Pipeline directive for loop 'bitreversal_label1' (vhls_src/fft.cpp:67) in function 'bitreverse' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (vhls_src/fft.cpp:30) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (vhls_src/fft.cpp:38) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (vhls_src/fft.cpp:46) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (vhls_src/fft.cpp:53) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (vhls_src/fft.cpp:59) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'mult_window' (vhls_src/fft.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>.1' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>.1' into 'FFT0' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (vhls_src/fft.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log' into 'log_reduce::log10' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:18) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log10' into 'log10f' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/logfloat.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'log10f' into 'std::log10' (/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:323) automatically.
INFO: [XFORM 203-602] Inlining function 'std::log10' into 'polarOUT' (vhls_src/fft.cpp:105) automatically.
INFO: [XFORM 203-602] Inlining function 'polarOUT' into 'FFT' (vhls_src/fft.cpp:166) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vhls_src/fft.cpp:77:46) to (vhls_src/fft.cpp:77:40) in function 'FFT0'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 616 ; free virtual = 5099
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'data_IN._M_imag' (vhls_src/fft.cpp:152:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'data_IN._M_real' (vhls_src/fft.cpp:152:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 32 on port 'data_OUT._M_imag' (vhls_src/fft.cpp:176:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 32 on port 'data_OUT._M_real' (vhls_src/fft.cpp:176:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 32 on port 'mag_OUT' (vhls_src/fft.cpp:171:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'window' (vhls_src/fft.cpp:55:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window' (vhls_src/fft.cpp:50:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window' (vhls_src/fft.cpp:42:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window' (vhls_src/fft.cpp:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'prod_IN._M_real.2' (vhls_src/fft.cpp:62:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT0._M_real' (vhls_src/fft.cpp:71:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real' (vhls_src/fft.cpp:83:22)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real' (vhls_src/fft.cpp:84:22)
INFO: [HLS 200-472] Inferring partial write operation for 'xin._M_real' (vhls_src/fft.cpp:152:2)
INFO: [HLS 200-472] Inferring partial write operation for 'xout_mag' (vhls_src/fft.cpp:105:19)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 570 ; free virtual = 5055
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFT' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mult_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.66 seconds; current allocated memory: 390.085 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 391.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bitreverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 392.248 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 392.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
WARNING: [SCHED 204-68] The II Violation in module 'FFT0' (Loop: FFT_label1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('data_OUT_M_imag_add_1_write_ln84', vhls_src/fft.cpp:84) of variable 'complex<float>._M_imag', vhls_src/fft.cpp:84 on array 'data_OUT_M_imag' and 'store' operation ('data_OUT_M_imag_add_write_ln83', vhls_src/fft.cpp:83) of variable 'complex<float>._M_imag', vhls_src/fft.cpp:83 on array 'data_OUT_M_imag'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 392.908 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 393.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 33.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 393.860 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 394.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mult_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mult_window_Blackman32' to 'mult_window_Blackbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fsub_32ns_32ns_32_5_full_dsp_1' to 'FFT_fsub_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fadd_32ns_32ns_32_5_full_dsp_1' to 'FFT_fadd_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fmul_32ns_32ns_32_4_max_dsp_1' to 'FFT_fmul_32ns_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32neOg': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mult_window'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 396.007 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bitreverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bitreverse'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 398.545 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FFT_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'FFT_faddfsub_32nsfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_faddfsub_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32neOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 401.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN_M_real' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN_M_imag' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/win_mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT_M_real' to 'm_axi'.
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'vhls_src/fft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 847 ; free virtual = 5299
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 847 ; free virtual = 5299
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 705 ; free virtual = 5177
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'mult_window' (vhls_src/fft.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>.1' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>.1' into 'FFT0' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (vhls_src/fft.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log' into 'log_reduce::log10' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:18) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log10' into 'log10f' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/logfloat.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'log10f' into 'std::log10' (/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:323) automatically.
INFO: [XFORM 203-602] Inlining function 'std::log10' into 'polarOUT' (vhls_src/fft.cpp:105) automatically.
INFO: [XFORM 203-602] Inlining function 'bitreverse' into 'FFT' (vhls_src/fft.cpp:160) automatically.
INFO: [XFORM 203-602] Inlining function 'polarOUT' into 'FFT' (vhls_src/fft.cpp:166) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 674 ; free virtual = 5148
INFO: [HLS 200-489] Unrolling loop 'bitreversal_label1' (vhls_src/fft.cpp:67) in function 'bitreverse' completely with a factor of 32.
WARNING: [XFORM 203-505] Pipeline directive for loop 'bitreversal_label1' (vhls_src/fft.cpp:67) in function 'bitreverse' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (vhls_src/fft.cpp:30) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (vhls_src/fft.cpp:38) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (vhls_src/fft.cpp:46) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (vhls_src/fft.cpp:53) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (vhls_src/fft.cpp:59) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'mult_window' (vhls_src/fft.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>.1' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>.1' into 'FFT0' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (vhls_src/fft.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log' into 'log_reduce::log10' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:18) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log10' into 'log10f' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/logfloat.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'log10f' into 'std::log10' (/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:323) automatically.
INFO: [XFORM 203-602] Inlining function 'std::log10' into 'polarOUT' (vhls_src/fft.cpp:105) automatically.
INFO: [XFORM 203-602] Inlining function 'polarOUT' into 'FFT' (vhls_src/fft.cpp:166) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vhls_src/fft.cpp:77:46) to (vhls_src/fft.cpp:77:40) in function 'FFT0'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 589 ; free virtual = 5075
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'data_IN._M_imag' (vhls_src/fft.cpp:152:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'data_IN._M_real' (vhls_src/fft.cpp:152:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 32 on port 'data_OUT._M_imag' (vhls_src/fft.cpp:176:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 32 on port 'data_OUT._M_real' (vhls_src/fft.cpp:176:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 32 on port 'mag_OUT' (vhls_src/fft.cpp:171:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'window' (vhls_src/fft.cpp:55:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window' (vhls_src/fft.cpp:50:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window' (vhls_src/fft.cpp:42:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window' (vhls_src/fft.cpp:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'prod_IN._M_real.2' (vhls_src/fft.cpp:62:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT0._M_real' (vhls_src/fft.cpp:71:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real' (vhls_src/fft.cpp:83:22)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real' (vhls_src/fft.cpp:84:22)
INFO: [HLS 200-472] Inferring partial write operation for 'xin._M_real' (vhls_src/fft.cpp:152:2)
INFO: [HLS 200-472] Inferring partial write operation for 'xout_mag' (vhls_src/fft.cpp:105:19)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:53 ; elapsed = 00:00:53 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 544 ; free virtual = 5031
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFT' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mult_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.59 seconds; current allocated memory: 390.103 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 391.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bitreverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 392.265 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 392.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
WARNING: [SCHED 204-68] The II Violation in module 'FFT0' (Loop: FFT_label1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('data_OUT_M_imag_add_1_write_ln84', vhls_src/fft.cpp:84) of variable 'complex<float>._M_imag', vhls_src/fft.cpp:84 on array 'data_OUT_M_imag' and 'store' operation ('data_OUT_M_imag_add_write_ln83', vhls_src/fft.cpp:83) of variable 'complex<float>._M_imag', vhls_src/fft.cpp:83 on array 'data_OUT_M_imag'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 392.927 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 393.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 33.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 393.880 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 394.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mult_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mult_window_Blackman32' to 'mult_window_Blackbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fsub_32ns_32ns_32_5_full_dsp_1' to 'FFT_fsub_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fadd_32ns_32ns_32_5_full_dsp_1' to 'FFT_fadd_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fmul_32ns_32ns_32_4_max_dsp_1' to 'FFT_fmul_32ns_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32neOg': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mult_window'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 396.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bitreverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bitreverse'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 398.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FFT_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'FFT_faddfsub_32nsfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_faddfsub_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32neOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 401.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN_M_real' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN_M_imag' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/win_mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT_M_real' to 'm_axi'.
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'vhls_src/fft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 1727 ; free virtual = 6258
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 1727 ; free virtual = 6258
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 1586 ; free virtual = 6136
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'mult_window' (vhls_src/fft.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>.1' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>.1' into 'FFT0' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (vhls_src/fft.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log' into 'log_reduce::log10' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:18) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log10' into 'log10f' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/logfloat.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'log10f' into 'std::log10' (/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:323) automatically.
INFO: [XFORM 203-602] Inlining function 'std::log10' into 'polarOUT' (vhls_src/fft.cpp:105) automatically.
INFO: [XFORM 203-602] Inlining function 'bitreverse' into 'FFT' (vhls_src/fft.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'polarOUT' into 'FFT' (vhls_src/fft.cpp:162) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 1556 ; free virtual = 6108
INFO: [HLS 200-489] Unrolling loop 'bitreversal_label1' (vhls_src/fft.cpp:67) in function 'bitreverse' completely with a factor of 32.
WARNING: [XFORM 203-505] Pipeline directive for loop 'bitreversal_label1' (vhls_src/fft.cpp:67) in function 'bitreverse' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (vhls_src/fft.cpp:30) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (vhls_src/fft.cpp:38) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (vhls_src/fft.cpp:46) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (vhls_src/fft.cpp:53) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (vhls_src/fft.cpp:59) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'mult_window' (vhls_src/fft.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>.1' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>.1' into 'FFT0' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (vhls_src/fft.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log' into 'log_reduce::log10' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:18) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log10' into 'log10f' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/logfloat.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'log10f' into 'std::log10' (/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:323) automatically.
INFO: [XFORM 203-602] Inlining function 'std::log10' into 'polarOUT' (vhls_src/fft.cpp:105) automatically.
INFO: [XFORM 203-602] Inlining function 'polarOUT' into 'FFT' (vhls_src/fft.cpp:162) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vhls_src/fft.cpp:77:46) to (vhls_src/fft.cpp:77:40) in function 'FFT0'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 1469 ; free virtual = 6034
INFO: [HLS 200-472] Inferring partial write operation for 'window' (vhls_src/fft.cpp:55:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window' (vhls_src/fft.cpp:50:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window' (vhls_src/fft.cpp:42:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window' (vhls_src/fft.cpp:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'prod_IN._M_real.2' (vhls_src/fft.cpp:62:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT0._M_real' (vhls_src/fft.cpp:71:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real' (vhls_src/fft.cpp:83:22)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real' (vhls_src/fft.cpp:84:22)
INFO: [HLS 200-472] Inferring partial write operation for 'xin._M_real' (vhls_src/fft.cpp:148:2)
INFO: [HLS 200-472] Inferring partial write operation for 'xout_mag' (vhls_src/fft.cpp:105:19)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 1424 ; free virtual = 5990
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFT' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mult_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 60.96 seconds; current allocated memory: 390.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 391.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bitreverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 392.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 392.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
WARNING: [SCHED 204-68] The II Violation in module 'FFT0' (Loop: FFT_label1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('data_OUT_M_imag_add_1_write_ln84', vhls_src/fft.cpp:84) of variable 'complex<float>._M_imag', vhls_src/fft.cpp:84 on array 'data_OUT_M_imag' and 'store' operation ('data_OUT_M_imag_add_write_ln83', vhls_src/fft.cpp:83) of variable 'complex<float>._M_imag', vhls_src/fft.cpp:83 on array 'data_OUT_M_imag'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 392.946 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 393.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 33.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 393.856 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 394.545 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mult_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mult_window_Blackman32' to 'mult_window_Blackbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fsub_32ns_32ns_32_5_full_dsp_1' to 'FFT_fsub_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fadd_32ns_32ns_32_5_full_dsp_1' to 'FFT_fadd_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fmul_32ns_32ns_32_4_max_dsp_1' to 'FFT_fmul_32ns_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32neOg': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mult_window'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 395.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bitreverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bitreverse'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 398.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FFT_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'FFT_faddfsub_32nsfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_faddfsub_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32neOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 401.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN_M_real' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN_M_imag' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/win_mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT_M_real' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT_M_imag' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/mag_OUT' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FFT' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_real' to 'FFT_data_OUT0_M_rg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_imag' to 'FFT_data_OUT0_M_ihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT1_M_real' to 'FFT_data_OUT1_M_ribs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT1_M_imag' to 'FFT_data_OUT1_M_ijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT2_M_real' to 'FFT_data_OUT2_M_rkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT2_M_imag' to 'FFT_data_OUT2_M_ilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT3_M_real' to 'FFT_data_OUT3_M_rmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT3_M_imag' to 'FFT_data_OUT3_M_incg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT4_M_real' to 'FFT_data_OUT4_M_rocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT4_M_imag' to 'FFT_data_OUT4_M_ipcA' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'vhls_src/fft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 1693 ; free virtual = 6224
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 1693 ; free virtual = 6224
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 1551 ; free virtual = 6101
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'mult_window' (vhls_src/fft.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>.1' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>.1' into 'FFT0' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (vhls_src/fft.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log' into 'log_reduce::log10' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:18) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log10' into 'log10f' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/logfloat.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'log10f' into 'std::log10' (/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:323) automatically.
INFO: [XFORM 203-602] Inlining function 'std::log10' into 'polarOUT' (vhls_src/fft.cpp:105) automatically.
INFO: [XFORM 203-602] Inlining function 'bitreverse' into 'FFT' (vhls_src/fft.cpp:149) automatically.
INFO: [XFORM 203-602] Inlining function 'polarOUT' into 'FFT' (vhls_src/fft.cpp:155) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 1521 ; free virtual = 6073
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (vhls_src/fft.cpp:139) in function 'FFT' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (vhls_src/fft.cpp:157) in function 'FFT' completely with a factor of 32.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2' (vhls_src/fft.cpp:157) in function 'FFT' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'bitreversal_label1' (vhls_src/fft.cpp:67) in function 'bitreverse' completely with a factor of 32.
WARNING: [XFORM 203-505] Pipeline directive for loop 'bitreversal_label1' (vhls_src/fft.cpp:67) in function 'bitreverse' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (vhls_src/fft.cpp:30) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (vhls_src/fft.cpp:38) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (vhls_src/fft.cpp:46) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (vhls_src/fft.cpp:53) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (vhls_src/fft.cpp:59) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'mult_window' (vhls_src/fft.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>.1' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>.1' into 'FFT0' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (vhls_src/fft.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log' into 'log_reduce::log10' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:18) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log10' into 'log10f' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/logfloat.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'log10f' into 'std::log10' (/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:323) automatically.
INFO: [XFORM 203-602] Inlining function 'std::log10' into 'polarOUT' (vhls_src/fft.cpp:105) automatically.
INFO: [XFORM 203-602] Inlining function 'polarOUT' into 'FFT' (vhls_src/fft.cpp:155) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vhls_src/fft.cpp:77:46) to (vhls_src/fft.cpp:77:40) in function 'FFT0'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 1434 ; free virtual = 5997
INFO: [HLS 200-472] Inferring partial write operation for 'window' (vhls_src/fft.cpp:55:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window' (vhls_src/fft.cpp:50:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window' (vhls_src/fft.cpp:42:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window' (vhls_src/fft.cpp:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'prod_IN._M_real.2' (vhls_src/fft.cpp:62:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT0._M_real' (vhls_src/fft.cpp:71:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real' (vhls_src/fft.cpp:83:22)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real' (vhls_src/fft.cpp:84:22)
INFO: [HLS 200-472] Inferring partial write operation for 'xin._M_real' (vhls_src/fft.cpp:141:2)
INFO: [HLS 200-472] Inferring partial write operation for 'xout_mag' (vhls_src/fft.cpp:105:19)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 1386 ; free virtual = 5952
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFT' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mult_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.26 seconds; current allocated memory: 393.280 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 394.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bitreverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 395.433 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 395.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
WARNING: [SCHED 204-68] The II Violation in module 'FFT0' (Loop: FFT_label1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('data_OUT_M_imag_add_1_write_ln84', vhls_src/fft.cpp:84) of variable 'complex<float>._M_imag', vhls_src/fft.cpp:84 on array 'data_OUT_M_imag' and 'store' operation ('data_OUT_M_imag_add_write_ln83', vhls_src/fft.cpp:83) of variable 'complex<float>._M_imag', vhls_src/fft.cpp:83 on array 'data_OUT_M_imag'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 396.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 396.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 398.221 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 400.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mult_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mult_window_Blackman32' to 'mult_window_Blackbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fsub_32ns_32ns_32_5_full_dsp_1' to 'FFT_fsub_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fadd_32ns_32ns_32_5_full_dsp_1' to 'FFT_fadd_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fmul_32ns_32ns_32_4_max_dsp_1' to 'FFT_fmul_32ns_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32neOg': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mult_window'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 401.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bitreverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bitreverse'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 404.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FFT_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'FFT_faddfsub_32nsfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_faddfsub_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32neOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 406.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN_M_real' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN_M_imag' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/win_mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT_M_real' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT_M_imag' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/mag_OUT' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FFT' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_real' to 'FFT_data_OUT0_M_rg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_imag' to 'FFT_data_OUT0_M_ihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT1_M_real' to 'FFT_data_OUT1_M_ribs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT1_M_imag' to 'FFT_data_OUT1_M_ijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT2_M_real' to 'FFT_data_OUT2_M_rkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT2_M_imag' to 'FFT_data_OUT2_M_ilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT3_M_real' to 'FFT_data_OUT3_M_rmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT3_M_imag' to 'FFT_data_OUT3_M_incg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT4_M_real' to 'FFT_data_OUT4_M_rocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT4_M_imag' to 'FFT_data_OUT4_M_ipcA' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'vhls_src/fft.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 749 ; free virtual = 5884
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 749 ; free virtual = 5884
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 655 ; free virtual = 5805
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'mult_window' (vhls_src/fft.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>.1' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>.1' into 'FFT0' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (vhls_src/fft.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'bitreverse' into 'FFT' (vhls_src/fft.cpp:149) automatically.
INFO: [XFORM 203-602] Inlining function 'polarOUT' into 'FFT' (vhls_src/fft.cpp:155) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 629 ; free virtual = 5781
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (vhls_src/fft.cpp:139) in function 'FFT' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (vhls_src/fft.cpp:157) in function 'FFT' completely with a factor of 32.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2' (vhls_src/fft.cpp:157) in function 'FFT' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'bitreversal_label1' (vhls_src/fft.cpp:67) in function 'bitreverse' completely with a factor of 32.
WARNING: [XFORM 203-505] Pipeline directive for loop 'bitreversal_label1' (vhls_src/fft.cpp:67) in function 'bitreverse' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (vhls_src/fft.cpp:30) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (vhls_src/fft.cpp:38) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (vhls_src/fft.cpp:46) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (vhls_src/fft.cpp:53) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (vhls_src/fft.cpp:59) in function 'mult_window' partially with a factor of 2.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'mult_window' (vhls_src/fft.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>.1' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator-=<float>' into 'std::operator-<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'std::operator+<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>.1' into 'FFT0' (vhls_src/fft.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<float>' into 'FFT0' (vhls_src/fft.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<float>' into 'FFT0' (vhls_src/fft.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'polarOUT' into 'FFT' (vhls_src/fft.cpp:155) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vhls_src/fft.cpp:77:46) to (vhls_src/fft.cpp:77:40) in function 'FFT0'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 575 ; free virtual = 5736
INFO: [HLS 200-472] Inferring partial write operation for 'window' (vhls_src/fft.cpp:55:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window' (vhls_src/fft.cpp:50:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window' (vhls_src/fft.cpp:42:2)
INFO: [HLS 200-472] Inferring partial write operation for 'window' (vhls_src/fft.cpp:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'prod_IN._M_real.2' (vhls_src/fft.cpp:62:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT0._M_real' (vhls_src/fft.cpp:71:3)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real' (vhls_src/fft.cpp:83:22)
INFO: [HLS 200-472] Inferring partial write operation for 'data_OUT._M_real' (vhls_src/fft.cpp:84:22)
INFO: [HLS 200-472] Inferring partial write operation for 'xin._M_real' (vhls_src/fft.cpp:141:2)
INFO: [HLS 200-472] Inferring partial write operation for 'xout_mag' (vhls_src/fft.cpp:106:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1595.949 ; gain = 1163.754 ; free physical = 527 ; free virtual = 5689
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFT' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mult_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.09 seconds; current allocated memory: 320.192 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 321.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bitreverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 322.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 322.718 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_label1'.
WARNING: [SCHED 204-68] The II Violation in module 'FFT0' (Loop: FFT_label1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('data_OUT_M_imag_add_1_write_ln84', vhls_src/fft.cpp:84) of variable 'complex<float>._M_imag', vhls_src/fft.cpp:84 on array 'data_OUT_M_imag' and 'store' operation ('data_OUT_M_imag_add_write_ln83', vhls_src/fft.cpp:83) of variable 'complex<float>._M_imag', vhls_src/fft.cpp:83 on array 'data_OUT_M_imag'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 323.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 323.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 325.063 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 327.001 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mult_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mult_window_Blackman32' to 'mult_window_Blackbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fsub_32ns_32ns_32_5_full_dsp_1' to 'FFT_fsub_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fadd_32ns_32ns_32_5_full_dsp_1' to 'FFT_fadd_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_fmul_32ns_32ns_32_4_max_dsp_1' to 'FFT_fmul_32ns_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32neOg': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mult_window'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 328.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bitreverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bitreverse'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 330.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FFT_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'FFT_faddfsub_32nsfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_faddfsub_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32neOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fsub_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT0'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 333.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN_M_real' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_IN_M_imag' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/win_mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT_M_real' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/data_OUT_M_imag' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT/mag_OUT' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FFT' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_real' to 'FFT_data_OUT0_M_rg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT0_M_imag' to 'FFT_data_OUT0_M_ihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT1_M_real' to 'FFT_data_OUT1_M_ribs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT1_M_imag' to 'FFT_data_OUT1_M_ijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT2_M_real' to 'FFT_data_OUT2_M_rkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT2_M_imag' to 'FFT_data_OUT2_M_ilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT3_M_real' to 'FFT_data_OUT3_M_rmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT3_M_imag' to 'FFT_data_OUT3_M_incg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT4_M_real' to 'FFT_data_OUT4_M_rocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUT4_M_imag' to 'FFT_data_OUT4_M_ipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUTfft_M_real' to 'FFT_data_OUTfft_MqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FFT_data_OUTfft_M_imag' to 'FFT_data_OUTfft_MrcU' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return', 'data_IN_M_real', 'data_IN_M_imag', 'win_mode', 'data_OUT_M_real' and 'mag_OUT' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'FFT_fadd_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FFT_fmul_32ns_32neOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 337.796 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 130.31 MHz
INFO: [RTMG 210-279] Implementing memory 'mult_window_Blackbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mult_window_Hamm32_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mult_window_Hann32_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mult_window_window_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'FFT0_W_M_real_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FFT0_W_M_imag_rom' using distributed ROMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
