
==============================================================================
XRT Build Version: 2.13.466 (2022.1)
       Build Date: 2022-04-15 00:41:41
          Hash ID: f5505e402c2ca1ffe45eb6d3a9399b23a0dc8776
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2020.1) on Wed May 27 19:54:35 MDT 2020
   Version:                2.13.466
   Kernels:                hyst, nms, gau, sobel
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          6fcd5f08-936b-58fc-7256-1bcb8db529ee
   Sections:               DEBUG_IP_LAYOUT, BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, 
                           CONNECTIVITY, CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA, 
                           GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u250
   Name:                   xdma
   Version:                201830.2
   Generated Version:      Vivado 2018.3 (SW Build: 2576915)
   Created:                Thu Jun 27 12:02:52 2019
   FPGA Device:            xcu250
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au250:1.0
   Board Part:             xilinx.com:au250:part0:1.0
   Platform VBNV:          xilinx_u250_xdma_201830_2
   Static UUID:            6d0cbc7c-2f18-47c6-8877-51e729503014
   Feature ROM TimeStamp:  1561656294

Scalable Clocks
------
   Name:      DATA_CLK
   Index:     0
   Type:      DATA
   Frequency: 300 MHz

   Name:      KERNEL_CLK
   Index:     1
   Type:      KERNEL
   Frequency: 500 MHz

System Clocks
------
   No system clock data available.

Memory Configuration
--------------------
   Name:         bank0
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x4000000000
   Address Size: 0x400000000
   Bank Used:    Yes

   Name:         bank1
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x5000000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         bank2
   Index:        2
   Type:         MEM_DDR4
   Base Address: 0x6000000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         bank3
   Index:        3
   Type:         MEM_DDR4
   Base Address: 0x7000000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         PLRAM[0]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x3000000000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x3000200000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x3000400000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[3]
   Index:        7
   Type:         MEM_DRAM
   Base Address: 0x3000600000
   Address Size: 0x20000
   Bank Used:    No
==============================================================================
Kernel: hyst

Definition
----------
   Signature: hyst (void* data, void* out)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x28
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        hyst_1
   Base Address: 0x1810000

   Argument:          data
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            bank0 (MEM_DDR4)

   Argument:          out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            bank0 (MEM_DDR4)
Kernel: nms

Definition
----------
   Signature: nms (void* data, void* out)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    8 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x28
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        nms_1
   Base Address: 0x1820000

   Argument:          data
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            bank0 (MEM_DDR4)

   Argument:          out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            bank0 (MEM_DDR4)
Kernel: gau

Definition
----------
   Signature: gau (void* data, void* out)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x28
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        gau_1
   Base Address: 0x1800000

   Argument:          data
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            bank0 (MEM_DDR4)

   Argument:          out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            bank0 (MEM_DDR4)
Kernel: sobel

Definition
----------
   Signature: sobel (void* data, void* out)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    16 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x28
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        sobel_1
   Base Address: 0x1830000

   Argument:          data
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            bank0 (MEM_DDR4)

   Argument:          out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            bank0 (MEM_DDR4)
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2020.1 - Wed May 27 19:54:35 MDT 2020 (SW BUILD: 2902540)
   Command Line:  v++ -l --save-temps --jobs 16 -t hw --platform xilinx_u250_xdma_201830_2 --temp_dir ./_x.hw.xilinx_u250_xdma_201830_2 -o./build_dir.hw.xilinx_u250_xdma_201830_2/ced_kernels.link.xclbin _x.hw.xilinx_u250_xdma_201830_2/gau.xo _x.hw.xilinx_u250_xdma_201830_2/sobel.xo _x.hw.xilinx_u250_xdma_201830_2/nms.xo _x.hw.xilinx_u250_xdma_201830_2/hyst.xo 
   Options:       -l
                  --save-temps
                  --jobs 16
                  -t hw
                  --platform xilinx_u250_xdma_201830_2
                  --temp_dir ./_x.hw.xilinx_u250_xdma_201830_2
                  -o./build_dir.hw.xilinx_u250_xdma_201830_2/ced_kernels.link.xclbin _x.hw.xilinx_u250_xdma_201830_2/gau.xo _x.hw.xilinx_u250_xdma_201830_2/sobel.xo _x.hw.xilinx_u250_xdma_201830_2/nms.xo _x.hw.xilinx_u250_xdma_201830_2/hyst.xo 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
