<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ASTERICS - A framework for image and video processing on FPGAs: AXI_Slave.vhd Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ASTERICS - A framework for image and video processing on FPGAs
   </div>
   <div id="projectbrief">ASTERICS Documentation - ASTERICS Hardware Modules</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('ipcores_2VEARS_2hw_2hdl_2vhdl_2AXI__Slave_8vhd_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">ipcores/VEARS/hw/hdl/vhdl/AXI_Slave.vhd</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">----------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">--  This file is part of the ASTERICS Framework. </span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">--  ASTERICS is (C) Hochschule Augsburg, University of Applied Sciences.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">----------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">-- File:           AXI_Slave.vhd</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">-- Entity:         AXI_Slave</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">--</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">-- Company:        University of Applied Sciences, Augsburg, Germany</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">-- Author:         Alexander Zoellner, Michael Schaeferling</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">--</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">-- Version:  1.0</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">-- Modified:      * 31/05/2019 by Michael Schaeferling</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">--                  - Remap slave registers (in/out) -&gt; slv_reg_1 is HW-to-SW only</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160; </div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">-- Description:    An AXI-Slave implementation.</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">-- Comment:        This files content was generated by the Xilinx </span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">--                 IP Wizard and modified to build an encapsulated </span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">--                 AXI-Slave interface.</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">----------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160; </div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160; </div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="vhdlkeyword">library </span><span class="keywordflow">ieee</span>;</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="vhdlkeyword">use </span>ieee.std_logic_1164.<span class="keywordflow">all</span>;</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="vhdlkeyword">use </span>ieee.numeric_std.<span class="keywordflow">all</span>;</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160; </div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keywordflow">entity </span><a class="code" href="classAXI__Slave.html">AXI_Slave</a> <span class="keywordflow">is</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;  <span class="keywordflow">generic</span> <span class="vhdlchar">(</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">    -- Width of S_AXI data bus</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;    <span class="vhdlchar">C_S_AXI_DATA_WIDTH</span>  <span class="vhdlchar">:</span> <span class="keywordtype">integer</span>  <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">32</span>;</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">    -- Width of S_AXI address bus</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;    <span class="vhdlchar">C_S_AXI_ADDR_WIDTH</span>  <span class="vhdlchar">:</span> <span class="keywordtype">integer</span>  <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">5</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;  <span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;  <span class="keywordflow">port</span> <span class="vhdlchar">(</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">    -- Global Clock Signal</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;    <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a></span>      <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">    -- Global Reset Signal. This Signal is Active LOW</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;    <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga089b396e17dee353ccc7d5389dda5532">S_AXI_ARESETN</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">    -- Write address (issued by master, acceped by Slave)</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga61cc7b190ba9d540e56941330e4a0883">S_AXI_AWADDR</a></span>    <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">C_S_AXI_ADDR_WIDTH</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">    -- Write channel Protection type. This signal indicates the</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">    -- privilege and security level of the transaction, and whether</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">    -- the transaction is a data access or an instruction access.</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga459abcd98567ad24261377eed899593a">S_AXI_AWPROT</a></span>    <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">2</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">    -- Write address valid. This signal indicates that the master signaling</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">    -- valid write address and control information.</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#gaf1f1cbf67bf647ba58353c261719a3a0">S_AXI_AWVALID</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">    -- Write address ready. This signal indicates that the slave is ready</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">    -- to accept an address and associated control signals.</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#gac04aab5cc834e762e893e061016921c6">S_AXI_AWREADY</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">    -- Write data (issued by master, acceped by Slave) </span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga292e5db13719faf3a8b3aab091773467">S_AXI_WDATA</a></span>     <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">    -- Write strobes. This signal indicates which byte lanes hold</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">    -- valid data. There is one write strobe bit for each eight</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">    -- bits of the write data bus.    </span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#gaccd8e04b79540b57ab15fee1cb6c04f5">S_AXI_WSTRB</a></span>     <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">/</span><span class="vhdllogic"></span><span class="vhdllogic">8</span><span class="vhdlchar">)</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">    -- Write valid. This signal indicates that valid write</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">    -- data and strobes are available.</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga60bd882e2de781af9a7c6c3d494225d5">S_AXI_WVALID</a></span>    <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">    -- Write ready. This signal indicates that the slave</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">    -- can accept the write data.</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#gab84e4db7037141a360c2b59f45124f01">S_AXI_WREADY</a></span>    <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">    -- Write response. This signal indicates the status</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">    -- of the write transaction.</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#gabca6c9777b38a5a6bc04886924bafcc8">S_AXI_BRESP</a></span>     <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">    -- Write response valid. This signal indicates that the channel</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">    -- is signaling a valid write response.</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga58f260d3ebaa69be91bb65ff9211823b">S_AXI_BVALID</a></span>    <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">    -- Response ready. This signal indicates that the master</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">    -- can accept a write response.</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#gac265989978a2be832d278f63fc0f06cb">S_AXI_BREADY</a></span>    <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">    -- Read address (issued by master, acceped by Slave)</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga4d1dc8ecac269479747e5ac52c70ac45">S_AXI_ARADDR</a></span>    <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">C_S_AXI_ADDR_WIDTH</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">    -- Protection type. This signal indicates the privilege</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">    -- and security level of the transaction, and whether the</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">    -- transaction is a data access or an instruction access.</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga30a07c47d3c1182bbb7c904483bb374f">S_AXI_ARPROT</a></span>    <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">2</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">    -- Read address valid. This signal indicates that the channel</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">    -- is signaling valid read address and control information.</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga758f6340dd3340ee46deafbae18a47b2">S_AXI_ARVALID</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">    -- Read address ready. This signal indicates that the slave is</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">    -- ready to accept an address and associated control signals.</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#gade4e78e9c32af26578fc5c74ca3197e8">S_AXI_ARREADY</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">    -- Read data (issued by slave)</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga194c6eff7c88405e7934dbc2425ee4ab">S_AXI_RDATA</a></span>     <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">    -- Read response. This signal indicates the status of the</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">    -- read transfer.</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga67ba85504b4c51fb0eb00d18fd70ad92">S_AXI_RRESP</a></span>     <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">    -- Read valid. This signal indicates that the channel is</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">    -- signaling the required read data.</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga31f4e92d27c2c2005ee5f368a8249604">S_AXI_RVALID</a></span>    <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">    -- Read ready. This signal indicates that the master can</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">    -- accept the read data and response information.</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga5850bf8f42acdf01938057507dc703b7">S_AXI_RREADY</a></span>    <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160; </div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">    -- Slave register out ports:</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <span class="vhdlchar">slv_reg_0</span>   <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="vhdlchar">slv_reg_1</span>   <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <span class="vhdlchar">slv_reg_2</span>   <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <span class="vhdlchar">slv_reg_3</span>   <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <span class="vhdlchar">slv_reg_4</span>   <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <span class="vhdlchar">slv_reg_5</span>   <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <span class="vhdlchar">slv_reg_6</span>   <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <span class="vhdlchar">slv_reg_7</span>   <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="keywordflow">end</span> <a class="code" href="classAXI__Slave.html">AXI_Slave</a>;</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160; </div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="keywordflow">architecture</span> <a class="code" href="classAXI__Slave_1_1arch__imp.html">arch_imp</a> <span class="keywordflow">of</span> <a class="code" href="classAXI__Slave.html">AXI_Slave</a> <span class="keywordflow">is</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160; </div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">-- AXI4LITE signals</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="keywordflow">signal</span> <span class="vhdlchar">axi_awaddr</span>   <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">C_S_AXI_ADDR_WIDTH</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="keywordflow">signal</span> <span class="vhdlchar">axi_awready</span>  <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="keywordflow">signal</span> <span class="vhdlchar">axi_wready</span>   <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="keywordflow">signal</span> <span class="vhdlchar">axi_bresp</span>    <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="keywordflow">signal</span> <span class="vhdlchar">axi_bvalid</span>   <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="keywordflow">signal</span> <span class="vhdlchar">axi_araddr</span>   <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">C_S_AXI_ADDR_WIDTH</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="keywordflow">signal</span> <span class="vhdlchar">axi_arready</span>  <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="keywordflow">signal</span> <span class="vhdlchar">axi_rdata</span>    <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="keywordflow">signal</span> <span class="vhdlchar">axi_rresp</span>    <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="keywordflow">signal</span> <span class="vhdlchar">axi_rvalid</span>   <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160; </div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">-- Example-specific design signals</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">-- local parameter for addressing 32 bit / 64 bit C_S_AXI_DATA_WIDTH</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">-- ADDR_LSB is used for addressing 32/64 bit registers/memories</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">-- ADDR_LSB = 2 for 32 bits (n downto 2)</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">-- ADDR_LSB = 3 for 64 bits (n downto 3)</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="keywordflow">constant</span> <span class="vhdlchar"><a class="code" href="classAXI__Slave_1_1arch__imp.html#a92f00d1b43f901f1bf5684d1e79aab84">ADDR_LSB</a></span>  <span class="vhdlchar">:</span> <span class="keywordtype">integer</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">/</span><span class="vhdllogic"></span><span class="vhdllogic">32</span><span class="vhdlchar">)</span><span class="vhdlchar">+</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span>;</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="keywordflow">constant</span> <span class="vhdlchar">OPT_MEM_ADDR_BITS</span> <span class="vhdlchar">:</span> <span class="keywordtype">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">2</span>;</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">------------------------------------------------</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">---- Signals for user logic register space example</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">--------------------------------------------------</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">---- Number of Slave Registers 8</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="keywordflow">signal</span> <span class="vhdlchar">slv_reg0</span> <span class="vhdlchar">:</span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="keywordflow">signal</span> <span class="vhdlchar">slv_reg1</span> <span class="vhdlchar">:</span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="keywordflow">signal</span> <span class="vhdlchar">slv_reg2</span> <span class="vhdlchar">:</span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="keywordflow">signal</span> <span class="vhdlchar">slv_reg3</span> <span class="vhdlchar">:</span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="keywordflow">signal</span> <span class="vhdlchar">slv_reg4</span> <span class="vhdlchar">:</span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="keywordflow">signal</span> <span class="vhdlchar">slv_reg5</span> <span class="vhdlchar">:</span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="keywordflow">signal</span> <span class="vhdlchar">slv_reg6</span> <span class="vhdlchar">:</span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="keywordflow">signal</span> <span class="vhdlchar">slv_reg7</span> <span class="vhdlchar">:</span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="keywordflow">signal</span> <span class="vhdlchar">slv_reg_rden</span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="keywordflow">signal</span> <span class="vhdlchar">slv_reg_wren</span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="keywordflow">signal</span> <span class="vhdlchar">reg_data_out</span> <span class="vhdlchar">:</span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="keywordflow">signal</span> <span class="vhdlchar">byte_index</span>   <span class="vhdlchar">:</span> <span class="keywordtype">integer</span>;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160; </div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="vhdlkeyword">begin</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">-- I/O Connections assignments</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160; </div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#gac04aab5cc834e762e893e061016921c6">S_AXI_AWREADY</a></span>   <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">axi_awready</span>;</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#gab84e4db7037141a360c2b59f45124f01">S_AXI_WREADY</a></span>    <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">axi_wready</span>;</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#gabca6c9777b38a5a6bc04886924bafcc8">S_AXI_BRESP</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">axi_bresp</span>;</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga58f260d3ebaa69be91bb65ff9211823b">S_AXI_BVALID</a></span>    <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">axi_bvalid</span>;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#gade4e78e9c32af26578fc5c74ca3197e8">S_AXI_ARREADY</a></span>   <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">axi_arready</span>;</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga194c6eff7c88405e7934dbc2425ee4ab">S_AXI_RDATA</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">axi_rdata</span>;</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga67ba85504b4c51fb0eb00d18fd70ad92">S_AXI_RRESP</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">axi_rresp</span>;</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga31f4e92d27c2c2005ee5f368a8249604">S_AXI_RVALID</a></span>    <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">axi_rvalid</span>;</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">-- Implement axi_awready generation</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">-- axi_awready is asserted for one S_AXI_ACLK clock cycle when both</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">-- S_AXI_AWVALID and S_AXI_WVALID are asserted. axi_awready is</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">-- de-asserted when reset is low.</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160; </div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="keywordflow">process</span> (<a class="code" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a>)</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="vhdlkeyword">begin</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <span class="keywordflow">if</span> <span class="vhdlchar">rising_edge</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a></span><span class="vhdlchar">)</span> <span class="keywordflow">then</span> </div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <span class="keywordflow">if</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga089b396e17dee353ccc7d5389dda5532">S_AXI_ARESETN</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;      <span class="vhdlchar">axi_awready</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">axi_awready</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#gaf1f1cbf67bf647ba58353c261719a3a0">S_AXI_AWVALID</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga60bd882e2de781af9a7c6c3d494225d5">S_AXI_WVALID</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">        -- slave is ready to accept write address when</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">        -- there is a valid write address and write data</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">        -- on the write address and data bus. This design </span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">        -- expects no outstanding transactions. </span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        <span class="vhdlchar">axi_awready</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;      <span class="keywordflow">else</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        <span class="vhdlchar">axi_awready</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="keywordflow">end</span> <span class="keywordflow">process</span>;</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160; </div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">-- Implement axi_awaddr latching</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">-- This process is used to latch the address when both </span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">-- S_AXI_AWVALID and S_AXI_WVALID are valid. </span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160; </div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="keywordflow">process</span> (<a class="code" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a>)</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="vhdlkeyword">begin</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <span class="keywordflow">if</span> <span class="vhdlchar">rising_edge</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a></span><span class="vhdlchar">)</span> <span class="keywordflow">then</span> </div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <span class="keywordflow">if</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga089b396e17dee353ccc7d5389dda5532">S_AXI_ARESETN</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;      <span class="vhdlchar">axi_awaddr</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">axi_awready</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#gaf1f1cbf67bf647ba58353c261719a3a0">S_AXI_AWVALID</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga60bd882e2de781af9a7c6c3d494225d5">S_AXI_WVALID</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">        -- Write Address latching</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        <span class="vhdlchar">axi_awaddr</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga61cc7b190ba9d540e56941330e4a0883">S_AXI_AWADDR</a></span>;</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <span class="keywordflow">end</span> <span class="keywordflow">if</span>;                   </div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="keywordflow">end</span> <span class="keywordflow">process</span>; </div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160; </div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">-- Implement axi_wready generation</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">-- axi_wready is asserted for one S_AXI_ACLK clock cycle when both</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">-- S_AXI_AWVALID and S_AXI_WVALID are asserted. axi_wready is </span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">-- de-asserted when reset is low. </span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160; </div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="keywordflow">process</span> (<a class="code" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a>)</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="vhdlkeyword">begin</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <span class="keywordflow">if</span> <span class="vhdlchar">rising_edge</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a></span><span class="vhdlchar">)</span> <span class="keywordflow">then</span> </div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    <span class="keywordflow">if</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga089b396e17dee353ccc7d5389dda5532">S_AXI_ARESETN</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;      <span class="vhdlchar">axi_wready</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">axi_wready</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga60bd882e2de781af9a7c6c3d494225d5">S_AXI_WVALID</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#gaf1f1cbf67bf647ba58353c261719a3a0">S_AXI_AWVALID</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">          -- slave is ready to accept write data when </span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">          -- there is a valid write address and write data</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">          -- on the write address and data bus. This design </span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">          -- expects no outstanding transactions.           </span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;          <span class="vhdlchar">axi_wready</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;      <span class="keywordflow">else</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        <span class="vhdlchar">axi_wready</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="keywordflow">end</span> <span class="keywordflow">process</span>; </div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160; </div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">-- Implement memory mapped register select and write logic generation</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">-- The write data is accepted and written to memory mapped registers when</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">-- axi_awready, S_AXI_WVALID, axi_wready and S_AXI_WVALID are asserted. Write strobes are used to</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">-- select byte enables of slave registers while writing.</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">-- These registers are cleared when reset (active low) is applied.</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">-- Slave register write enable is asserted when valid address and data are available</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">-- and the slave is ready to accept the write address and write data.</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="vhdlchar">slv_reg_wren</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">axi_wready</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga60bd882e2de781af9a7c6c3d494225d5">S_AXI_WVALID</a></span> <span class="keywordflow">and</span> <span class="vhdlchar">axi_awready</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#gaf1f1cbf67bf647ba58353c261719a3a0">S_AXI_AWVALID</a></span> ;</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160; </div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="keywordflow">process</span> (<a class="code" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a>)</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="keywordflow">variable</span> <span class="vhdlchar">loc_addr</span> <span class="vhdlchar">:</span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">OPT_MEM_ADDR_BITS</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>; </div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="vhdlkeyword">begin</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <span class="keywordflow">if</span> <span class="vhdlchar">rising_edge</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a></span><span class="vhdlchar">)</span> <span class="keywordflow">then</span> </div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    <span class="keywordflow">if</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga089b396e17dee353ccc7d5389dda5532">S_AXI_ARESETN</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;      <span class="vhdlchar">slv_reg0</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">      --~ slv_reg1 &lt;= (others =&gt; &#39;0&#39;);</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;      <span class="vhdlchar">slv_reg2</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;      <span class="vhdlchar">slv_reg3</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;      <span class="vhdlchar">slv_reg4</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;      <span class="vhdlchar">slv_reg5</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;      <span class="vhdlchar">slv_reg6</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;      <span class="vhdlchar">slv_reg7</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;      <span class="vhdlchar">loc_addr</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">axi_awaddr</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAXI__Slave_1_1arch__imp.html#a92f00d1b43f901f1bf5684d1e79aab84">ADDR_LSB</a></span> <span class="vhdlchar">+</span> <span class="vhdlchar">OPT_MEM_ADDR_BITS</span> <span class="keywordflow">downto</span> <span class="vhdlchar"><a class="code" href="classAXI__Slave_1_1arch__imp.html#a92f00d1b43f901f1bf5684d1e79aab84">ADDR_LSB</a></span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">slv_reg_wren</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;        <span class="keywordflow">case</span> <span class="vhdlchar">loc_addr</span> <span class="keywordflow">is</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;          <span class="keywordflow">when</span> <span class="vhdlchar">b</span><span class="vhdllogic">&quot;000&quot;</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;            <span class="keywordflow">for</span> <span class="vhdlchar">byte_index</span> <span class="keywordflow">in</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdlchar">(</span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">/</span><span class="vhdllogic">8-1</span><span class="vhdlchar">)</span> <span class="keywordflow">loop</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;              <span class="keywordflow">if</span> <span class="vhdlchar">(</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#gaccd8e04b79540b57ab15fee1cb6c04f5">S_AXI_WSTRB</a></span><span class="vhdlchar">(</span><span class="vhdlchar">byte_index</span><span class="vhdlchar">)</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">                -- Respective byte enables are asserted as per write strobes                   </span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">                -- slave registor 0</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                <span class="vhdlchar">slv_reg0</span><span class="vhdlchar">(</span><span class="vhdlchar">byte_index</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">8+7</span> <span class="keywordflow">downto</span> <span class="vhdlchar">byte_index</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">8</span><span class="vhdlchar">)</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga292e5db13719faf3a8b3aab091773467">S_AXI_WDATA</a></span><span class="vhdlchar">(</span><span class="vhdlchar">byte_index</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">8+7</span> <span class="keywordflow">downto</span> <span class="vhdlchar">byte_index</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">8</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;              <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;            <span class="keywordflow">end</span> <span class="keywordflow">loop</span>;</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">          --~ when b&quot;001&quot; =&gt;</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">            --~ for byte_index in 0 to (C_S_AXI_DATA_WIDTH/8-1) loop</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">              --~ if ( S_AXI_WSTRB(byte_index) = &#39;1&#39; ) then</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">                --~ -- Respective byte enables are asserted as per write strobes                   </span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">                --~ -- slave registor 1</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">                --~ slv_reg1(byte_index*8+7 downto byte_index*8) &lt;= S_AXI_WDATA(byte_index*8+7 downto byte_index*8);</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">              --~ end if;</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">            --~ end loop;</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;          <span class="keywordflow">when</span> <span class="vhdlchar">b</span><span class="vhdllogic">&quot;010&quot;</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;            <span class="keywordflow">for</span> <span class="vhdlchar">byte_index</span> <span class="keywordflow">in</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdlchar">(</span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">/</span><span class="vhdllogic">8-1</span><span class="vhdlchar">)</span> <span class="keywordflow">loop</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;              <span class="keywordflow">if</span> <span class="vhdlchar">(</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#gaccd8e04b79540b57ab15fee1cb6c04f5">S_AXI_WSTRB</a></span><span class="vhdlchar">(</span><span class="vhdlchar">byte_index</span><span class="vhdlchar">)</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">                -- Respective byte enables are asserted as per write strobes                   </span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">                -- slave registor 2</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;                <span class="vhdlchar">slv_reg2</span><span class="vhdlchar">(</span><span class="vhdlchar">byte_index</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">8+7</span> <span class="keywordflow">downto</span> <span class="vhdlchar">byte_index</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">8</span><span class="vhdlchar">)</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga292e5db13719faf3a8b3aab091773467">S_AXI_WDATA</a></span><span class="vhdlchar">(</span><span class="vhdlchar">byte_index</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">8+7</span> <span class="keywordflow">downto</span> <span class="vhdlchar">byte_index</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">8</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;              <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;            <span class="keywordflow">end</span> <span class="keywordflow">loop</span>;</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;          <span class="keywordflow">when</span> <span class="vhdlchar">b</span><span class="vhdllogic">&quot;011&quot;</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;            <span class="keywordflow">for</span> <span class="vhdlchar">byte_index</span> <span class="keywordflow">in</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdlchar">(</span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">/</span><span class="vhdllogic">8-1</span><span class="vhdlchar">)</span> <span class="keywordflow">loop</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;              <span class="keywordflow">if</span> <span class="vhdlchar">(</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#gaccd8e04b79540b57ab15fee1cb6c04f5">S_AXI_WSTRB</a></span><span class="vhdlchar">(</span><span class="vhdlchar">byte_index</span><span class="vhdlchar">)</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">                -- Respective byte enables are asserted as per write strobes                   </span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">                -- slave registor 3</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;                <span class="vhdlchar">slv_reg3</span><span class="vhdlchar">(</span><span class="vhdlchar">byte_index</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">8+7</span> <span class="keywordflow">downto</span> <span class="vhdlchar">byte_index</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">8</span><span class="vhdlchar">)</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga292e5db13719faf3a8b3aab091773467">S_AXI_WDATA</a></span><span class="vhdlchar">(</span><span class="vhdlchar">byte_index</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">8+7</span> <span class="keywordflow">downto</span> <span class="vhdlchar">byte_index</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">8</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;              <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;            <span class="keywordflow">end</span> <span class="keywordflow">loop</span>;</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;          <span class="keywordflow">when</span> <span class="vhdlchar">b</span><span class="vhdllogic">&quot;100&quot;</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;            <span class="keywordflow">for</span> <span class="vhdlchar">byte_index</span> <span class="keywordflow">in</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdlchar">(</span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">/</span><span class="vhdllogic">8-1</span><span class="vhdlchar">)</span> <span class="keywordflow">loop</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;              <span class="keywordflow">if</span> <span class="vhdlchar">(</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#gaccd8e04b79540b57ab15fee1cb6c04f5">S_AXI_WSTRB</a></span><span class="vhdlchar">(</span><span class="vhdlchar">byte_index</span><span class="vhdlchar">)</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">                -- Respective byte enables are asserted as per write strobes                   </span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">                -- slave registor 4</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;                <span class="vhdlchar">slv_reg4</span><span class="vhdlchar">(</span><span class="vhdlchar">byte_index</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">8+7</span> <span class="keywordflow">downto</span> <span class="vhdlchar">byte_index</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">8</span><span class="vhdlchar">)</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga292e5db13719faf3a8b3aab091773467">S_AXI_WDATA</a></span><span class="vhdlchar">(</span><span class="vhdlchar">byte_index</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">8+7</span> <span class="keywordflow">downto</span> <span class="vhdlchar">byte_index</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">8</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;              <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;            <span class="keywordflow">end</span> <span class="keywordflow">loop</span>;</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;          <span class="keywordflow">when</span> <span class="vhdlchar">b</span><span class="vhdllogic">&quot;101&quot;</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;            <span class="keywordflow">for</span> <span class="vhdlchar">byte_index</span> <span class="keywordflow">in</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdlchar">(</span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">/</span><span class="vhdllogic">8-1</span><span class="vhdlchar">)</span> <span class="keywordflow">loop</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;              <span class="keywordflow">if</span> <span class="vhdlchar">(</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#gaccd8e04b79540b57ab15fee1cb6c04f5">S_AXI_WSTRB</a></span><span class="vhdlchar">(</span><span class="vhdlchar">byte_index</span><span class="vhdlchar">)</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">                -- Respective byte enables are asserted as per write strobes                   </span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">                -- slave registor 5</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;                <span class="vhdlchar">slv_reg5</span><span class="vhdlchar">(</span><span class="vhdlchar">byte_index</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">8+7</span> <span class="keywordflow">downto</span> <span class="vhdlchar">byte_index</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">8</span><span class="vhdlchar">)</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga292e5db13719faf3a8b3aab091773467">S_AXI_WDATA</a></span><span class="vhdlchar">(</span><span class="vhdlchar">byte_index</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">8+7</span> <span class="keywordflow">downto</span> <span class="vhdlchar">byte_index</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">8</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;              <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">loop</span>;</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;      <span class="keywordflow">when</span> <span class="vhdlchar">b</span><span class="vhdllogic">&quot;110&quot;</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;      <span class="keywordflow">for</span> <span class="vhdlchar">byte_index</span> <span class="keywordflow">in</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdlchar">(</span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">/</span><span class="vhdllogic">8-1</span><span class="vhdlchar">)</span> <span class="keywordflow">loop</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;        <span class="keywordflow">if</span> <span class="vhdlchar">(</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#gaccd8e04b79540b57ab15fee1cb6c04f5">S_AXI_WSTRB</a></span><span class="vhdlchar">(</span><span class="vhdlchar">byte_index</span><span class="vhdlchar">)</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">        -- Respective byte enables are asserted as per write strobes                   </span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">        -- slave registor 6</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;        <span class="vhdlchar">slv_reg6</span><span class="vhdlchar">(</span><span class="vhdlchar">byte_index</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">8+7</span> <span class="keywordflow">downto</span> <span class="vhdlchar">byte_index</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">8</span><span class="vhdlchar">)</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga292e5db13719faf3a8b3aab091773467">S_AXI_WDATA</a></span><span class="vhdlchar">(</span><span class="vhdlchar">byte_index</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">8+7</span> <span class="keywordflow">downto</span> <span class="vhdlchar">byte_index</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">8</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;        <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">loop</span>;</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;          <span class="keywordflow">when</span> <span class="vhdlchar">b</span><span class="vhdllogic">&quot;111&quot;</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;            <span class="keywordflow">for</span> <span class="vhdlchar">byte_index</span> <span class="keywordflow">in</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdlchar">(</span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">/</span><span class="vhdllogic">8-1</span><span class="vhdlchar">)</span> <span class="keywordflow">loop</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;              <span class="keywordflow">if</span> <span class="vhdlchar">(</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#gaccd8e04b79540b57ab15fee1cb6c04f5">S_AXI_WSTRB</a></span><span class="vhdlchar">(</span><span class="vhdlchar">byte_index</span><span class="vhdlchar">)</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">                -- Respective byte enables are asserted as per write strobes                   </span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">                -- slave registor 7</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;                <span class="vhdlchar">slv_reg7</span><span class="vhdlchar">(</span><span class="vhdlchar">byte_index</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">8+7</span> <span class="keywordflow">downto</span> <span class="vhdlchar">byte_index</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">8</span><span class="vhdlchar">)</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga292e5db13719faf3a8b3aab091773467">S_AXI_WDATA</a></span><span class="vhdlchar">(</span><span class="vhdlchar">byte_index</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">8+7</span> <span class="keywordflow">downto</span> <span class="vhdlchar">byte_index</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">8</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;              <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;            <span class="keywordflow">end</span> <span class="keywordflow">loop</span>;</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;          <span class="keywordflow">when</span> <span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;            <span class="vhdlchar">slv_reg0</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">slv_reg0</span>;</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">            --~ slv_reg1 &lt;= slv_reg1;</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;            <span class="vhdlchar">slv_reg2</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">slv_reg2</span>;</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;            <span class="vhdlchar">slv_reg3</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">slv_reg3</span>;</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;            <span class="vhdlchar">slv_reg4</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">slv_reg4</span>;</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;            <span class="vhdlchar">slv_reg5</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">slv_reg5</span>;</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;            <span class="vhdlchar">slv_reg6</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">slv_reg6</span>;</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;            <span class="vhdlchar">slv_reg7</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">slv_reg7</span>;</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;        <span class="keywordflow">end</span> <span class="keywordflow">case</span>;</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  <span class="keywordflow">end</span> <span class="keywordflow">if</span>;                   </div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="keywordflow">end</span> <span class="keywordflow">process</span>; </div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160; </div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">-- Implement write response logic generation</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">-- The write response and response valid signals are asserted by the slave </span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">-- when axi_wready, S_AXI_WVALID, axi_wready and S_AXI_WVALID are asserted.  </span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">-- This marks the acceptance of address and indicates the status of </span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">-- write transaction.</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160; </div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="keywordflow">process</span> (<a class="code" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a>)</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="vhdlkeyword">begin</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <span class="keywordflow">if</span> <span class="vhdlchar">rising_edge</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a></span><span class="vhdlchar">)</span> <span class="keywordflow">then</span> </div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    <span class="keywordflow">if</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga089b396e17dee353ccc7d5389dda5532">S_AXI_ARESETN</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;      <span class="vhdlchar">axi_bvalid</span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;      <span class="vhdlchar">axi_bresp</span>   <span class="vhdlchar">&lt;=</span> <span class="vhdllogic">&quot;00&quot;</span>;<span class="comment"> --need to work more on the responses</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">axi_awready</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#gaf1f1cbf67bf647ba58353c261719a3a0">S_AXI_AWVALID</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar">axi_wready</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga60bd882e2de781af9a7c6c3d494225d5">S_AXI_WVALID</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar">axi_bvalid</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>  <span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;        <span class="vhdlchar">axi_bvalid</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;        <span class="vhdlchar">axi_bresp</span>  <span class="vhdlchar">&lt;=</span> <span class="vhdllogic">&quot;00&quot;</span>; </div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;      <span class="keywordflow">elsif</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#gac265989978a2be832d278f63fc0f06cb">S_AXI_BREADY</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar">axi_bvalid</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span><span class="comment">   --check if bready is asserted while bvalid is high)</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;        <span class="vhdlchar">axi_bvalid</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;<span class="comment">                                 -- (there is a possibility that bready is always asserted high)</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <span class="keywordflow">end</span> <span class="keywordflow">if</span>;                   </div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="keywordflow">end</span> <span class="keywordflow">process</span>; </div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160; </div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">-- Implement axi_arready generation</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">-- axi_arready is asserted for one S_AXI_ACLK clock cycle when</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">-- S_AXI_ARVALID is asserted. axi_awready is </span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">-- de-asserted when reset (active low) is asserted. </span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">-- The read address is also latched when S_AXI_ARVALID is </span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">-- asserted. axi_araddr is reset to zero on reset assertion.</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160; </div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="keywordflow">process</span> (<a class="code" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a>)</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="vhdlkeyword">begin</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <span class="keywordflow">if</span> <span class="vhdlchar">rising_edge</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a></span><span class="vhdlchar">)</span> <span class="keywordflow">then</span> </div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    <span class="keywordflow">if</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga089b396e17dee353ccc7d5389dda5532">S_AXI_ARESETN</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;      <span class="vhdlchar">axi_arready</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;      <span class="vhdlchar">axi_araddr</span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">axi_arready</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga758f6340dd3340ee46deafbae18a47b2">S_AXI_ARVALID</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">        -- indicates that the slave has acceped the valid read address</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;        <span class="vhdlchar">axi_arready</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">        -- Read Address latching </span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;        <span class="vhdlchar">axi_araddr</span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga4d1dc8ecac269479747e5ac52c70ac45">S_AXI_ARADDR</a></span>;           </div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;      <span class="keywordflow">else</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;        <span class="vhdlchar">axi_arready</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  <span class="keywordflow">end</span> <span class="keywordflow">if</span>;                   </div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="keywordflow">end</span> <span class="keywordflow">process</span>; </div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160; </div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">-- Implement axi_arvalid generation</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">-- axi_rvalid is asserted for one S_AXI_ACLK clock cycle when both </span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">-- S_AXI_ARVALID and axi_arready are asserted. The slave registers </span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">-- data are available on the axi_rdata bus at this instance. The </span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">-- assertion of axi_rvalid marks the validity of read data on the </span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">-- bus and axi_rresp indicates the status of read transaction.axi_rvalid </span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">-- is deasserted on reset (active low). axi_rresp and axi_rdata are </span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment">-- cleared to zero on reset (active low).  </span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="keywordflow">process</span> (<a class="code" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a>)</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="vhdlkeyword">begin</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  <span class="keywordflow">if</span> <span class="vhdlchar">rising_edge</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a></span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    <span class="keywordflow">if</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga089b396e17dee353ccc7d5389dda5532">S_AXI_ARESETN</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;      <span class="vhdlchar">axi_rvalid</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;      <span class="vhdlchar">axi_rresp</span>  <span class="vhdlchar">&lt;=</span> <span class="vhdllogic">&quot;00&quot;</span>;</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">axi_arready</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga758f6340dd3340ee46deafbae18a47b2">S_AXI_ARVALID</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar">axi_rvalid</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">        -- Valid read data is available at the read data bus</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;        <span class="vhdlchar">axi_rvalid</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;        <span class="vhdlchar">axi_rresp</span>  <span class="vhdlchar">&lt;=</span> <span class="vhdllogic">&quot;00&quot;</span>;<span class="comment"> -- &#39;OKAY&#39; response</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;      <span class="keywordflow">elsif</span> <span class="vhdlchar">(</span><span class="vhdlchar">axi_rvalid</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga5850bf8f42acdf01938057507dc703b7">S_AXI_RREADY</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">        -- Read data is accepted by the master</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;        <span class="vhdlchar">axi_rvalid</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;            </div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="keywordflow">end</span> <span class="keywordflow">process</span>;</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160; </div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">-- Implement memory mapped register select and read logic generation</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">-- Slave register read enable is asserted when valid address is available</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment">-- and the slave is ready to accept the read address.</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="vhdlchar">slv_reg_rden</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">axi_arready</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga758f6340dd3340ee46deafbae18a47b2">S_AXI_ARVALID</a></span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="keywordflow">not</span> <span class="vhdlchar">axi_rvalid</span><span class="vhdlchar">)</span> ;</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160; </div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="keywordflow">process</span> (slv_reg0, slv_reg1, slv_reg2, slv_reg3, slv_reg4, slv_reg5, slv_reg6, slv_reg7, axi_araddr, <a class="code" href="group__AXI__Slave.html#ga089b396e17dee353ccc7d5389dda5532">S_AXI_ARESETN</a>, slv_reg_rden)</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="keywordflow">variable</span> <span class="vhdlchar">loc_addr</span> <span class="vhdlchar">:</span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">OPT_MEM_ADDR_BITS</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="vhdlkeyword">begin</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">    -- Address decoding for reading registers</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    <span class="vhdlchar">loc_addr</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">axi_araddr</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAXI__Slave_1_1arch__imp.html#a92f00d1b43f901f1bf5684d1e79aab84">ADDR_LSB</a></span> <span class="vhdlchar">+</span> <span class="vhdlchar">OPT_MEM_ADDR_BITS</span> <span class="keywordflow">downto</span> <span class="vhdlchar"><a class="code" href="classAXI__Slave_1_1arch__imp.html#a92f00d1b43f901f1bf5684d1e79aab84">ADDR_LSB</a></span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;    <span class="keywordflow">case</span> <span class="vhdlchar">loc_addr</span> <span class="keywordflow">is</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;      <span class="keywordflow">when</span> <span class="vhdlchar">b</span><span class="vhdllogic">&quot;000&quot;</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;        <span class="vhdlchar">reg_data_out</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">slv_reg0</span>;</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;      <span class="keywordflow">when</span> <span class="vhdlchar">b</span><span class="vhdllogic">&quot;001&quot;</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;        <span class="vhdlchar">reg_data_out</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">slv_reg1</span>;</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;      <span class="keywordflow">when</span> <span class="vhdlchar">b</span><span class="vhdllogic">&quot;010&quot;</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;        <span class="vhdlchar">reg_data_out</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">slv_reg2</span>;</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;      <span class="keywordflow">when</span> <span class="vhdlchar">b</span><span class="vhdllogic">&quot;011&quot;</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;        <span class="vhdlchar">reg_data_out</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">slv_reg3</span>;</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;      <span class="keywordflow">when</span> <span class="vhdlchar">b</span><span class="vhdllogic">&quot;100&quot;</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;        <span class="vhdlchar">reg_data_out</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">slv_reg4</span>;</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;      <span class="keywordflow">when</span> <span class="vhdlchar">b</span><span class="vhdllogic">&quot;101&quot;</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;        <span class="vhdlchar">reg_data_out</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">slv_reg5</span>;</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;      <span class="keywordflow">when</span> <span class="vhdlchar">b</span><span class="vhdllogic">&quot;110&quot;</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;        <span class="vhdlchar">reg_data_out</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">slv_reg6</span>;</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;      <span class="keywordflow">when</span> <span class="vhdlchar">b</span><span class="vhdllogic">&quot;111&quot;</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;        <span class="vhdlchar">reg_data_out</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">slv_reg7</span>;</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;      <span class="keywordflow">when</span> <span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;        <span class="vhdlchar">reg_data_out</span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;    <span class="keywordflow">end</span> <span class="keywordflow">case</span>;</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="keywordflow">end</span> <span class="keywordflow">process</span>; </div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160; </div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">-- Output register or memory read data</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="keywordflow">process</span>( <a class="code" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a> ) <span class="keywordflow">is</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="vhdlkeyword">begin</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">rising_edge</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">S_AXI_ACLK</a></span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;    <span class="keywordflow">if</span> <span class="vhdlchar">(</span> <span class="vhdlchar"><a class="code" href="group__AXI__Slave.html#ga089b396e17dee353ccc7d5389dda5532">S_AXI_ARESETN</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;      <span class="vhdlchar">axi_rdata</span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">slv_reg_rden</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">        -- When there is a valid read address (S_AXI_ARVALID) with </span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">        -- acceptance of read address by the slave (axi_arready), </span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">        -- output the read dada </span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">        -- Read address mux</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;          <span class="vhdlchar">axi_rdata</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">reg_data_out</span>;<span class="comment">     -- register read data</span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;   </div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="keywordflow">end</span> <span class="keywordflow">process</span>;</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160; </div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160; </div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment">-- Add user logic here</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="vhdlchar">slv_reg_0</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">slv_reg0</span>;</div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="vhdlchar">slv_reg1</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">slv_reg_1</span>;<span class="comment"> -- status output (HW to SW)</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="vhdlchar">slv_reg_2</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">slv_reg2</span>;</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="vhdlchar">slv_reg_3</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">slv_reg3</span>;</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="vhdlchar">slv_reg_4</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">slv_reg4</span>;</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="vhdlchar">slv_reg_5</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">slv_reg5</span>;</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="vhdlchar">slv_reg_6</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">slv_reg6</span>;</div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="vhdlchar">slv_reg_7</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">slv_reg7</span>;</div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">-- User logic ends</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160; </div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="keywordflow">end</span> arch_imp;</div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="agroup__AXI__Slave_html_ga60bd882e2de781af9a7c6c3d494225d5"><div class="ttname"><a href="group__AXI__Slave.html#ga60bd882e2de781af9a7c6c3d494225d5">AXI_Slave.S_AXI_WVALID</a></div><div class="ttdeci">in S_AXI_WVALIDstd_logic  </div><div class="ttdef"><b>Definition:</b> <a href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00099">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd:99</a></div></div>
<div class="ttc" id="agroup__AXI__Slave_html_gac265989978a2be832d278f63fc0f06cb"><div class="ttname"><a href="group__AXI__Slave.html#gac265989978a2be832d278f63fc0f06cb">AXI_Slave.S_AXI_BREADY</a></div><div class="ttdeci">in S_AXI_BREADYstd_logic  </div><div class="ttdef"><b>Definition:</b> <a href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00111">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd:111</a></div></div>
<div class="ttc" id="aclassAXI__Slave_1_1arch__imp_html_a92f00d1b43f901f1bf5684d1e79aab84"><div class="ttname"><a href="classAXI__Slave_1_1arch__imp.html#a92f00d1b43f901f1bf5684d1e79aab84">AXI_Slave.arch_imp.ADDR_LSB</a></div><div class="ttdeci">integer  :=(   C_S_AXI_DATA_WIDTH/ 32)+ 1 ADDR_LSB</div><div class="ttdef"><b>Definition:</b> <a href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00159">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd:159</a></div></div>
<div class="ttc" id="agroup__AXI__Slave_html_ga61cc7b190ba9d540e56941330e4a0883"><div class="ttname"><a href="group__AXI__Slave.html#ga61cc7b190ba9d540e56941330e4a0883">AXI_Slave.S_AXI_AWADDR</a></div><div class="ttdeci">in S_AXI_AWADDRstd_logic_vector(   C_S_AXI_ADDR_WIDTH- 1 downto  0)  </div><div class="ttdoc">Write address (issued by master, acceped by Slave)</div><div class="ttdef"><b>Definition:</b> <a href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00080">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd:80</a></div></div>
<div class="ttc" id="agroup__AXI__Slave_html_ga459abcd98567ad24261377eed899593a"><div class="ttname"><a href="group__AXI__Slave.html#ga459abcd98567ad24261377eed899593a">AXI_Slave.S_AXI_AWPROT</a></div><div class="ttdeci">in S_AXI_AWPROTstd_logic_vector( 2 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00084">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd:84</a></div></div>
<div class="ttc" id="agroup__AXI__Slave_html_ga292e5db13719faf3a8b3aab091773467"><div class="ttname"><a href="group__AXI__Slave.html#ga292e5db13719faf3a8b3aab091773467">AXI_Slave.S_AXI_WDATA</a></div><div class="ttdeci">in S_AXI_WDATAstd_logic_vector(   C_S_AXI_DATA_WIDTH- 1 downto  0)  </div><div class="ttdoc">Write data (issued by master, acceped by Slave)</div><div class="ttdef"><b>Definition:</b> <a href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00092">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd:92</a></div></div>
<div class="ttc" id="agroup__AXI__Slave_html_gaf1f1cbf67bf647ba58353c261719a3a0"><div class="ttname"><a href="group__AXI__Slave.html#gaf1f1cbf67bf647ba58353c261719a3a0">AXI_Slave.S_AXI_AWVALID</a></div><div class="ttdeci">in S_AXI_AWVALIDstd_logic  </div><div class="ttdef"><b>Definition:</b> <a href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00087">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd:87</a></div></div>
<div class="ttc" id="agroup__AXI__Slave_html_ga4d1dc8ecac269479747e5ac52c70ac45"><div class="ttname"><a href="group__AXI__Slave.html#ga4d1dc8ecac269479747e5ac52c70ac45">AXI_Slave.S_AXI_ARADDR</a></div><div class="ttdeci">in S_AXI_ARADDRstd_logic_vector(   C_S_AXI_ADDR_WIDTH- 1 downto  0)  </div><div class="ttdoc">Read address (issued by master, acceped by Slave)</div><div class="ttdef"><b>Definition:</b> <a href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00113">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd:113</a></div></div>
<div class="ttc" id="agroup__AXI__Slave_html_ga089b396e17dee353ccc7d5389dda5532"><div class="ttname"><a href="group__AXI__Slave.html#ga089b396e17dee353ccc7d5389dda5532">AXI_Slave.S_AXI_ARESETN</a></div><div class="ttdeci">in S_AXI_ARESETNstd_logic  </div><div class="ttdoc">Global Reset Signal. This Signal is Active LOW.</div><div class="ttdef"><b>Definition:</b> <a href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00078">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd:78</a></div></div>
<div class="ttc" id="agroup__AXI__Slave_html_ga31f4e92d27c2c2005ee5f368a8249604"><div class="ttname"><a href="group__AXI__Slave.html#ga31f4e92d27c2c2005ee5f368a8249604">AXI_Slave.S_AXI_RVALID</a></div><div class="ttdeci">out S_AXI_RVALIDstd_logic  </div><div class="ttdef"><b>Definition:</b> <a href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00131">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd:131</a></div></div>
<div class="ttc" id="agroup__AXI__Slave_html_gaccd8e04b79540b57ab15fee1cb6c04f5"><div class="ttname"><a href="group__AXI__Slave.html#gaccd8e04b79540b57ab15fee1cb6c04f5">AXI_Slave.S_AXI_WSTRB</a></div><div class="ttdeci">in S_AXI_WSTRBstd_logic_vector((   C_S_AXI_DATA_WIDTH/ 8)- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00096">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd:96</a></div></div>
<div class="ttc" id="agroup__AXI__Slave_html_ga30a07c47d3c1182bbb7c904483bb374f"><div class="ttname"><a href="group__AXI__Slave.html#ga30a07c47d3c1182bbb7c904483bb374f">AXI_Slave.S_AXI_ARPROT</a></div><div class="ttdeci">in S_AXI_ARPROTstd_logic_vector( 2 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00117">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd:117</a></div></div>
<div class="ttc" id="agroup__AXI__Slave_html_gac04aab5cc834e762e893e061016921c6"><div class="ttname"><a href="group__AXI__Slave.html#gac04aab5cc834e762e893e061016921c6">AXI_Slave.S_AXI_AWREADY</a></div><div class="ttdeci">out S_AXI_AWREADYstd_logic  </div><div class="ttdef"><b>Definition:</b> <a href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00090">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd:90</a></div></div>
<div class="ttc" id="agroup__AXI__Slave_html_ga194c6eff7c88405e7934dbc2425ee4ab"><div class="ttname"><a href="group__AXI__Slave.html#ga194c6eff7c88405e7934dbc2425ee4ab">AXI_Slave.S_AXI_RDATA</a></div><div class="ttdeci">out S_AXI_RDATAstd_logic_vector(   C_S_AXI_DATA_WIDTH- 1 downto  0)  </div><div class="ttdoc">Read data (issued by slave)</div><div class="ttdef"><b>Definition:</b> <a href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00125">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd:125</a></div></div>
<div class="ttc" id="agroup__AXI__Slave_html_gade4e78e9c32af26578fc5c74ca3197e8"><div class="ttname"><a href="group__AXI__Slave.html#gade4e78e9c32af26578fc5c74ca3197e8">AXI_Slave.S_AXI_ARREADY</a></div><div class="ttdeci">out S_AXI_ARREADYstd_logic  </div><div class="ttdef"><b>Definition:</b> <a href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00123">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd:123</a></div></div>
<div class="ttc" id="aclassAXI__Slave_html"><div class="ttname"><a href="classAXI__Slave.html">AXI_Slave</a></div><div class="ttdef"><b>Definition:</b> <a href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00061">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd:61</a></div></div>
<div class="ttc" id="aclassAXI__Slave_1_1arch__imp_html"><div class="ttname"><a href="classAXI__Slave_1_1arch__imp.html">AXI_Slave.arch_imp</a></div><div class="ttdef"><b>Definition:</b> <a href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00140">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd:140</a></div></div>
<div class="ttc" id="agroup__AXI__Slave_html_ga3f54d782a88290bdaa6baffd7cd84ab4"><div class="ttname"><a href="group__AXI__Slave.html#ga3f54d782a88290bdaa6baffd7cd84ab4">AXI_Slave.S_AXI_ACLK</a></div><div class="ttdeci">in S_AXI_ACLKstd_logic  </div><div class="ttdoc">Global Clock Signal.</div><div class="ttdef"><b>Definition:</b> <a href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00076">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd:76</a></div></div>
<div class="ttc" id="agroup__AXI__Slave_html_ga5850bf8f42acdf01938057507dc703b7"><div class="ttname"><a href="group__AXI__Slave.html#ga5850bf8f42acdf01938057507dc703b7">AXI_Slave.S_AXI_RREADY</a></div><div class="ttdeci">in S_AXI_RREADYstd_logic  </div><div class="ttdef"><b>Definition:</b> <a href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00135">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd:135</a></div></div>
<div class="ttc" id="agroup__AXI__Slave_html_ga58f260d3ebaa69be91bb65ff9211823b"><div class="ttname"><a href="group__AXI__Slave.html#ga58f260d3ebaa69be91bb65ff9211823b">AXI_Slave.S_AXI_BVALID</a></div><div class="ttdeci">out S_AXI_BVALIDstd_logic  </div><div class="ttdef"><b>Definition:</b> <a href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00108">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd:108</a></div></div>
<div class="ttc" id="agroup__AXI__Slave_html_gab84e4db7037141a360c2b59f45124f01"><div class="ttname"><a href="group__AXI__Slave.html#gab84e4db7037141a360c2b59f45124f01">AXI_Slave.S_AXI_WREADY</a></div><div class="ttdeci">out S_AXI_WREADYstd_logic  </div><div class="ttdef"><b>Definition:</b> <a href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00102">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd:102</a></div></div>
<div class="ttc" id="agroup__AXI__Slave_html_ga67ba85504b4c51fb0eb00d18fd70ad92"><div class="ttname"><a href="group__AXI__Slave.html#ga67ba85504b4c51fb0eb00d18fd70ad92">AXI_Slave.S_AXI_RRESP</a></div><div class="ttdeci">out S_AXI_RRESPstd_logic_vector( 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00128">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd:128</a></div></div>
<div class="ttc" id="agroup__AXI__Slave_html_ga758f6340dd3340ee46deafbae18a47b2"><div class="ttname"><a href="group__AXI__Slave.html#ga758f6340dd3340ee46deafbae18a47b2">AXI_Slave.S_AXI_ARVALID</a></div><div class="ttdeci">in S_AXI_ARVALIDstd_logic  </div><div class="ttdef"><b>Definition:</b> <a href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00120">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd:120</a></div></div>
<div class="ttc" id="agroup__AXI__Slave_html_gabca6c9777b38a5a6bc04886924bafcc8"><div class="ttname"><a href="group__AXI__Slave.html#gabca6c9777b38a5a6bc04886924bafcc8">AXI_Slave.S_AXI_BRESP</a></div><div class="ttdeci">out S_AXI_BRESPstd_logic_vector( 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="modules_2as__misc_2hardware_2hdl_2vhdl_2AXI_2AXI__Slave_8vhd_source.html#l00105">modules/as_misc/hardware/hdl/vhdl/AXI/AXI_Slave.vhd:105</a></div></div>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_2d68753354110d9e71de741aab6f04b0.html">ipcores</a></li><li class="navelem"><a class="el" href="dir_3ce9d2113130ff4982e76f8a08d7df59.html">VEARS</a></li><li class="navelem"><a class="el" href="dir_5699b1ba3209ccd078cb645b6c636c9e.html">hw</a></li><li class="navelem"><a class="el" href="dir_a3f30aa677946049fb0927143af0a0bc.html">hdl</a></li><li class="navelem"><a class="el" href="dir_904224d866742374c32cbd00e5eb5aa6.html">vhdl</a></li><li class="navelem"><b>AXI_Slave.vhd</b></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
