m255
K4
z2
!s11f MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/anmol/udemy_verilog/008_logical_operators
vlogical_operators_usage
!s110 1728979537
!i10b 1
!s100 HUEUQ0k4MXA>IJ`]HfbU32
!s11b Dg1SIo80bB@j0V0VzS_@n1
IKd3:3<k:EAo_I>CAN7ENS1
VDg1SIo80bB@j0V0VzS_@n1
d/home/anmol/udemy_verilog/009_logical_operations_usage
w1728979530
8/home/anmol/udemy_verilog/009_logical_operations_usage/locgical_usage.v
F/home/anmol/udemy_verilog/009_logical_operations_usage/locgical_usage.v
!i122 4
L0 1 38
OV;L;2020.1;71
r1
!s85 0
31
!s108 1728979537.000000
!s107 /home/anmol/udemy_verilog/009_logical_operations_usage/locgical_usage.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/anmol/udemy_verilog/009_logical_operations_usage/locgical_usage.v|
!i113 1
o-work work
tCvgOpt 0
