Source Block: oh/mio/hdl/mtx.v@47:57@HdlIdDef
   // Beginning of automatic wires (for undeclared instantiated-module outputs)
   wire			empty;			// From fifo of oh_fifo_cdc.v
   wire			fifo_access;		// From fifo of oh_fifo_cdc.v
   wire [PW-1:0]	fifo_packet;		// From fifo of oh_fifo_cdc.v
   wire			fifo_wait;		// From par2ser of oh_par2ser.v
   wire			full;			// From fifo of oh_fifo_cdc.v
   wire			io_access;		// From par2ser of oh_par2ser.v
   wire [2*N-1:0]	io_packet;		// From par2ser of oh_par2ser.v
   wire			io_wait;		// From mtx_io of mtx_io.v
   wire			prog_full;		// From fifo of oh_fifo_cdc.v
   // End of automatics

Diff Content:
- 52    wire			full;			// From fifo of oh_fifo_cdc.v

Clone Blocks:
Clone Blocks 1:
oh/mio/hdl/mtx.v@46:56
   /*AUTOWIRE*/
   // Beginning of automatic wires (for undeclared instantiated-module outputs)
   wire			empty;			// From fifo of oh_fifo_cdc.v
   wire			fifo_access;		// From fifo of oh_fifo_cdc.v
   wire [PW-1:0]	fifo_packet;		// From fifo of oh_fifo_cdc.v
   wire			fifo_wait;		// From par2ser of oh_par2ser.v
   wire			full;			// From fifo of oh_fifo_cdc.v
   wire			io_access;		// From par2ser of oh_par2ser.v
   wire [2*N-1:0]	io_packet;		// From par2ser of oh_par2ser.v
   wire			io_wait;		// From mtx_io of mtx_io.v
   wire			prog_full;		// From fifo of oh_fifo_cdc.v

Clone Blocks 2:
oh/mio/hdl/mtx.v@49:59
   wire			fifo_access;		// From fifo of oh_fifo_cdc.v
   wire [PW-1:0]	fifo_packet;		// From fifo of oh_fifo_cdc.v
   wire			fifo_wait;		// From par2ser of oh_par2ser.v
   wire			full;			// From fifo of oh_fifo_cdc.v
   wire			io_access;		// From par2ser of oh_par2ser.v
   wire [2*N-1:0]	io_packet;		// From par2ser of oh_par2ser.v
   wire			io_wait;		// From mtx_io of mtx_io.v
   wire			prog_full;		// From fifo of oh_fifo_cdc.v
   // End of automatics

   //########################################

Clone Blocks 3:
oh/mio/hdl/mtx.v@48:58
   wire			empty;			// From fifo of oh_fifo_cdc.v
   wire			fifo_access;		// From fifo of oh_fifo_cdc.v
   wire [PW-1:0]	fifo_packet;		// From fifo of oh_fifo_cdc.v
   wire			fifo_wait;		// From par2ser of oh_par2ser.v
   wire			full;			// From fifo of oh_fifo_cdc.v
   wire			io_access;		// From par2ser of oh_par2ser.v
   wire [2*N-1:0]	io_packet;		// From par2ser of oh_par2ser.v
   wire			io_wait;		// From mtx_io of mtx_io.v
   wire			prog_full;		// From fifo of oh_fifo_cdc.v
   // End of automatics


Clone Blocks 4:
oh/mio/hdl/mtx.v@44:54
   // End of automatics
   /*AUTOINPUT*/
   /*AUTOWIRE*/
   // Beginning of automatic wires (for undeclared instantiated-module outputs)
   wire			empty;			// From fifo of oh_fifo_cdc.v
   wire			fifo_access;		// From fifo of oh_fifo_cdc.v
   wire [PW-1:0]	fifo_packet;		// From fifo of oh_fifo_cdc.v
   wire			fifo_wait;		// From par2ser of oh_par2ser.v
   wire			full;			// From fifo of oh_fifo_cdc.v
   wire			io_access;		// From par2ser of oh_par2ser.v
   wire [2*N-1:0]	io_packet;		// From par2ser of oh_par2ser.v

Clone Blocks 5:
oh/mio/hdl/mtx.v@45:55
   /*AUTOINPUT*/
   /*AUTOWIRE*/
   // Beginning of automatic wires (for undeclared instantiated-module outputs)
   wire			empty;			// From fifo of oh_fifo_cdc.v
   wire			fifo_access;		// From fifo of oh_fifo_cdc.v
   wire [PW-1:0]	fifo_packet;		// From fifo of oh_fifo_cdc.v
   wire			fifo_wait;		// From par2ser of oh_par2ser.v
   wire			full;			// From fifo of oh_fifo_cdc.v
   wire			io_access;		// From par2ser of oh_par2ser.v
   wire [2*N-1:0]	io_packet;		// From par2ser of oh_par2ser.v
   wire			io_wait;		// From mtx_io of mtx_io.v

Clone Blocks 6:
oh/mio/hdl/mtx.v@50:60
   wire [PW-1:0]	fifo_packet;		// From fifo of oh_fifo_cdc.v
   wire			fifo_wait;		// From par2ser of oh_par2ser.v
   wire			full;			// From fifo of oh_fifo_cdc.v
   wire			io_access;		// From par2ser of oh_par2ser.v
   wire [2*N-1:0]	io_packet;		// From par2ser of oh_par2ser.v
   wire			io_wait;		// From mtx_io of mtx_io.v
   wire			prog_full;		// From fifo of oh_fifo_cdc.v
   // End of automatics

   //########################################
   //# SYNCHRONIZATION FIFO

