// Seed: 3727713068
module module_0;
  wire id_1;
endmodule
module module_1 #(
    parameter id_0  = 32'd44,
    parameter id_28 = 32'd19,
    parameter id_4  = 32'd40
) (
    input supply1 _id_0,
    input wor id_1,
    input supply1 id_2,
    input tri0 id_3,
    input tri _id_4,
    output tri1 id_5,
    output tri0 id_6,
    input uwire id_7,
    input tri0 id_8,
    output tri1 id_9,
    input tri0 id_10,
    input supply0 id_11,
    input tri1 id_12,
    input supply1 id_13,
    output wand id_14,
    input tri1 id_15,
    output supply0 id_16,
    output logic id_17,
    input wire id_18,
    input tri0 id_19,
    input tri1 id_20,
    input tri0 id_21,
    input wor id_22,
    output supply0 id_23,
    input wire id_24,
    input wor id_25
);
  logic [7:0] id_27;
  parameter time id_28 = 1 == 1;
  logic [7:0] id_29;
  module_0 modCall_1 ();
  always_comb id_17 = -1'h0;
  for (id_30 = id_4; 1; id_27[-1 : (id_0)] = id_29[-1]) begin : LABEL_0
    defparam id_28.id_28 = id_28;
    assign id_23 = -1;
    wire [-1 : id_4] id_31;
    id_32(
        id_1,
        id_18#(
            .id_0 (-1),
            .id_0 (id_28),
            .id_29(id_28),
            .id_31(id_28),
            .id_30(1),
            .id_20(1 - id_28),
            .id_30(id_28),
            .id_31(id_28),
            .id_13(id_28))
    );
    assign id_14 = id_18;
  end
endmodule
