## NOTE:  Do not edit this file.
## Autogenerated by ProjNav (creatfdo.tcl) on Wed Nov 08 4:44:58 PM GTB Standard Time 2006
##
vlib work
vlog  forbitadder1.v
vlog  lab4test.tfw
vlog  "C:/Xilinx/verilog/src/glbl.v"
vsim -t 1ps  -L xilinxcorelib_ver -L unisims_ver  -lib work lab4test glbl
do {lab4test.udo}
view wave
add wave *
view structure
view signals
run -all
