Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_9 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TestBenchXCorr_behav xil_defaultlib.TestBenchXCorr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SineWaveGen
Compiling module xil_defaultlib.XCORR_Unit_SineWaveGen_0_0
Compiling module xil_defaultlib.WaveCaptureUnit
Compiling module xil_defaultlib.XCORR_Unit_WaveCaptureUnit_0_0
Compiling module xlconstant_v1_1_9.xlconstant_v1_1_9_xlconstant(CON...
Compiling module xil_defaultlib.XCORR_Unit_xlconstant_0_0
Compiling module xil_defaultlib.XCORR_Unit_xlconstant_2_0
Compiling module xil_defaultlib.XCORR_Unit
Compiling module xil_defaultlib.XCORR_Unit_wrapper
Compiling module xil_defaultlib.TestBenchXCorr
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBenchXCorr_behav
