Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sat Oct  6 08:50:55 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-437888919.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: soc_netsoc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 60 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.251        0.000                      0                13043        0.024        0.000                      0                13039        0.264        0.000                       0                  4531  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
clk100                      {0.000 5.000}        10.000          100.000         
  soc_netsoc_eth_clk        {0.000 20.000}       40.000          25.000          
  soc_netsoc_pll_clk200     {0.000 2.500}        5.000           200.000         
  soc_netsoc_pll_fb         {0.000 5.000}        10.000          100.000         
  soc_netsoc_pll_sys        {0.000 5.000}        10.000          100.000         
  soc_netsoc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  soc_netsoc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_rx_clk                  {0.000 20.000}       40.000          25.000          
eth_tx_clk                  {0.000 20.000}       40.000          25.000          
sys_clk                     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                        3.000        0.000                       0                     2  
  soc_netsoc_eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  soc_netsoc_pll_clk200           2.381        0.000                      0                   13        0.221        0.000                      0                   13        0.264        0.000                       0                    10  
  soc_netsoc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  soc_netsoc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  soc_netsoc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  soc_netsoc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_rx_clk                       30.730        0.000                      0                  443        0.057        0.000                      0                  443       18.750        0.000                       0                   154  
eth_tx_clk                       29.813        0.000                      0                  223        0.117        0.000                      0                  223       19.500        0.000                       0                   103  
sys_clk                           0.251        0.000                      0                12360        0.024        0.000                      0                12360        3.750        0.000                       0                  4176  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                       soc_netsoc_pll_clk200        3.642        0.000                      0                    1                                                                        
                       eth_rx_clk                   2.454        0.000                      0                    1                                                                        
                       eth_tx_clk                   2.450        0.000                      0                    1                                                                        
                       sys_clk                      2.365        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_eth_clk
  To Clock:  soc_netsoc_eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_6/I



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_clk200
  To Clock:  soc_netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.381ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.381ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.478ns (26.076%)  route 1.355ns (73.924%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.218ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.636     6.218    clk200_clk
    SLICE_X64Y37         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDPE (Prop_fdpe_C_Q)         0.478     6.696 r  FDPE_3/Q
                         net (fo=5, routed)           1.355     8.051    clk200_rst
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.325    11.180    
                         clock uncertainty           -0.053    11.127    
    SLICE_X64Y25         FDSE (Setup_fdse_C_S)       -0.695    10.432    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.432    
                         arrival time                          -8.051    
  -------------------------------------------------------------------
                         slack                                  2.381    

Slack (MET) :             2.381ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.478ns (26.076%)  route 1.355ns (73.924%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.218ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.636     6.218    clk200_clk
    SLICE_X64Y37         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDPE (Prop_fdpe_C_Q)         0.478     6.696 r  FDPE_3/Q
                         net (fo=5, routed)           1.355     8.051    clk200_rst
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.325    11.180    
                         clock uncertainty           -0.053    11.127    
    SLICE_X64Y25         FDSE (Setup_fdse_C_S)       -0.695    10.432    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.432    
                         arrival time                          -8.051    
  -------------------------------------------------------------------
                         slack                                  2.381    

Slack (MET) :             2.381ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.478ns (26.076%)  route 1.355ns (73.924%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.218ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.636     6.218    clk200_clk
    SLICE_X64Y37         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDPE (Prop_fdpe_C_Q)         0.478     6.696 r  FDPE_3/Q
                         net (fo=5, routed)           1.355     8.051    clk200_rst
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.325    11.180    
                         clock uncertainty           -0.053    11.127    
    SLICE_X64Y25         FDSE (Setup_fdse_C_S)       -0.695    10.432    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.432    
                         arrival time                          -8.051    
  -------------------------------------------------------------------
                         slack                                  2.381    

Slack (MET) :             2.381ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.478ns (26.076%)  route 1.355ns (73.924%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.218ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.636     6.218    clk200_clk
    SLICE_X64Y37         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDPE (Prop_fdpe_C_Q)         0.478     6.696 r  FDPE_3/Q
                         net (fo=5, routed)           1.355     8.051    clk200_rst
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.325    11.180    
                         clock uncertainty           -0.053    11.127    
    SLICE_X64Y25         FDSE (Setup_fdse_C_S)       -0.695    10.432    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.432    
                         arrival time                          -8.051    
  -------------------------------------------------------------------
                         slack                                  2.381    

Slack (MET) :             3.021ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.642ns (36.527%)  route 1.116ns (63.473%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.518     6.720 r  soc_netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.926     7.646    soc_netsoc_reset_counter[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.124     7.770 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.959    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y25         FDSE (Setup_fdse_C_CE)      -0.169    10.980    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                          -7.959    
  -------------------------------------------------------------------
                         slack                                  3.021    

Slack (MET) :             3.021ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.642ns (36.527%)  route 1.116ns (63.473%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.518     6.720 r  soc_netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.926     7.646    soc_netsoc_reset_counter[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.124     7.770 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.959    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y25         FDSE (Setup_fdse_C_CE)      -0.169    10.980    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                          -7.959    
  -------------------------------------------------------------------
                         slack                                  3.021    

Slack (MET) :             3.021ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.642ns (36.527%)  route 1.116ns (63.473%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.518     6.720 r  soc_netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.926     7.646    soc_netsoc_reset_counter[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.124     7.770 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.959    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y25         FDSE (Setup_fdse_C_CE)      -0.169    10.980    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                          -7.959    
  -------------------------------------------------------------------
                         slack                                  3.021    

Slack (MET) :             3.021ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.642ns (36.527%)  route 1.116ns (63.473%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.518     6.720 r  soc_netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.926     7.646    soc_netsoc_reset_counter[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.124     7.770 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.959    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y25         FDSE (Setup_fdse_C_CE)      -0.169    10.980    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                          -7.959    
  -------------------------------------------------------------------
                         slack                                  3.021    

Slack (MET) :             3.147ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.773ns (43.144%)  route 1.019ns (56.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.218ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.636     6.218    clk200_clk
    SLICE_X64Y37         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDPE (Prop_fdpe_C_Q)         0.478     6.696 r  FDPE_3/Q
                         net (fo=5, routed)           1.019     7.714    clk200_rst
    SLICE_X65Y25         LUT6 (Prop_lut6_I5_O)        0.295     8.009 r  soc_netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.009    soc_netsoc_ic_reset_i_1_n_0
    SLICE_X65Y25         FDRE                                         r  soc_netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X65Y25         FDRE                                         r  soc_netsoc_ic_reset_reg/C
                         clock pessimism              0.325    11.180    
                         clock uncertainty           -0.053    11.127    
    SLICE_X65Y25         FDRE (Setup_fdre_C_D)        0.029    11.156    soc_netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.156    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                  3.147    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.773ns (41.898%)  route 1.072ns (58.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.478     6.680 r  soc_netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.072     7.752    soc_netsoc_reset_counter[1]
    SLICE_X64Y25         LUT3 (Prop_lut3_I0_O)        0.295     8.047 r  soc_netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.047    soc_netsoc_reset_counter[2]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y25         FDSE (Setup_fdse_C_D)        0.081    11.230    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.230    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                  3.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.164     2.021 r  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.116     2.138    soc_netsoc_reset_counter[0]
    SLICE_X65Y25         LUT6 (Prop_lut6_I1_O)        0.045     2.183 r  soc_netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.183    soc_netsoc_ic_reset_i_1_n_0
    SLICE_X65Y25         FDRE                                         r  soc_netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X65Y25         FDRE                                         r  soc_netsoc_ic_reset_reg/C
                         clock pessimism             -0.535     1.870    
    SLICE_X65Y25         FDRE (Hold_fdre_C_D)         0.091     1.961    soc_netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.164     2.021 r  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.219    soc_netsoc_reset_counter[0]
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.043     2.262 r  soc_netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.262    soc_netsoc_reset_counter[1]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y25         FDSE (Hold_fdse_C_D)         0.131     1.988    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.164     2.021 r  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.219    soc_netsoc_reset_counter[0]
    SLICE_X64Y25         LUT4 (Prop_lut4_I1_O)        0.043     2.262 r  soc_netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.262    soc_netsoc_reset_counter[3]_i_2_n_0
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y25         FDSE (Hold_fdse_C_D)         0.131     1.988    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.164     2.021 r  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.219    soc_netsoc_reset_counter[0]
    SLICE_X64Y25         LUT3 (Prop_lut3_I1_O)        0.045     2.264 r  soc_netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.264    soc_netsoc_reset_counter[2]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y25         FDSE (Hold_fdse_C_D)         0.121     1.978    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.164     2.021 f  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.219    soc_netsoc_reset_counter[0]
    SLICE_X64Y25         LUT1 (Prop_lut1_I0_O)        0.045     2.264 r  soc_netsoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.264    soc_netsoc_reset_counter0[0]
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y25         FDSE (Hold_fdse_C_D)         0.120     1.977    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.148     2.005 r  soc_netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.127    soc_netsoc_reset_counter[3]
    SLICE_X64Y25         LUT4 (Prop_lut4_I3_O)        0.099     2.226 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.282    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y25         FDSE (Hold_fdse_C_CE)       -0.016     1.841    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.148     2.005 r  soc_netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.127    soc_netsoc_reset_counter[3]
    SLICE_X64Y25         LUT4 (Prop_lut4_I3_O)        0.099     2.226 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.282    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y25         FDSE (Hold_fdse_C_CE)       -0.016     1.841    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.148     2.005 r  soc_netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.127    soc_netsoc_reset_counter[3]
    SLICE_X64Y25         LUT4 (Prop_lut4_I3_O)        0.099     2.226 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.282    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y25         FDSE (Hold_fdse_C_CE)       -0.016     1.841    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.148     2.005 r  soc_netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.127    soc_netsoc_reset_counter[3]
    SLICE_X64Y25         LUT4 (Prop_lut4_I3_O)        0.099     2.226 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.282    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y25         FDSE (Hold_fdse_C_CE)       -0.016     1.841    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.148ns (19.549%)  route 0.609ns (80.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.594     1.867    clk200_clk
    SLICE_X64Y37         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDPE (Prop_fdpe_C_Q)         0.148     2.015 r  FDPE_3/Q
                         net (fo=5, routed)           0.609     2.624    clk200_rst
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.535     1.870    
    SLICE_X64Y25         FDSE (Hold_fdse_C_S)        -0.044     1.826    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.624    
  -------------------------------------------------------------------
                         slack                                  0.798    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y37     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y37     FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X65Y25     soc_netsoc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y25     soc_netsoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y25     soc_netsoc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y25     soc_netsoc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y25     soc_netsoc_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y37     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y37     FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     soc_netsoc_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_netsoc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_netsoc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_netsoc_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_netsoc_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     soc_netsoc_ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_netsoc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y37     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y37     FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     soc_netsoc_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_netsoc_reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y37     FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y37     FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     soc_netsoc_ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_fb
  To Clock:  soc_netsoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_sys
  To Clock:  soc_netsoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_sys4x
  To Clock:  soc_netsoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_sys4x_dqs
  To Clock:  soc_netsoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       30.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.730ns  (required time - arrival time)
  Source:                 soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        9.151ns  (logic 1.619ns (17.692%)  route 7.532ns (82.308%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.558     1.558    eth_rx_clk
    SLICE_X38Y32         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518     2.076 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[1]/Q
                         net (fo=10, routed)          0.957     3.034    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[1]
    SLICE_X36Y31         LUT2 (Prop_lut2_I0_O)        0.149     3.183 r  soc_ethmac_crc32_checker_crc_reg[18]_i_2/O
                         net (fo=7, routed)           0.862     4.045    soc_ethmac_crc32_checker_crc_reg[18]_i_2_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.332     4.377 r  soc_ethmac_crc32_checker_crc_reg[12]_i_2/O
                         net (fo=1, routed)           0.807     5.184    soc_ethmac_crc32_checker_crc_reg[12]_i_2_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I2_O)        0.124     5.308 f  soc_ethmac_crc32_checker_crc_reg[12]_i_1/O
                         net (fo=2, routed)           0.302     5.610    soc_ethmac_crc32_checker_crc_next_reg[12]
    SLICE_X37Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.734 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.801     6.535    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I5_O)        0.124     6.659 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           1.017     7.676    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.800 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.802     8.603    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.727 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.983    10.709    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X49Y21         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.442    41.442    eth_rx_clk
    SLICE_X49Y21         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.079    41.521    
                         clock uncertainty           -0.035    41.486    
    SLICE_X49Y21         FDRE (Setup_fdre_C_D)       -0.047    41.439    soc_ethmac_rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                         41.439    
                         arrival time                         -10.709    
  -------------------------------------------------------------------
                         slack                                 30.730    

Slack (MET) :             31.035ns  (required time - arrival time)
  Source:                 soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.843ns  (logic 1.619ns (18.307%)  route 7.224ns (81.693%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.558     1.558    eth_rx_clk
    SLICE_X38Y32         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518     2.076 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[1]/Q
                         net (fo=10, routed)          0.957     3.034    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[1]
    SLICE_X36Y31         LUT2 (Prop_lut2_I0_O)        0.149     3.183 r  soc_ethmac_crc32_checker_crc_reg[18]_i_2/O
                         net (fo=7, routed)           0.862     4.045    soc_ethmac_crc32_checker_crc_reg[18]_i_2_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.332     4.377 r  soc_ethmac_crc32_checker_crc_reg[12]_i_2/O
                         net (fo=1, routed)           0.807     5.184    soc_ethmac_crc32_checker_crc_reg[12]_i_2_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I2_O)        0.124     5.308 f  soc_ethmac_crc32_checker_crc_reg[12]_i_1/O
                         net (fo=2, routed)           0.302     5.610    soc_ethmac_crc32_checker_crc_next_reg[12]
    SLICE_X37Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.734 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.801     6.535    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I5_O)        0.124     6.659 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           1.017     7.676    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.800 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.802     8.603    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.727 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.675    10.402    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X48Y22         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.440    41.440    eth_rx_clk
    SLICE_X48Y22         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.079    41.519    
                         clock uncertainty           -0.035    41.484    
    SLICE_X48Y22         FDRE (Setup_fdre_C_D)       -0.047    41.437    soc_ethmac_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                         41.437    
                         arrival time                         -10.402    
  -------------------------------------------------------------------
                         slack                                 31.035    

Slack (MET) :             31.139ns  (required time - arrival time)
  Source:                 soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.752ns  (logic 1.619ns (18.498%)  route 7.133ns (81.502%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 41.434 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.558     1.558    eth_rx_clk
    SLICE_X38Y32         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518     2.076 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[1]/Q
                         net (fo=10, routed)          0.957     3.034    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[1]
    SLICE_X36Y31         LUT2 (Prop_lut2_I0_O)        0.149     3.183 r  soc_ethmac_crc32_checker_crc_reg[18]_i_2/O
                         net (fo=7, routed)           0.862     4.045    soc_ethmac_crc32_checker_crc_reg[18]_i_2_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.332     4.377 r  soc_ethmac_crc32_checker_crc_reg[12]_i_2/O
                         net (fo=1, routed)           0.807     5.184    soc_ethmac_crc32_checker_crc_reg[12]_i_2_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I2_O)        0.124     5.308 f  soc_ethmac_crc32_checker_crc_reg[12]_i_1/O
                         net (fo=2, routed)           0.302     5.610    soc_ethmac_crc32_checker_crc_next_reg[12]
    SLICE_X37Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.734 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.801     6.535    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I5_O)        0.124     6.659 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           1.017     7.676    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.800 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.802     8.603    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.727 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.584    10.311    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X46Y24         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.434    41.434    eth_rx_clk
    SLICE_X46Y24         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.079    41.513    
                         clock uncertainty           -0.035    41.478    
    SLICE_X46Y24         FDRE (Setup_fdre_C_D)       -0.028    41.450    soc_ethmac_rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                         41.450    
                         arrival time                         -10.311    
  -------------------------------------------------------------------
                         slack                                 31.139    

Slack (MET) :             31.438ns  (required time - arrival time)
  Source:                 soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.455ns  (logic 1.619ns (19.148%)  route 6.836ns (80.852%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.558     1.558    eth_rx_clk
    SLICE_X38Y32         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518     2.076 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[1]/Q
                         net (fo=10, routed)          0.957     3.034    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[1]
    SLICE_X36Y31         LUT2 (Prop_lut2_I0_O)        0.149     3.183 r  soc_ethmac_crc32_checker_crc_reg[18]_i_2/O
                         net (fo=7, routed)           0.862     4.045    soc_ethmac_crc32_checker_crc_reg[18]_i_2_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.332     4.377 r  soc_ethmac_crc32_checker_crc_reg[12]_i_2/O
                         net (fo=1, routed)           0.807     5.184    soc_ethmac_crc32_checker_crc_reg[12]_i_2_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I2_O)        0.124     5.308 f  soc_ethmac_crc32_checker_crc_reg[12]_i_1/O
                         net (fo=2, routed)           0.302     5.610    soc_ethmac_crc32_checker_crc_next_reg[12]
    SLICE_X37Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.734 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.801     6.535    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I5_O)        0.124     6.659 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           1.017     7.676    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.800 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.802     8.603    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.727 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.287    10.014    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X46Y23         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.436    41.436    eth_rx_clk
    SLICE_X46Y23         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.079    41.515    
                         clock uncertainty           -0.035    41.480    
    SLICE_X46Y23         FDRE (Setup_fdre_C_D)       -0.028    41.452    soc_ethmac_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                         41.452    
                         arrival time                         -10.014    
  -------------------------------------------------------------------
                         slack                                 31.438    

Slack (MET) :             31.566ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.166ns  (logic 1.399ns (17.132%)  route 6.767ns (82.868%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.556     1.556    eth_rx_clk
    SLICE_X46Y20         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y20         FDRE (Prop_fdre_C_Q)         0.478     2.034 r  soc_ethmac_rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           0.838     2.872    soc_ethmac_rx_cdc_graycounter0_q[3]
    SLICE_X45Y21         LUT6 (Prop_lut6_I4_O)        0.301     3.173 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.149     3.322    storage_12_reg_i_11_n_0
    SLICE_X45Y21         LUT5 (Prop_lut5_I0_O)        0.124     3.446 r  storage_12_reg_i_8/O
                         net (fo=4, routed)           0.789     4.235    storage_12_reg_i_8_n_0
    SLICE_X44Y22         LUT5 (Prop_lut5_I4_O)        0.124     4.359 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.781     5.141    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X45Y26         LUT2 (Prop_lut2_I0_O)        0.124     5.265 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=9, routed)           1.319     6.583    storage_10_reg_0_7_0_5_i_2_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.707 r  soc_ethmac_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=9, routed)           1.330     8.037    p_330_in
    SLICE_X46Y25         LUT3 (Prop_lut3_I2_O)        0.124     8.161 r  soc_ethmac_rx_converter_converter_source_payload_data[9]_i_1/O
                         net (fo=10, routed)          1.562     9.723    soc_ethmac_rx_converter_converter_source_payload_data[9]_i_1_n_0
    SLICE_X45Y23         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.436    41.436    eth_rx_clk
    SLICE_X45Y23         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[1]/C
                         clock pessimism              0.093    41.529    
                         clock uncertainty           -0.035    41.494    
    SLICE_X45Y23         FDRE (Setup_fdre_C_CE)      -0.205    41.289    soc_ethmac_rx_converter_converter_source_payload_data_reg[1]
  -------------------------------------------------------------------
                         required time                         41.289    
                         arrival time                          -9.723    
  -------------------------------------------------------------------
                         slack                                 31.566    

Slack (MET) :             31.566ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.166ns  (logic 1.399ns (17.132%)  route 6.767ns (82.868%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.556     1.556    eth_rx_clk
    SLICE_X46Y20         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y20         FDRE (Prop_fdre_C_Q)         0.478     2.034 r  soc_ethmac_rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           0.838     2.872    soc_ethmac_rx_cdc_graycounter0_q[3]
    SLICE_X45Y21         LUT6 (Prop_lut6_I4_O)        0.301     3.173 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.149     3.322    storage_12_reg_i_11_n_0
    SLICE_X45Y21         LUT5 (Prop_lut5_I0_O)        0.124     3.446 r  storage_12_reg_i_8/O
                         net (fo=4, routed)           0.789     4.235    storage_12_reg_i_8_n_0
    SLICE_X44Y22         LUT5 (Prop_lut5_I4_O)        0.124     4.359 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.781     5.141    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X45Y26         LUT2 (Prop_lut2_I0_O)        0.124     5.265 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=9, routed)           1.319     6.583    storage_10_reg_0_7_0_5_i_2_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.707 r  soc_ethmac_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=9, routed)           1.330     8.037    p_330_in
    SLICE_X46Y25         LUT3 (Prop_lut3_I2_O)        0.124     8.161 r  soc_ethmac_rx_converter_converter_source_payload_data[9]_i_1/O
                         net (fo=10, routed)          1.562     9.723    soc_ethmac_rx_converter_converter_source_payload_data[9]_i_1_n_0
    SLICE_X45Y23         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.436    41.436    eth_rx_clk
    SLICE_X45Y23         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[3]/C
                         clock pessimism              0.093    41.529    
                         clock uncertainty           -0.035    41.494    
    SLICE_X45Y23         FDRE (Setup_fdre_C_CE)      -0.205    41.289    soc_ethmac_rx_converter_converter_source_payload_data_reg[3]
  -------------------------------------------------------------------
                         required time                         41.289    
                         arrival time                          -9.723    
  -------------------------------------------------------------------
                         slack                                 31.566    

Slack (MET) :             31.566ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.166ns  (logic 1.399ns (17.132%)  route 6.767ns (82.868%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.556     1.556    eth_rx_clk
    SLICE_X46Y20         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y20         FDRE (Prop_fdre_C_Q)         0.478     2.034 r  soc_ethmac_rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           0.838     2.872    soc_ethmac_rx_cdc_graycounter0_q[3]
    SLICE_X45Y21         LUT6 (Prop_lut6_I4_O)        0.301     3.173 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.149     3.322    storage_12_reg_i_11_n_0
    SLICE_X45Y21         LUT5 (Prop_lut5_I0_O)        0.124     3.446 r  storage_12_reg_i_8/O
                         net (fo=4, routed)           0.789     4.235    storage_12_reg_i_8_n_0
    SLICE_X44Y22         LUT5 (Prop_lut5_I4_O)        0.124     4.359 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.781     5.141    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X45Y26         LUT2 (Prop_lut2_I0_O)        0.124     5.265 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=9, routed)           1.319     6.583    storage_10_reg_0_7_0_5_i_2_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.707 r  soc_ethmac_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=9, routed)           1.330     8.037    p_330_in
    SLICE_X46Y25         LUT3 (Prop_lut3_I2_O)        0.124     8.161 r  soc_ethmac_rx_converter_converter_source_payload_data[9]_i_1/O
                         net (fo=10, routed)          1.562     9.723    soc_ethmac_rx_converter_converter_source_payload_data[9]_i_1_n_0
    SLICE_X45Y23         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.436    41.436    eth_rx_clk
    SLICE_X45Y23         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[5]/C
                         clock pessimism              0.093    41.529    
                         clock uncertainty           -0.035    41.494    
    SLICE_X45Y23         FDRE (Setup_fdre_C_CE)      -0.205    41.289    soc_ethmac_rx_converter_converter_source_payload_data_reg[5]
  -------------------------------------------------------------------
                         required time                         41.289    
                         arrival time                          -9.723    
  -------------------------------------------------------------------
                         slack                                 31.566    

Slack (MET) :             31.566ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.166ns  (logic 1.399ns (17.132%)  route 6.767ns (82.868%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.556     1.556    eth_rx_clk
    SLICE_X46Y20         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y20         FDRE (Prop_fdre_C_Q)         0.478     2.034 r  soc_ethmac_rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           0.838     2.872    soc_ethmac_rx_cdc_graycounter0_q[3]
    SLICE_X45Y21         LUT6 (Prop_lut6_I4_O)        0.301     3.173 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.149     3.322    storage_12_reg_i_11_n_0
    SLICE_X45Y21         LUT5 (Prop_lut5_I0_O)        0.124     3.446 r  storage_12_reg_i_8/O
                         net (fo=4, routed)           0.789     4.235    storage_12_reg_i_8_n_0
    SLICE_X44Y22         LUT5 (Prop_lut5_I4_O)        0.124     4.359 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.781     5.141    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X45Y26         LUT2 (Prop_lut2_I0_O)        0.124     5.265 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=9, routed)           1.319     6.583    storage_10_reg_0_7_0_5_i_2_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.707 r  soc_ethmac_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=9, routed)           1.330     8.037    p_330_in
    SLICE_X46Y25         LUT3 (Prop_lut3_I2_O)        0.124     8.161 r  soc_ethmac_rx_converter_converter_source_payload_data[9]_i_1/O
                         net (fo=10, routed)          1.562     9.723    soc_ethmac_rx_converter_converter_source_payload_data[9]_i_1_n_0
    SLICE_X45Y23         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.436    41.436    eth_rx_clk
    SLICE_X45Y23         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[7]/C
                         clock pessimism              0.093    41.529    
                         clock uncertainty           -0.035    41.494    
    SLICE_X45Y23         FDRE (Setup_fdre_C_CE)      -0.205    41.289    soc_ethmac_rx_converter_converter_source_payload_data_reg[7]
  -------------------------------------------------------------------
                         required time                         41.289    
                         arrival time                          -9.723    
  -------------------------------------------------------------------
                         slack                                 31.566    

Slack (MET) :             31.639ns  (required time - arrival time)
  Source:                 soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_ps_crc_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.316ns  (logic 1.743ns (20.960%)  route 6.573ns (79.040%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.558     1.558    eth_rx_clk
    SLICE_X38Y32         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518     2.076 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[1]/Q
                         net (fo=10, routed)          0.957     3.034    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[1]
    SLICE_X36Y31         LUT2 (Prop_lut2_I0_O)        0.149     3.183 r  soc_ethmac_crc32_checker_crc_reg[18]_i_2/O
                         net (fo=7, routed)           0.862     4.045    soc_ethmac_crc32_checker_crc_reg[18]_i_2_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.332     4.377 r  soc_ethmac_crc32_checker_crc_reg[12]_i_2/O
                         net (fo=1, routed)           0.807     5.184    soc_ethmac_crc32_checker_crc_reg[12]_i_2_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I2_O)        0.124     5.308 f  soc_ethmac_crc32_checker_crc_reg[12]_i_1/O
                         net (fo=2, routed)           0.302     5.610    soc_ethmac_crc32_checker_crc_next_reg[12]
    SLICE_X37Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.734 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.801     6.535    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I5_O)        0.124     6.659 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           1.017     7.676    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.800 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.802     8.603    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.727 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.024     9.750    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X45Y29         LUT4 (Prop_lut4_I1_O)        0.124     9.874 r  soc_ethmac_ps_crc_error_toggle_i_i_1/O
                         net (fo=1, routed)           0.000     9.874    soc_ethmac_ps_crc_error_toggle_i_i_1_n_0
    SLICE_X45Y29         FDRE                                         r  soc_ethmac_ps_crc_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.440    41.440    eth_rx_clk
    SLICE_X45Y29         FDRE                                         r  soc_ethmac_ps_crc_error_toggle_i_reg/C
                         clock pessimism              0.079    41.519    
                         clock uncertainty           -0.035    41.484    
    SLICE_X45Y29         FDRE (Setup_fdre_C_D)        0.029    41.513    soc_ethmac_ps_crc_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                         41.513    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                 31.639    

Slack (MET) :             32.066ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.659ns  (logic 1.399ns (18.267%)  route 6.260ns (81.733%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.556     1.556    eth_rx_clk
    SLICE_X46Y20         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y20         FDRE (Prop_fdre_C_Q)         0.478     2.034 r  soc_ethmac_rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           0.838     2.872    soc_ethmac_rx_cdc_graycounter0_q[3]
    SLICE_X45Y21         LUT6 (Prop_lut6_I4_O)        0.301     3.173 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.149     3.322    storage_12_reg_i_11_n_0
    SLICE_X45Y21         LUT5 (Prop_lut5_I0_O)        0.124     3.446 r  storage_12_reg_i_8/O
                         net (fo=4, routed)           0.789     4.235    storage_12_reg_i_8_n_0
    SLICE_X44Y22         LUT5 (Prop_lut5_I4_O)        0.124     4.359 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.781     5.141    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X45Y26         LUT2 (Prop_lut2_I0_O)        0.124     5.265 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=9, routed)           1.319     6.583    storage_10_reg_0_7_0_5_i_2_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.707 r  soc_ethmac_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=9, routed)           1.330     8.037    p_330_in
    SLICE_X46Y25         LUT3 (Prop_lut3_I2_O)        0.124     8.161 r  soc_ethmac_rx_converter_converter_source_payload_data[9]_i_1/O
                         net (fo=10, routed)          1.054     9.215    soc_ethmac_rx_converter_converter_source_payload_data[9]_i_1_n_0
    SLICE_X49Y21         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.442    41.442    eth_rx_clk
    SLICE_X49Y21         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[0]/C
                         clock pessimism              0.079    41.521    
                         clock uncertainty           -0.035    41.486    
    SLICE_X49Y21         FDRE (Setup_fdre_C_CE)      -0.205    41.281    soc_ethmac_rx_converter_converter_source_payload_data_reg[0]
  -------------------------------------------------------------------
                         required time                         41.281    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                 32.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.010%)  route 0.227ns (63.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.558     0.558    eth_rx_clk
    SLICE_X48Y21         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.128     0.686 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[37]/Q
                         net (fo=1, routed)           0.227     0.913    soc_ethmac_rx_converter_converter_source_payload_data[37]
    RAMB36_X1Y4          RAMB36E1                                     r  storage_12_reg/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.868     0.868    eth_rx_clk
    RAMB36_X1Y4          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.254     0.614    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[31])
                                                      0.242     0.856    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.559     0.559    eth_rx_clk
    SLICE_X47Y31         FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     0.983    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X46Y31         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.827     0.827    storage_10_reg_0_7_6_7/WCLK
    SLICE_X46Y31         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.255     0.572    
    SLICE_X46Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.882    storage_10_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.559     0.559    eth_rx_clk
    SLICE_X47Y31         FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     0.983    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X46Y31         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.827     0.827    storage_10_reg_0_7_6_7/WCLK
    SLICE_X46Y31         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.255     0.572    
    SLICE_X46Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.882    storage_10_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.559     0.559    eth_rx_clk
    SLICE_X47Y31         FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     0.983    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X46Y31         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.827     0.827    storage_10_reg_0_7_6_7/WCLK
    SLICE_X46Y31         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.255     0.572    
    SLICE_X46Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.882    storage_10_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.559     0.559    eth_rx_clk
    SLICE_X47Y31         FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     0.983    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X46Y31         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.827     0.827    storage_10_reg_0_7_6_7/WCLK
    SLICE_X46Y31         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.255     0.572    
    SLICE_X46Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.882    storage_10_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.559     0.559    eth_rx_clk
    SLICE_X47Y31         FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     0.983    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X46Y31         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.827     0.827    storage_10_reg_0_7_6_7/WCLK
    SLICE_X46Y31         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.255     0.572    
    SLICE_X46Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.882    storage_10_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.559     0.559    eth_rx_clk
    SLICE_X47Y31         FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     0.983    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X46Y31         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.827     0.827    storage_10_reg_0_7_6_7/WCLK
    SLICE_X46Y31         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.255     0.572    
    SLICE_X46Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.882    storage_10_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.559     0.559    eth_rx_clk
    SLICE_X47Y31         FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     0.983    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X46Y31         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.827     0.827    storage_10_reg_0_7_6_7/WCLK
    SLICE_X46Y31         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.255     0.572    
    SLICE_X46Y31         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.882    storage_10_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.559     0.559    eth_rx_clk
    SLICE_X47Y31         FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     0.983    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X46Y31         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.827     0.827    storage_10_reg_0_7_6_7/WCLK
    SLICE_X46Y31         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.255     0.572    
    SLICE_X46Y31         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.882    storage_10_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl8_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl8_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.556     0.556    eth_rx_clk
    SLICE_X45Y21         FDRE                                         r  vns_xilinxmultiregimpl8_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  vns_xilinxmultiregimpl8_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.752    vns_xilinxmultiregimpl8_regs0[4]
    SLICE_X45Y21         FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.824     0.824    eth_rx_clk
    SLICE_X45Y21         FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[4]/C
                         clock pessimism             -0.268     0.556    
    SLICE_X45Y21         FDRE (Hold_fdre_C_D)         0.075     0.631    vns_xilinxmultiregimpl8_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_rx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y4   storage_12_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X36Y33  FDPE_10/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X36Y33  FDPE_11/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X36Y31  soc_ethmac_crc32_checker_crc_reg_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X39Y32  soc_ethmac_crc32_checker_crc_reg_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X39Y32  soc_ethmac_crc32_checker_crc_reg_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X37Y32  soc_ethmac_crc32_checker_crc_reg_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X39Y32  soc_ethmac_crc32_checker_crc_reg_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X36Y30  soc_ethmac_crc32_checker_crc_reg_reg[14]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X39Y32  soc_ethmac_crc32_checker_crc_reg_reg[15]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y30  storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y30  storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y30  storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y30  storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y30  storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y30  storage_10_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y30  storage_10_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y30  storage_10_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y31  storage_10_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y31  storage_10_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y30  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y30  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y30  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y30  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y30  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y30  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y30  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y30  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y30  storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y30  storage_10_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       29.813ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.813ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.592ns  (logic 1.782ns (18.578%)  route 7.810ns (81.422%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.568     1.568    eth_tx_clk
    SLICE_X44Y8          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y8          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.957     2.944    soc_ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X45Y7          LUT4 (Prop_lut4_I0_O)        0.299     3.243 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.942     4.186    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I0_O)        0.124     4.310 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.207     5.517    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X42Y20         LUT3 (Prop_lut3_I0_O)        0.124     5.641 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.423     6.063    soc_ethmac_padding_inserter_source_valid
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.124     6.187 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.734     6.922    soc_ethmac_crc32_inserter_source_valid
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.124     7.046 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.110     8.156    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X42Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.280 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.840     9.120    soc_ethmac_tx_converter_converter_mux0
    SLICE_X43Y9          LUT3 (Prop_lut3_I2_O)        0.118     9.238 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.900    10.138    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X45Y8          LUT2 (Prop_lut2_I1_O)        0.326    10.464 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.696    11.160    soc_ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X1Y1          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.496    41.496    eth_tx_clk
    RAMB36_X1Y1          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.575    
                         clock uncertainty           -0.035    41.540    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    40.974    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.974    
                         arrival time                         -11.160    
  -------------------------------------------------------------------
                         slack                                 29.813    

Slack (MET) :             29.828ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.577ns  (logic 1.782ns (18.606%)  route 7.795ns (81.394%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.568     1.568    eth_tx_clk
    SLICE_X44Y8          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y8          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.957     2.944    soc_ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X45Y7          LUT4 (Prop_lut4_I0_O)        0.299     3.243 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.942     4.186    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I0_O)        0.124     4.310 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.207     5.517    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X42Y20         LUT3 (Prop_lut3_I0_O)        0.124     5.641 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.423     6.063    soc_ethmac_padding_inserter_source_valid
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.124     6.187 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.734     6.922    soc_ethmac_crc32_inserter_source_valid
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.124     7.046 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.110     8.156    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X42Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.280 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.840     9.120    soc_ethmac_tx_converter_converter_mux0
    SLICE_X43Y9          LUT3 (Prop_lut3_I2_O)        0.118     9.238 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.898    10.136    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X45Y8          LUT3 (Prop_lut3_I1_O)        0.326    10.462 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.684    11.146    soc_ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X1Y1          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.496    41.496    eth_tx_clk
    RAMB36_X1Y1          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.575    
                         clock uncertainty           -0.035    41.540    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    40.974    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.974    
                         arrival time                         -11.146    
  -------------------------------------------------------------------
                         slack                                 29.828    

Slack (MET) :             29.915ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.490ns  (logic 1.586ns (16.712%)  route 7.904ns (83.288%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.568     1.568    eth_tx_clk
    SLICE_X44Y8          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y8          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.957     2.944    soc_ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X45Y7          LUT4 (Prop_lut4_I0_O)        0.299     3.243 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.942     4.186    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I0_O)        0.124     4.310 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.207     5.517    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X42Y20         LUT3 (Prop_lut3_I0_O)        0.124     5.641 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.423     6.063    soc_ethmac_padding_inserter_source_valid
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.124     6.187 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.734     6.922    soc_ethmac_crc32_inserter_source_valid
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.124     7.046 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.110     8.156    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X42Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.280 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.032     9.311    soc_ethmac_tx_converter_converter_mux0
    SLICE_X43Y8          LUT6 (Prop_lut6_I1_O)        0.124     9.435 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.666    10.102    storage_11_reg_i_46_n_0
    SLICE_X42Y8          LUT4 (Prop_lut4_I1_O)        0.124    10.226 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.833    11.059    soc_ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X1Y1          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.496    41.496    eth_tx_clk
    RAMB36_X1Y1          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.575    
                         clock uncertainty           -0.035    41.540    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    40.974    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.974    
                         arrival time                         -11.059    
  -------------------------------------------------------------------
                         slack                                 29.915    

Slack (MET) :             30.039ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.366ns  (logic 1.782ns (19.027%)  route 7.584ns (80.973%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.568     1.568    eth_tx_clk
    SLICE_X44Y8          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y8          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.957     2.944    soc_ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X45Y7          LUT4 (Prop_lut4_I0_O)        0.299     3.243 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.942     4.186    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I0_O)        0.124     4.310 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.207     5.517    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X42Y20         LUT3 (Prop_lut3_I0_O)        0.124     5.641 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.423     6.063    soc_ethmac_padding_inserter_source_valid
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.124     6.187 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.734     6.922    soc_ethmac_crc32_inserter_source_valid
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.124     7.046 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.110     8.156    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X42Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.280 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.840     9.120    soc_ethmac_tx_converter_converter_mux0
    SLICE_X43Y9          LUT3 (Prop_lut3_I2_O)        0.118     9.238 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.675     9.913    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X44Y8          LUT6 (Prop_lut6_I1_O)        0.326    10.239 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.695    10.934    soc_ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X1Y1          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.496    41.496    eth_tx_clk
    RAMB36_X1Y1          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.575    
                         clock uncertainty           -0.035    41.540    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    40.974    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.974    
                         arrival time                         -10.934    
  -------------------------------------------------------------------
                         slack                                 30.039    

Slack (MET) :             30.177ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.228ns  (logic 1.782ns (19.311%)  route 7.446ns (80.689%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.568     1.568    eth_tx_clk
    SLICE_X44Y8          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y8          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.957     2.944    soc_ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X45Y7          LUT4 (Prop_lut4_I0_O)        0.299     3.243 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.942     4.186    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I0_O)        0.124     4.310 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.207     5.517    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X42Y20         LUT3 (Prop_lut3_I0_O)        0.124     5.641 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.423     6.063    soc_ethmac_padding_inserter_source_valid
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.124     6.187 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.734     6.922    soc_ethmac_crc32_inserter_source_valid
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.124     7.046 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.110     8.156    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X42Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.280 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.840     9.120    soc_ethmac_tx_converter_converter_mux0
    SLICE_X43Y9          LUT3 (Prop_lut3_I2_O)        0.118     9.238 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.396     9.634    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X45Y8          LUT5 (Prop_lut5_I2_O)        0.326     9.960 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.836    10.796    soc_ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X1Y1          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.496    41.496    eth_tx_clk
    RAMB36_X1Y1          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.575    
                         clock uncertainty           -0.035    41.540    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    40.974    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.974    
                         arrival time                         -10.796    
  -------------------------------------------------------------------
                         slack                                 30.177    

Slack (MET) :             30.317ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.376ns  (logic 1.610ns (17.172%)  route 7.766ns (82.828%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.449 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.568     1.568    eth_tx_clk
    SLICE_X44Y8          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y8          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.957     2.944    soc_ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X45Y7          LUT4 (Prop_lut4_I0_O)        0.299     3.243 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.942     4.186    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I0_O)        0.124     4.310 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.207     5.517    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X42Y20         LUT3 (Prop_lut3_I0_O)        0.124     5.641 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.423     6.063    soc_ethmac_padding_inserter_source_valid
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.124     6.187 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.734     6.922    soc_ethmac_crc32_inserter_source_valid
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.124     7.046 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.110     8.156    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X42Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.280 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.032     9.311    soc_ethmac_tx_converter_converter_mux0
    SLICE_X43Y8          LUT6 (Prop_lut6_I1_O)        0.124     9.435 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.733    10.169    storage_11_reg_i_46_n_0
    SLICE_X42Y8          LUT5 (Prop_lut5_I1_O)        0.148    10.317 r  soc_ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.627    10.944    soc_ethmac_tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X42Y8          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.449    41.449    eth_tx_clk
    SLICE_X42Y8          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.079    41.528    
                         clock uncertainty           -0.035    41.493    
    SLICE_X42Y8          FDRE (Setup_fdre_C_D)       -0.232    41.261    soc_ethmac_tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                         41.261    
                         arrival time                         -10.944    
  -------------------------------------------------------------------
                         slack                                 30.317    

Slack (MET) :             30.332ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.073ns  (logic 1.782ns (19.641%)  route 7.291ns (80.359%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.568     1.568    eth_tx_clk
    SLICE_X44Y8          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y8          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.957     2.944    soc_ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X45Y7          LUT4 (Prop_lut4_I0_O)        0.299     3.243 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.942     4.186    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I0_O)        0.124     4.310 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.207     5.517    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X42Y20         LUT3 (Prop_lut3_I0_O)        0.124     5.641 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.423     6.063    soc_ethmac_padding_inserter_source_valid
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.124     6.187 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.734     6.922    soc_ethmac_crc32_inserter_source_valid
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.124     7.046 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.110     8.156    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X42Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.280 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.840     9.120    soc_ethmac_tx_converter_converter_mux0
    SLICE_X43Y9          LUT3 (Prop_lut3_I2_O)        0.118     9.238 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.393     9.631    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X45Y8          LUT4 (Prop_lut4_I0_O)        0.326     9.957 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.684    10.641    soc_ethmac_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X1Y1          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.496    41.496    eth_tx_clk
    RAMB36_X1Y1          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.575    
                         clock uncertainty           -0.035    41.540    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.974    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.974    
                         arrival time                         -10.641    
  -------------------------------------------------------------------
                         slack                                 30.332    

Slack (MET) :             30.466ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_binary_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.409ns  (logic 1.782ns (18.938%)  route 7.627ns (81.061%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.450 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.568     1.568    eth_tx_clk
    SLICE_X44Y8          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y8          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.957     2.944    soc_ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X45Y7          LUT4 (Prop_lut4_I0_O)        0.299     3.243 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.942     4.186    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I0_O)        0.124     4.310 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.207     5.517    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X42Y20         LUT3 (Prop_lut3_I0_O)        0.124     5.641 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.423     6.063    soc_ethmac_padding_inserter_source_valid
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.124     6.187 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.734     6.922    soc_ethmac_crc32_inserter_source_valid
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.124     7.046 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.110     8.156    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X42Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.280 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.840     9.120    soc_ethmac_tx_converter_converter_mux0
    SLICE_X43Y9          LUT3 (Prop_lut3_I2_O)        0.118     9.238 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.900    10.138    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X45Y8          LUT2 (Prop_lut2_I1_O)        0.326    10.464 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.514    10.978    soc_ethmac_tx_cdc_graycounter1_q_next_binary[0]
    SLICE_X45Y8          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.450    41.450    eth_tx_clk
    SLICE_X45Y8          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[0]/C
                         clock pessimism              0.096    41.546    
                         clock uncertainty           -0.035    41.511    
    SLICE_X45Y8          FDRE (Setup_fdre_C_D)       -0.067    41.444    soc_ethmac_tx_cdc_graycounter1_q_binary_reg[0]
  -------------------------------------------------------------------
                         required time                         41.444    
                         arrival time                         -10.978    
  -------------------------------------------------------------------
                         slack                                 30.466    

Slack (MET) :             30.544ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_binary_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.146ns  (logic 1.610ns (17.603%)  route 7.536ns (82.397%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.449 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.568     1.568    eth_tx_clk
    SLICE_X44Y8          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y8          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.957     2.944    soc_ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X45Y7          LUT4 (Prop_lut4_I0_O)        0.299     3.243 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.942     4.186    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I0_O)        0.124     4.310 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.207     5.517    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X42Y20         LUT3 (Prop_lut3_I0_O)        0.124     5.641 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.423     6.063    soc_ethmac_padding_inserter_source_valid
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.124     6.187 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.734     6.922    soc_ethmac_crc32_inserter_source_valid
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.124     7.046 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.110     8.156    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X42Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.280 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.032     9.311    soc_ethmac_tx_converter_converter_mux0
    SLICE_X43Y8          LUT6 (Prop_lut6_I1_O)        0.124     9.435 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.733    10.169    storage_11_reg_i_46_n_0
    SLICE_X42Y8          LUT5 (Prop_lut5_I1_O)        0.148    10.317 r  soc_ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.398    10.715    soc_ethmac_tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X42Y8          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.449    41.449    eth_tx_clk
    SLICE_X42Y8          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[6]/C
                         clock pessimism              0.079    41.528    
                         clock uncertainty           -0.035    41.493    
    SLICE_X42Y8          FDRE (Setup_fdre_C_D)       -0.234    41.259    soc_ethmac_tx_cdc_graycounter1_q_binary_reg[6]
  -------------------------------------------------------------------
                         required time                         41.259    
                         arrival time                         -10.715    
  -------------------------------------------------------------------
                         slack                                 30.544    

Slack (MET) :             30.576ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_binary_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.286ns  (logic 1.782ns (19.191%)  route 7.504ns (80.809%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.450 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.568     1.568    eth_tx_clk
    SLICE_X44Y8          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y8          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.957     2.944    soc_ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X45Y7          LUT4 (Prop_lut4_I0_O)        0.299     3.243 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.942     4.186    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I0_O)        0.124     4.310 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.207     5.517    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X42Y20         LUT3 (Prop_lut3_I0_O)        0.124     5.641 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.423     6.063    soc_ethmac_padding_inserter_source_valid
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.124     6.187 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.734     6.922    soc_ethmac_crc32_inserter_source_valid
    SLICE_X41Y23         LUT5 (Prop_lut5_I2_O)        0.124     7.046 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.110     8.156    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X42Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.280 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.840     9.120    soc_ethmac_tx_converter_converter_mux0
    SLICE_X43Y9          LUT3 (Prop_lut3_I2_O)        0.118     9.238 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.898    10.136    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X45Y8          LUT3 (Prop_lut3_I1_O)        0.326    10.462 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.392    10.854    soc_ethmac_tx_cdc_graycounter1_q_next_binary[1]
    SLICE_X45Y8          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.450    41.450    eth_tx_clk
    SLICE_X45Y8          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[1]/C
                         clock pessimism              0.096    41.546    
                         clock uncertainty           -0.035    41.511    
    SLICE_X45Y8          FDRE (Setup_fdre_C_D)       -0.081    41.430    soc_ethmac_tx_cdc_graycounter1_q_binary_reg[1]
  -------------------------------------------------------------------
                         required time                         41.430    
                         arrival time                         -10.854    
  -------------------------------------------------------------------
                         slack                                 30.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_inserter_reg_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_crc32_inserter_reg_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.556     0.556    eth_tx_clk
    SLICE_X39Y20         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDSE (Prop_fdse_C_Q)         0.141     0.697 r  soc_ethmac_crc32_inserter_reg_reg[10]/Q
                         net (fo=2, routed)           0.065     0.762    p_25_in
    SLICE_X38Y20         LUT4 (Prop_lut4_I3_O)        0.045     0.807 r  soc_ethmac_crc32_inserter_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     0.807    soc_ethmac_crc32_inserter_next_reg[18]
    SLICE_X38Y20         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.823     0.823    eth_tx_clk
    SLICE_X38Y20         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[18]/C
                         clock pessimism             -0.254     0.569    
    SLICE_X38Y20         FDSE (Hold_fdse_C_D)         0.121     0.690    soc_ethmac_crc32_inserter_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X43Y7          FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  vns_xilinxmultiregimpl5_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.760    vns_xilinxmultiregimpl5_regs0[0]
    SLICE_X43Y7          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.834     0.834    eth_tx_clk
    SLICE_X43Y7          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[0]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X43Y7          FDRE (Hold_fdre_C_D)         0.075     0.639    vns_xilinxmultiregimpl5_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.566     0.566    eth_tx_clk
    SLICE_X45Y6          FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y6          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  vns_xilinxmultiregimpl5_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.762    vns_xilinxmultiregimpl5_regs0[1]
    SLICE_X45Y6          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.836     0.836    eth_tx_clk
    SLICE_X45Y6          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/C
                         clock pessimism             -0.270     0.566    
    SLICE_X45Y6          FDRE (Hold_fdre_C_D)         0.075     0.641    vns_xilinxmultiregimpl5_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X44Y7          FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y7          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  vns_xilinxmultiregimpl5_regs0_reg[6]/Q
                         net (fo=1, routed)           0.059     0.764    vns_xilinxmultiregimpl5_regs0[6]
    SLICE_X44Y7          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.835     0.835    eth_tx_clk
    SLICE_X44Y7          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[6]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X44Y7          FDRE (Hold_fdre_C_D)         0.076     0.641    vns_xilinxmultiregimpl5_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.566     0.566    eth_tx_clk
    SLICE_X45Y6          FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y6          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  vns_xilinxmultiregimpl5_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.762    vns_xilinxmultiregimpl5_regs0[2]
    SLICE_X45Y6          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.836     0.836    eth_tx_clk
    SLICE_X45Y6          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[2]/C
                         clock pessimism             -0.270     0.566    
    SLICE_X45Y6          FDRE (Hold_fdre_C_D)         0.071     0.637    vns_xilinxmultiregimpl5_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X43Y7          FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  vns_xilinxmultiregimpl5_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.760    vns_xilinxmultiregimpl5_regs0[3]
    SLICE_X43Y7          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.834     0.834    eth_tx_clk
    SLICE_X43Y7          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[3]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X43Y7          FDRE (Hold_fdre_C_D)         0.071     0.635    vns_xilinxmultiregimpl5_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X44Y7          FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y7          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  vns_xilinxmultiregimpl5_regs0_reg[5]/Q
                         net (fo=1, routed)           0.058     0.763    vns_xilinxmultiregimpl5_regs0[5]
    SLICE_X44Y7          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.835     0.835    eth_tx_clk
    SLICE_X44Y7          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[5]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X44Y7          FDRE (Hold_fdre_C_D)         0.071     0.636    vns_xilinxmultiregimpl5_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X44Y7          FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y7          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  vns_xilinxmultiregimpl5_regs0_reg[4]/Q
                         net (fo=1, routed)           0.065     0.771    vns_xilinxmultiregimpl5_regs0[4]
    SLICE_X44Y7          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.835     0.835    eth_tx_clk
    SLICE_X44Y7          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[4]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X44Y7          FDRE (Hold_fdre_C_D)         0.075     0.640    vns_xilinxmultiregimpl5_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.771    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_inserter_reg_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_crc32_inserter_reg_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.543%)  route 0.098ns (34.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.555     0.555    eth_tx_clk
    SLICE_X40Y22         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDSE (Prop_fdse_C_Q)         0.141     0.696 r  soc_ethmac_crc32_inserter_reg_reg[13]/Q
                         net (fo=2, routed)           0.098     0.793    p_28_in
    SLICE_X41Y22         LUT2 (Prop_lut2_I1_O)        0.045     0.838 r  soc_ethmac_crc32_inserter_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     0.838    soc_ethmac_crc32_inserter_next_reg[21]
    SLICE_X41Y22         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.822     0.822    eth_tx_clk
    SLICE_X41Y22         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[21]/C
                         clock pessimism             -0.254     0.568    
    SLICE_X41Y22         FDSE (Hold_fdse_C_D)         0.092     0.660    soc_ethmac_crc32_inserter_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.861%)  route 0.115ns (38.139%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X45Y8          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y8          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[1]/Q
                         net (fo=9, routed)           0.115     0.820    soc_ethmac_tx_cdc_graycounter1_q_binary_reg__0[1]
    SLICE_X44Y8          LUT6 (Prop_lut6_I2_O)        0.045     0.865 r  soc_ethmac_tx_cdc_graycounter1_q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.865    soc_ethmac_tx_cdc_graycounter1_q_next[3]
    SLICE_X44Y8          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.835     0.835    eth_tx_clk
    SLICE_X44Y8          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[3]/C
                         clock pessimism             -0.257     0.578    
    SLICE_X44Y8          FDRE (Hold_fdre_C_D)         0.092     0.670    soc_ethmac_tx_cdc_graycounter1_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_tx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y1   storage_11_reg/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X36Y29  FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X36Y29  FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y20  soc_ethmac_crc32_inserter_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y20  soc_ethmac_crc32_inserter_cnt_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X39Y20  soc_ethmac_crc32_inserter_reg_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X39Y20  soc_ethmac_crc32_inserter_reg_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X39Y21  soc_ethmac_crc32_inserter_reg_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X41Y21  soc_ethmac_crc32_inserter_reg_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X40Y22  soc_ethmac_crc32_inserter_reg_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y25  soc_ethmac_padding_inserter_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y25  soc_ethmac_padding_inserter_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y25  soc_ethmac_padding_inserter_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y24  soc_ethmac_padding_inserter_counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y24  soc_ethmac_padding_inserter_counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y24  soc_ethmac_padding_inserter_counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y24  soc_ethmac_padding_inserter_counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y25  soc_ethmac_padding_inserter_counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X45Y8   soc_ethmac_tx_cdc_graycounter1_q_binary_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X45Y8   soc_ethmac_tx_cdc_graycounter1_q_binary_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X36Y29  FDPE_8/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X36Y29  FDPE_8/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X36Y29  FDPE_9/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X36Y29  FDPE_9/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y20  soc_ethmac_crc32_inserter_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y20  soc_ethmac_crc32_inserter_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y20  soc_ethmac_crc32_inserter_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y20  soc_ethmac_crc32_inserter_cnt_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X39Y20  soc_ethmac_crc32_inserter_reg_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X39Y20  soc_ethmac_crc32_inserter_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.480ns  (logic 2.664ns (28.101%)  route 6.816ns (71.899%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 11.449 - 10.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        1.571     1.571    sys_clk
    SLICE_X48Y7          FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.456     2.027 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[16]/Q
                         net (fo=4, routed)           1.359     3.386    p_0_in6_in[9]
    SLICE_X47Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.510 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_9/O
                         net (fo=1, routed)           0.000     3.510    soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_9_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.911 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.911    soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_reg_i_7_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.182 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_reg_i_5/CO[0]
                         net (fo=6, routed)           0.993     5.175    soc_netsoc_sdram_bankmachine3_hit
    SLICE_X54Y14         LUT6 (Prop_lut6_I1_O)        0.373     5.548 f  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_39/O
                         net (fo=3, routed)           0.532     6.080    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_39_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I2_O)        0.124     6.204 f  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_51/O
                         net (fo=1, routed)           0.000     6.204    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_51_n_0
    SLICE_X55Y13         MUXF7 (Prop_muxf7_I1_O)      0.245     6.449 f  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_reg_i_30/O
                         net (fo=1, routed)           0.906     7.355    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_reg_i_30_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I3_O)        0.298     7.653 f  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_10/O
                         net (fo=15, routed)          0.584     8.237    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_10_n_0
    SLICE_X60Y13         LUT5 (Prop_lut5_I1_O)        0.124     8.361 f  soc_netsoc_sdram_dfi_p1_ras_n_i_2/O
                         net (fo=12, routed)          0.646     9.007    soc_netsoc_sdram_dfi_p1_ras_n_i_2_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.131 f  soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_3/O
                         net (fo=12, routed)          1.139    10.270    soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X47Y14         LUT3 (Prop_lut3_I1_O)        0.124    10.394 r  soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_1/O
                         net (fo=23, routed)          0.658    11.052    soc_netsoc_sdram_bankmachine1_cmd_buffer_pipe_ce
    SLICE_X46Y10         FDRE                                         r  soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4179, routed)        1.449    11.449    sys_clk
    SLICE_X46Y10         FDRE                                         r  soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[5]/C
                         clock pessimism              0.079    11.528    
                         clock uncertainty           -0.057    11.472    
    SLICE_X46Y10         FDRE (Setup_fdre_C_CE)      -0.169    11.303    soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         11.303    
                         arrival time                         -11.052    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.480ns  (logic 2.664ns (28.101%)  route 6.816ns (71.899%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 11.449 - 10.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        1.571     1.571    sys_clk
    SLICE_X48Y7          FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.456     2.027 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[16]/Q
                         net (fo=4, routed)           1.359     3.386    p_0_in6_in[9]
    SLICE_X47Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.510 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_9/O
                         net (fo=1, routed)           0.000     3.510    soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_9_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.911 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.911    soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_reg_i_7_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.182 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_reg_i_5/CO[0]
                         net (fo=6, routed)           0.993     5.175    soc_netsoc_sdram_bankmachine3_hit
    SLICE_X54Y14         LUT6 (Prop_lut6_I1_O)        0.373     5.548 f  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_39/O
                         net (fo=3, routed)           0.532     6.080    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_39_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I2_O)        0.124     6.204 f  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_51/O
                         net (fo=1, routed)           0.000     6.204    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_51_n_0
    SLICE_X55Y13         MUXF7 (Prop_muxf7_I1_O)      0.245     6.449 f  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_reg_i_30/O
                         net (fo=1, routed)           0.906     7.355    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_reg_i_30_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I3_O)        0.298     7.653 f  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_10/O
                         net (fo=15, routed)          0.584     8.237    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_10_n_0
    SLICE_X60Y13         LUT5 (Prop_lut5_I1_O)        0.124     8.361 f  soc_netsoc_sdram_dfi_p1_ras_n_i_2/O
                         net (fo=12, routed)          0.646     9.007    soc_netsoc_sdram_dfi_p1_ras_n_i_2_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.131 f  soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_3/O
                         net (fo=12, routed)          1.139    10.270    soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X47Y14         LUT3 (Prop_lut3_I1_O)        0.124    10.394 r  soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_1/O
                         net (fo=23, routed)          0.658    11.052    soc_netsoc_sdram_bankmachine1_cmd_buffer_pipe_ce
    SLICE_X46Y10         FDRE                                         r  soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4179, routed)        1.449    11.449    sys_clk
    SLICE_X46Y10         FDRE                                         r  soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[6]/C
                         clock pessimism              0.079    11.528    
                         clock uncertainty           -0.057    11.472    
    SLICE_X46Y10         FDRE (Setup_fdre_C_CE)      -0.169    11.303    soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         11.303    
                         arrival time                         -11.052    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.337ns  (logic 2.664ns (28.531%)  route 6.673ns (71.469%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        1.571     1.571    sys_clk
    SLICE_X48Y7          FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.456     2.027 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[16]/Q
                         net (fo=4, routed)           1.359     3.386    p_0_in6_in[9]
    SLICE_X47Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.510 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_9/O
                         net (fo=1, routed)           0.000     3.510    soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_9_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.911 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.911    soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_reg_i_7_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.182 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_reg_i_5/CO[0]
                         net (fo=6, routed)           0.993     5.175    soc_netsoc_sdram_bankmachine3_hit
    SLICE_X54Y14         LUT6 (Prop_lut6_I1_O)        0.373     5.548 f  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_39/O
                         net (fo=3, routed)           0.532     6.080    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_39_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I2_O)        0.124     6.204 f  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_51/O
                         net (fo=1, routed)           0.000     6.204    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_51_n_0
    SLICE_X55Y13         MUXF7 (Prop_muxf7_I1_O)      0.245     6.449 f  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_reg_i_30/O
                         net (fo=1, routed)           0.906     7.355    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_reg_i_30_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I3_O)        0.298     7.653 f  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_10/O
                         net (fo=15, routed)          0.584     8.237    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_10_n_0
    SLICE_X60Y13         LUT5 (Prop_lut5_I1_O)        0.124     8.361 f  soc_netsoc_sdram_dfi_p1_ras_n_i_2/O
                         net (fo=12, routed)          0.646     9.007    soc_netsoc_sdram_dfi_p1_ras_n_i_2_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.131 f  soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_3/O
                         net (fo=12, routed)          1.139    10.270    soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X47Y14         LUT3 (Prop_lut3_I1_O)        0.124    10.394 r  soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_1/O
                         net (fo=23, routed)          0.515    10.909    soc_netsoc_sdram_bankmachine1_cmd_buffer_pipe_ce
    SLICE_X45Y12         FDRE                                         r  soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4179, routed)        1.447    11.447    sys_clk
    SLICE_X45Y12         FDRE                                         r  soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[12]/C
                         clock pessimism              0.079    11.526    
                         clock uncertainty           -0.057    11.470    
    SLICE_X45Y12         FDRE (Setup_fdre_C_CE)      -0.205    11.265    soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         11.265    
                         arrival time                         -10.909    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine4_openrow_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.386ns  (logic 2.786ns (29.682%)  route 6.600ns (70.318%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 11.455 - 10.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        1.573     1.573    sys_clk
    SLICE_X53Y4          FDRE                                         r  soc_netsoc_sdram_bankmachine4_openrow_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y4          FDRE (Prop_fdre_C_Q)         0.456     2.029 r  soc_netsoc_sdram_bankmachine4_openrow_reg[5]/Q
                         net (fo=1, routed)           1.265     3.294    soc_netsoc_sdram_bankmachine4_openrow_reg_n_0_[5]
    SLICE_X53Y3          LUT6 (Prop_lut6_I0_O)        0.124     3.418 r  soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_12/O
                         net (fo=1, routed)           0.000     3.418    soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_12_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.968 r  soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_we_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.968    soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_we_reg_i_8_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.239 r  soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_we_reg_i_7/CO[0]
                         net (fo=7, routed)           0.952     5.192    soc_netsoc_sdram_bankmachine4_hit
    SLICE_X58Y8          LUT6 (Prop_lut6_I4_O)        0.373     5.565 f  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_67/O
                         net (fo=1, routed)           0.000     5.565    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_67_n_0
    SLICE_X58Y8          MUXF7 (Prop_muxf7_I1_O)      0.217     5.782 f  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_reg_i_45/O
                         net (fo=1, routed)           0.689     6.470    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_reg_i_45_n_0
    SLICE_X59Y12         LUT5 (Prop_lut5_I4_O)        0.299     6.769 f  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_25/O
                         net (fo=4, routed)           0.727     7.496    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_25_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.620 f  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_8/O
                         net (fo=5, routed)           0.326     7.946    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_8_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.070 f  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3/O
                         net (fo=27, routed)          0.866     8.937    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X59Y12         LUT6 (Prop_lut6_I2_O)        0.124     9.061 f  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3/O
                         net (fo=12, routed)          0.912     9.973    soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X49Y10         LUT3 (Prop_lut3_I2_O)        0.124    10.097 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_1/O
                         net (fo=23, routed)          0.863    10.960    soc_netsoc_sdram_bankmachine3_cmd_buffer_pipe_ce
    SLICE_X50Y6          FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4179, routed)        1.455    11.455    sys_clk
    SLICE_X50Y6          FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[5]/C
                         clock pessimism              0.093    11.548    
                         clock uncertainty           -0.057    11.492    
    SLICE_X50Y6          FDRE (Setup_fdre_C_CE)      -0.169    11.323    soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         11.323    
                         arrival time                         -10.960    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine4_openrow_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.386ns  (logic 2.786ns (29.682%)  route 6.600ns (70.318%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 11.455 - 10.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        1.573     1.573    sys_clk
    SLICE_X53Y4          FDRE                                         r  soc_netsoc_sdram_bankmachine4_openrow_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y4          FDRE (Prop_fdre_C_Q)         0.456     2.029 r  soc_netsoc_sdram_bankmachine4_openrow_reg[5]/Q
                         net (fo=1, routed)           1.265     3.294    soc_netsoc_sdram_bankmachine4_openrow_reg_n_0_[5]
    SLICE_X53Y3          LUT6 (Prop_lut6_I0_O)        0.124     3.418 r  soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_12/O
                         net (fo=1, routed)           0.000     3.418    soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_12_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.968 r  soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_we_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.968    soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_we_reg_i_8_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.239 r  soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_we_reg_i_7/CO[0]
                         net (fo=7, routed)           0.952     5.192    soc_netsoc_sdram_bankmachine4_hit
    SLICE_X58Y8          LUT6 (Prop_lut6_I4_O)        0.373     5.565 f  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_67/O
                         net (fo=1, routed)           0.000     5.565    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_67_n_0
    SLICE_X58Y8          MUXF7 (Prop_muxf7_I1_O)      0.217     5.782 f  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_reg_i_45/O
                         net (fo=1, routed)           0.689     6.470    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_reg_i_45_n_0
    SLICE_X59Y12         LUT5 (Prop_lut5_I4_O)        0.299     6.769 f  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_25/O
                         net (fo=4, routed)           0.727     7.496    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_25_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.620 f  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_8/O
                         net (fo=5, routed)           0.326     7.946    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_8_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.070 f  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3/O
                         net (fo=27, routed)          0.866     8.937    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X59Y12         LUT6 (Prop_lut6_I2_O)        0.124     9.061 f  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3/O
                         net (fo=12, routed)          0.912     9.973    soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X49Y10         LUT3 (Prop_lut3_I2_O)        0.124    10.097 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_1/O
                         net (fo=23, routed)          0.863    10.960    soc_netsoc_sdram_bankmachine3_cmd_buffer_pipe_ce
    SLICE_X50Y6          FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4179, routed)        1.455    11.455    sys_clk
    SLICE_X50Y6          FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[6]/C
                         clock pessimism              0.093    11.548    
                         clock uncertainty           -0.057    11.492    
    SLICE_X50Y6          FDRE (Setup_fdre_C_CE)      -0.169    11.323    soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         11.323    
                         arrival time                         -10.960    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.320ns  (logic 2.664ns (28.583%)  route 6.656ns (71.417%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        1.571     1.571    sys_clk
    SLICE_X48Y7          FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.456     2.027 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[16]/Q
                         net (fo=4, routed)           1.359     3.386    p_0_in6_in[9]
    SLICE_X47Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.510 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_9/O
                         net (fo=1, routed)           0.000     3.510    soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_9_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.911 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.911    soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_reg_i_7_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.182 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_reg_i_5/CO[0]
                         net (fo=6, routed)           0.993     5.175    soc_netsoc_sdram_bankmachine3_hit
    SLICE_X54Y14         LUT6 (Prop_lut6_I1_O)        0.373     5.548 f  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_39/O
                         net (fo=3, routed)           0.532     6.080    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_39_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I2_O)        0.124     6.204 f  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_51/O
                         net (fo=1, routed)           0.000     6.204    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_51_n_0
    SLICE_X55Y13         MUXF7 (Prop_muxf7_I1_O)      0.245     6.449 f  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_reg_i_30/O
                         net (fo=1, routed)           0.906     7.355    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_reg_i_30_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I3_O)        0.298     7.653 f  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_10/O
                         net (fo=15, routed)          0.584     8.237    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_10_n_0
    SLICE_X60Y13         LUT5 (Prop_lut5_I1_O)        0.124     8.361 f  soc_netsoc_sdram_dfi_p1_ras_n_i_2/O
                         net (fo=12, routed)          0.646     9.007    soc_netsoc_sdram_dfi_p1_ras_n_i_2_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.131 f  soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_3/O
                         net (fo=12, routed)          1.139    10.270    soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X47Y14         LUT3 (Prop_lut3_I1_O)        0.124    10.394 r  soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_1/O
                         net (fo=23, routed)          0.498    10.892    soc_netsoc_sdram_bankmachine1_cmd_buffer_pipe_ce
    SLICE_X45Y13         FDRE                                         r  soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4179, routed)        1.446    11.446    sys_clk
    SLICE_X45Y13         FDRE                                         r  soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[11]/C
                         clock pessimism              0.079    11.525    
                         clock uncertainty           -0.057    11.469    
    SLICE_X45Y13         FDRE (Setup_fdre_C_CE)      -0.205    11.264    soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         11.264    
                         arrival time                         -10.892    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.320ns  (logic 2.664ns (28.583%)  route 6.656ns (71.417%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        1.571     1.571    sys_clk
    SLICE_X48Y7          FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.456     2.027 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[16]/Q
                         net (fo=4, routed)           1.359     3.386    p_0_in6_in[9]
    SLICE_X47Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.510 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_9/O
                         net (fo=1, routed)           0.000     3.510    soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_9_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.911 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.911    soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_reg_i_7_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.182 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_reg_i_5/CO[0]
                         net (fo=6, routed)           0.993     5.175    soc_netsoc_sdram_bankmachine3_hit
    SLICE_X54Y14         LUT6 (Prop_lut6_I1_O)        0.373     5.548 f  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_39/O
                         net (fo=3, routed)           0.532     6.080    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_39_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I2_O)        0.124     6.204 f  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_51/O
                         net (fo=1, routed)           0.000     6.204    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_51_n_0
    SLICE_X55Y13         MUXF7 (Prop_muxf7_I1_O)      0.245     6.449 f  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_reg_i_30/O
                         net (fo=1, routed)           0.906     7.355    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_reg_i_30_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I3_O)        0.298     7.653 f  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_10/O
                         net (fo=15, routed)          0.584     8.237    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_10_n_0
    SLICE_X60Y13         LUT5 (Prop_lut5_I1_O)        0.124     8.361 f  soc_netsoc_sdram_dfi_p1_ras_n_i_2/O
                         net (fo=12, routed)          0.646     9.007    soc_netsoc_sdram_dfi_p1_ras_n_i_2_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.131 f  soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_3/O
                         net (fo=12, routed)          1.139    10.270    soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X47Y14         LUT3 (Prop_lut3_I1_O)        0.124    10.394 r  soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_1/O
                         net (fo=23, routed)          0.498    10.892    soc_netsoc_sdram_bankmachine1_cmd_buffer_pipe_ce
    SLICE_X45Y13         FDRE                                         r  soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4179, routed)        1.446    11.446    sys_clk
    SLICE_X45Y13         FDRE                                         r  soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[13]/C
                         clock pessimism              0.079    11.525    
                         clock uncertainty           -0.057    11.469    
    SLICE_X45Y13         FDRE (Setup_fdre_C_CE)      -0.205    11.264    soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         11.264    
                         arrival time                         -10.892    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.320ns  (logic 2.664ns (28.583%)  route 6.656ns (71.417%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        1.571     1.571    sys_clk
    SLICE_X48Y7          FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.456     2.027 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[16]/Q
                         net (fo=4, routed)           1.359     3.386    p_0_in6_in[9]
    SLICE_X47Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.510 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_9/O
                         net (fo=1, routed)           0.000     3.510    soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_9_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.911 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.911    soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_reg_i_7_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.182 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_reg_i_5/CO[0]
                         net (fo=6, routed)           0.993     5.175    soc_netsoc_sdram_bankmachine3_hit
    SLICE_X54Y14         LUT6 (Prop_lut6_I1_O)        0.373     5.548 f  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_39/O
                         net (fo=3, routed)           0.532     6.080    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_39_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I2_O)        0.124     6.204 f  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_51/O
                         net (fo=1, routed)           0.000     6.204    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_51_n_0
    SLICE_X55Y13         MUXF7 (Prop_muxf7_I1_O)      0.245     6.449 f  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_reg_i_30/O
                         net (fo=1, routed)           0.906     7.355    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_reg_i_30_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I3_O)        0.298     7.653 f  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_10/O
                         net (fo=15, routed)          0.584     8.237    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_10_n_0
    SLICE_X60Y13         LUT5 (Prop_lut5_I1_O)        0.124     8.361 f  soc_netsoc_sdram_dfi_p1_ras_n_i_2/O
                         net (fo=12, routed)          0.646     9.007    soc_netsoc_sdram_dfi_p1_ras_n_i_2_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.131 f  soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_3/O
                         net (fo=12, routed)          1.139    10.270    soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X47Y14         LUT3 (Prop_lut3_I1_O)        0.124    10.394 r  soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_1/O
                         net (fo=23, routed)          0.498    10.892    soc_netsoc_sdram_bankmachine1_cmd_buffer_pipe_ce
    SLICE_X45Y13         FDRE                                         r  soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4179, routed)        1.446    11.446    sys_clk
    SLICE_X45Y13         FDRE                                         r  soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[15]/C
                         clock pessimism              0.079    11.525    
                         clock uncertainty           -0.057    11.469    
    SLICE_X45Y13         FDRE (Setup_fdre_C_CE)      -0.205    11.264    soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         11.264    
                         arrival time                         -10.892    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.320ns  (logic 2.664ns (28.583%)  route 6.656ns (71.417%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        1.571     1.571    sys_clk
    SLICE_X48Y7          FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.456     2.027 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[16]/Q
                         net (fo=4, routed)           1.359     3.386    p_0_in6_in[9]
    SLICE_X47Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.510 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_9/O
                         net (fo=1, routed)           0.000     3.510    soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_9_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.911 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.911    soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_reg_i_7_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.182 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_reg_i_5/CO[0]
                         net (fo=6, routed)           0.993     5.175    soc_netsoc_sdram_bankmachine3_hit
    SLICE_X54Y14         LUT6 (Prop_lut6_I1_O)        0.373     5.548 f  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_39/O
                         net (fo=3, routed)           0.532     6.080    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_39_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I2_O)        0.124     6.204 f  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_51/O
                         net (fo=1, routed)           0.000     6.204    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_51_n_0
    SLICE_X55Y13         MUXF7 (Prop_muxf7_I1_O)      0.245     6.449 f  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_reg_i_30/O
                         net (fo=1, routed)           0.906     7.355    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_reg_i_30_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I3_O)        0.298     7.653 f  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_10/O
                         net (fo=15, routed)          0.584     8.237    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_10_n_0
    SLICE_X60Y13         LUT5 (Prop_lut5_I1_O)        0.124     8.361 f  soc_netsoc_sdram_dfi_p1_ras_n_i_2/O
                         net (fo=12, routed)          0.646     9.007    soc_netsoc_sdram_dfi_p1_ras_n_i_2_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.131 f  soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_3/O
                         net (fo=12, routed)          1.139    10.270    soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X47Y14         LUT3 (Prop_lut3_I1_O)        0.124    10.394 r  soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_1/O
                         net (fo=23, routed)          0.498    10.892    soc_netsoc_sdram_bankmachine1_cmd_buffer_pipe_ce
    SLICE_X45Y13         FDRE                                         r  soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4179, routed)        1.446    11.446    sys_clk
    SLICE_X45Y13         FDRE                                         r  soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[7]/C
                         clock pessimism              0.079    11.525    
                         clock uncertainty           -0.057    11.469    
    SLICE_X45Y13         FDRE (Setup_fdre_C_CE)      -0.205    11.264    soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         11.264    
                         arrival time                         -10.892    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine4_openrow_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.340ns  (logic 2.786ns (29.830%)  route 6.554ns (70.170%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        1.573     1.573    sys_clk
    SLICE_X53Y4          FDRE                                         r  soc_netsoc_sdram_bankmachine4_openrow_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y4          FDRE (Prop_fdre_C_Q)         0.456     2.029 r  soc_netsoc_sdram_bankmachine4_openrow_reg[5]/Q
                         net (fo=1, routed)           1.265     3.294    soc_netsoc_sdram_bankmachine4_openrow_reg_n_0_[5]
    SLICE_X53Y3          LUT6 (Prop_lut6_I0_O)        0.124     3.418 r  soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_12/O
                         net (fo=1, routed)           0.000     3.418    soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_12_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.968 r  soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_we_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.968    soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_we_reg_i_8_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.239 r  soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_we_reg_i_7/CO[0]
                         net (fo=7, routed)           0.952     5.192    soc_netsoc_sdram_bankmachine4_hit
    SLICE_X58Y8          LUT6 (Prop_lut6_I4_O)        0.373     5.565 f  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_67/O
                         net (fo=1, routed)           0.000     5.565    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_67_n_0
    SLICE_X58Y8          MUXF7 (Prop_muxf7_I1_O)      0.217     5.782 f  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_reg_i_45/O
                         net (fo=1, routed)           0.689     6.470    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_reg_i_45_n_0
    SLICE_X59Y12         LUT5 (Prop_lut5_I4_O)        0.299     6.769 f  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_25/O
                         net (fo=4, routed)           0.727     7.496    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_25_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.620 f  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_8/O
                         net (fo=5, routed)           0.326     7.946    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_8_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.070 f  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3/O
                         net (fo=27, routed)          0.866     8.937    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X59Y12         LUT6 (Prop_lut6_I2_O)        0.124     9.061 f  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3/O
                         net (fo=12, routed)          0.912     9.973    soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X49Y10         LUT3 (Prop_lut3_I2_O)        0.124    10.097 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_1/O
                         net (fo=23, routed)          0.816    10.913    soc_netsoc_sdram_bankmachine3_cmd_buffer_pipe_ce
    SLICE_X46Y5          FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4179, routed)        1.451    11.451    sys_clk
    SLICE_X46Y5          FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[12]/C
                         clock pessimism              0.079    11.530    
                         clock uncertainty           -0.057    11.474    
    SLICE_X46Y5          FDRE (Setup_fdre_C_CE)      -0.169    11.305    soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         11.305    
                         arrival time                         -10.913    
  -------------------------------------------------------------------
                         slack                                  0.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        0.559     0.559    sys_clk
    SLICE_X53Y20         FDRE                                         r  soc_ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  soc_ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.206     0.906    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X52Y20         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        0.828     0.828    storage_14_reg_0_1_6_11/WCLK
    SLICE_X52Y20         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA/CLK
                         clock pessimism             -0.256     0.572    
    SLICE_X52Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.882    storage_14_reg_0_1_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        0.559     0.559    sys_clk
    SLICE_X53Y20         FDRE                                         r  soc_ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  soc_ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.206     0.906    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X52Y20         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        0.828     0.828    storage_14_reg_0_1_6_11/WCLK
    SLICE_X52Y20         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA_D1/CLK
                         clock pessimism             -0.256     0.572    
    SLICE_X52Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.882    storage_14_reg_0_1_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        0.559     0.559    sys_clk
    SLICE_X53Y20         FDRE                                         r  soc_ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  soc_ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.206     0.906    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X52Y20         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        0.828     0.828    storage_14_reg_0_1_6_11/WCLK
    SLICE_X52Y20         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMB/CLK
                         clock pessimism             -0.256     0.572    
    SLICE_X52Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.882    storage_14_reg_0_1_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        0.559     0.559    sys_clk
    SLICE_X53Y20         FDRE                                         r  soc_ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  soc_ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.206     0.906    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X52Y20         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        0.828     0.828    storage_14_reg_0_1_6_11/WCLK
    SLICE_X52Y20         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMB_D1/CLK
                         clock pessimism             -0.256     0.572    
    SLICE_X52Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.882    storage_14_reg_0_1_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        0.559     0.559    sys_clk
    SLICE_X53Y20         FDRE                                         r  soc_ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  soc_ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.206     0.906    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X52Y20         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        0.828     0.828    storage_14_reg_0_1_6_11/WCLK
    SLICE_X52Y20         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMC/CLK
                         clock pessimism             -0.256     0.572    
    SLICE_X52Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.882    storage_14_reg_0_1_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        0.559     0.559    sys_clk
    SLICE_X53Y20         FDRE                                         r  soc_ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  soc_ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.206     0.906    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X52Y20         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        0.828     0.828    storage_14_reg_0_1_6_11/WCLK
    SLICE_X52Y20         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMC_D1/CLK
                         clock pessimism             -0.256     0.572    
    SLICE_X52Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.882    storage_14_reg_0_1_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        0.559     0.559    sys_clk
    SLICE_X53Y20         FDRE                                         r  soc_ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  soc_ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.206     0.906    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X52Y20         RAMS32                                       r  storage_14_reg_0_1_6_11/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        0.828     0.828    storage_14_reg_0_1_6_11/WCLK
    SLICE_X52Y20         RAMS32                                       r  storage_14_reg_0_1_6_11/RAMD/CLK
                         clock pessimism             -0.256     0.572    
    SLICE_X52Y20         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.882    storage_14_reg_0_1_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        0.559     0.559    sys_clk
    SLICE_X53Y20         FDRE                                         r  soc_ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  soc_ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.206     0.906    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X52Y20         RAMS32                                       r  storage_14_reg_0_1_6_11/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        0.828     0.828    storage_14_reg_0_1_6_11/WCLK
    SLICE_X52Y20         RAMS32                                       r  storage_14_reg_0_1_6_11/RAMD_D1/CLK
                         clock pessimism             -0.256     0.572    
    SLICE_X52Y20         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.882    storage_14_reg_0_1_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        0.568     0.568    sys_clk
    SLICE_X55Y46         FDRE                                         r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.926    storage_reg_0_15_0_5/ADDRD0
    SLICE_X54Y46         RAMD32                                       r  storage_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        0.839     0.839    storage_reg_0_15_0_5/WCLK
    SLICE_X54Y46         RAMD32                                       r  storage_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.258     0.581    
    SLICE_X54Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.891    storage_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        0.568     0.568    sys_clk
    SLICE_X55Y46         FDRE                                         r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.926    storage_reg_0_15_0_5/ADDRD0
    SLICE_X54Y46         RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4179, routed)        0.839     0.839    storage_reg_0_15_0_5/WCLK
    SLICE_X54Y46         RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.258     0.581    
    SLICE_X54Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.891    storage_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y6   mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y6   mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y9   VexRiscv/dataCache_1/way_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y9   VexRiscv/dataCache_1/way_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y8   mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y8   mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y3   VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y8   VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y8   VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y24  storage_13_reg_0_1_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y24  storage_13_reg_0_1_18_23/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y24  storage_13_reg_0_1_18_23/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y24  storage_13_reg_0_1_18_23/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y24  storage_13_reg_0_1_18_23/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y24  storage_13_reg_0_1_18_23/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y24  storage_13_reg_0_1_18_23/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y24  storage_13_reg_0_1_18_23/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y24  storage_13_reg_0_1_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y24  storage_13_reg_0_1_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y24  storage_13_reg_0_1_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y24  storage_13_reg_0_1_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y24  storage_13_reg_0_1_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y24  storage_13_reg_0_1_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y24  storage_13_reg_0_1_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y24  storage_13_reg_0_1_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y24  storage_13_reg_0_1_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y24  storage_13_reg_0_1_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y24  storage_13_reg_0_1_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y24  storage_13_reg_0_1_24_29/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  soc_netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.642ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.642ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X64Y37         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG_3/O
                         net (fo=8, routed)           0.594     3.867    clk200_clk
    SLICE_X64Y37         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.867    
                         clock uncertainty           -0.125     3.743    
    SLICE_X64Y37         FDPE (Setup_fdpe_C_D)       -0.035     3.708    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.708    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.642    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.454ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.454ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.075     0.075    vns_xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X36Y33         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y21       BUFG                         0.000     2.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     2.560    eth_rx_clk
    SLICE_X36Y33         FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.560    
                         clock uncertainty           -0.025     2.535    
    SLICE_X36Y33         FDPE (Setup_fdpe_C_D)       -0.005     2.530    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.530    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.454    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.450ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.450ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.075     0.075    vns_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X36Y29         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y22       BUFG                         0.000     2.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.556     2.556    eth_tx_clk
    SLICE_X36Y29         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.556    
                         clock uncertainty           -0.025     2.531    
    SLICE_X36Y29         FDPE (Setup_fdpe_C_D)       -0.005     2.526    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.526    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.450    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.365ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.365ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.596ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X64Y40         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=4179, routed)        0.596     2.596    sys_clk
    SLICE_X64Y40         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.596    
                         clock uncertainty           -0.129     2.466    
    SLICE_X64Y40         FDPE (Setup_fdpe_C_D)       -0.035     2.431    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.431    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.365    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal              |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock                 |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------+
clk100     | cpu_reset        | FDPE           | -        |     0.124 (r) | FAST    |     2.048 (r) | SLOW    | soc_netsoc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (r) | FAST    |     4.906 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.115 (f) | FAST    |     4.906 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.183 (r) | FAST    |     4.903 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.111 (f) | FAST    |     4.903 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.185 (r) | FAST    |     4.904 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.113 (f) | FAST    |     4.904 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.186 (r) | FAST    |     4.905 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.114 (f) | FAST    |     4.905 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.169 (r) | FAST    |     4.889 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.097 (f) | FAST    |     4.889 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.903 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.903 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.131 (r) | FAST    |     4.845 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.059 (f) | FAST    |     4.845 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.153 (r) | FAST    |     4.865 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.081 (f) | FAST    |     4.865 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.125 (r) | FAST    |     4.842 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.053 (f) | FAST    |     4.842 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.137 (r) | FAST    |     4.850 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.065 (f) | FAST    |     4.850 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.856 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.856 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.870 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.870 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.126 (r) | FAST    |     4.843 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.054 (f) | FAST    |     4.843 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.158 (r) | FAST    |     4.872 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.086 (f) | FAST    |     4.872 (f) | SLOW    | soc_netsoc_pll_sys4x  |
eth_rx_clk | eth_rx_data[0]   | FDRE           | -        |     2.469 (r) | SLOW    |    -0.372 (r) | FAST    |                       |
eth_rx_clk | eth_rx_data[1]   | FDRE           | -        |     2.981 (r) | SLOW    |    -0.666 (r) | FAST    |                       |
eth_rx_clk | eth_rx_data[2]   | FDRE           | -        |     2.621 (r) | SLOW    |    -0.438 (r) | FAST    |                       |
eth_rx_clk | eth_rx_data[3]   | FDRE           | -        |     2.942 (r) | SLOW    |    -0.548 (r) | FAST    |                       |
eth_rx_clk | eth_rx_dv        | FDRE           | -        |     4.375 (r) | SLOW    |    -0.730 (r) | FAST    |                       |
sys_clk    | cpu_reset        | FDPE           | -        |     2.943 (r) | SLOW    |    -0.492 (r) | FAST    |                       |
sys_clk    | eth_mdio         | FDRE           | -        |     2.459 (r) | SLOW    |    -0.372 (r) | FAST    |                       |
sys_clk    | serial_rx        | FDRE           | -        |     4.428 (r) | SLOW    |    -1.302 (r) | FAST    |                       |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     2.787 (r) | SLOW    |    -0.363 (r) | FAST    |                       |
sys_clk    | user_btn0        | FDRE           | -        |     7.039 (r) | SLOW    |    -1.836 (r) | FAST    |                       |
sys_clk    | user_btn1        | FDRE           | -        |     6.271 (r) | SLOW    |    -1.770 (r) | FAST    |                       |
sys_clk    | user_btn2        | FDRE           | -        |     6.500 (r) | SLOW    |    -1.774 (r) | FAST    |                       |
sys_clk    | user_btn3        | FDRE           | -        |     6.545 (r) | SLOW    |    -1.898 (r) | FAST    |                       |
sys_clk    | user_sw0         | FDRE           | -        |     5.220 (r) | SLOW    |    -1.511 (r) | FAST    |                       |
sys_clk    | user_sw1         | FDRE           | -        |     5.153 (r) | SLOW    |    -1.438 (r) | FAST    |                       |
sys_clk    | user_sw2         | FDRE           | -        |     5.114 (r) | SLOW    |    -1.437 (r) | FAST    |                       |
sys_clk    | user_sw3         | FDRE           | -        |     4.946 (r) | SLOW    |    -1.420 (r) | FAST    |                       |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal                 |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                    |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------+
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | soc_netsoc_eth_clk       |
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | soc_netsoc_eth_clk       |
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
eth_tx_clk | eth_tx_data[0]   | FDRE           | -     |      9.515 (r) | SLOW    |      3.316 (r) | FAST    |                          |
eth_tx_clk | eth_tx_data[1]   | FDRE           | -     |      9.384 (r) | SLOW    |      3.270 (r) | FAST    |                          |
eth_tx_clk | eth_tx_data[2]   | FDRE           | -     |      8.901 (r) | SLOW    |      2.979 (r) | FAST    |                          |
eth_tx_clk | eth_tx_data[3]   | FDRE           | -     |      9.667 (r) | SLOW    |      3.388 (r) | FAST    |                          |
eth_tx_clk | eth_tx_en        | FDRE           | -     |      8.897 (r) | SLOW    |      3.053 (r) | FAST    |                          |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      6.693 (r) | SLOW    |      1.610 (r) | FAST    |                          |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      7.159 (r) | SLOW    |      1.829 (r) | FAST    |                          |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      7.160 (r) | SLOW    |      1.831 (r) | FAST    |                          |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      6.974 (r) | SLOW    |      1.717 (r) | FAST    |                          |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      6.865 (r) | SLOW    |      1.702 (r) | FAST    |                          |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      7.301 (r) | SLOW    |      1.904 (r) | FAST    |                          |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      6.673 (r) | SLOW    |      1.614 (r) | FAST    |                          |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      7.014 (r) | SLOW    |      1.758 (r) | FAST    |                          |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      6.771 (r) | SLOW    |      1.686 (r) | FAST    |                          |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      7.084 (r) | SLOW    |      1.790 (r) | FAST    |                          |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      6.471 (r) | SLOW    |      1.563 (r) | FAST    |                          |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      6.911 (r) | SLOW    |      1.736 (r) | FAST    |                          |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      6.611 (r) | SLOW    |      1.605 (r) | FAST    |                          |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      6.931 (r) | SLOW    |      1.738 (r) | FAST    |                          |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      6.461 (r) | SLOW    |      1.574 (r) | FAST    |                          |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      7.072 (r) | SLOW    |      1.792 (r) | FAST    |                          |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      7.017 (r) | SLOW    |      1.754 (r) | FAST    |                          |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      6.469 (r) | SLOW    |      1.518 (r) | FAST    |                          |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      7.018 (r) | SLOW    |      1.761 (r) | FAST    |                          |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      6.470 (r) | SLOW    |      1.514 (r) | FAST    |                          |
sys_clk    | eth_mdc          | FDRE           | -     |      9.256 (r) | SLOW    |      3.010 (r) | FAST    |                          |
sys_clk    | eth_mdio         | FDRE           | -     |     10.175 (r) | SLOW    |      3.286 (r) | FAST    |                          |
sys_clk    | eth_rst_n        | FDRE           | -     |     10.427 (r) | SLOW    |      3.152 (r) | FAST    |                          |
sys_clk    | serial_tx        | FDSE           | -     |     10.485 (r) | SLOW    |      3.566 (r) | FAST    |                          |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |      9.509 (r) | SLOW    |      2.976 (r) | FAST    |                          |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |     10.334 (r) | SLOW    |      3.202 (r) | FAST    |                          |
sys_clk    | user_led0        | FDRE           | -     |      8.885 (r) | SLOW    |      2.838 (r) | FAST    |                          |
sys_clk    | user_led1        | FDRE           | -     |      8.440 (r) | SLOW    |      2.681 (r) | FAST    |                          |
sys_clk    | user_led2        | FDRE           | -     |      9.522 (r) | SLOW    |      3.201 (r) | FAST    |                          |
sys_clk    | user_led3        | FDRE           | -     |      9.533 (r) | SLOW    |      3.211 (r) | FAST    |                          |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.619 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         9.270 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         3.289 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |        10.187 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         3.603 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.617 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.828 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.749 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.853 ns
Ideal Clock Offset to Actual Clock: 2.980 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.187 (r) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.115 (f) | FAST    |   4.906 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.183 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.111 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.185 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.113 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.186 (r) | FAST    |   4.905 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.114 (f) | FAST    |   4.905 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.169 (r) | FAST    |   4.889 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.097 (f) | FAST    |   4.889 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.184 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.112 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.131 (r) | FAST    |   4.845 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.059 (f) | FAST    |   4.845 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.153 (r) | FAST    |   4.865 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.081 (f) | FAST    |   4.865 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.125 (r) | FAST    |   4.842 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.053 (f) | FAST    |   4.842 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.137 (r) | FAST    |   4.850 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.065 (f) | FAST    |   4.850 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.138 (r) | FAST    |   4.856 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.066 (f) | FAST    |   4.856 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.157 (r) | FAST    |   4.870 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.085 (f) | FAST    |   4.870 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.126 (r) | FAST    |   4.843 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.054 (f) | FAST    |   4.843 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.158 (r) | FAST    |   4.872 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.086 (f) | FAST    |   4.872 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.053 (f) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 2.609 ns
Ideal Clock Offset to Actual Clock: -1.676 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   2.469 (r) | SLOW    | -0.372 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   2.981 (r) | SLOW    | -0.666 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   2.621 (r) | SLOW    | -0.438 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   2.942 (r) | SLOW    | -0.548 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   2.981 (r) | SLOW    | -0.372 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.840 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.693 (r) | SLOW    |   1.610 (r) | FAST    |    0.232 |
ddram_dq[1]        |   7.159 (r) | SLOW    |   1.829 (r) | FAST    |    0.697 |
ddram_dq[2]        |   7.160 (r) | SLOW    |   1.831 (r) | FAST    |    0.699 |
ddram_dq[3]        |   6.974 (r) | SLOW    |   1.717 (r) | FAST    |    0.513 |
ddram_dq[4]        |   6.865 (r) | SLOW    |   1.702 (r) | FAST    |    0.404 |
ddram_dq[5]        |   7.301 (r) | SLOW    |   1.904 (r) | FAST    |    0.840 |
ddram_dq[6]        |   6.673 (r) | SLOW    |   1.614 (r) | FAST    |    0.212 |
ddram_dq[7]        |   7.014 (r) | SLOW    |   1.758 (r) | FAST    |    0.553 |
ddram_dq[8]        |   6.771 (r) | SLOW    |   1.686 (r) | FAST    |    0.310 |
ddram_dq[9]        |   7.084 (r) | SLOW    |   1.790 (r) | FAST    |    0.623 |
ddram_dq[10]       |   6.471 (r) | SLOW    |   1.563 (r) | FAST    |    0.009 |
ddram_dq[11]       |   6.911 (r) | SLOW    |   1.736 (r) | FAST    |    0.450 |
ddram_dq[12]       |   6.611 (r) | SLOW    |   1.605 (r) | FAST    |    0.149 |
ddram_dq[13]       |   6.931 (r) | SLOW    |   1.738 (r) | FAST    |    0.470 |
ddram_dq[14]       |   6.461 (r) | SLOW    |   1.574 (r) | FAST    |    0.011 |
ddram_dq[15]       |   7.072 (r) | SLOW    |   1.792 (r) | FAST    |    0.610 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.301 (r) | SLOW    |   1.563 (r) | FAST    |    0.840 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.549 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.017 (r) | SLOW    |   1.754 (r) | FAST    |    0.548 |
ddram_dqs_n[1]     |   6.469 (r) | SLOW    |   1.518 (r) | FAST    |    0.005 |
ddram_dqs_p[0]     |   7.018 (r) | SLOW    |   1.761 (r) | FAST    |    0.549 |
ddram_dqs_p[1]     |   6.470 (r) | SLOW    |   1.514 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.018 (r) | SLOW    |   1.514 (r) | FAST    |    0.549 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.767 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   9.515 (r) | SLOW    |   3.316 (r) | FAST    |    0.615 |
eth_tx_data[1]     |   9.384 (r) | SLOW    |   3.270 (r) | FAST    |    0.484 |
eth_tx_data[2]     |   8.901 (r) | SLOW    |   2.979 (r) | FAST    |    0.000 |
eth_tx_data[3]     |   9.667 (r) | SLOW    |   3.388 (r) | FAST    |    0.767 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.667 (r) | SLOW    |   2.979 (r) | FAST    |    0.767 |
-------------------+-------------+---------+-------------+---------+----------+




