0.7
2020.2
May  7 2023
15:24:31
C:/Users/rajar/OneDrive - University of Moratuwa/codes/Vivado/SV_Aba/N_bit_adder/N_bit_adder.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,uvm,,,,,,
C:/Users/rajar/OneDrive - University of Moratuwa/codes/Vivado/SV_Aba/N_bit_adder/N_bit_adder.srcs/sources_1/new/N_bit_fulladder.sv,1694162815,systemVerilog,C:/Users/rajar/OneDrive - University of Moratuwa/codes/Vivado/SV_Aba/N_bit_adder/N_bit_adder.srcs/sources_1/new/N_bit_fulladder_tb.sv;C:/Users/rajar/OneDrive - University of Moratuwa/codes/Vivado/SV_Aba/N_bit_adder/N_bit_adder.srcs/sources_1/new/full_adder.sv,C:/Users/rajar/OneDrive - University of Moratuwa/codes/Vivado/SV_Aba/N_bit_adder/N_bit_adder.srcs/sources_1/new/full_adder.sv,,$unit_N_bit_fulladder_sv_3168227194;N_bit_fulladder,,uvm,,,,,,
C:/Users/rajar/OneDrive - University of Moratuwa/codes/Vivado/SV_Aba/N_bit_adder/N_bit_adder.srcs/sources_1/new/N_bit_fulladder_tb.sv,1694163155,systemVerilog,,,,N_bit_fulladder_tb,,uvm,,,,,,
C:/Users/rajar/OneDrive - University of Moratuwa/codes/Vivado/SV_Aba/N_bit_adder/N_bit_adder.srcs/sources_1/new/full_adder.sv,1694153490,systemVerilog,,C:/Users/rajar/OneDrive - University of Moratuwa/codes/Vivado/SV_Aba/N_bit_adder/N_bit_adder.srcs/sources_1/new/N_bit_fulladder_tb.sv,,full_adder,,uvm,,,,,,
