Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/Workspace/CECS-341/Lab7-BranchSupport/SE_Tester_isim_beh.exe -prj D:/Workspace/CECS-341/Lab7-BranchSupport/SE_Tester_beh.prj work.SE_Tester work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Workspace/CECS-341/Lab7-BranchSupport/SignedExtender.v" into library work
Analyzing Verilog file "D:/Workspace/CECS-341/Lab7-BranchSupport/SE_Tester.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module SignedExtender
Compiling module SE_Tester
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable D:/Workspace/CECS-341/Lab7-BranchSupport/SE_Tester_isim_beh.exe
Fuse Memory Usage: 30680 KB
Fuse CPU Usage: 640 ms
