INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_lab/practice/4bit up sync/4bit up sync.srcs/sources_1/new/T_ff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T_ff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_lab/practice/4bit up sync/4bit up sync.srcs/sources_1/new/sync4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_lab/practice/4bit up sync/4bit up sync.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
