Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: L:/Applications/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f206bf353ea9452e9a075a2630e9bc04 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Carry_Look_Ahead_Adder_Subtractor_TB_behav xil_defaultlib.Carry_Look_Ahead_Adder_Subtractor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Half_Adder [half_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Full_Adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Carry_Look_Ahead [carry_look_ahead_default]
Compiling architecture behavioral of entity xil_defaultlib.Carry_Look_Ahead_Adder_Subtractor [carry_look_ahead_adder_subtracto...]
Compiling architecture behavioral of entity xil_defaultlib.carry_look_ahead_adder_subtracto...
Built simulation snapshot Carry_Look_Ahead_Adder_Subtractor_TB_behav
