
*** Running vivado
    with args -log lab11VGAgrey.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab11VGAgrey.tcl



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source lab11VGAgrey.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1939.648 ; gain = 196.457
Command: read_checkpoint -auto_incremental -incremental U:/hlocal/temp/DAS/projects/lab11VGAgrey/lab11VGAgrey.srcs/utils_1/imports/synth_1/lab11VGAgrey.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from U:/hlocal/temp/DAS/projects/lab11VGAgrey/lab11VGAgrey.srcs/utils_1/imports/synth_1/lab11VGAgrey.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top lab11VGAgrey -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11352
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2762.887 ; gain = 411.246
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab11VGAgrey' [U:/hlocal/temp/DAS/sources/lab11VGAgrey/lab11VGAgrey.vhd:45]
	Parameter FREQ_KHZ bound to: 100000 - type: integer 
	Parameter MULTIPLY bound to: 1 - type: integer 
	Parameter DIVIDE bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'freqSynthesizer' declared at 'U:/hlocal/temp/DAS/sources/common/freqSynthesizer.vhd:21' bound to instance 'xclkGenerator' of component 'freqSynthesizer' [U:/hlocal/temp/DAS/sources/lab11VGAgrey/lab11VGAgrey.vhd:93]
INFO: [Synth 8-638] synthesizing module 'freqSynthesizer' [U:/hlocal/temp/DAS/sources/common/freqSynthesizer.vhd:39]
	Parameter FREQ_KHZ bound to: 100000 - type: integer 
	Parameter MULTIPLY bound to: 1 - type: integer 
	Parameter DIVIDE bound to: 4 - type: integer 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'clockManager' to cell 'PLLE2_BASE' [U:/hlocal/temp/DAS/sources/common/freqSynthesizer.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'freqSynthesizer' (0#1) [U:/hlocal/temp/DAS/sources/common/freqSynthesizer.vhd:39]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter XPOL bound to: 1'b0 
INFO: [Synth 8-3491] module 'synchronizer' declared at 'U:/hlocal/temp/DAS/sources/common/synchronizer.vhd:21' bound to instance 'cctvOnSynchronizer' of component 'synchronizer' [U:/hlocal/temp/DAS/sources/lab11VGAgrey/lab11VGAgrey.vhd:99]
INFO: [Synth 8-638] synthesizing module 'synchronizer' [U:/hlocal/temp/DAS/sources/common/synchronizer.vhd:35]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter XPOL bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'synchronizer' (0#1) [U:/hlocal/temp/DAS/sources/common/synchronizer.vhd:35]
	Parameter FREQ_KHZ bound to: 100000 - type: integer 
	Parameter BAUDRATE bound to: 400000 - type: integer 
	Parameter DEV_ID bound to: 7'b0100001 
INFO: [Synth 8-3491] module 'ov7670programmer' declared at 'U:/hlocal/temp/DAS/sources/common/ov7670programmer.vhd:22' bound to instance 'programmer' of component 'ov7670programmer' [U:/hlocal/temp/DAS/sources/lab11VGAgrey/lab11VGAgrey.vhd:105]
INFO: [Synth 8-638] synthesizing module 'ov7670programmer' [U:/hlocal/temp/DAS/sources/common/ov7670programmer.vhd:44]
	Parameter FREQ_KHZ bound to: 100000 - type: integer 
	Parameter BAUDRATE bound to: 400000 - type: integer 
	Parameter DEV_ID bound to: 7'b0100001 
INFO: [Synth 8-256] done synthesizing module 'ov7670programmer' (0#1) [U:/hlocal/temp/DAS/sources/common/ov7670programmer.vhd:44]
INFO: [Synth 8-3491] module 'ov7670reader' declared at 'U:/hlocal/temp/DAS/sources/common/ov7670reader.vhd:21' bound to instance 'videoIn' of component 'ov7670reader' [U:/hlocal/temp/DAS/sources/lab11VGAgrey/lab11VGAgrey.vhd:113]
INFO: [Synth 8-638] synthesizing module 'ov7670reader' [U:/hlocal/temp/DAS/sources/common/ov7670reader.vhd:46]
	Parameter XPOL bound to: 1'b0 
INFO: [Synth 8-3491] module 'edgeDetector' declared at 'U:/hlocal/temp/DAS/sources/common/edgeDetector.vhd:21' bound to instance 'pclkEdgeDetector' of component 'edgeDetector' [U:/hlocal/temp/DAS/sources/common/ov7670reader.vhd:67]
INFO: [Synth 8-638] synthesizing module 'edgeDetector' [U:/hlocal/temp/DAS/sources/common/edgeDetector.vhd:35]
	Parameter XPOL bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'edgeDetector' (0#1) [U:/hlocal/temp/DAS/sources/common/edgeDetector.vhd:35]
	Parameter XPOL bound to: 1'b0 
INFO: [Synth 8-3491] module 'edgeDetector' declared at 'U:/hlocal/temp/DAS/sources/common/edgeDetector.vhd:21' bound to instance 'cvSyncEdgeDetector' of component 'edgeDetector' [U:/hlocal/temp/DAS/sources/common/ov7670reader.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'ov7670reader' (0#1) [U:/hlocal/temp/DAS/sources/common/ov7670reader.vhd:46]
INFO: [Synth 8-3491] module 'rgb2grey' declared at 'U:/hlocal/temp/DAS/sources/common/rgb2gray.vhd:21' bound to instance 'converter' of component 'rgb2grey' [U:/hlocal/temp/DAS/sources/lab11VGAgrey/lab11VGAgrey.vhd:116]
INFO: [Synth 8-638] synthesizing module 'rgb2grey' [U:/hlocal/temp/DAS/sources/common/rgb2gray.vhd:35]
WARNING: [Synth 8-614] signal 'R' is read in the process but is not in the sensitivity list [U:/hlocal/temp/DAS/sources/common/rgb2gray.vhd:51]
WARNING: [Synth 8-614] signal 'G' is read in the process but is not in the sensitivity list [U:/hlocal/temp/DAS/sources/common/rgb2gray.vhd:51]
WARNING: [Synth 8-614] signal 'B' is read in the process but is not in the sensitivity list [U:/hlocal/temp/DAS/sources/common/rgb2gray.vhd:51]
WARNING: [Synth 8-614] signal 'acc' is read in the process but is not in the sensitivity list [U:/hlocal/temp/DAS/sources/common/rgb2gray.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'rgb2grey' (0#1) [U:/hlocal/temp/DAS/sources/common/rgb2gray.vhd:35]
INFO: [Synth 8-3491] module 'multAdd' declared at 'U:/hlocal/temp/DAS/projects/lab11VGAgrey/lab11VGAgrey.runs/synth_1/.Xil/Vivado-10872-PTO0703/realtime/multAdd_stub.v:6' bound to instance 'wrAddrCalculator' of component 'multAdd' [U:/hlocal/temp/DAS/sources/lab11VGAgrey/lab11VGAgrey.vhd:121]
INFO: [Synth 8-6157] synthesizing module 'multAdd' [U:/hlocal/temp/DAS/projects/lab11VGAgrey/lab11VGAgrey.runs/synth_1/.Xil/Vivado-10872-PTO0703/realtime/multAdd_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'multAdd' (0#1) [U:/hlocal/temp/DAS/projects/lab11VGAgrey/lab11VGAgrey.runs/synth_1/.Xil/Vivado-10872-PTO0703/realtime/multAdd_stub.v:6]
INFO: [Synth 8-3491] module 'multAdd' declared at 'U:/hlocal/temp/DAS/projects/lab11VGAgrey/lab11VGAgrey.runs/synth_1/.Xil/Vivado-10872-PTO0703/realtime/multAdd_stub.v:6' bound to instance 'rdAddrCalculator' of component 'multAdd' [U:/hlocal/temp/DAS/sources/lab11VGAgrey/lab11VGAgrey.vhd:124]
INFO: [Synth 8-3491] module 'frameBuffer' declared at 'U:/hlocal/temp/DAS/projects/lab11VGAgrey/lab11VGAgrey.runs/synth_1/.Xil/Vivado-10872-PTO0703/realtime/frameBuffer_stub.v:6' bound to instance 'videoInMemory' of component 'frameBuffer' [U:/hlocal/temp/DAS/sources/lab11VGAgrey/lab11VGAgrey.vhd:127]
INFO: [Synth 8-6157] synthesizing module 'frameBuffer' [U:/hlocal/temp/DAS/projects/lab11VGAgrey/lab11VGAgrey.runs/synth_1/.Xil/Vivado-10872-PTO0703/realtime/frameBuffer_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'frameBuffer' (0#1) [U:/hlocal/temp/DAS/projects/lab11VGAgrey/lab11VGAgrey.runs/synth_1/.Xil/Vivado-10872-PTO0703/realtime/frameBuffer_stub.v:6]
	Parameter FREQ_DIV bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'vgaRefresher' declared at 'U:/hlocal/temp/DAS/sources/common/vgaRefresher.vhd:23' bound to instance 'videoOut' of component 'vgaRefresher' [U:/hlocal/temp/DAS/sources/lab11VGAgrey/lab11VGAgrey.vhd:132]
INFO: [Synth 8-638] synthesizing module 'vgaRefresher' [U:/hlocal/temp/DAS/sources/common/vgaRefresher.vhd:48]
	Parameter FREQ_DIV bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vgaRefresher' (0#1) [U:/hlocal/temp/DAS/sources/common/vgaRefresher.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'lab11VGAgrey' (0#1) [U:/hlocal/temp/DAS/sources/lab11VGAgrey/lab11VGAgrey.vhd:45]
WARNING: [Synth 8-3917] design lab11VGAgrey has port pwdn driven by constant 0
WARNING: [Synth 8-3917] design lab11VGAgrey has port rst_n driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2859.766 ; gain = 508.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2877.652 ; gain = 526.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2877.652 ; gain = 526.012
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2889.691 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [u:/hlocal/temp/DAS/projects/lab11VGAgrey/lab11VGAgrey.gen/sources_1/ip/frameBuffer_1/frameBuffer/frameBuffer_in_context.xdc] for cell 'videoInMemory'
Finished Parsing XDC File [u:/hlocal/temp/DAS/projects/lab11VGAgrey/lab11VGAgrey.gen/sources_1/ip/frameBuffer_1/frameBuffer/frameBuffer_in_context.xdc] for cell 'videoInMemory'
Parsing XDC File [u:/hlocal/temp/DAS/projects/lab11VGAgrey/lab11VGAgrey.gen/sources_1/ip/multAdd_1/multAdd/multAdd_in_context.xdc] for cell 'wrAddrCalculator'
Finished Parsing XDC File [u:/hlocal/temp/DAS/projects/lab11VGAgrey/lab11VGAgrey.gen/sources_1/ip/multAdd_1/multAdd/multAdd_in_context.xdc] for cell 'wrAddrCalculator'
Parsing XDC File [u:/hlocal/temp/DAS/projects/lab11VGAgrey/lab11VGAgrey.gen/sources_1/ip/multAdd_1/multAdd/multAdd_in_context.xdc] for cell 'rdAddrCalculator'
Finished Parsing XDC File [u:/hlocal/temp/DAS/projects/lab11VGAgrey/lab11VGAgrey.gen/sources_1/ip/multAdd_1/multAdd/multAdd_in_context.xdc] for cell 'rdAddrCalculator'
Parsing XDC File [U:/hlocal/temp/DAS/sources/lab11VGAgrey/lab11VGAgrey.xdc]
Finished Parsing XDC File [U:/hlocal/temp/DAS/sources/lab11VGAgrey/lab11VGAgrey.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [U:/hlocal/temp/DAS/sources/lab11VGAgrey/lab11VGAgrey.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab11VGAgrey_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab11VGAgrey_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [U:/hlocal/temp/DAS/projects/lab11VGAgrey/lab11VGAgrey.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [U:/hlocal/temp/DAS/projects/lab11VGAgrey/lab11VGAgrey.runs/synth_1/dont_touch.xdc]
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2990.363 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  PLLE2_BASE => PLLE2_ADV: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2990.363 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'videoInMemory' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2990.363 ; gain = 638.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2990.363 ; gain = 638.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for videoInMemory. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rdAddrCalculator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for wrAddrCalculator. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2990.363 ; gain = 638.723
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'fsmdt.state_reg' in module 'ov7670programmer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 initial |                     000000000001 |                             0000
               loadframe |                     000000000010 |                             0001
                  start1 |                     000000000100 |                             0010
                  start2 |                     000000001000 |                             0011
                     wr1 |                     000000010000 |                             0100
                     wr2 |                     000000100000 |                             0101
                     wr3 |                     000001000000 |                             0110
                     wr4 |                     000010000000 |                             0111
                   stop1 |                     000100000000 |                             1000
                   stop2 |                     001000000000 |                             1001
                   check |                     010000000000 |                             1010
                    idle |                     100000000000 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsmdt.state_reg' using encoding 'one-hot' in module 'ov7670programmer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2990.363 ; gain = 638.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	  12 Input   27 Bit        Muxes := 1     
	  12 Input   18 Bit        Muxes := 1     
	  12 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 4     
	   2 Input   11 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	  12 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	   5 Input    1 Bit        Muxes := 2     
	  12 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design lab11VGAgrey has port pwdn driven by constant 0
WARNING: [Synth 8-3917] design lab11VGAgrey has port rst_n driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2990.363 ; gain = 638.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-----------------+-----------------------------+---------------+----------------+
|Module Name      | RTL Object                  | Depth x Width | Implemented As | 
+-----------------+-----------------------------+---------------+----------------+
|ov7670programmer | confROM[0][data]            | 64x8          | LUT            | 
|ov7670programmer | confROM[0][reg]             | 64x8          | LUT            | 
|lab11VGAgrey     | programmer/confROM[0][data] | 64x8          | LUT            | 
|lab11VGAgrey     | programmer/confROM[0][reg]  | 64x8          | LUT            | 
+-----------------+-----------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2990.363 ; gain = 638.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2990.363 ; gain = 638.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2990.363 ; gain = 638.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2990.363 ; gain = 638.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2990.363 ; gain = 638.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2990.363 ; gain = 638.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2990.363 ; gain = 638.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2990.363 ; gain = 638.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2990.363 ; gain = 638.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |multAdd       |         2|
|2     |frameBuffer   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |frameBuffer |     1|
|2     |multAdd     |     2|
|4     |BUFG        |     1|
|5     |CARRY4      |    19|
|6     |LUT1        |    12|
|7     |LUT2        |    61|
|8     |LUT3        |    26|
|9     |LUT4        |    43|
|10    |LUT5        |    23|
|11    |LUT6        |    67|
|12    |PLLE2_BASE  |     1|
|13    |FDRE        |   158|
|14    |IBUF        |    13|
|15    |OBUF        |    19|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2990.363 ; gain = 638.723
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 2990.363 ; gain = 526.012
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2990.363 ; gain = 638.723
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2990.363 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2990.363 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  PLLE2_BASE => PLLE2_ADV: 1 instance 

Synth Design complete | Checksum: ff83ebcf
INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2990.363 ; gain = 1016.434
INFO: [Common 17-1381] The checkpoint 'U:/hlocal/temp/DAS/projects/lab11VGAgrey/lab11VGAgrey.runs/synth_1/lab11VGAgrey.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab11VGAgrey_utilization_synth.rpt -pb lab11VGAgrey_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 10 13:45:36 2024...
