# SPDX-License-Identifier: Apache-2.0
# Copyright 2020 Blue Cheetah Analog Design Inc.
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.

lay_class: bag.layout.util.IPMarginTemplate
impl_lib: FRONTEND
impl_cell: frontend
root_dir: gen_outputs/ip_blocks/frontend
model_supply_wrap_mode: TOP
model_type: VERILOG
name_prefix: 'frontend_'
name_suffix: ''
exact_cell_names: [frontend]

params:
  cls_name: xbase.layout.mos.top.GenericWrapper
  params:
    cls_name: aib_ams.layout.frontend.Frontend
    params:
      pinfo:
        lch: 36
        top_layer: 5
        row_specs:
          - mos_type: nch
            width: 8
            threshold: lvt
            bot_wires:
              data:
                - wires: ['sup', 'sig<0:3>']
                - wires: ['sig<0>', 'padout']
              shared: [sup]
            top_wires: ['sig<0:3>']
            flip: True
          - mos_type: pch
            width: 8
            threshold: lvt
            top_wires:
              data:
                - wires: ['sig<0:3>', 'sup']
                - wires: ['padout', 'sig<3>']
              shared: [sup]
            bot_wires: ['sig<0:3>']
        tr_widths:
          sup: {2: 8, 3: 8, 4: 16, 5: 3}
          sig_hs: {2: 2, 3: 3, 4: 1, 5: 2}
          padout: {2: 2, 3: 8, 4: 8, 5: 10}
        tr_spaces:
          !!python/tuple ['sig_hs', '']: {2: 1, 3: 1, 4: 1, 5: 1}
          !!python/tuple ['padout', 'sup']: {5: 1}
      ctrl_lv_params:
        seg_dict: {pu: 4, pd: 8, rst: 4}
        buf_seg_list: [4]
        w_dict: {pu: 3, pd: 4, rst: 4}
        in_upper: True
      por_lv_params:
        seg_dict: {pu: 4, pd: 8, rst: 4}
        buf_seg_list: [4]
        w_dict: {pu: 3, pd: 4, rst: 4}
        in_upper: True
      buf_data_lv_params: {seg_list: [2, 4]}
      buf_ctrl_lv_params: {seg_list: [2, 4]}
      buf_por_lv_params: {seg_list: [2, 4]}
      tx_lv_params:
        seg_dict: {pu: 4, pd: 8, rst: 4}
        buf_seg_list: [4]
        w_dict: {pu: 3, pd: 4, rst: 4}
        in_upper: True
      drv_params:
        pupd_params:
          seg_p: 2
          seg_n: 2
          w_p: 4
          w_n: 3
          stack: 2
        unit_params:
          seg_p: 4
          seg_n: 4
          seg_nand: 2
          seg_nor: 2
          w_p: 4
          w_n: 3
      rx_lv_params:
        seg_dict: {pu: 4, pd: 8, rst: 4}
        buf_seg_list: [4]
        w_dict: {pu: 3, pd: 4, rst: 4}
        in_upper: True

      buf_params: {seg_list: [2, 4, 6]}
      se_params:
        core_params:
          invp_params_list: [{seg: 2}, {seg: 6}]
          invn_params_list: [{seg: 2}, {seg: 4}, {seg: 6}]
          pg_params: {seg: 2}
        nand_params: {seg: 4}
        nor_params: {seg: 4}
      inv_params: {seg: 4}
      ridx_p: -1
      ridx_n: 0
      num_sup_clear: 6
      match_params:
        buf_col_list: [0, 4, 12]
        core_params:
          segn_list: [1, 4, 5]
          segp_list: [1, 4, 5]
          w_n: [4, 4, 4]
          w_p: [4, 4, 4]
        en_ncol_min: 12
        nand_params: {seg_n: 1, seg_p: 1, w_n: 4, w_p: 3}
        nor_params: {seg_n: 1, seg_p: 2, w_n: 4, w_p: 3}
        # tx params
        buf_data_lv_params:
          segn_list: [2, 2]
          segp_list: [2, 1]
          w_n: 4
          w_p: 4
        tx_lv_params:
          buf_segn_list: [8]
          buf_segp_list: [5]
          seg_dict: {pd: 6, prst: 4, pu: 4, rst: 3}
          w_dict: {pd: 4, pu: 4, rst: 4}
          stack_p: 2
          in_upper: True



model_params:
  XRX:
    XDUM: {view_name: ''}
    XINV: {view_name: ''}
    XLV_CLK:
      XBUFN:
        XINV: {view_name: ''}
      XBUFP:
        XINV: {view_name: ''}
      XCORE: {view_name: ''}
    XLV_CLK_EN:
      XBUF:
        XINV0: {view_name: ''}
        XINV1: {view_name: ''}
      XLEV:
        XBUFN:
          XINV: {view_name: ''}
        XBUFP:
          XINV: {view_name: ''}
        XCORE: {view_name: ''}
    XLV_DATA:
      XBUFN:
        XINV: {view_name: ''}
      XBUFP:
        XINV: {view_name: ''}
      XCORE: {view_name: ''}
    XLV_DATA_EN:
      XBUF:
        XINV0: {view_name: ''}
        XINV1: {view_name: ''}
      XLEV:
        XBUFN:
          XINV: {view_name: ''}
        XBUFP:
          XINV: {view_name: ''}
        XCORE: {view_name: ''}
    XLV_DUM:
      XBUFN:
        XINV: {view_name: ''}
      XBUFP:
        XINV: {view_name: ''}
      XCORE: {view_name: ''}
    XLV_POR:
      XBUFN:
        XINV: {view_name: ''}
      XBUFP:
        XINV: {view_name: ''}
      XCORE: {view_name: ''}
    XPOR:
      XINV0: {view_name: ''}
      XINV1: {view_name: ''}
    XPOR_DUM:
      XINV0: {view_name: ''}
      XINV1: {view_name: ''}
    XSE_CLK:
      XBUFN:
        XINV0: {view_name: ''}
        XINV1: {view_name: ''}
        XINV2: {view_name: ''}
      XBUFP:
        XINV0: {view_name: ''}
        XINV1: {view_name: ''}
        XINV2: {view_name: ''}
      XNAND: {view_name: ''}
      XNOR: {view_name: ''}
    XSE_DATA:
      XCORE:
        XINVN0: {view_name: ''}
        XINVN1: {view_name: ''}
        XINVN2: {view_name: ''}
        XINVP0: {view_name: ''}
        XINVP1: {view_name: ''}
        XPASS: {view_name: ''}
      XDUM: {view_name: ''}
      XNAND: {view_name: ''}
  XTX:
    XDRV:
      XPUPD: {view_name: ''}
      XSUM: {view_name: ''}
      XUNIT<5:0>:
        XNAND: {view_name: ''}
        XNOR: {view_name: ''}
        Xpupd: {view_name: ''}
    XLV_DIN:
      XBUF:
        XINV0: {view_name: ''}
        XINV1: {view_name: ''}
      XLEV:
        XBUFN:
          XINV: {view_name: ''}
        XCORE: {view_name: ''}
    XLV_ITX_EN:
      XBUF:
        XINV0: {view_name: ''}
        XINV1: {view_name: ''}
      XLEV:
        XBUFN:
          XINV: {view_name: ''}
        XBUFP:
          XINV: {view_name: ''}
        XCORE: {view_name: ''}
    XLV_NDRV<1:0>:
      XBUF:
        XINV0: {view_name: ''}
        XINV1: {view_name: ''}
      XLEV:
        XBUFP:
          XINV: {view_name: ''}
        XCORE: {view_name: ''}
    XLV_PD:
      XBUF:
        XINV0: {view_name: ''}
        XINV1: {view_name: ''}
      XLEV:
        XBUFN:
          XINV: {view_name: ''}
        XCORE: {view_name: ''}
    XLV_PDRV<1:0>:
      XBUF:
        XINV0: {view_name: ''}
        XINV1: {view_name: ''}
      XLEV:
        XBUFN:
          XINV: {view_name: ''}
        XCORE: {view_name: ''}
    XLV_PU:
      XBUF:
        XINV0: {view_name: ''}
        XINV1: {view_name: ''}
      XLEV:
        XBUFN:
          XINV: {view_name: ''}
        XCORE: {view_name: ''}
