#
project nDDYNLATCH layout
I1
#ISCELL
NCSU_TechLib_tsmc03d M1_POLY symbolic
I37
I5
I13
I10
I9
I8
I7
I6
I0
I4
I2
#ISCELL
NCSU_TechLib_tsmc03d M2_M1 symbolic
I44
I32
I17
I47
I29
I12
I40
I42
I43
I27
I39
I41
I49
I50
I48
I11
I46
I14
I45
I3
#ISCELL
NCSU_TechLib_tsmc03d M3_M2 symbolic
I20
I28
