# Reading C:/intelFPGA_pro/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do sistema_basico2_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5c Lib Mapping Utility 2017.01 Jan 23 2017
# vmap work rtl_work 
# Copying C:/intelFPGA_pro/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlib sopc_2
# ** Warning: (vlib-34) Library already exists at "sopc_2".
# vmap sopc_2 sopc_2
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5c Lib Mapping Utility 2017.01 Jan 23 2017
# vmap sopc_2 sopc_2 
# Modifying modelsim.ini
# vlog -vlog01compat -work sopc_2 +incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:29:02 on Nov 21,2017
# vlog -reportprogress 300 -vlog01compat -work sopc_2 "+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules" C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 08:29:02 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work sopc_2 +incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:29:02 on Nov 21,2017
# vlog -reportprogress 300 -vlog01compat -work sopc_2 "+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules" C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 08:29:02 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work sopc_2 +incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:29:02 on Nov 21,2017
# vlog -reportprogress 300 -vlog01compat -work sopc_2 "+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules" C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v 
# -- Compiling module sopc_2_mm_interconnect_0
# 
# Top level modules:
# 	sopc_2_mm_interconnect_0
# End time: 08:29:02 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work sopc_2 +incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:29:03 on Nov 21,2017
# vlog -reportprogress 300 -vlog01compat -work sopc_2 "+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules" C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module sopc_2_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	sopc_2_mm_interconnect_0_avalon_st_adapter
# End time: 08:29:03 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work sopc_2 +incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:29:03 on Nov 21,2017
# vlog -reportprogress 300 -vlog01compat -work sopc_2 "+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules" C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 08:29:03 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work sopc_2 +incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_watchdog_timer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:29:03 on Nov 21,2017
# vlog -reportprogress 300 -vlog01compat -work sopc_2 "+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules" C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_watchdog_timer.v 
# -- Compiling module sopc_2_watchdog_timer
# 
# Top level modules:
# 	sopc_2_watchdog_timer
# End time: 08:29:03 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work sopc_2 +incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_uart.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:29:03 on Nov 21,2017
# vlog -reportprogress 300 -vlog01compat -work sopc_2 "+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules" C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_uart.v 
# -- Compiling module sopc_2_uart_tx
# -- Compiling module sopc_2_uart_rx_stimulus_source
# -- Compiling module sopc_2_uart_rx
# -- Compiling module sopc_2_uart_regs
# -- Compiling module sopc_2_uart
# 
# Top level modules:
# 	sopc_2_uart
# End time: 08:29:03 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work sopc_2 +incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_timestamp_timer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:29:03 on Nov 21,2017
# vlog -reportprogress 300 -vlog01compat -work sopc_2 "+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules" C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_timestamp_timer.v 
# -- Compiling module sopc_2_timestamp_timer
# 
# Top level modules:
# 	sopc_2_timestamp_timer
# End time: 08:29:03 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work sopc_2 +incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_timer_geral.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:29:03 on Nov 21,2017
# vlog -reportprogress 300 -vlog01compat -work sopc_2 "+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules" C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_timer_geral.v 
# -- Compiling module sopc_2_timer_geral
# 
# Top level modules:
# 	sopc_2_timer_geral
# End time: 08:29:03 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work sopc_2 +incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_sysid.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:29:03 on Nov 21,2017
# vlog -reportprogress 300 -vlog01compat -work sopc_2 "+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules" C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_sysid.v 
# -- Compiling module sopc_2_sysid
# 
# Top level modules:
# 	sopc_2_sysid
# End time: 08:29:03 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work sopc_2 +incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_sys_clk_timer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:29:03 on Nov 21,2017
# vlog -reportprogress 300 -vlog01compat -work sopc_2 "+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules" C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_sys_clk_timer.v 
# -- Compiling module sopc_2_sys_clk_timer
# 
# Top level modules:
# 	sopc_2_sys_clk_timer
# End time: 08:29:03 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work sopc_2 +incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_sw.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:29:03 on Nov 21,2017
# vlog -reportprogress 300 -vlog01compat -work sopc_2 "+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules" C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_sw.v 
# -- Compiling module sopc_2_sw
# 
# Top level modules:
# 	sopc_2_sw
# End time: 08:29:04 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work sopc_2 +incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_spi.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:29:04 on Nov 21,2017
# vlog -reportprogress 300 -vlog01compat -work sopc_2 "+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules" C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_spi.v 
# -- Compiling module sopc_2_spi
# 
# Top level modules:
# 	sopc_2_spi
# End time: 08:29:04 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work sopc_2 +incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_saida_C.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:29:04 on Nov 21,2017
# vlog -reportprogress 300 -vlog01compat -work sopc_2 "+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules" C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_saida_C.v 
# -- Compiling module sopc_2_saida_C
# 
# Top level modules:
# 	sopc_2_saida_C
# End time: 08:29:04 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work sopc_2 +incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_motor1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:29:04 on Nov 21,2017
# vlog -reportprogress 300 -vlog01compat -work sopc_2 "+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules" C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_motor1.v 
# -- Compiling module sopc_2_motor1
# 
# Top level modules:
# 	sopc_2_motor1
# End time: 08:29:04 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work sopc_2 +incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_memoria.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:29:04 on Nov 21,2017
# vlog -reportprogress 300 -vlog01compat -work sopc_2 "+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules" C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_memoria.v 
# -- Compiling module sopc_2_memoria
# 
# Top level modules:
# 	sopc_2_memoria
# End time: 08:29:04 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work sopc_2 +incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:29:04 on Nov 21,2017
# vlog -reportprogress 300 -vlog01compat -work sopc_2 "+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules" C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v 
# -- Compiling module sopc_2_jtag_uart_sim_scfifo_w
# -- Compiling module sopc_2_jtag_uart_scfifo_w
# -- Compiling module sopc_2_jtag_uart_sim_scfifo_r
# -- Compiling module sopc_2_jtag_uart_scfifo_r
# -- Compiling module sopc_2_jtag_uart
# 
# Top level modules:
# 	sopc_2_jtag_uart
# End time: 08:29:04 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work sopc_2 +incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_hex_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:29:04 on Nov 21,2017
# vlog -reportprogress 300 -vlog01compat -work sopc_2 "+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules" C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_hex_0.v 
# -- Compiling module sopc_2_hex_0
# 
# Top level modules:
# 	sopc_2_hex_0
# End time: 08:29:04 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work sopc_2 +incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_entrada_C.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:29:04 on Nov 21,2017
# vlog -reportprogress 300 -vlog01compat -work sopc_2 "+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules" C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_entrada_C.v 
# -- Compiling module sopc_2_entrada_C
# 
# Top level modules:
# 	sopc_2_entrada_C
# End time: 08:29:04 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work sopc_2 +incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:29:04 on Nov 21,2017
# vlog -reportprogress 300 -vlog01compat -work sopc_2 "+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules" C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu.v 
# -- Compiling module sopc_2_cpu
# 
# Top level modules:
# 	sopc_2_cpu
# End time: 08:29:04 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work sopc_2 +incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:29:04 on Nov 21,2017
# vlog -reportprogress 300 -vlog01compat -work sopc_2 "+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules" C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v 
# -- Compiling module sopc_2_cpu_cpu_register_bank_a_module
# -- Compiling module sopc_2_cpu_cpu_register_bank_b_module
# -- Compiling module sopc_2_cpu_cpu_nios2_oci_debug
# -- Compiling module sopc_2_cpu_cpu_nios2_oci_break
# -- Compiling module sopc_2_cpu_cpu_nios2_oci_xbrk
# -- Compiling module sopc_2_cpu_cpu_nios2_oci_dbrk
# -- Compiling module sopc_2_cpu_cpu_nios2_oci_itrace
# -- Compiling module sopc_2_cpu_cpu_nios2_oci_td_mode
# -- Compiling module sopc_2_cpu_cpu_nios2_oci_dtrace
# -- Compiling module sopc_2_cpu_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module sopc_2_cpu_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module sopc_2_cpu_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module sopc_2_cpu_cpu_nios2_oci_fifo
# -- Compiling module sopc_2_cpu_cpu_nios2_oci_pib
# -- Compiling module sopc_2_cpu_cpu_nios2_oci_im
# -- Compiling module sopc_2_cpu_cpu_nios2_performance_monitors
# -- Compiling module sopc_2_cpu_cpu_nios2_avalon_reg
# -- Compiling module sopc_2_cpu_cpu_ociram_sp_ram_module
# -- Compiling module sopc_2_cpu_cpu_nios2_ocimem
# -- Compiling module sopc_2_cpu_cpu_nios2_oci
# -- Compiling module sopc_2_cpu_cpu
# 
# Top level modules:
# 	sopc_2_cpu_cpu_nios2_performance_monitors
# 	sopc_2_cpu_cpu
# End time: 08:29:05 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work sopc_2 +incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_sysclk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:29:05 on Nov 21,2017
# vlog -reportprogress 300 -vlog01compat -work sopc_2 "+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules" C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_sysclk.v 
# -- Compiling module sopc_2_cpu_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	sopc_2_cpu_cpu_debug_slave_sysclk
# End time: 08:29:05 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work sopc_2 +incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_tck.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:29:05 on Nov 21,2017
# vlog -reportprogress 300 -vlog01compat -work sopc_2 "+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules" C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_tck.v 
# -- Compiling module sopc_2_cpu_cpu_debug_slave_tck
# 
# Top level modules:
# 	sopc_2_cpu_cpu_debug_slave_tck
# End time: 08:29:05 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work sopc_2 +incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:29:05 on Nov 21,2017
# vlog -reportprogress 300 -vlog01compat -work sopc_2 "+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules" C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v 
# -- Compiling module sopc_2_cpu_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	sopc_2_cpu_cpu_debug_slave_wrapper
# End time: 08:29:05 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work sopc_2 +incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_test_bench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:29:05 on Nov 21,2017
# vlog -reportprogress 300 -vlog01compat -work sopc_2 "+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules" C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_test_bench.v 
# -- Compiling module sopc_2_cpu_cpu_test_bench
# 
# Top level modules:
# 	sopc_2_cpu_cpu_test_bench
# End time: 08:29:05 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work sopc_2 +incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_botao.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:29:05 on Nov 21,2017
# vlog -reportprogress 300 -vlog01compat -work sopc_2 "+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules" C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_botao.v 
# -- Compiling module sopc_2_botao
# 
# Top level modules:
# 	sopc_2_botao
# End time: 08:29:05 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work sopc_2 +incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_PORTA_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:29:05 on Nov 21,2017
# vlog -reportprogress 300 -vlog01compat -work sopc_2 "+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules" C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_PORTA_B.v 
# -- Compiling module sopc_2_PORTA_B
# 
# Top level modules:
# 	sopc_2_PORTA_B
# End time: 08:29:05 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work sopc_2 +incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_PORTA_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:29:05 on Nov 21,2017
# vlog -reportprogress 300 -vlog01compat -work sopc_2 "+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules" C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_PORTA_A.v 
# -- Compiling module sopc_2_PORTA_A
# 
# Top level modules:
# 	sopc_2_PORTA_A
# End time: 08:29:05 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work sopc_2 +incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_irq_mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:29:05 on Nov 21,2017
# vlog -reportprogress 300 -sv -work sopc_2 "+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules" C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_irq_mapper.sv 
# -- Compiling module sopc_2_irq_mapper
# 
# Top level modules:
# 	sopc_2_irq_mapper
# End time: 08:29:06 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work sopc_2 +incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:29:06 on Nov 21,2017
# vlog -reportprogress 300 -sv -work sopc_2 "+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules" C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module sopc_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	sopc_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 08:29:06 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work sopc_2 +incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:29:06 on Nov 21,2017
# vlog -reportprogress 300 -sv -work sopc_2 "+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules" C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux_001.sv 
# -- Compiling module sopc_2_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	sopc_2_mm_interconnect_0_rsp_mux_001
# End time: 08:29:06 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work sopc_2 +incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:29:06 on Nov 21,2017
# vlog -reportprogress 300 -sv -work sopc_2 "+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules" C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 08:29:06 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work sopc_2 +incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:29:06 on Nov 21,2017
# vlog -reportprogress 300 -sv -work sopc_2 "+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules" C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module sopc_2_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	sopc_2_mm_interconnect_0_rsp_mux
# End time: 08:29:06 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work sopc_2 +incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_demux_004.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:29:06 on Nov 21,2017
# vlog -reportprogress 300 -sv -work sopc_2 "+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules" C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_demux_004.sv 
# -- Compiling module sopc_2_mm_interconnect_0_rsp_demux_004
# 
# Top level modules:
# 	sopc_2_mm_interconnect_0_rsp_demux_004
# End time: 08:29:06 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work sopc_2 +incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:29:06 on Nov 21,2017
# vlog -reportprogress 300 -sv -work sopc_2 "+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules" C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module sopc_2_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	sopc_2_mm_interconnect_0_rsp_demux
# End time: 08:29:06 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work sopc_2 +incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux_004.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:29:06 on Nov 21,2017
# vlog -reportprogress 300 -sv -work sopc_2 "+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules" C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux_004.sv 
# -- Compiling module sopc_2_mm_interconnect_0_cmd_mux_004
# 
# Top level modules:
# 	sopc_2_mm_interconnect_0_cmd_mux_004
# End time: 08:29:06 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work sopc_2 +incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:29:06 on Nov 21,2017
# vlog -reportprogress 300 -sv -work sopc_2 "+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules" C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module sopc_2_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	sopc_2_mm_interconnect_0_cmd_mux
# End time: 08:29:06 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work sopc_2 +incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_demux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:29:06 on Nov 21,2017
# vlog -reportprogress 300 -sv -work sopc_2 "+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules" C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_demux_001.sv 
# -- Compiling module sopc_2_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	sopc_2_mm_interconnect_0_cmd_demux_001
# End time: 08:29:07 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work sopc_2 +incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:29:07 on Nov 21,2017
# vlog -reportprogress 300 -sv -work sopc_2 "+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules" C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module sopc_2_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	sopc_2_mm_interconnect_0_cmd_demux
# End time: 08:29:07 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work sopc_2 +incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_006.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:29:07 on Nov 21,2017
# vlog -reportprogress 300 -sv -work sopc_2 "+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules" C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_006.sv 
# -- Compiling module sopc_2_mm_interconnect_0_router_006_default_decode
# -- Compiling module sopc_2_mm_interconnect_0_router_006
# 
# Top level modules:
# 	sopc_2_mm_interconnect_0_router_006
# End time: 08:29:07 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work sopc_2 +incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:29:07 on Nov 21,2017
# vlog -reportprogress 300 -sv -work sopc_2 "+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules" C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv 
# -- Compiling module sopc_2_mm_interconnect_0_router_002_default_decode
# -- Compiling module sopc_2_mm_interconnect_0_router_002
# 
# Top level modules:
# 	sopc_2_mm_interconnect_0_router_002
# End time: 08:29:07 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work sopc_2 +incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:29:07 on Nov 21,2017
# vlog -reportprogress 300 -sv -work sopc_2 "+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules" C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv 
# -- Compiling module sopc_2_mm_interconnect_0_router_001_default_decode
# -- Compiling module sopc_2_mm_interconnect_0_router_001
# 
# Top level modules:
# 	sopc_2_mm_interconnect_0_router_001
# End time: 08:29:07 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work sopc_2 +incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:29:07 on Nov 21,2017
# vlog -reportprogress 300 -sv -work sopc_2 "+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules" C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv 
# -- Compiling module sopc_2_mm_interconnect_0_router_default_decode
# -- Compiling module sopc_2_mm_interconnect_0_router
# 
# Top level modules:
# 	sopc_2_mm_interconnect_0_router
# End time: 08:29:07 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work sopc_2 +incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:29:07 on Nov 21,2017
# vlog -reportprogress 300 -sv -work sopc_2 "+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules" C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 08:29:07 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work sopc_2 +incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:29:07 on Nov 21,2017
# vlog -reportprogress 300 -sv -work sopc_2 "+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules" C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 08:29:08 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work sopc_2 +incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:29:08 on Nov 21,2017
# vlog -reportprogress 300 -sv -work sopc_2 "+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules" C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 08:29:08 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work sopc_2 +incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:29:08 on Nov 21,2017
# vlog -reportprogress 300 -sv -work sopc_2 "+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules" C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 08:29:08 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work sopc_2 +incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:29:08 on Nov 21,2017
# vlog -reportprogress 300 -sv -work sopc_2 "+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules" C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 08:29:08 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work sopc_2 {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/sopc_2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:29:08 on Nov 21,2017
# vcom -reportprogress 300 -93 -work sopc_2 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/sopc_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sopc_2
# -- Compiling architecture rtl of sopc_2
# End time: 08:29:08 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/stepper_ctrl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:29:08 on Nov 21,2017
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/stepper_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity stepper_ctrl
# -- Compiling architecture Behavioral of stepper_ctrl
# ** Error: C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/stepper_ctrl.vhd(42): Target of signal assignment is not a signal.
# ** Error: C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/stepper_ctrl.vhd(65): Cannot read output "dir".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Warning: C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/stepper_ctrl.vhd(37): (vcom-1013) Initial value of "distancia" depends on value of signal "distancia_pc".
# ** Error: C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/stepper_ctrl.vhd(75): VHDL Compiler exiting
# End time: 08:29:08 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 1
# ** Error: C:/intelFPGA_pro/17.0/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./sistema_basico2_run_msim_rtl_vhdl.do line 59
# C:/intelFPGA_pro/17.0/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/stepper_ctrl.vhd}"
vsim work.stepper_ctrl
# vsim work.stepper_ctrl 
# Start time: 08:29:10 on Nov 21,2017
# Loading std.standard
# ** Error: (vsim-3173) Entity 'C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/simulation/modelsim/rtl_work.stepper_ctrl' has no architecture.
# Error loading design
# End time: 08:29:11 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim work.stepper_ctrl
# vsim work.stepper_ctrl 
# Start time: 08:29:13 on Nov 21,2017
# Loading std.standard
# ** Error: (vsim-3173) Entity 'C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/simulation/modelsim/rtl_work.stepper_ctrl' has no architecture.
# Error loading design
# End time: 08:29:14 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
