Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design CPU.ngc ...
WARNING:NetListWriters:298 - No output is written to CPU.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus cnt_clk[10 : 0] on block CPU is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus Instruction[31 : 0] on block CPU is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus data_memory1/rda[31 : 0] on block CPU is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file CPU.edif ...
ngc2edif: Total memory usage is 102484 kilobytes

