
# **Optimization of Delay and Area for Approximate Radix-8 Booth Multiplier**

---

### ğŸ¯ Why This Project?

In modern digital systemsâ€”especially in **image processing**, **machine learning**, and **signal processing**â€”**multiplication** is a critical but resource-intensive operation. Conventional multipliers are accurate but slow and area-hungry, making them unsuitable for **power-constrained** and **real-time applications**.

To tackle this, we developed an **Approximate Radix-8 Booth Multiplier** optimized for:
- **Low latency**
- **Reduced chip area**
- **Acceptable accuracy trade-offs**

By integrating **approximate computing techniques** with high-speed adders (CSA, CLA, KSA), we drastically reduce the number of partial products and delay without heavily compromising result precision. This makes the multiplier highly effective for **error-tolerant** applications.

---

### âœ… Key Advantages

| Feature | Description |
|--------|-------------|
| âš¡ **High Speed** | Radix-8 Booth encoding processes 3 bits at a time, reducing partial products and increasing speed. |
| ğŸ”§ **Lower Hardware Complexity** | Fewer logic gates and optimized adder designs lead to smaller circuit area. |
| ğŸ”‹ **Energy Efficient** | Less switching and simplified logic result in lower dynamic power consumption. |
| ğŸ¯ **Error-Tolerant Design** | Perfect for domains where minor errors are acceptable, like AI inference and image filtering. |
| ğŸ” **Scalable & Customizable** | Works for higher bit-widths and can be tailored to various hardware platforms (ASIC/FPGA). |

---

### ğŸ§  Where Can It Be Used?

- ğŸ“· **Image Processing** (filters, transformations)
- ğŸ§  **Machine Learning Accelerators** (where perfect accuracy isn't critical)
- ğŸ“¶ **Digital Signal Processing (DSP)**
- ğŸ”¬ **Scientific Computations**
- ğŸ“± **Embedded Systems** and **IoT Devices**
- ğŸ® **Graphics Processing Units (GPUs)**

## ğŸ“ Project Directory Structure

```plaintext
optimized-radix8-multiplier/
â”œâ”€â”€ Carry Look Ahead Adder/
â”‚   â”œâ”€â”€ Testbench.v
â”‚   â””â”€â”€ Verilog.v
â”œâ”€â”€ Carry Save Adder/
â”‚   â”œâ”€â”€ Testbench.v
â”‚   â””â”€â”€ Verilog.v
â”œâ”€â”€ Kogge-Stone Adder/
â”‚   â”œâ”€â”€ Adder_code.v
â”‚   â”œâ”€â”€ Testbench.v
â”‚   â””â”€â”€ Verilog.v
â”œâ”€â”€ Radix-8 booth multiplier/
â”‚   â”œâ”€â”€ Testbench.v
â”‚   â””â”€â”€ Verilog.v
â””â”€â”€ README.md
```

In this project, we implemented and compared three different adder architecturesâ€”Carry Save Adder (CSA), Carry Lookahead Adder (CLA), and Kogge-Stone Adder (KSA)â€”within a Radix-8 Booth Multiplier to analyze their impact on **delay, area, and power consumption**. This was necessary because although Radix-8 Booth encoding reduces the number of partial products (thereby improving performance), the **adder used for summing those partial products plays a critical role in final system efficiency**.

### ğŸ” Why the Comparison?

Multipliers are key components in digital systems like image processing, machine learning, and DSP. These applications often demand high-speed computation with limited power and area budgets. The choice of adder directly impacts:
- **Computation speed (delay)**
- **Chip area (LUTs or logic gates used)**
- **Power usage (especially in embedded systems)**

Different applications have different optimization priorities. For instance:
- A real-time video processor prioritizes **speed**
- A wearable medical device may prioritize **power efficiency**
- A mobile SoC might need the **best balance between area and performance**

Thus, comparing these adders helps in choosing the right architecture based on the use case.

---

### ğŸ§  What Each Adder Offers

- **Carry Save Adder (CSA)**:
  - Efficient in handling multiple partial products by deferring carry propagation
  - Reduces intermediate delays
  - Needs a final fast adder for result computation
  - Suitable for stages where speed is needed but final accuracy is still manageable

- **Carry Lookahead Adder (CLA)**:
  - Uses parallel carry generation logic
  - Offers good delay reduction without increasing area significantly
  - Best trade-off between speed and area
  - Ideal for systems that need high performance but have space constraints

- **Kogge-Stone Adder (KSA)**:
  - Highly parallel prefix computation
  - Achieves the lowest delay among all three
  - Uses more logic and routing resources, hence larger area and more power
  - Excellent for ultra-fast systems like high-frequency processors

---

### ğŸ† Which Performed Best and Why?

According to the simulation results:
- **Kogge-Stone Adder** achieved the **fastest performance** with the **least delay** (â‰ˆ 15.17 ns), making it the best choice for high-speed or latency-critical applications like real-time DSP or video processing.
- **Carry Lookahead Adder** had the **smallest area** (â‰ˆ 308 LUTs) and **lowest power consumption** (â‰ˆ 31.43 ÂµW), making it best for low-power systems like embedded controllers, wearables, and battery-sensitive devices.
- **Carry Save Adder** provided **moderate performance**, excelling in multi-operand addition stages. It is well-suited for intermediate summation but requires additional logic for the final result.

---

### ğŸ§© Conclusion

The comparison shows that no single adder is universally â€œbest.â€ Instead:
- **Use KSA** when speed is the top priority and area/power are secondary.
- **Use CLA** for balanced performance in constrained environments.
- **Use CSA** where multiple additions are involved and delay must be minimized early in the pipeline.

This design-centric comparison helps in tailoring multiplier architectures based on application-specific requirements in modern digital systems.



