Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Sep 10 13:24:26 2022
| Host         : DESKTOP-OJM4LJN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 29 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.166        0.000                      0                 1794        0.192        0.000                      0                 1794        2.707        0.000                       0                   326  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.958}        7.915           126.342         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.166        0.000                      0                 1794        0.192        0.000                      0                 1794        2.707        0.000                       0                   326  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.707ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 datapath/EMA12_inst/mult2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.958ns period=7.915ns})
  Destination:            datapath/EMA12_inst/mult2/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.958ns period=7.915ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.915ns  (clk rise@7.915ns - clk rise@0.000ns)
  Data Path Delay:        7.351ns  (logic 5.848ns (79.550%)  route 1.503ns (20.450%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.595ns = ( 12.510 - 7.915 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.833     5.112    datapath/EMA12_inst/clk_IBUF_BUFG
    DSP48_X0Y7           DSP48E1                                      r  datapath/EMA12_inst/mult2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.318 r  datapath/EMA12_inst/mult2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.320    datapath/EMA12_inst/mult2_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    10.838 r  datapath/EMA12_inst/plusOp/P[16]
                         net (fo=1, routed)           0.959    11.797    datapath/couter_i/plusOp_0[0]
    SLICE_X13Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.921 r  datapath/couter_i/mult2_i_17__0/O
                         net (fo=2, routed)           0.542    12.463    datapath/EMA12_inst/D[0]
    DSP48_X0Y7           DSP48E1                                      r  datapath/EMA12_inst/mult2/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.915     7.915 r  
    AA9                                               0.000     7.915 r  clk (IN)
                         net (fo=0)                   0.000     7.915    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     8.789 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.761    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.852 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.658    12.510    datapath/EMA12_inst/clk_IBUF_BUFG
    DSP48_X0Y7           DSP48E1                                      r  datapath/EMA12_inst/mult2/CLK
                         clock pessimism              0.518    13.027    
                         clock uncertainty           -0.035    12.992    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.362    12.630    datapath/EMA12_inst/mult2
  -------------------------------------------------------------------
                         required time                         12.630    
                         arrival time                         -12.463    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 datapath/EMA9_inst/mult2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.958ns period=7.915ns})
  Destination:            datapath/EMA9_inst/mult2/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.958ns period=7.915ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.915ns  (clk rise@7.915ns - clk rise@0.000ns)
  Data Path Delay:        7.259ns  (logic 5.848ns (80.561%)  route 1.411ns (19.439%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.593ns = ( 12.508 - 7.915 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.830     5.109    datapath/EMA9_inst/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  datapath/EMA9_inst/mult2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.315 r  datapath/EMA9_inst/mult2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.317    datapath/EMA9_inst/mult2_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    10.835 r  datapath/EMA9_inst/plusOp/P[16]
                         net (fo=1, routed)           0.876    11.711    datapath/EMA9_inst/reg_3/P[0]
    SLICE_X11Y28         LUT3 (Prop_lut3_I0_O)        0.124    11.835 r  datapath/EMA9_inst/reg_3/mult2_i_17/O
                         net (fo=2, routed)           0.533    12.368    datapath/EMA9_inst/reg_3_n_41
    DSP48_X0Y11          DSP48E1                                      r  datapath/EMA9_inst/mult2/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.915     7.915 r  
    AA9                                               0.000     7.915 r  clk (IN)
                         net (fo=0)                   0.000     7.915    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     8.789 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.761    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.852 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.656    12.508    datapath/EMA9_inst/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  datapath/EMA9_inst/mult2/CLK
                         clock pessimism              0.517    13.024    
                         clock uncertainty           -0.035    12.989    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.362    12.627    datapath/EMA9_inst/mult2
  -------------------------------------------------------------------
                         required time                         12.627    
                         arrival time                         -12.368    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 datapath/EMA9_inst/mult2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.958ns period=7.915ns})
  Destination:            datapath/EMA9_inst/mult2/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.958ns period=7.915ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.915ns  (clk rise@7.915ns - clk rise@0.000ns)
  Data Path Delay:        7.255ns  (logic 5.848ns (80.609%)  route 1.407ns (19.391%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.593ns = ( 12.508 - 7.915 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.830     5.109    datapath/EMA9_inst/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  datapath/EMA9_inst/mult2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.315 r  datapath/EMA9_inst/mult2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.317    datapath/EMA9_inst/mult2_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    10.835 r  datapath/EMA9_inst/plusOp/P[17]
                         net (fo=1, routed)           0.872    11.707    datapath/EMA9_inst/reg_3/P[1]
    SLICE_X11Y27         LUT3 (Prop_lut3_I0_O)        0.124    11.831 r  datapath/EMA9_inst/reg_3/mult2_i_16/O
                         net (fo=2, routed)           0.533    12.364    datapath/EMA9_inst/reg_3_n_40
    DSP48_X0Y11          DSP48E1                                      r  datapath/EMA9_inst/mult2/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.915     7.915 r  
    AA9                                               0.000     7.915 r  clk (IN)
                         net (fo=0)                   0.000     7.915    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     8.789 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.761    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.852 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.656    12.508    datapath/EMA9_inst/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  datapath/EMA9_inst/mult2/CLK
                         clock pessimism              0.517    13.024    
                         clock uncertainty           -0.035    12.989    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362    12.627    datapath/EMA9_inst/mult2
  -------------------------------------------------------------------
                         required time                         12.627    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 datapath/EMA12_inst/mult2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.958ns period=7.915ns})
  Destination:            datapath/EMA12_inst/mult2/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.958ns period=7.915ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.915ns  (clk rise@7.915ns - clk rise@0.000ns)
  Data Path Delay:        7.246ns  (logic 5.848ns (80.703%)  route 1.398ns (19.297%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.595ns = ( 12.510 - 7.915 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.833     5.112    datapath/EMA12_inst/clk_IBUF_BUFG
    DSP48_X0Y7           DSP48E1                                      r  datapath/EMA12_inst/mult2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.318 r  datapath/EMA12_inst/mult2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.320    datapath/EMA12_inst/mult2_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.518    10.838 r  datapath/EMA12_inst/plusOp/P[19]
                         net (fo=1, routed)           0.767    11.605    datapath/couter_i/plusOp_0[3]
    SLICE_X13Y22         LUT6 (Prop_lut6_I0_O)        0.124    11.729 r  datapath/couter_i/mult2_i_14__0/O
                         net (fo=2, routed)           0.629    12.358    datapath/EMA12_inst/D[3]
    DSP48_X0Y7           DSP48E1                                      r  datapath/EMA12_inst/mult2/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.915     7.915 r  
    AA9                                               0.000     7.915 r  clk (IN)
                         net (fo=0)                   0.000     7.915    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     8.789 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.761    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.852 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.658    12.510    datapath/EMA12_inst/clk_IBUF_BUFG
    DSP48_X0Y7           DSP48E1                                      r  datapath/EMA12_inst/mult2/CLK
                         clock pessimism              0.518    13.027    
                         clock uncertainty           -0.035    12.992    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.362    12.630    datapath/EMA12_inst/mult2
  -------------------------------------------------------------------
                         required time                         12.630    
                         arrival time                         -12.358    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 datapath/EMA9_inst/mult2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.958ns period=7.915ns})
  Destination:            datapath/EMA9_inst/mult2/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.958ns period=7.915ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.915ns  (clk rise@7.915ns - clk rise@0.000ns)
  Data Path Delay:        7.200ns  (logic 5.848ns (81.218%)  route 1.352ns (18.782%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.593ns = ( 12.508 - 7.915 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.830     5.109    datapath/EMA9_inst/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  datapath/EMA9_inst/mult2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.315 r  datapath/EMA9_inst/mult2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.317    datapath/EMA9_inst/mult2_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.518    10.835 r  datapath/EMA9_inst/plusOp/P[19]
                         net (fo=1, routed)           0.807    11.642    datapath/EMA9_inst/reg_3/P[3]
    SLICE_X11Y27         LUT3 (Prop_lut3_I0_O)        0.124    11.766 r  datapath/EMA9_inst/reg_3/mult2_i_14/O
                         net (fo=2, routed)           0.543    12.309    datapath/EMA9_inst/reg_3_n_38
    DSP48_X0Y11          DSP48E1                                      r  datapath/EMA9_inst/mult2/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.915     7.915 r  
    AA9                                               0.000     7.915 r  clk (IN)
                         net (fo=0)                   0.000     7.915    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     8.789 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.761    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.852 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.656    12.508    datapath/EMA9_inst/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  datapath/EMA9_inst/mult2/CLK
                         clock pessimism              0.517    13.024    
                         clock uncertainty           -0.035    12.989    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.362    12.627    datapath/EMA9_inst/mult2
  -------------------------------------------------------------------
                         required time                         12.627    
                         arrival time                         -12.309    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 datapath/EMA9_inst/mult2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.958ns period=7.915ns})
  Destination:            datapath/EMA9_inst/mult2/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.958ns period=7.915ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.915ns  (clk rise@7.915ns - clk rise@0.000ns)
  Data Path Delay:        7.194ns  (logic 5.848ns (81.285%)  route 1.346ns (18.715%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.593ns = ( 12.508 - 7.915 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.830     5.109    datapath/EMA9_inst/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  datapath/EMA9_inst/mult2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.315 r  datapath/EMA9_inst/mult2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.317    datapath/EMA9_inst/mult2_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518    10.835 r  datapath/EMA9_inst/plusOp/P[18]
                         net (fo=1, routed)           0.827    11.662    datapath/EMA9_inst/reg_3/P[2]
    SLICE_X11Y27         LUT3 (Prop_lut3_I0_O)        0.124    11.786 r  datapath/EMA9_inst/reg_3/mult2_i_15/O
                         net (fo=2, routed)           0.518    12.303    datapath/EMA9_inst/reg_3_n_39
    DSP48_X0Y11          DSP48E1                                      r  datapath/EMA9_inst/mult2/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.915     7.915 r  
    AA9                                               0.000     7.915 r  clk (IN)
                         net (fo=0)                   0.000     7.915    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     8.789 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.761    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.852 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.656    12.508    datapath/EMA9_inst/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  datapath/EMA9_inst/mult2/CLK
                         clock pessimism              0.517    13.024    
                         clock uncertainty           -0.035    12.989    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362    12.627    datapath/EMA9_inst/mult2
  -------------------------------------------------------------------
                         required time                         12.627    
                         arrival time                         -12.303    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.338ns  (required time - arrival time)
  Source:                 datapath/EMA9_inst/mult2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.958ns period=7.915ns})
  Destination:            datapath/EMA9_inst/mult2/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.958ns period=7.915ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.915ns  (clk rise@7.915ns - clk rise@0.000ns)
  Data Path Delay:        7.179ns  (logic 5.848ns (81.456%)  route 1.331ns (18.544%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.593ns = ( 12.508 - 7.915 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.830     5.109    datapath/EMA9_inst/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  datapath/EMA9_inst/mult2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.315 r  datapath/EMA9_inst/mult2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.317    datapath/EMA9_inst/mult2_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[27])
                                                      1.518    10.835 r  datapath/EMA9_inst/plusOp/P[27]
                         net (fo=1, routed)           0.735    11.571    datapath/couter_i/P[2]
    SLICE_X11Y28         LUT2 (Prop_lut2_I1_O)        0.124    11.695 r  datapath/couter_i/mult2_i_6/O
                         net (fo=2, routed)           0.594    12.288    datapath/EMA9_inst/D[2]
    DSP48_X0Y11          DSP48E1                                      r  datapath/EMA9_inst/mult2/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.915     7.915 r  
    AA9                                               0.000     7.915 r  clk (IN)
                         net (fo=0)                   0.000     7.915    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     8.789 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.761    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.852 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.656    12.508    datapath/EMA9_inst/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  datapath/EMA9_inst/mult2/CLK
                         clock pessimism              0.517    13.024    
                         clock uncertainty           -0.035    12.989    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -0.362    12.627    datapath/EMA9_inst/mult2
  -------------------------------------------------------------------
                         required time                         12.627    
                         arrival time                         -12.288    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 datapath/EMA9_inst/mult2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.958ns period=7.915ns})
  Destination:            datapath/EMA9_inst/mult2/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.958ns period=7.915ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.915ns  (clk rise@7.915ns - clk rise@0.000ns)
  Data Path Delay:        7.164ns  (logic 5.848ns (81.627%)  route 1.316ns (18.373%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.593ns = ( 12.508 - 7.915 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.830     5.109    datapath/EMA9_inst/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  datapath/EMA9_inst/mult2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.315 r  datapath/EMA9_inst/mult2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.317    datapath/EMA9_inst/mult2_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    10.835 r  datapath/EMA9_inst/plusOp/P[30]
                         net (fo=1, routed)           0.771    11.606    datapath/couter_i/P[5]
    SLICE_X10Y28         LUT2 (Prop_lut2_I1_O)        0.124    11.730 r  datapath/couter_i/mult2_i_3/O
                         net (fo=2, routed)           0.544    12.273    datapath/EMA9_inst/D[5]
    DSP48_X0Y11          DSP48E1                                      r  datapath/EMA9_inst/mult2/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.915     7.915 r  
    AA9                                               0.000     7.915 r  clk (IN)
                         net (fo=0)                   0.000     7.915    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     8.789 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.761    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.852 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.656    12.508    datapath/EMA9_inst/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  datapath/EMA9_inst/mult2/CLK
                         clock pessimism              0.517    13.024    
                         clock uncertainty           -0.035    12.989    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.362    12.627    datapath/EMA9_inst/mult2
  -------------------------------------------------------------------
                         required time                         12.627    
                         arrival time                         -12.273    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 datapath/couter_i/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.958ns period=7.915ns})
  Destination:            datapath/EMA26_inst/multOp/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.958ns period=7.915ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.915ns  (clk rise@7.915ns - clk rise@0.000ns)
  Data Path Delay:        6.930ns  (logic 2.799ns (40.392%)  route 4.131ns (59.608%))
  Logic Levels:           11  (CARRY4=6 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.596ns = ( 12.511 - 7.915 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.822     5.102    datapath/couter_i/clk_IBUF_BUFG
    SLICE_X7Y19          FDRE                                         r  datapath/couter_i/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.456     5.558 r  datapath/couter_i/temp_reg[1]/Q
                         net (fo=41, routed)          0.616     6.173    controller_inst/temp_reg[1]
    SLICE_X7Y18          LUT4 (Prop_lut4_I0_O)        0.124     6.297 r  controller_inst/ram_memory_reg_0_255_0_0_i_8/O
                         net (fo=136, routed)         1.541     7.838    datapath/RAM_A/ram_memory_reg_256_511_1_1/A1
    SLICE_X8Y14          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.287     8.126 r  datapath/RAM_A/ram_memory_reg_256_511_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.126    datapath/RAM_A/ram_memory_reg_256_511_1_1/OA
    SLICE_X8Y14          MUXF7 (Prop_muxf7_I1_O)      0.214     8.340 r  datapath/RAM_A/ram_memory_reg_256_511_1_1/F7.A/O
                         net (fo=1, routed)           0.000     8.340    datapath/RAM_A/ram_memory_reg_256_511_1_1/O1
    SLICE_X8Y14          MUXF8 (Prop_muxf8_I1_O)      0.088     8.428 r  datapath/RAM_A/ram_memory_reg_256_511_1_1/F8/O
                         net (fo=3, routed)           0.616     9.043    datapath/RAM_A/ram_memory_reg_256_511_1_1_n_0
    SLICE_X13Y15         LUT6 (Prop_lut6_I0_O)        0.319     9.362 r  datapath/RAM_A/plusOp_i_17/O
                         net (fo=4, routed)           0.596     9.958    datapath/RAM_A/A[1]
    SLICE_X12Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.478 r  datapath/RAM_A/multOp_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.478    datapath/RAM_A/multOp_i_8_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.595 r  datapath/RAM_A/multOp_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.595    datapath/RAM_A/multOp_i_7_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.712 r  datapath/RAM_A/multOp_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.712    datapath/RAM_A/multOp_i_6_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.829 r  datapath/RAM_A/multOp_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.829    datapath/RAM_A/multOp_i_5_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.946 r  datapath/RAM_A/multOp_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.946    datapath/reg1/output_reg[19]_0[0]
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.269 r  datapath/reg1/multOp_i_3/O[1]
                         net (fo=2, routed)           0.763    12.032    datapath/EMA26_inst/output_reg[21][21]
    DSP48_X1Y6           DSP48E1                                      r  datapath/EMA26_inst/multOp/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.915     7.915 r  
    AA9                                               0.000     7.915 r  clk (IN)
                         net (fo=0)                   0.000     7.915    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     8.789 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.761    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.852 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.659    12.511    datapath/EMA26_inst/clk_IBUF_BUFG
    DSP48_X1Y6           DSP48E1                                      r  datapath/EMA26_inst/multOp/CLK
                         clock pessimism              0.458    12.968    
                         clock uncertainty           -0.035    12.933    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.544    12.389    datapath/EMA26_inst/multOp
  -------------------------------------------------------------------
                         required time                         12.389    
                         arrival time                         -12.032    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 datapath/EMA12_inst/mult2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.958ns period=7.915ns})
  Destination:            datapath/EMA12_inst/mult2/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.958ns period=7.915ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.915ns  (clk rise@7.915ns - clk rise@0.000ns)
  Data Path Delay:        7.140ns  (logic 5.848ns (81.903%)  route 1.292ns (18.097%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.595ns = ( 12.510 - 7.915 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.833     5.112    datapath/EMA12_inst/clk_IBUF_BUFG
    DSP48_X0Y7           DSP48E1                                      r  datapath/EMA12_inst/mult2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.318 r  datapath/EMA12_inst/mult2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.320    datapath/EMA12_inst/mult2_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    10.838 r  datapath/EMA12_inst/plusOp/P[32]
                         net (fo=1, routed)           0.892    11.730    datapath/couter_i/plusOp_0[16]
    SLICE_X9Y19          LUT6 (Prop_lut6_I0_O)        0.124    11.854 r  datapath/couter_i/mult2_i_1__0/O
                         net (fo=2, routed)           0.398    12.252    datapath/EMA12_inst/D[16]
    DSP48_X0Y7           DSP48E1                                      r  datapath/EMA12_inst/mult2/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.915     7.915 r  
    AA9                                               0.000     7.915 r  clk (IN)
                         net (fo=0)                   0.000     7.915    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     8.789 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.761    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.852 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.658    12.510    datapath/EMA12_inst/clk_IBUF_BUFG
    DSP48_X0Y7           DSP48E1                                      r  datapath/EMA12_inst/mult2/CLK
                         clock pessimism              0.518    13.027    
                         clock uncertainty           -0.035    12.992    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362    12.630    datapath/EMA12_inst/mult2
  -------------------------------------------------------------------
                         required time                         12.630    
                         arrival time                         -12.252    
  -------------------------------------------------------------------
                         slack                                  0.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 datapath/reg_8/output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.958ns period=7.915ns})
  Destination:            datapath/reg_Previous_macd/output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.958ns period=7.915ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.714%)  route 0.122ns (46.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.582     1.507    datapath/reg_8/clk_IBUF_BUFG
    SLICE_X13Y23         FDRE                                         r  datapath/reg_8/output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  datapath/reg_8/output_reg[1]/Q
                         net (fo=8, routed)           0.122     1.769    datapath/reg_Previous_macd/D[1]
    SLICE_X14Y24         FDRE                                         r  datapath/reg_Previous_macd/output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.847     2.020    datapath/reg_Previous_macd/clk_IBUF_BUFG
    SLICE_X14Y24         FDRE                                         r  datapath/reg_Previous_macd/output_reg[1]/C
                         clock pessimism             -0.502     1.519    
    SLICE_X14Y24         FDRE (Hold_fdre_C_D)         0.059     1.578    datapath/reg_Previous_macd/output_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 datapath/EMA9_inst/reg_3/output_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.958ns period=7.915ns})
  Destination:            datapath/reg_Previous_macd_signal/output_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.958ns period=7.915ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.993%)  route 0.109ns (40.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.584     1.509    datapath/EMA9_inst/reg_3/clk_IBUF_BUFG
    SLICE_X12Y28         FDRE                                         r  datapath/EMA9_inst/reg_3/output_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  datapath/EMA9_inst/reg_3/output_reg[12]/Q
                         net (fo=5, routed)           0.109     1.782    datapath/reg_Previous_macd_signal/D[12]
    SLICE_X14Y27         FDRE                                         r  datapath/reg_Previous_macd_signal/output_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.850     2.023    datapath/reg_Previous_macd_signal/clk_IBUF_BUFG
    SLICE_X14Y27         FDRE                                         r  datapath/reg_Previous_macd_signal/output_reg[12]/C
                         clock pessimism             -0.502     1.522    
    SLICE_X14Y27         FDRE (Hold_fdre_C_D)         0.059     1.581    datapath/reg_Previous_macd_signal/output_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 datapath/reg_8/output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.958ns period=7.915ns})
  Destination:            datapath/reg_Previous_macd/output_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.958ns period=7.915ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.696%)  route 0.197ns (58.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.582     1.507    datapath/reg_8/clk_IBUF_BUFG
    SLICE_X11Y26         FDRE                                         r  datapath/reg_8/output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  datapath/reg_8/output_reg[10]/Q
                         net (fo=8, routed)           0.197     1.845    datapath/reg_Previous_macd/D[10]
    SLICE_X15Y26         FDRE                                         r  datapath/reg_Previous_macd/output_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.848     2.021    datapath/reg_Previous_macd/clk_IBUF_BUFG
    SLICE_X15Y26         FDRE                                         r  datapath/reg_Previous_macd/output_reg[10]/C
                         clock pessimism             -0.482     1.540    
    SLICE_X15Y26         FDRE (Hold_fdre_C_D)         0.070     1.610    datapath/reg_Previous_macd/output_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 datapath/EMA9_inst/reg_3/output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.958ns period=7.915ns})
  Destination:            datapath/reg_Previous_macd_signal/output_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.958ns period=7.915ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.665%)  route 0.175ns (55.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.584     1.509    datapath/EMA9_inst/reg_3/clk_IBUF_BUFG
    SLICE_X13Y27         FDRE                                         r  datapath/EMA9_inst/reg_3/output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  datapath/EMA9_inst/reg_3/output_reg[10]/Q
                         net (fo=5, routed)           0.175     1.824    datapath/reg_Previous_macd_signal/D[10]
    SLICE_X14Y26         FDRE                                         r  datapath/reg_Previous_macd_signal/output_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.848     2.021    datapath/reg_Previous_macd_signal/clk_IBUF_BUFG
    SLICE_X14Y26         FDRE                                         r  datapath/reg_Previous_macd_signal/output_reg[10]/C
                         clock pessimism             -0.502     1.520    
    SLICE_X14Y26         FDRE (Hold_fdre_C_D)         0.059     1.579    datapath/reg_Previous_macd_signal/output_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 datapath/reg_8/output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.958ns period=7.915ns})
  Destination:            datapath/reg_Previous_macd/output_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.958ns period=7.915ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.445%)  route 0.208ns (59.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.582     1.507    datapath/reg_8/clk_IBUF_BUFG
    SLICE_X11Y26         FDRE                                         r  datapath/reg_8/output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  datapath/reg_8/output_reg[11]/Q
                         net (fo=8, routed)           0.208     1.855    datapath/reg_Previous_macd/D[11]
    SLICE_X15Y26         FDRE                                         r  datapath/reg_Previous_macd/output_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.848     2.021    datapath/reg_Previous_macd/clk_IBUF_BUFG
    SLICE_X15Y26         FDRE                                         r  datapath/reg_Previous_macd/output_reg[11]/C
                         clock pessimism             -0.482     1.540    
    SLICE_X15Y26         FDRE (Hold_fdre_C_D)         0.066     1.606    datapath/reg_Previous_macd/output_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 datapath/EMA9_inst/reg_3/output_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.958ns period=7.915ns})
  Destination:            datapath/reg_Previous_macd_signal/output_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.958ns period=7.915ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.733%)  route 0.166ns (50.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.584     1.509    datapath/EMA9_inst/reg_3/clk_IBUF_BUFG
    SLICE_X12Y27         FDRE                                         r  datapath/EMA9_inst/reg_3/output_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  datapath/EMA9_inst/reg_3/output_reg[15]/Q
                         net (fo=5, routed)           0.166     1.838    datapath/reg_Previous_macd_signal/D[15]
    SLICE_X14Y26         FDRE                                         r  datapath/reg_Previous_macd_signal/output_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.848     2.021    datapath/reg_Previous_macd_signal/clk_IBUF_BUFG
    SLICE_X14Y26         FDRE                                         r  datapath/reg_Previous_macd_signal/output_reg[15]/C
                         clock pessimism             -0.502     1.520    
    SLICE_X14Y26         FDRE (Hold_fdre_C_D)         0.063     1.583    datapath/reg_Previous_macd_signal/output_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 controller_inst/FSM_onehot_state_reg[1]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.958ns period=7.915ns})
  Destination:            datapath/EMA9_inst/mult2/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.958ns period=7.915ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.346%)  route 0.258ns (64.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.584     1.509    controller_inst/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE                                         r  controller_inst/FSM_onehot_state_reg[1]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  controller_inst/FSM_onehot_state_reg[1]_replica_3/Q
                         net (fo=54, routed)          0.258     1.908    datapath/EMA9_inst/out[1]_repN_3_alias
    DSP48_X0Y11          DSP48E1                                      r  datapath/EMA9_inst/mult2/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.941     2.114    datapath/EMA9_inst/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  datapath/EMA9_inst/mult2/CLK
                         clock pessimism             -0.482     1.632    
    DSP48_X0Y11          DSP48E1 (Hold_dsp48e1_CLK_CEA2)
                                                      0.018     1.650    datapath/EMA9_inst/mult2
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 datapath/EMA9_inst/reg_3/output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.958ns period=7.915ns})
  Destination:            datapath/reg_Previous_macd_signal/output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.958ns period=7.915ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.921%)  route 0.171ns (51.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.584     1.509    datapath/EMA9_inst/reg_3/clk_IBUF_BUFG
    SLICE_X12Y27         FDRE                                         r  datapath/EMA9_inst/reg_3/output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  datapath/EMA9_inst/reg_3/output_reg[3]/Q
                         net (fo=5, routed)           0.171     1.844    datapath/reg_Previous_macd_signal/D[3]
    SLICE_X14Y25         FDRE                                         r  datapath/reg_Previous_macd_signal/output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.847     2.020    datapath/reg_Previous_macd_signal/clk_IBUF_BUFG
    SLICE_X14Y25         FDRE                                         r  datapath/reg_Previous_macd_signal/output_reg[3]/C
                         clock pessimism             -0.502     1.519    
    SLICE_X14Y25         FDRE (Hold_fdre_C_D)         0.063     1.582    datapath/reg_Previous_macd_signal/output_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 datapath/EMA9_inst/reg_3/output_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.958ns period=7.915ns})
  Destination:            datapath/reg_Previous_macd_signal/output_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.958ns period=7.915ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.383%)  route 0.197ns (54.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.584     1.509    datapath/EMA9_inst/reg_3/clk_IBUF_BUFG
    SLICE_X12Y27         FDRE                                         r  datapath/EMA9_inst/reg_3/output_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  datapath/EMA9_inst/reg_3/output_reg[13]/Q
                         net (fo=5, routed)           0.197     1.870    datapath/reg_Previous_macd_signal/D[13]
    SLICE_X14Y27         FDRE                                         r  datapath/reg_Previous_macd_signal/output_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.850     2.023    datapath/reg_Previous_macd_signal/clk_IBUF_BUFG
    SLICE_X14Y27         FDRE                                         r  datapath/reg_Previous_macd_signal/output_reg[13]/C
                         clock pessimism             -0.502     1.522    
    SLICE_X14Y27         FDRE (Hold_fdre_C_D)         0.086     1.608    datapath/reg_Previous_macd_signal/output_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 datapath/reg_9/output_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.958ns period=7.915ns})
  Destination:            datapath/reg_9/output_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.958ns period=7.915ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.583     1.508    datapath/reg_9/clk_IBUF_BUFG
    SLICE_X17Y27         FDRE                                         r  datapath/reg_9/output_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  datapath/reg_9/output_reg[19]/Q
                         net (fo=2, routed)           0.119     1.768    datapath/reg_8/output_reg[19]
    SLICE_X17Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  datapath/reg_8/output_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.876    datapath/reg_9/output_reg[16]_0[3]
    SLICE_X17Y27         FDRE                                         r  datapath/reg_9/output_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.850     2.023    datapath/reg_9/clk_IBUF_BUFG
    SLICE_X17Y27         FDRE                                         r  datapath/reg_9/output_reg[19]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X17Y27         FDRE (Hold_fdre_C_D)         0.105     1.613    datapath/reg_9/output_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.958 }
Period(ns):         7.915
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         7.915       5.760      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         7.915       6.915      SLICE_X6Y22    controller_inst/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.915       6.915      SLICE_X9Y19    controller_inst/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.915       6.915      SLICE_X7Y17    controller_inst/FSM_onehot_state_reg[1]_replica/C
Min Period        n/a     FDRE/C       n/a            1.000         7.915       6.915      SLICE_X13Y19   controller_inst/FSM_onehot_state_reg[1]_replica_1/C
Min Period        n/a     FDRE/C       n/a            1.000         7.915       6.915      SLICE_X13Y19   controller_inst/FSM_onehot_state_reg[1]_replica_2/C
Min Period        n/a     FDRE/C       n/a            1.000         7.915       6.915      SLICE_X11Y21   controller_inst/FSM_onehot_state_reg[1]_replica_3/C
Min Period        n/a     FDRE/C       n/a            1.000         7.915       6.915      SLICE_X13Y22   controller_inst/FSM_onehot_state_reg[1]_replica_4/C
Min Period        n/a     FDRE/C       n/a            1.000         7.915       6.915      SLICE_X9Y19    controller_inst/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         7.915       6.915      SLICE_X9Y21    controller_inst/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         3.957       2.707      SLICE_X10Y18   datapath/RAM_A/ram_memory_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         3.957       2.707      SLICE_X10Y18   datapath/RAM_A/ram_memory_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         3.957       2.707      SLICE_X10Y18   datapath/RAM_A/ram_memory_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         3.957       2.707      SLICE_X10Y18   datapath/RAM_A/ram_memory_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         3.957       2.707      SLICE_X8Y18    datapath/RAM_A/ram_memory_reg_0_255_13_13/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         3.957       2.707      SLICE_X8Y18    datapath/RAM_A/ram_memory_reg_0_255_13_13/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         3.957       2.707      SLICE_X8Y18    datapath/RAM_A/ram_memory_reg_0_255_13_13/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         3.957       2.707      SLICE_X8Y18    datapath/RAM_A/ram_memory_reg_0_255_13_13/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         3.957       2.707      SLICE_X6Y18    datapath/RAM_A/ram_memory_reg_0_255_9_9/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         3.957       2.707      SLICE_X6Y18    datapath/RAM_A/ram_memory_reg_0_255_9_9/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         3.958       2.708      SLICE_X8Y19    datapath/RAM_A/ram_memory_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         3.958       2.708      SLICE_X8Y19    datapath/RAM_A/ram_memory_reg_0_255_10_10/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         3.958       2.708      SLICE_X8Y19    datapath/RAM_A/ram_memory_reg_0_255_10_10/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         3.958       2.708      SLICE_X8Y19    datapath/RAM_A/ram_memory_reg_0_255_10_10/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         3.958       2.708      SLICE_X4Y19    datapath/RAM_A/ram_memory_reg_0_255_15_15/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         3.958       2.708      SLICE_X4Y19    datapath/RAM_A/ram_memory_reg_0_255_15_15/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         3.958       2.708      SLICE_X4Y19    datapath/RAM_A/ram_memory_reg_0_255_15_15/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         3.958       2.708      SLICE_X4Y19    datapath/RAM_A/ram_memory_reg_0_255_15_15/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         3.958       2.708      SLICE_X10Y14   datapath/RAM_A/ram_memory_reg_0_255_2_2/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         3.958       2.708      SLICE_X10Y14   datapath/RAM_A/ram_memory_reg_0_255_2_2/RAMS64E_B/CLK



