Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/sirma/Downloads/XilinxActual/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8d9b5812fb7f488d8f85616774793f5c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot traffic_intersection_behav xil_defaultlib.traffic_intersection -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.lab4_pkg
Compiling architecture behavioral of entity xil_defaultlib.traffic_intersection
Built simulation snapshot traffic_intersection_behav
