-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                mf2915@EEWS104A-015                                 
-- Generated date:              Wed May 04 11:40:08 +0100 2016                      

Solution Settings: markers.v29
  Current state: schedule
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/../markers_source/shift_class.h
    $PROJECT_HOME/../markers_source/blur.c
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
      $PROJECT_HOME/../markers_source/blur.h
      $PROJECT_HOME/../markers_source/shift_class.h
    $PROJECT_HOME/../markers_source/blur.h
      $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /markers/core                      44       1          1            0  1          
    Design Total:                      44       1          1            0  1          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 20.000             20.00    0.000000 /markers/core            
    
  I/O Data Ranges
    Port         Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ------------ ---- -------- --------- --------- ------- -------- --------
    vin          IN   Unsigned        90                                     
    vga_xy       IN   Unsigned        20                                     
    clk          IN   Unsigned         1                                     
    en           IN   Unsigned         1                                     
    arst_n       IN   Unsigned         1                                     
    vout:rsc.z   OUT  Unsigned        30                                     
    volume:rsc.z OUT  Unsigned         8                                     
    
  Memory Resources
    Resource Name: /markers/vin:rsc
      Memory Component: [DirectInput]                Size:         1 x 90
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable     Indices Phys Memory Address     
      ------------ ------- -----------------------
      /markers/vin    0:89 00000000-00000000 (0-0) 
      
    Resource Name: /markers/vout:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 30
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable      Indices Phys Memory Address     
      ------------- ------- -----------------------
      /markers/vout    0:29 00000000-00000000 (0-0) 
      
    Resource Name: /markers/vga_xy:rsc
      Memory Component: [DirectInput]                Size:         1 x 20
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable        Indices Phys Memory Address     
      --------------- ------- -----------------------
      /markers/vga_xy    0:19 00000000-00000000 (0-0) 
      
    Resource Name: /markers/volume:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 8
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable        Indices Phys Memory Address     
      --------------- ------- -----------------------
      /markers/volume     0:7 00000000-00000000 (0-0) 
      
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process       Loop             Iterations C-Steps Total Cycles  Duration  Unroll Init Comments 
    ------------- ---------------- ---------- ------- ------------- --------- ------ ---- --------
    /markers/core main               Infinite       2            1  20.00 ns            1          
    
  Loop Execution Profile
    Process       Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    ------------- ---------------- ------------ -------------------------- ----------------- --------
    /markers/core main                       1                      100.00                1           
    
  End of Report
