INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/Xilinx17/zhujiaoshiyan/UART_SRAM/UART_SRAM.srcs/sources_1/imports/new/Freqdivide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Freqdivide
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/Xilinx17/zhujiaoshiyan/UART_SRAM/UART_SRAM.srcs/sources_1/new/UART_brgenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_brgenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/Xilinx17/zhujiaoshiyan/UART_SRAM/UART_SRAM.srcs/sources_1/imports/new/UART_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/Xilinx17/zhujiaoshiyan/UART_SRAM/UART_SRAM.srcs/sources_1/imports/new/sram_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/Xilinx17/zhujiaoshiyan/UART_SRAM/UART_SRAM.srcs/sources_1/imports/new/sram_read_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_read_test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/Xilinx17/zhujiaoshiyan/UART_SRAM/UART_SRAM.srcs/sources_1/imports/new/sram_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_SRAM
INFO: [VRFC 10-2458] undeclared symbol clk50M, assumed default net type wire [E:/Code/Xilinx17/zhujiaoshiyan/UART_SRAM/UART_SRAM.srcs/sources_1/imports/new/sram_test.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/Xilinx17/zhujiaoshiyan/UART_SRAM/UART_SRAM.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_test_tb
INFO: [VRFC 10-2458] undeclared symbol UART_TX, assumed default net type wire [E:/Code/Xilinx17/zhujiaoshiyan/UART_SRAM/UART_SRAM.srcs/sim_1/new/sim_tb.v:49]
INFO: [VRFC 10-2458] undeclared symbol clk9600, assumed default net type wire [E:/Code/Xilinx17/zhujiaoshiyan/UART_SRAM/UART_SRAM.srcs/sim_1/new/sim_tb.v:62]
INFO: [VRFC 10-2458] undeclared symbol TX_status, assumed default net type wire [E:/Code/Xilinx17/zhujiaoshiyan/UART_SRAM/UART_SRAM.srcs/sim_1/new/sim_tb.v:67]
INFO: [VRFC 10-2458] undeclared symbol BRclk16, assumed default net type wire [E:/Code/Xilinx17/zhujiaoshiyan/UART_SRAM/UART_SRAM.srcs/sim_1/new/sim_tb.v:86]
INFO: [VRFC 10-311] analyzing module UART_sender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/Xilinx17/zhujiaoshiyan/UART_SRAM/UART_SRAM.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
