  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir /home/hyeon/workspace/sample1/hls_component/example 
INFO: [HLS 200-1611] Setting target device to 'xa7z010-clg225-1I'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/hyeon/workspace/sample1/adder.cpp' from /home/hyeon/workspace/sample1/hls_component/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/hyeon/workspace/sample1/adder.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/hyeon/workspace/sample1/test_adder.cpp' from /home/hyeon/workspace/sample1/hls_component/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file '/home/hyeon/workspace/sample1/test_adder.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=example' from /home/hyeon/workspace/sample1/hls_component/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/hyeon/workspace/sample1/hls_component/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xa7z010clg225-1I' from /home/hyeon/workspace/sample1/hls_component/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'cosim.trace_level=all' from /home/hyeon/workspace/sample1/hls_component/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying ini 'cosim.wave_debug=1' from /home/hyeon/workspace/sample1/hls_component/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from /home/hyeon/workspace/sample1/hls_component/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /home/hyeon/workspace/sample1/hls_component/hls_config.cfg(5)
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
WARNING: /tools/xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Jul 11 15:03:44 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/hyeon/workspace/sample1/hls_component/example/hls/hls_data.json outdir=/home/hyeon/workspace/sample1/hls_component/example/hls/impl/ip srcdir=/home/hyeon/workspace/sample1/hls_component/example/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /home/hyeon/workspace/sample1/hls_component/example/hls/impl/ip/misc
INFO: Copied 2 verilog file(s) to /home/hyeon/workspace/sample1/hls_component/example/hls/impl/ip/hdl/verilog
INFO: Copied 2 vhdl file(s) to /home/hyeon/workspace/sample1/hls_component/example/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to /home/hyeon/workspace/sample1/hls_component/example/hls/impl/ip/drivers
INFO: Import ports from HDL: /home/hyeon/workspace/sample1/hls_component/example/hls/impl/ip/hdl/vhdl/example.vhd (example)
INFO: Add axi4lite interface s_axi_BUS_A
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/xilinx/Vivado/2024.2/data/ip'.
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/hyeon/workspace/sample1/hls_component/example/hls/impl/ip/component.xml
INFO: Created IP archive /home/hyeon/workspace/sample1/hls_component/example/hls/impl/ip/xilinx_com_hls_example_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Fri Jul 11 15:04:19 2025...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
WARNING: [IMPL 213-201] IO timing constraints are not applied without adding IO buffers.
WARNING: /tools/xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Jul 11 15:04:28 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivado.tcl
# source ./settings.tcl
## set top_module example
## set language verilog
## set family azynq
## set device xa7z010
## set package -clg225
## set speed -1I
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false 
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "10.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set other_clks_freq_hz {}
# set ip_vlnv xilinx.com:hls:example:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project example
# dict set report_options hls_solution hls
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options topmodule "example"
# dict set report_options funcmodules {}
# dict set report_options bindmodules example_BUS_A_s_axi
# dict set report_options max_module_depth 5
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hyeon/workspace/sample1/hls_component/example/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/xilinx/Vivado/2024.2/data/ip'.
# create_bd_design bd_0
Wrote  : </home/hyeon/workspace/sample1/hls_component/example/hls/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { $target_clk_freq_hz ne "" } { 
#   foreach bd_clk_port $bd_clk_ports {
#     # Remove "_0" suffix from BD ports & interfaces so they match IP ports 
#     set clk_name [regsub {_0$} [get_property name $bd_clk_port] {}]
#     set port_freq_hz $target_clk_freq_hz
#     if { [dict exists $other_clks_freq_hz $clk_name] } {
#         set port_freq_hz [dict get $other_clks_freq_hz $clk_name]
#     }
#     set_property CONFIG.FREQ_HZ $port_freq_hz $bd_clk_port
#   }
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
INFO: Updating /s_axi_BUS_A CONFIG.ADDR_WIDTH to 32
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/hls_inst/s_axi_BUS_A/Reg' is being assigned into address space '/s_axi_BUS_A' at <0x0000_0000 [ 64K ]>.
Wrote  : </home/hyeon/workspace/sample1/hls_component/example/hls/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Verilog Output written to : /home/hyeon/workspace/sample1/hls_component/example/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /home/hyeon/workspace/sample1/hls_component/example/hls/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /home/hyeon/workspace/sample1/hls_component/example/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/hyeon/workspace/sample1/hls_component/example/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /home/hyeon/workspace/sample1/hls_component/example/hls/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /home/hyeon/workspace/sample1/hls_component/example/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/hyeon/workspace/sample1/hls_component/example/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /home/hyeon/workspace/sample1/hls_component/example/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1527.273 ; gain = 88.043 ; free physical = 144 ; free virtual = 2469
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2025-07-11 15:04:52 KST
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Fri Jul 11 15:04:52 2025] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/hyeon/workspace/sample1/hls_component/example/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Fri Jul 11 15:04:52 2025] Launched synth_1...
Run output will be captured here: /home/hyeon/workspace/sample1/hls_component/example/hls/impl/verilog/project.runs/synth_1/runme.log
[Fri Jul 11 15:04:52 2025] Waiting for synth_1 to finish...
WARNING: /tools/xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl

WARNING: /tools/xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Jul 11 15:06:13 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 35983
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hyeon/workspace/sample1/hls_component/example/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/xilinx/Vivado/2024.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:06 . Memory (MB): peak = 1339.297 ; gain = 0.000 ; free physical = 705 ; free virtual = 2045
Command: synth_design -top bd_0_wrapper -part xa7z010clg225-1I -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7z010'
INFO: [Device 21-403] Loading part xa7z010clg225-1I
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1905
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1886.668 ; gain = 417.859 ; free physical = 157 ; free virtual = 1254
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/hyeon/workspace/sample1/hls_component/example/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/hyeon/workspace/sample1/hls_component/example/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/hyeon/workspace/sample1/hls_component/example/hls/impl/verilog/project.runs/synth_1/.Xil/Vivado-1857-DESKTOP-S15BKKL/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/hyeon/workspace/sample1/hls_component/example/hls/impl/verilog/project.runs/synth_1/.Xil/Vivado-1857-DESKTOP-S15BKKL/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/home/hyeon/workspace/sample1/hls_component/example/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/home/hyeon/workspace/sample1/hls_component/example/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1963.637 ; gain = 494.828 ; free physical = 107 ; free virtual = 1189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1978.480 ; gain = 509.672 ; free physical = 97 ; free virtual = 1179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1978.480 ; gain = 509.672 ; free physical = 97 ; free virtual = 1179
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1978.480 ; gain = 0.000 ; free physical = 97 ; free virtual = 1179
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/hyeon/workspace/sample1/hls_component/example/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/hyeon/workspace/sample1/hls_component/example/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/hyeon/workspace/sample1/hls_component/example/hls/impl/verilog/example.xdc]
Finished Parsing XDC File [/home/hyeon/workspace/sample1/hls_component/example/hls/impl/verilog/example.xdc]
Parsing XDC File [/home/hyeon/workspace/sample1/hls_component/example/hls/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/hyeon/workspace/sample1/hls_component/example/hls/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2027.406 ; gain = 0.000 ; free physical = 101 ; free virtual = 1184
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2027.406 ; gain = 0.000 ; free physical = 101 ; free virtual = 1184
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2027.406 ; gain = 558.598 ; free physical = 102 ; free virtual = 1187
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7z010clg225-1I
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2035.410 ; gain = 566.602 ; free physical = 102 ; free virtual = 1187
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2035.410 ; gain = 566.602 ; free physical = 102 ; free virtual = 1187
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2035.410 ; gain = 566.602 ; free physical = 101 ; free virtual = 1186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2035.410 ; gain = 566.602 ; free physical = 112 ; free virtual = 1196
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2105.410 ; gain = 636.602 ; free physical = 105 ; free virtual = 1172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2105.410 ; gain = 636.602 ; free physical = 104 ; free virtual = 1172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2115.426 ; gain = 646.617 ; free physical = 100 ; free virtual = 1167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2277.238 ; gain = 808.430 ; free physical = 109 ; free virtual = 1037
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2277.238 ; gain = 808.430 ; free physical = 108 ; free virtual = 1036
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2277.238 ; gain = 808.430 ; free physical = 101 ; free virtual = 1029
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2277.238 ; gain = 808.430 ; free physical = 108 ; free virtual = 1035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2277.238 ; gain = 808.430 ; free physical = 108 ; free virtual = 1035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2277.238 ; gain = 808.430 ; free physical = 108 ; free virtual = 1035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2277.238 ; gain = 808.430 ; free physical = 108 ; free virtual = 1035
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2277.238 ; gain = 759.504 ; free physical = 107 ; free virtual = 1035
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2277.246 ; gain = 808.430 ; free physical = 107 ; free virtual = 1035
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2277.246 ; gain = 0.000 ; free physical = 105 ; free virtual = 1034
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2277.246 ; gain = 0.000 ; free physical = 102 ; free virtual = 1029
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 68c12183
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 2277.246 ; gain = 937.949 ; free physical = 100 ; free virtual = 1030
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1777.242; main = 1494.962; forked = 284.044
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3193.066; main = 2277.238; forked = 915.844
INFO: [Common 17-1381] The checkpoint '/home/hyeon/workspace/sample1/hls_component/example/hls/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 11 15:07:19 2025...
[Fri Jul 11 15:07:24 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:01:38 ; elapsed = 00:02:44 . Memory (MB): peak = 1527.273 ; gain = 0.000 ; free physical = 1499 ; free virtual = 2429
TIMESTAMP: HLS-REPORT: synthesis open_run: 2025-07-11 15:07:24 KST
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xa7z010clg225-1I
INFO: [Device 21-403] Loading part xa7z010clg225-1I
INFO: [Project 1-454] Reading design checkpoint '/home/hyeon/workspace/sample1/hls_component/example/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1582.652 ; gain = 0.000 ; free physical = 1395 ; free virtual = 2336
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hyeon/workspace/sample1/hls_component/example/hls/impl/verilog/example.xdc]
Finished Parsing XDC File [/home/hyeon/workspace/sample1/hls_component/example/hls/impl/verilog/example.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1685.250 ; gain = 0.000 ; free physical = 1295 ; free virtual = 2240
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1685.250 ; gain = 157.977 ; free physical = 1295 ; free virtual = 2240
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2025-07-11 15:07:30 KST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/example_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 5 -file ./report/example_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/example_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
WARNING: [Timing 38-493] Port ap_clk has one or several leaf clock pins in its transitive fanout without any clock buffer on the path and no clock reaching the clock pin(s). Vivado cannot infer the clock source when no clock buffer is found on the path to a leaf clock pin.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2089.984 ; gain = 404.734 ; free physical = 1015 ; free virtual = 1972
INFO: HLS-REPORT: Running report: report_power -file ./report/example_power_synth.rpt -xpe ./example_power.xpe
Command: report_power -file ./report/example_power_synth.rpt -xpe ./example_power.xpe
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
12 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/example_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1I, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/example_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/example_failfast_synth.rpt
 -I- design metrics completed in 0 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 1 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 0 seconds
 -I- average fanout metrics completed in 0 seconds (0 modules)
 -I- non-FD high fanout nets completed in 1 seconds
 -I- path budgeting metrics completed in 0 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xa7z010clg225-1I                                                                        |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 0.36%  | OK     |
#  | FD                                                        | 50%       | 0.17%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
#  | MUXF7                                                     | 15%       | 0.00%  | OK     |
#  | DSP                                                       | 80%       | 0.00%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 0.00%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 330       | 8      | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.33   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /home/hyeon/workspace/sample1/hls_component/example/hls/impl/verilog/report/example_failfast_synth.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 2 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2025-07-11 15:07:40 KST
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2025-07-11 15:07:40 KST
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2025-07-11 15:07:40 KST
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2025-07-11 15:07:40 KST
TIMESTAMP: HLS-REPORT: synth process timing paths: 2025-07-11 15:07:40 KST
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2025-07-11 15:07:40 KST
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2025-07-11 15:07:40 KST
HLS EXTRACTION: synth area_totals:  0 17600 35200 80 120 0 0
HLS EXTRACTION: synth area_current: 0 64 61 0 0 0 0 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 17600 LUT 64 AVAIL_FF 35200 FF 61 AVAIL_DSP 80 DSP 0 AVAIL_BRAM 120 BRAM 0 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 0 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /home/hyeon/workspace/sample1/hls_component/example/hls/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated /home/hyeon/workspace/sample1/hls_component/example/hls/impl/report/verilog/example_export.rpt


Implementation tool: Xilinx Vivado v.2024.2
Project:             example
Solution:            hls
Device target:       xa7z010-clg225-1I
Report date:         Fri Jul 11 15:07:40 KST 2025

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:             64
FF:              61
DSP:              0
BRAM:             0
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      NA
No Sequential Path

TIMESTAMP: HLS-REPORT: synthesis end: 2025-07-11 15:07:40 KST
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2227.773 ; gain = 0.000 ; free physical = 931 ; free virtual = 1897
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Fri Jul 11 15:07:40 2025] Launched impl_1...
Run output will be captured here: /home/hyeon/workspace/sample1/hls_component/example/hls/impl/verilog/project.runs/impl_1/runme.log
[Fri Jul 11 15:07:40 2025] Waiting for impl_1 to finish...
WARNING: /tools/xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace

WARNING: /tools/xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Jul 11 15:07:45 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 35983
Command: open_checkpoint /home/hyeon/workspace/sample1/hls_component/example/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp
INFO: [Device 21-403] Loading part xa7z010clg225-1I
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1449.277 ; gain = 0.000 ; free physical = 349 ; free virtual = 1437
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1509.152 ; gain = 0.000 ; free physical = 261 ; free virtual = 1349
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1918.820 ; gain = 0.000 ; free physical = 100 ; free virtual = 1026
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2 (64-bit) build 5239630
open_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1926.820 ; gain = 552.004 ; free physical = 101 ; free virtual = 1022
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hyeon/workspace/sample1/hls_component/example/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/xilinx/Vivado/2024.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:08 . Memory (MB): peak = 1938.695 ; gain = 11.875 ; free physical = 107 ; free virtual = 1004
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xa7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xa7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 6 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2054.141 ; gain = 112.477 ; free physical = 106 ; free virtual = 967

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: dd4880d2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2054.141 ; gain = 0.000 ; free physical = 105 ; free virtual = 966

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: dd4880d2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2299.125 ; gain = 0.000 ; free physical = 117 ; free virtual = 678

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: dd4880d2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2299.125 ; gain = 0.000 ; free physical = 117 ; free virtual = 678
Phase 1 Initialization | Checksum: dd4880d2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2299.125 ; gain = 0.000 ; free physical = 117 ; free virtual = 678

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: dd4880d2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2299.125 ; gain = 0.000 ; free physical = 117 ; free virtual = 678

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: dd4880d2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2299.125 ; gain = 0.000 ; free physical = 116 ; free virtual = 678
Phase 2 Timer Update And Timing Data Collection | Checksum: dd4880d2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2299.125 ; gain = 0.000 ; free physical = 116 ; free virtual = 678

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: dd4880d2

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2299.125 ; gain = 0.000 ; free physical = 115 ; free virtual = 677
Retarget | Checksum: dd4880d2
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 131ccb8b3

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2299.125 ; gain = 0.000 ; free physical = 113 ; free virtual = 676
Constant propagation | Checksum: 131ccb8b3
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2299.125 ; gain = 0.000 ; free physical = 112 ; free virtual = 675
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2299.125 ; gain = 0.000 ; free physical = 112 ; free virtual = 675
Phase 5 Sweep | Checksum: da58f0a3

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2299.125 ; gain = 0.000 ; free physical = 112 ; free virtual = 675
Sweep | Checksum: da58f0a3
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: da58f0a3

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2331.141 ; gain = 32.016 ; free physical = 111 ; free virtual = 675
BUFG optimization | Checksum: da58f0a3
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: da58f0a3

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2331.141 ; gain = 32.016 ; free physical = 111 ; free virtual = 675
Shift Register Optimization | Checksum: da58f0a3
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: da58f0a3

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2331.141 ; gain = 32.016 ; free physical = 111 ; free virtual = 675
Post Processing Netlist | Checksum: da58f0a3
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 210d400ae

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2339.145 ; gain = 40.020 ; free physical = 109 ; free virtual = 674

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2339.145 ; gain = 0.000 ; free physical = 109 ; free virtual = 674
Phase 9.2 Verifying Netlist Connectivity | Checksum: 210d400ae

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2339.145 ; gain = 40.020 ; free physical = 109 ; free virtual = 674
Phase 9 Finalization | Checksum: 210d400ae

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2339.145 ; gain = 40.020 ; free physical = 109 ; free virtual = 674
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 210d400ae

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2339.145 ; gain = 40.020 ; free physical = 109 ; free virtual = 674

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 210d400ae

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2339.145 ; gain = 0.000 ; free physical = 109 ; free virtual = 674

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 210d400ae

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2339.145 ; gain = 0.000 ; free physical = 109 ; free virtual = 674

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2339.145 ; gain = 0.000 ; free physical = 108 ; free virtual = 674
Ending Netlist Obfuscation Task | Checksum: 210d400ae

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2339.145 ; gain = 0.000 ; free physical = 108 ; free virtual = 674
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2339.145 ; gain = 400.449 ; free physical = 107 ; free virtual = 674
INFO: [Vivado 12-24828] Executing command : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/hyeon/workspace/sample1/hls_component/example/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2363.156 ; gain = 0.000 ; free physical = 98 ; free virtual = 639
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/hyeon/workspace/sample1/hls_component/example/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xa7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xa7z010'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 6 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 6 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 6 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2409.230 ; gain = 0.000 ; free physical = 106 ; free virtual = 619
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1270cbff6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2409.230 ; gain = 0.000 ; free physical = 106 ; free virtual = 619
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2409.230 ; gain = 0.000 ; free physical = 106 ; free virtual = 619

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9a3cbff2

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2409.230 ; gain = 0.000 ; free physical = 102 ; free virtual = 617

Phase 1.3 Build Placer Netlist Model
WARNING: [Place 30-2953] Timing driven mode will be turned off because no critical terminals were found.
Phase 1.3 Build Placer Netlist Model | Checksum: 170567bdc

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:01 . Memory (MB): peak = 2425.238 ; gain = 16.008 ; free physical = 98 ; free virtual = 616

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 170567bdc

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:01 . Memory (MB): peak = 2425.238 ; gain = 16.008 ; free physical = 98 ; free virtual = 617
Phase 1 Placer Initialization | Checksum: 170567bdc

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:01 . Memory (MB): peak = 2425.238 ; gain = 16.008 ; free physical = 98 ; free virtual = 616

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 170567bdc

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:01 . Memory (MB): peak = 2425.238 ; gain = 16.008 ; free physical = 97 ; free virtual = 616

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 170567bdc

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:01 . Memory (MB): peak = 2425.238 ; gain = 16.008 ; free physical = 97 ; free virtual = 616

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 170567bdc

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:01 . Memory (MB): peak = 2425.238 ; gain = 16.008 ; free physical = 97 ; free virtual = 616

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: e5e6b0e1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2425.238 ; gain = 16.008 ; free physical = 109 ; free virtual = 613

Phase 2.5 Global Place Phase2
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.5 Global Place Phase2 | Checksum: d8fe49eb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2425.238 ; gain = 16.008 ; free physical = 107 ; free virtual = 612
Phase 2 Global Placement | Checksum: d8fe49eb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2425.238 ; gain = 16.008 ; free physical = 107 ; free virtual = 612

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: d8fe49eb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2425.238 ; gain = 16.008 ; free physical = 107 ; free virtual = 612

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 178c57d55

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2425.238 ; gain = 16.008 ; free physical = 107 ; free virtual = 612

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2029b0ee6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2425.238 ; gain = 16.008 ; free physical = 106 ; free virtual = 612

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2029b0ee6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2425.238 ; gain = 16.008 ; free physical = 106 ; free virtual = 612

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 23d7d04d5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2425.238 ; gain = 16.008 ; free physical = 111 ; free virtual = 615

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2016bd138

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2425.238 ; gain = 16.008 ; free physical = 110 ; free virtual = 615

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2016bd138

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2425.238 ; gain = 16.008 ; free physical = 110 ; free virtual = 615
Phase 3 Detail Placement | Checksum: 2016bd138

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2425.238 ; gain = 16.008 ; free physical = 110 ; free virtual = 615

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 2016bd138

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2425.238 ; gain = 16.008 ; free physical = 110 ; free virtual = 615

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2016bd138

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2425.238 ; gain = 16.008 ; free physical = 110 ; free virtual = 615

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2016bd138

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2425.238 ; gain = 16.008 ; free physical = 110 ; free virtual = 615
Phase 4.3 Placer Reporting | Checksum: 2016bd138

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2425.238 ; gain = 16.008 ; free physical = 110 ; free virtual = 615

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2425.238 ; gain = 0.000 ; free physical = 110 ; free virtual = 615

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2425.238 ; gain = 16.008 ; free physical = 110 ; free virtual = 615
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 26bea1630

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2425.238 ; gain = 16.008 ; free physical = 110 ; free virtual = 615
Ending Placer Task | Checksum: 16d0c9ba2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2425.238 ; gain = 16.008 ; free physical = 110 ; free virtual = 615
51 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2425.238 ; gain = 0.000 ; free physical = 111 ; free virtual = 600
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2425.238 ; gain = 0.000 ; free physical = 104 ; free virtual = 593
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2425.238 ; gain = 0.000 ; free physical = 112 ; free virtual = 601
Wrote PlaceDB: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2425.238 ; gain = 0.000 ; free physical = 112 ; free virtual = 601
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2425.238 ; gain = 0.000 ; free physical = 112 ; free virtual = 601
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2425.238 ; gain = 0.000 ; free physical = 109 ; free virtual = 599
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2425.238 ; gain = 0.000 ; free physical = 109 ; free virtual = 599
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2425.238 ; gain = 0.000 ; free physical = 108 ; free virtual = 599
Write Physdb Complete: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2425.238 ; gain = 0.000 ; free physical = 108 ; free virtual = 599
INFO: [Common 17-1381] The checkpoint '/home/hyeon/workspace/sample1/hls_component/example/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xa7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xa7z010'

Starting Initial Update Timing Task
WARNING: [Timing 38-493] Port ap_clk has one or several leaf clock pins in its transitive fanout without any clock buffer on the path and no clock reaching the clock pin(s). Vivado cannot infer the clock source when no clock buffer is found on the path to a leaf clock pin.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2425.238 ; gain = 0.000 ; free physical = 100 ; free virtual = 581
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.000 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2425.238 ; gain = 0.000 ; free physical = 147 ; free virtual = 628
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2425.238 ; gain = 0.000 ; free physical = 143 ; free virtual = 627
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2425.238 ; gain = 0.000 ; free physical = 143 ; free virtual = 627
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2425.238 ; gain = 0.000 ; free physical = 141 ; free virtual = 625
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2425.238 ; gain = 0.000 ; free physical = 141 ; free virtual = 625
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2425.238 ; gain = 0.000 ; free physical = 141 ; free virtual = 626
Write Physdb Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2425.238 ; gain = 0.000 ; free physical = 141 ; free virtual = 626
INFO: [Common 17-1381] The checkpoint '/home/hyeon/workspace/sample1/hls_component/example/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xa7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xa7z010'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 6 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 685196b8 ConstDB: 0 ShapeSum: 9b22adbf RouteDB: 6998572b
WARNING: [Route 35-198] Port "s_axi_BUS_A_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "s_axi_BUS_A_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_wdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_wdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_wdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_wdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_awaddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_awaddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_awaddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_awaddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_wdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_wdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_araddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_araddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_araddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_araddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_arvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_arvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_wdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_wdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_wdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_wdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_rready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_rready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: bbddae58 | NumContArr: 30929a83 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 271c23e15

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2460.047 ; gain = 34.809 ; free physical = 100 ; free virtual = 540

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 271c23e15

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2460.047 ; gain = 34.809 ; free physical = 99 ; free virtual = 540

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 271c23e15

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2460.047 ; gain = 34.809 ; free physical = 99 ; free virtual = 540
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 27a58eaf6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2468.047 ; gain = 42.809 ; free physical = 110 ; free virtual = 538

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 83
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 83
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 27a58eaf6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2468.047 ; gain = 42.809 ; free physical = 110 ; free virtual = 538

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 27a58eaf6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2468.047 ; gain = 42.809 ; free physical = 110 ; free virtual = 538

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 26a746a8f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2468.047 ; gain = 42.809 ; free physical = 109 ; free virtual = 538
Phase 4 Initial Routing | Checksum: 26a746a8f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2468.047 ; gain = 42.809 ; free physical = 109 ; free virtual = 538

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 26a746a8f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2468.047 ; gain = 42.809 ; free physical = 108 ; free virtual = 537
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 5.1 Global Iteration 0 | Checksum: 26a746a8f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2468.047 ; gain = 42.809 ; free physical = 108 ; free virtual = 537

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 0
Phase 5.2 Global Iteration 1 | Checksum: 210aa9965

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2468.047 ; gain = 42.809 ; free physical = 108 ; free virtual = 537
Phase 5 Rip-up And Reroute | Checksum: 210aa9965

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2468.047 ; gain = 42.809 ; free physical = 108 ; free virtual = 537

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 210aa9965

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2468.047 ; gain = 42.809 ; free physical = 108 ; free virtual = 537

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 210aa9965

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2468.047 ; gain = 42.809 ; free physical = 108 ; free virtual = 537
Phase 6 Delay and Skew Optimization | Checksum: 210aa9965

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2468.047 ; gain = 42.809 ; free physical = 108 ; free virtual = 537

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
Phase 7.1 Hold Fix Iter | Checksum: 210aa9965

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2468.047 ; gain = 42.809 ; free physical = 107 ; free virtual = 536
Phase 7 Post Hold Fix | Checksum: 210aa9965

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2468.047 ; gain = 42.809 ; free physical = 107 ; free virtual = 536

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0154842 %
  Global Horizontal Routing Utilization  = 0.0220588 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 210aa9965

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2468.047 ; gain = 42.809 ; free physical = 107 ; free virtual = 536

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 210aa9965

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2468.047 ; gain = 42.809 ; free physical = 107 ; free virtual = 536

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 28e7409c7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2468.047 ; gain = 42.809 ; free physical = 107 ; free virtual = 536

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 28e7409c7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2468.047 ; gain = 42.809 ; free physical = 107 ; free virtual = 536

Phase 12 Post Router Timing
Phase 12 Post Router Timing | Checksum: 28e7409c7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2468.047 ; gain = 42.809 ; free physical = 107 ; free virtual = 536
Total Elapsed time in route_design: 11.05 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 175d882ed

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2468.047 ; gain = 42.809 ; free physical = 107 ; free virtual = 536
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 175d882ed

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2468.047 ; gain = 42.809 ; free physical = 107 ; free virtual = 536

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2468.047 ; gain = 42.809 ; free physical = 103 ; free virtual = 534
INFO: [Vivado 12-24828] Executing command : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/hyeon/workspace/sample1/hls_component/example/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-493] Port ap_clk has one or several leaf clock pins in its transitive fanout without any clock buffer on the path and no clock reaching the clock pin(s). Vivado cannot infer the clock source when no clock buffer is found on the path to a leaf clock pin.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 6 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/hyeon/workspace/sample1/hls_component/example/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
89 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2600.258 ; gain = 0.000 ; free physical = 104 ; free virtual = 437
Wrote PlaceDB: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2600.258 ; gain = 0.000 ; free physical = 104 ; free virtual = 437
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2600.258 ; gain = 0.000 ; free physical = 104 ; free virtual = 437
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2600.258 ; gain = 0.000 ; free physical = 103 ; free virtual = 437
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2600.258 ; gain = 0.000 ; free physical = 103 ; free virtual = 437
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2600.258 ; gain = 0.000 ; free physical = 103 ; free virtual = 438
Write Physdb Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2600.258 ; gain = 0.000 ; free physical = 110 ; free virtual = 442
INFO: [Common 17-1381] The checkpoint '/home/hyeon/workspace/sample1/hls_component/example/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri Jul 11 15:08:46 2025...
[Fri Jul 11 15:08:58 2025] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:01:25 . Memory (MB): peak = 2227.773 ; gain = 0.000 ; free physical = 1537 ; free virtual = 1908
TIMESTAMP: HLS-REPORT: implementation open_run: 2025-07-11 15:08:58 KST
INFO: HLS-REPORT: Opening implementation design database: open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2227.773 ; gain = 0.000 ; free physical = 1526 ; free virtual = 1900
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2227.773 ; gain = 0.000 ; free physical = 1470 ; free virtual = 1862
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2329.324 ; gain = 0.000 ; free physical = 1395 ; free virtual = 1789
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2329.324 ; gain = 0.000 ; free physical = 1394 ; free virtual = 1789
Read PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2329.324 ; gain = 0.000 ; free physical = 1394 ; free virtual = 1788
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2329.324 ; gain = 0.000 ; free physical = 1393 ; free virtual = 1787
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2329.324 ; gain = 0.000 ; free physical = 1391 ; free virtual = 1785
Read Physdb Files: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2329.324 ; gain = 0.000 ; free physical = 1390 ; free virtual = 1785
Restored from archive | CPU: 0.060000 secs | Memory: 0.129608 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2329.324 ; gain = 0.000 ; free physical = 1390 ; free virtual = 1785
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2329.324 ; gain = 0.000 ; free physical = 1390 ; free virtual = 1786
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

TIMESTAMP: HLS-REPORT: implementation generate_reports_vivado: 2025-07-11 15:09:01 KST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/example_utilization_routed.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 5 -file ./report/example_utilization_hierarchical_routed.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/example_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
WARNING: [Timing 38-493] Port ap_clk has one or several leaf clock pins in its transitive fanout without any clock buffer on the path and no clock reaching the clock pin(s). Vivado cannot infer the clock source when no clock buffer is found on the path to a leaf clock pin.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: HLS-REPORT: Running report: report_power -file ./report/example_power_routed.rpt -xpe ./example_power.xpe
Command: report_power -file ./report/example_power_routed.rpt -xpe ./example_power.xpe
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
13 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: HLS-REPORT: Running report: report_route_status -file ./report/example_status_routed.rpt
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/example_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1I, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/example_design_analysis_routed.rpt
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report impl -file ./report/example_failfast_routed.rpt
 -I- design metrics completed in 0 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 2 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 0 seconds
 -I- average fanout metrics completed in 0 seconds (0 modules)
 -I- non-FD high fanout nets completed in 0 seconds
 -I- path budgeting metrics completed in 0 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | impl_1                                                                                  |
#  | xa7z010clg225-1I                                                                        |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 0.36%  | OK     |
#  | FD                                                        | 50%       | 0.17%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
#  | MUXF7                                                     | 15%       | 0.00%  | OK     |
#  | DSP                                                       | 80%       | 0.00%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 0.00%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 330       | 8      | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.33   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /home/hyeon/workspace/sample1/hls_component/example/hls/impl/verilog/report/example_failfast_routed.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 2 seconds
TIMESTAMP: HLS-REPORT: implementation gen_data_dict_vivado: 2025-07-11 15:09:05 KST
TIMESTAMP: HLS-REPORT: impl extract_util_hier: 2025-07-11 15:09:05 KST
TIMESTAMP: HLS-REPORT: impl get_cell_hier_data: 2025-07-11 15:09:05 KST
TIMESTAMP: HLS-REPORT: impl get_timing_paths: 2025-07-11 15:09:05 KST
TIMESTAMP: HLS-REPORT: impl process timing paths: 2025-07-11 15:09:05 KST
TIMESTAMP: HLS-REPORT: impl get_all_vv_rpt_files: 2025-07-11 15:09:05 KST
TIMESTAMP: HLS-REPORT: implementation write_reports_vivado: 2025-07-11 15:09:05 KST
HLS EXTRACTION: impl area_totals:  4400 17600 35200 80 120 0 0
HLS EXTRACTION: impl area_current: 23 64 61 0 0 0 0 0 0 0
HLS EXTRACTION: impl resources_dict: AVAIL_SLICE 4400 SLICE 23 AVAIL_LUT 17600 LUT 64 AVAIL_FF 35200 FF 61 AVAIL_DSP 80 DSP 0 AVAIL_BRAM 120 BRAM 0 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 0 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /home/hyeon/workspace/sample1/hls_component/example/hls/impl/verilog/report/vivado_impl.xml
INFO: HLS-REPORT: generated /home/hyeon/workspace/sample1/hls_component/example/hls/impl/report/verilog/example_export.rpt


Implementation tool: Xilinx Vivado v.2024.2
Project:             example
Solution:            hls
Device target:       xa7z010-clg225-1I
Report date:         Fri Jul 11 15:09:05 KST 2025

#=== Post-Implementation Resource usage ===
SLICE:           23
LUT:             64
FF:              61
DSP:              0
BRAM:             0
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      NA
CP achieved post-implementation: NA
No Sequential Path

TIMESTAMP: HLS-REPORT: implementation end: 2025-07-11 15:09:05 KST
INFO: HLS-REPORT: impl run complete: worst setup slack (WNS)=0.000000, worst hold slack (WHS)=0.000000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2025-07-11 15:09:05 KST
INFO: [Common 17-206] Exiting Vivado at Fri Jul 11 15:09:06 2025...
INFO: [HLS 200-802] Generated output file example/example.zip
INFO: [HLS 200-112] Total CPU user time: 144.66 seconds. Total CPU system time: 31.23 seconds. Total elapsed time: 372.59 seconds; peak allocated memory: 384.207 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 5m 53s
