#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Oct  8 10:13:08 2024
# Process ID: 6492
# Current directory: C:/verilog_lab/my_test/my_test.runs/synth_1
# Command line: vivado.exe -log my_module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source my_module.tcl
# Log file: C:/verilog_lab/my_test/my_test.runs/synth_1/my_module.vds
# Journal file: C:/verilog_lab/my_test/my_test.runs/synth_1\vivado.jou
# Running On: COMSYS01, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 16, Host memory: 34020 MB
#-----------------------------------------------------------
source my_module.tcl -notrace
Command: synth_design -top my_module -part xc7z007sclg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10956
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 921.410 ; gain = 443.555
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'n_x', assumed default net type 'wire' [C:/verilog_lab/my_test/my_test.srcs/sources_1/new/my_module.v:64]
INFO: [Synth 8-6157] synthesizing module 'my_module' [C:/verilog_lab/my_test/my_test.srcs/sources_1/new/my_module.v:23]
INFO: [Synth 8-6155] done synthesizing module 'my_module' (0#1) [C:/verilog_lab/my_test/my_test.srcs/sources_1/new/my_module.v:23]
WARNING: [Synth 8-3848] Net OUT_XOR in module/entity my_module does not have driver. [C:/verilog_lab/my_test/my_test.srcs/sources_1/new/my_module.v:30]
WARNING: [Synth 8-3848] Net nx in module/entity my_module does not have driver. [C:/verilog_lab/my_test/my_test.srcs/sources_1/new/my_module.v:42]
WARNING: [Synth 8-3917] design my_module has port OUT_AND[3] driven by constant 0
WARNING: [Synth 8-3917] design my_module has port OUT_AND[2] driven by constant 0
WARNING: [Synth 8-3917] design my_module has port OUT_AND[1] driven by constant 0
WARNING: [Synth 8-3917] design my_module has port OUT_OR[3] driven by constant 0
WARNING: [Synth 8-3917] design my_module has port OUT_OR[2] driven by constant 0
WARNING: [Synth 8-3917] design my_module has port OUT_OR[1] driven by constant 0
WARNING: [Synth 8-3917] design my_module has port OUT_NOT[3] driven by constant 0
WARNING: [Synth 8-3917] design my_module has port OUT_NOT[2] driven by constant 0
WARNING: [Synth 8-3917] design my_module has port OUT_NOT[1] driven by constant 0
WARNING: [Synth 8-3917] design my_module has port ss[3] driven by constant 0
WARNING: [Synth 8-3917] design my_module has port ss[2] driven by constant 1
WARNING: [Synth 8-3917] design my_module has port ss[1] driven by constant 0
WARNING: [Synth 8-3917] design my_module has port ss[0] driven by constant 1
WARNING: [Synth 8-7129] Port OUT_XOR[3] in module my_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUT_XOR[2] in module my_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUT_XOR[1] in module my_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUT_XOR[0] in module my_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port nx in module my_module is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1029.148 ; gain = 551.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1029.148 ; gain = 551.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1029.148 ; gain = 551.293
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1029.148 ; gain = 551.293
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 1     
+---Muxes : 
	   2 Input    4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design my_module has port OUT_AND[3] driven by constant 0
WARNING: [Synth 8-3917] design my_module has port OUT_AND[2] driven by constant 0
WARNING: [Synth 8-3917] design my_module has port OUT_AND[1] driven by constant 0
WARNING: [Synth 8-3917] design my_module has port OUT_OR[3] driven by constant 0
WARNING: [Synth 8-3917] design my_module has port OUT_OR[2] driven by constant 0
WARNING: [Synth 8-3917] design my_module has port OUT_OR[1] driven by constant 0
WARNING: [Synth 8-3917] design my_module has port OUT_NOT[3] driven by constant 0
WARNING: [Synth 8-3917] design my_module has port OUT_NOT[2] driven by constant 0
WARNING: [Synth 8-3917] design my_module has port OUT_NOT[1] driven by constant 0
WARNING: [Synth 8-3917] design my_module has port ss[3] driven by constant 0
WARNING: [Synth 8-3917] design my_module has port ss[2] driven by constant 1
WARNING: [Synth 8-3917] design my_module has port ss[1] driven by constant 0
WARNING: [Synth 8-3917] design my_module has port ss[0] driven by constant 1
WARNING: [Synth 8-7129] Port OUT_XOR[3] in module my_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUT_XOR[2] in module my_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUT_XOR[1] in module my_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port OUT_XOR[0] in module my_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port nx in module my_module is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1219.039 ; gain = 741.184
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1219.039 ; gain = 741.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1219.039 ; gain = 741.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1219.039 ; gain = 741.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1219.039 ; gain = 741.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1219.039 ; gain = 741.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1219.039 ; gain = 741.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1219.039 ; gain = 741.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1219.039 ; gain = 741.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT3  |     9|
|2     |LUT4  |     6|
|3     |LUT5  |     2|
|4     |LUT6  |     3|
|5     |IBUF  |    13|
|6     |OBUF  |    30|
|7     |OBUFT |     5|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    68|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1219.039 ; gain = 741.184
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 39 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1219.039 ; gain = 741.184
Synthesis Optimization Complete : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1219.039 ; gain = 741.184
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1225.902 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1324.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 21742969
INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1324.730 ; gain = 850.855
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1324.730 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/verilog_lab/my_test/my_test.runs/synth_1/my_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file my_module_utilization_synth.rpt -pb my_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct  8 10:13:25 2024...
