#! /usr/share/iverilog-0.10.0/bin/vvp
:ivl_version "0.10.0 (devel)" "(v0_9_6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0xe018a0 .scope module, "RegSerieCargaParalela_EN" "RegSerieCargaParalela_EN" 2 11;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "LS"
    .port_info 3 /INPUT 1 "EN"
    .port_info 4 /INPUT 1 "D"
    .port_info 5 /INPUT 8 "DP"
    .port_info 6 /OUTPUT 1 "out"
P_0xe01a20 .param/l "BITS" 0 2 11, +C4<01000>;
o0x7fbad6eda018 .functor BUFZ 1, C4<z>; HiZ drive
v0xe232a0_0 .net "D", 0 0, o0x7fbad6eda018;  0 drivers
o0x7fbad6eda048 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0xe4bb80_0 .net "DP", 7 0, o0x7fbad6eda048;  0 drivers
o0x7fbad6eda078 .functor BUFZ 1, C4<z>; HiZ drive
v0xe4bc60_0 .net "EN", 0 0, o0x7fbad6eda078;  0 drivers
o0x7fbad6eda0a8 .functor BUFZ 1, C4<z>; HiZ drive
v0xe4bd30_0 .net "LS", 0 0, o0x7fbad6eda0a8;  0 drivers
o0x7fbad6eda0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0xe4bdf0_0 .net "clk", 0 0, o0x7fbad6eda0d8;  0 drivers
v0xe4bf00_0 .var "next_state", 7 0;
v0xe4bfe0_0 .var "out", 0 0;
o0x7fbad6eda168 .functor BUFZ 1, C4<z>; HiZ drive
v0xe4c0a0_0 .net "rst", 0 0, o0x7fbad6eda168;  0 drivers
v0xe4c160_0 .var "state", 7 0;
E_0xe1d350 .event edge, v0xe4c160_0;
E_0xe1d900/0 .event edge, v0xe4bc60_0, v0xe4bd30_0, v0xe4bb80_0, v0xe232a0_0;
E_0xe1d900/1 .event edge, v0xe4c160_0;
E_0xe1d900 .event/or E_0xe1d900/0, E_0xe1d900/1;
E_0xe1cef0 .event posedge, v0xe4bdf0_0;
S_0xe10bf0 .scope module, "testbench" "testbench" 3 9;
 .timescale -9 -12;
v0xe54a90_0 .var "clk", 0 0;
v0xe54b50_0 .var "multiplicador", 7 0;
v0xe54c10_0 .var "multiplicando", 7 0;
v0xe54ce0_0 .net "producto", 16 0, v0xe52240_0;  1 drivers
v0xe54da0_0 .net "ready", 2 0, v0xe547b0_0;  1 drivers
v0xe54eb0_0 .var "rst", 0 0;
v0xe55060_0 .var "zero", 0 0;
S_0xe4c3f0 .scope module, "Estados" "General" 3 17, 4 4 0, S_0xe10bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "q"
    .port_info 3 /INPUT 1 "Zero"
    .port_info 4 /INPUT 8 "DP_B"
    .port_info 5 /INPUT 8 "DP_Q"
    .port_info 6 /OUTPUT 17 "Producto"
    .port_info 7 /OUTPUT 3 "ready"
P_0xe4c590 .param/l "Add" 0 4 15, C4<010>;
P_0xe4c5d0 .param/l "Decr" 0 4 15, C4<011>;
P_0xe4c610 .param/l "Load" 0 4 15, C4<000>;
P_0xe4c650 .param/l "Ready" 0 4 15, C4<100>;
P_0xe4c690 .param/l "Shift" 0 4 15, C4<001>;
v0xe53c70_0 .var "Add_Regs", 0 0;
v0xe53d30_0 .net "DP_B", 7 0, v0xe54b50_0;  1 drivers
v0xe53e20_0 .net "DP_Q", 7 0, v0xe54c10_0;  1 drivers
v0xe53f10_0 .var "Decr_P", 0 0;
v0xe54000_0 .var "Load_Regs", 0 0;
v0xe54140_0 .net "Producto", 16 0, v0xe52240_0;  alias, 1 drivers
v0xe54200_0 .net "Q0", 0 0, v0xe522e0_0;  1 drivers
v0xe542a0_0 .var "Shift_Regs", 0 0;
v0xe54390_0 .net "Zero", 0 0, v0xe55060_0;  1 drivers
v0xe544c0_0 .net "clk", 0 0, v0xe54a90_0;  1 drivers
v0xe54670_0 .net "cuenta", 2 0, v0xe521a0_0;  1 drivers
v0xe54710_0 .net "q", 0 0, v0xe54a90_0;  alias, 1 drivers
v0xe547b0_0 .var "ready", 2 0;
v0xe54850_0 .net "rst", 0 0, v0xe54eb0_0;  1 drivers
v0xe548f0_0 .net "salida_estados", 2 0, v0xe53920_0;  1 drivers
v0xe54990_0 .net "zero", 0 0, v0xe52450_0;  1 drivers
E_0xde7ba0 .event edge, v0xe53920_0;
S_0xe4ca70 .scope module, "DUT" "TOP" 4 20, 5 10 0, S_0xe4c3f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Load_Regs"
    .port_info 1 /INPUT 1 "Shift_Regs"
    .port_info 2 /INPUT 1 "Add_Regs"
    .port_info 3 /INPUT 1 "Decr_P"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "rst"
    .port_info 6 /INPUT 8 "DP_B"
    .port_info 7 /INPUT 8 "DP_Q"
    .port_info 8 /OUTPUT 17 "Producto"
    .port_info 9 /OUTPUT 1 "Q0"
    .port_info 10 /OUTPUT 1 "Zero"
    .port_info 11 /OUTPUT 3 "P"
P_0xe4cc60 .param/l "BITS" 0 5 10, +C4<01000>;
v0xe518a0_0 .net "Add_Regs", 0 0, v0xe53c70_0;  1 drivers
v0xe51980_0 .net "DP_B", 7 0, v0xe54b50_0;  alias, 1 drivers
v0xe51a40_0 .net "DP_Q", 7 0, v0xe54c10_0;  alias, 1 drivers
v0xe51b40_0 .net "Decr_P", 0 0, v0xe53f10_0;  1 drivers
v0xe51c10_0 .var "EN_A", 0 0;
v0xe51d00_0 .var "EN_C", 0 0;
v0xe51dd0_0 .var "EN_Q", 0 0;
v0xe51ea0_0 .var "LS_A", 0 0;
v0xe51f70_0 .var "LS_Q", 0 0;
v0xe520d0_0 .net "Load_Regs", 0 0, v0xe54000_0;  1 drivers
v0xe521a0_0 .var "P", 2 0;
v0xe52240_0 .var "Producto", 16 0;
v0xe522e0_0 .var "Q0", 0 0;
v0xe52380_0 .net "Shift_Regs", 0 0, v0xe542a0_0;  1 drivers
v0xe52450_0 .var "Zero", 0 0;
v0xe524f0_0 .net "clk", 0 0, v0xe54a90_0;  alias, 1 drivers
v0xe52590_0 .net "cout", 0 0, v0xe516a0_0;  1 drivers
v0xe52740_0 .net "cuenta", 2 0, v0xe4fdc0_0;  1 drivers
v0xe527e0_0 .net "resultadoSum", 7 0, v0xe51740_0;  1 drivers
v0xe52880_0 .net "rst", 0 0, v0xe54eb0_0;  alias, 1 drivers
v0xe52920_0 .net "salidaParalelaA", 7 0, v0xe4dab0_0;  1 drivers
v0xe52a10_0 .net "salidaParalelaC", 0 0, v0xe4f3d0_0;  1 drivers
v0xe52ab0_0 .net "salidaParalelaQ", 7 0, v0xe50bc0_0;  1 drivers
v0xe52b50_0 .net "salidaRegB", 7 0, v0xe4e680_0;  1 drivers
v0xe52c40_0 .net "salidaSerieA", 0 0, v0xe4db90_0;  1 drivers
v0xe52d30_0 .net "salidaSerieC", 0 0, v0xe4f4b0_0;  1 drivers
v0xe52dd0_0 .net "salidaSerieQ", 0 0, v0xe50ca0_0;  1 drivers
E_0xe4cee0/0 .event edge, v0xe4d570_0, v0xe4dab0_0, v0xe50bc0_0, v0xe50ca0_0;
E_0xe4cee0/1 .event edge, v0xe4fdc0_0;
E_0xe4cee0 .event/or E_0xe4cee0/0, E_0xe4cee0/1;
E_0xe4cf20 .event edge, v0xe4f0f0_0;
E_0xe4cf80 .event edge, v0xe518a0_0;
E_0xe4cfe0 .event edge, v0xe4e420_0;
S_0xe4d050 .scope module, "RegisterA" "RegSalidaSerieYParalela_EN" 5 43, 6 11 0, S_0xe4ca70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "LS"
    .port_info 3 /INPUT 1 "EN"
    .port_info 4 /INPUT 1 "D"
    .port_info 5 /INPUT 8 "DP"
    .port_info 6 /OUTPUT 1 "outSerie"
    .port_info 7 /OUTPUT 8 "outParalela"
P_0xe4d240 .param/l "BITS" 0 6 11, +C4<01000>;
v0xe4d570_0 .net "D", 0 0, v0xe4f4b0_0;  alias, 1 drivers
v0xe4d650_0 .net "DP", 7 0, v0xe51740_0;  alias, 1 drivers
v0xe4d730_0 .net "EN", 0 0, v0xe51c10_0;  1 drivers
v0xe4d800_0 .net "LS", 0 0, v0xe51ea0_0;  1 drivers
v0xe4d8c0_0 .net "clk", 0 0, v0xe54a90_0;  alias, 1 drivers
v0xe4d9d0_0 .var "next_state", 7 0;
v0xe4dab0_0 .var "outParalela", 7 0;
v0xe4db90_0 .var "outSerie", 0 0;
v0xe4dc50_0 .net "rst", 0 0, v0xe54eb0_0;  alias, 1 drivers
v0xe4dda0_0 .var "state", 7 0;
E_0xe4d440 .event edge, v0xe4dda0_0;
E_0xe4d4a0/0 .event edge, v0xe4d730_0, v0xe4d800_0, v0xe4d650_0, v0xe4d570_0;
E_0xe4d4a0/1 .event edge, v0xe4dda0_0;
E_0xe4d4a0 .event/or E_0xe4d4a0/0, E_0xe4d4a0/1;
E_0xe4d510 .event posedge, v0xe4d8c0_0;
S_0xe4df80 .scope module, "RegisterB" "RegParalelaParalela_EN" 5 28, 7 10 0, S_0xe4ca70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "EN"
    .port_info 3 /INPUT 8 "DP"
    .port_info 4 /OUTPUT 8 "out"
P_0xe4e120 .param/l "BITS" 0 7 10, +C4<01000>;
v0xe4e320_0 .net "DP", 7 0, v0xe54b50_0;  alias, 1 drivers
v0xe4e420_0 .net "EN", 0 0, v0xe54000_0;  alias, 1 drivers
v0xe4e4e0_0 .net "clk", 0 0, v0xe54a90_0;  alias, 1 drivers
v0xe4e5e0_0 .var "next_state", 7 0;
v0xe4e680_0 .var "out", 7 0;
v0xe4e7b0_0 .net "rst", 0 0, v0xe54eb0_0;  alias, 1 drivers
v0xe4e850_0 .var "state", 7 0;
E_0xe4e260 .event edge, v0xe4e850_0;
E_0xe4e2c0 .event edge, v0xe4e420_0, v0xe4e320_0, v0xe4e850_0;
S_0xe4e9e0 .scope module, "RegisterC" "RegSalidaSerieYParalela_EN" 5 35, 6 11 0, S_0xe4ca70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "LS"
    .port_info 3 /INPUT 1 "EN"
    .port_info 4 /INPUT 1 "D"
    .port_info 5 /INPUT 1 "DP"
    .port_info 6 /OUTPUT 1 "outSerie"
    .port_info 7 /OUTPUT 1 "outParalela"
P_0xe4ebb0 .param/l "BITS" 0 6 11, +C4<01>;
L_0x7fbad6e91018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xe4ee60_0 .net "D", 0 0, L_0x7fbad6e91018;  1 drivers
v0xe4ef40_0 .net "DP", 0 0, v0xe516a0_0;  alias, 1 drivers
v0xe4f020_0 .net "EN", 0 0, v0xe51d00_0;  1 drivers
v0xe4f0f0_0 .net "LS", 0 0, v0xe542a0_0;  alias, 1 drivers
v0xe4f1b0_0 .net "clk", 0 0, v0xe54a90_0;  alias, 1 drivers
v0xe4f2f0_0 .var "next_state", 0 0;
v0xe4f3d0_0 .var "outParalela", 0 0;
v0xe4f4b0_0 .var "outSerie", 0 0;
v0xe4f550_0 .net "rst", 0 0, v0xe54eb0_0;  alias, 1 drivers
v0xe4f680_0 .var "state", 0 0;
E_0xe4ed90 .event edge, v0xe4f680_0;
E_0xe4edf0/0 .event edge, v0xe4f020_0, v0xe4f0f0_0, v0xe4ef40_0, v0xe4ee60_0;
E_0xe4edf0/1 .event edge, v0xe4f680_0;
E_0xe4edf0 .event/or E_0xe4edf0/0, E_0xe4edf0/1;
S_0xe4f890 .scope module, "RegisterP" "ContadorAbajo_EN" 5 68, 8 5 0, S_0xe4ca70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "EN"
    .port_info 3 /OUTPUT 3 "cuenta"
P_0xe4fa10 .param/l "BITS" 0 8 5, +C4<011>;
v0xe4fc20_0 .net "EN", 0 0, v0xe53f10_0;  alias, 1 drivers
v0xe4fd00_0 .net "clk", 0 0, v0xe54a90_0;  alias, 1 drivers
v0xe4fdc0_0 .var "cuenta", 2 0;
v0xe4fe60_0 .var "next_state", 2 0;
v0xe4ff40_0 .net "rst", 0 0, v0xe54eb0_0;  alias, 1 drivers
v0xe50030_0 .var "state", 2 0;
E_0xe4fb60 .event edge, v0xe50030_0;
E_0xe4fbc0 .event edge, v0xe4fc20_0, v0xe50030_0;
S_0xe50190 .scope module, "RegisterQ" "RegSalidaSerieYParalela_EN" 5 52, 6 11 0, S_0xe4ca70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "LS"
    .port_info 3 /INPUT 1 "EN"
    .port_info 4 /INPUT 1 "D"
    .port_info 5 /INPUT 8 "DP"
    .port_info 6 /OUTPUT 1 "outSerie"
    .port_info 7 /OUTPUT 8 "outParalela"
P_0xe503b0 .param/l "BITS" 0 6 11, +C4<01000>;
v0xe50650_0 .net "D", 0 0, v0xe4db90_0;  alias, 1 drivers
v0xe50710_0 .net "DP", 7 0, v0xe54c10_0;  alias, 1 drivers
v0xe507d0_0 .net "EN", 0 0, v0xe51dd0_0;  1 drivers
v0xe508a0_0 .net "LS", 0 0, v0xe51f70_0;  1 drivers
v0xe50960_0 .net "clk", 0 0, v0xe54a90_0;  alias, 1 drivers
v0xe50ae0_0 .var "next_state", 7 0;
v0xe50bc0_0 .var "outParalela", 7 0;
v0xe50ca0_0 .var "outSerie", 0 0;
v0xe50d60_0 .net "rst", 0 0, v0xe54eb0_0;  alias, 1 drivers
v0xe50f20_0 .var "state", 7 0;
E_0xe505b0 .event edge, v0xe50f20_0;
E_0xe50610/0 .event edge, v0xe507d0_0, v0xe508a0_0, v0xe50710_0, v0xe4db90_0;
E_0xe50610/1 .event edge, v0xe50f20_0;
E_0xe50610 .event/or E_0xe50610/0, E_0xe50610/1;
S_0xe51100 .scope module, "sum" "sumador" 5 61, 9 6 0, S_0xe4ca70;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A"
    .port_info 1 /INPUT 8 "B"
    .port_info 2 /INPUT 1 "Cin"
    .port_info 3 /OUTPUT 8 "S"
    .port_info 4 /OUTPUT 1 "Cout"
P_0xe50a00 .param/l "BITS" 0 9 6, +C4<01000>;
v0xe513a0_0 .net "A", 7 0, v0xe4dab0_0;  alias, 1 drivers
v0xe514b0_0 .net "B", 7 0, v0xe4e680_0;  alias, 1 drivers
v0xe51580_0 .net "Cin", 0 0, v0xe4f4b0_0;  alias, 1 drivers
v0xe516a0_0 .var "Cout", 0 0;
v0xe51740_0 .var "S", 7 0;
E_0xe51340 .event edge, v0xe4dab0_0, v0xe4e680_0, v0xe4d570_0;
S_0xe52fc0 .scope module, "FSM" "GeneradorMoore" 4 18, 10 3 0, S_0xe4c3f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "pulso"
    .port_info 3 /INPUT 1 "zero"
    .port_info 4 /OUTPUT 3 "salida"
P_0xe531b0 .param/l "Add" 0 10 11, C4<010>;
P_0xe531f0 .param/l "Decr" 0 10 11, C4<011>;
P_0xe53230 .param/l "Load" 0 10 11, C4<000>;
P_0xe53270 .param/l "Ready" 0 10 11, C4<100>;
P_0xe532b0 .param/l "Shift" 0 10 11, C4<001>;
v0xe53610_0 .net "clk", 0 0, v0xe54a90_0;  alias, 1 drivers
v0xe536d0_0 .var "next_state", 2 0;
v0xe537b0_0 .net "pulso", 0 0, v0xe54a90_0;  alias, 1 drivers
v0xe53880_0 .net "rst", 0 0, v0xe54eb0_0;  alias, 1 drivers
v0xe53920_0 .var "salida", 2 0;
v0xe53a30_0 .var "state", 2 0;
v0xe53b10_0 .net "zero", 0 0, v0xe55060_0;  alias, 1 drivers
E_0xe535b0 .event edge, v0xe53a30_0, v0xe4d8c0_0, v0xe53b10_0;
    .scope S_0xe018a0;
T_0 ;
    %wait E_0xe1cef0;
    %load/v 8, v0xe4c0a0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xe4c160_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0xe4bf00_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xe4c160_0, 0, 8;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0xe018a0;
T_1 ;
    %wait E_0xe1d900;
    %load/v 8, v0xe4bc60_0, 1;
    %pad 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_1.0, 4;
    %load/v 8, v0xe4bd30_0, 1;
    %pad 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_1.2, 4;
    %load/v 8, v0xe4bb80_0, 8;
    %set/v v0xe4bf00_0, 8, 8;
    %jmp T_1.3;
T_1.2 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.4, 4;
    %load/x1p 16, v0xe4c160_0, 7;
    %jmp T_1.5;
T_1.4 ;
    %mov 16, 2, 7;
T_1.5 ;
    %mov 8, 16, 7; Move signal select into place
    %load/v 15, v0xe232a0_0, 1;
    %set/v v0xe4bf00_0, 8, 8;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0xe4c160_0, 8;
    %set/v v0xe4bf00_0, 8, 8;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0xe018a0;
T_2 ;
    %wait E_0xe1d350;
    %load/v 8, v0xe4c160_0, 1; Only need 1 of 8 bits
; Save base=8 wid=1 in lookaside.
    %set/v v0xe4bfe0_0, 8, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0xe52fc0;
T_3 ;
    %wait E_0xe4d510;
    %load/v 8, v0xe53880_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_3.0, 8;
    %movi 8, 4, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0xe53a30_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0xe536d0_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0xe53a30_0, 0, 8;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0xe52fc0;
T_4 ;
    %wait E_0xe535b0;
    %load/v 8, v0xe53a30_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_4.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_4.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_4.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_4.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_4.4, 6;
    %set/v v0xe536d0_0, 0, 3;
    %jmp T_4.6;
T_4.0 ;
    %load/v 8, v0xe537b0_0, 1;
    %pad 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_4.7, 4;
    %movi 8, 1, 3;
    %set/v v0xe536d0_0, 8, 3;
    %jmp T_4.8;
T_4.7 ;
    %movi 8, 2, 3;
    %set/v v0xe536d0_0, 8, 3;
T_4.8 ;
    %jmp T_4.6;
T_4.1 ;
    %load/v 8, v0xe537b0_0, 1;
    %pad 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_4.9, 4;
    %movi 8, 3, 3;
    %set/v v0xe536d0_0, 8, 3;
    %jmp T_4.10;
T_4.9 ;
    %movi 8, 3, 3;
    %set/v v0xe536d0_0, 8, 3;
T_4.10 ;
    %jmp T_4.6;
T_4.2 ;
    %load/v 8, v0xe537b0_0, 1;
    %pad 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_4.11, 4;
    %movi 8, 1, 3;
    %set/v v0xe536d0_0, 8, 3;
    %jmp T_4.12;
T_4.11 ;
    %movi 8, 1, 3;
    %set/v v0xe536d0_0, 8, 3;
T_4.12 ;
    %jmp T_4.6;
T_4.3 ;
    %load/v 8, v0xe537b0_0, 1;
    %pad 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %load/v 9, v0xe53b10_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.13, 8;
    %movi 8, 4, 3;
    %set/v v0xe536d0_0, 8, 3;
    %jmp T_4.14;
T_4.13 ;
    %set/v v0xe536d0_0, 0, 3;
T_4.14 ;
    %jmp T_4.6;
T_4.4 ;
    %movi 8, 4, 3;
    %set/v v0xe536d0_0, 8, 3;
    %jmp T_4.6;
T_4.6 ;
    %load/v 8, v0xe53a30_0, 3;
    %set/v v0xe53920_0, 8, 3;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0xe4df80;
T_5 ;
    %wait E_0xe4d510;
    %load/v 8, v0xe4e7b0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xe4e850_0, 0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0xe4e5e0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xe4e850_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xe4df80;
T_6 ;
    %wait E_0xe4e2c0;
    %load/v 8, v0xe4e420_0, 1;
    %pad 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_6.0, 4;
    %load/v 8, v0xe4e320_0, 8;
    %set/v v0xe4e5e0_0, 8, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0xe4e850_0, 8;
    %set/v v0xe4e5e0_0, 8, 8;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0xe4df80;
T_7 ;
    %wait E_0xe4e260;
    %load/v 8, v0xe4e850_0, 8;
    %set/v v0xe4e680_0, 8, 8;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xe4e9e0;
T_8 ;
    %wait E_0xe4d510;
    %load/v 8, v0xe4f550_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe4f680_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0xe4f2f0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe4f680_0, 0, 8;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xe4e9e0;
T_9 ;
    %wait E_0xe4edf0;
    %load/v 8, v0xe4f020_0, 1;
    %pad 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_9.0, 4;
    %load/v 8, v0xe4f0f0_0, 1;
    %pad 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_9.2, 4;
    %load/v 8, v0xe4ef40_0, 1;
    %set/v v0xe4f2f0_0, 8, 1;
    %jmp T_9.3;
T_9.2 ;
    %load/v 8, v0xe4ee60_0, 1;
    %set/v v0xe4f2f0_0, 8, 1;
T_9.3 ;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v0xe4f680_0, 1;
    %set/v v0xe4f2f0_0, 8, 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0xe4e9e0;
T_10 ;
    %wait E_0xe4ed90;
    %load/v 8, v0xe4f680_0, 1;
    %set/v v0xe4f4b0_0, 8, 1;
    %load/v 8, v0xe4f680_0, 1;
    %set/v v0xe4f3d0_0, 8, 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0xe4d050;
T_11 ;
    %wait E_0xe4d510;
    %load/v 8, v0xe4dc50_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_11.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xe4dda0_0, 0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v0xe4d9d0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xe4dda0_0, 0, 8;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0xe4d050;
T_12 ;
    %wait E_0xe4d4a0;
    %load/v 8, v0xe4d730_0, 1;
    %pad 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_12.0, 4;
    %load/v 8, v0xe4d800_0, 1;
    %pad 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_12.2, 4;
    %load/v 8, v0xe4d650_0, 8;
    %set/v v0xe4d9d0_0, 8, 8;
    %jmp T_12.3;
T_12.2 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.4, 4;
    %load/x1p 16, v0xe4dda0_0, 7;
    %jmp T_12.5;
T_12.4 ;
    %mov 16, 2, 7;
T_12.5 ;
    %mov 8, 16, 7; Move signal select into place
    %load/v 15, v0xe4d570_0, 1;
    %set/v v0xe4d9d0_0, 8, 8;
T_12.3 ;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v0xe4dda0_0, 8;
    %set/v v0xe4d9d0_0, 8, 8;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0xe4d050;
T_13 ;
    %wait E_0xe4d440;
    %load/v 8, v0xe4dda0_0, 1; Only need 1 of 8 bits
; Save base=8 wid=1 in lookaside.
    %set/v v0xe4db90_0, 8, 1;
    %load/v 8, v0xe4dda0_0, 8;
    %set/v v0xe4dab0_0, 8, 8;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0xe50190;
T_14 ;
    %wait E_0xe4d510;
    %load/v 8, v0xe50d60_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_14.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xe50f20_0, 0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/v 8, v0xe50ae0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xe50f20_0, 0, 8;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0xe50190;
T_15 ;
    %wait E_0xe50610;
    %load/v 8, v0xe507d0_0, 1;
    %pad 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_15.0, 4;
    %load/v 8, v0xe508a0_0, 1;
    %pad 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_15.2, 4;
    %load/v 8, v0xe50710_0, 8;
    %set/v v0xe50ae0_0, 8, 8;
    %jmp T_15.3;
T_15.2 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.4, 4;
    %load/x1p 16, v0xe50f20_0, 7;
    %jmp T_15.5;
T_15.4 ;
    %mov 16, 2, 7;
T_15.5 ;
    %mov 8, 16, 7; Move signal select into place
    %load/v 15, v0xe50650_0, 1;
    %set/v v0xe50ae0_0, 8, 8;
T_15.3 ;
    %jmp T_15.1;
T_15.0 ;
    %load/v 8, v0xe50f20_0, 8;
    %set/v v0xe50ae0_0, 8, 8;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0xe50190;
T_16 ;
    %wait E_0xe505b0;
    %load/v 8, v0xe50f20_0, 1; Only need 1 of 8 bits
; Save base=8 wid=1 in lookaside.
    %set/v v0xe50ca0_0, 8, 1;
    %load/v 8, v0xe50f20_0, 8;
    %set/v v0xe50bc0_0, 8, 8;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0xe51100;
T_17 ;
    %wait E_0xe51340;
    %load/v 8, v0xe513a0_0, 8;
    %pad 16, 0, 1;
    %load/v 17, v0xe514b0_0, 8;
    %pad 25, 0, 1;
    %add 8, 17, 9;
    %load/v 17, v0xe51580_0, 1;
    %pad 18, 0, 8;
    %add 8, 17, 9;
    %set/v v0xe51740_0, 8, 8;
    %set/v v0xe516a0_0, 16, 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0xe4f890;
T_18 ;
    %wait E_0xe4d510;
    %load/v 8, v0xe4ff40_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_18.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0xe50030_0, 0, 1;
    %jmp T_18.1;
T_18.0 ;
    %load/v 8, v0xe4fe60_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0xe50030_0, 0, 8;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0xe4f890;
T_19 ;
    %wait E_0xe4fbc0;
    %load/v 8, v0xe4fc20_0, 1;
    %pad 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_19.0, 4;
    %load/v 8, v0xe50030_0, 3;
    %set/v v0xe4fe60_0, 8, 3;
    %jmp T_19.1;
T_19.0 ;
    %load/v 8, v0xe50030_0, 3;
    %subi 8, 1, 3;
    %set/v v0xe4fe60_0, 8, 3;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0xe4f890;
T_20 ;
    %wait E_0xe4fb60;
    %load/v 8, v0xe50030_0, 3;
    %set/v v0xe4fdc0_0, 8, 3;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0xe4ca70;
T_21 ;
    %wait E_0xe4cfe0;
    %load/v 8, v0xe520d0_0, 1;
    %pad 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_21.0, 4;
    %set/v v0xe51dd0_0, 1, 1;
    %set/v v0xe51f70_0, 0, 1;
    %jmp T_21.1;
T_21.0 ;
    %set/v v0xe51f70_0, 1, 1;
    %set/v v0xe51dd0_0, 0, 1;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0xe4ca70;
T_22 ;
    %wait E_0xe4cf80;
    %load/v 8, v0xe518a0_0, 1;
    %pad 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_22.0, 4;
    %set/v v0xe51c10_0, 1, 1;
    %set/v v0xe51ea0_0, 0, 1;
    %jmp T_22.1;
T_22.0 ;
    %set/v v0xe51ea0_0, 1, 1;
    %set/v v0xe51c10_0, 0, 1;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0xe4ca70;
T_23 ;
    %wait E_0xe4cf20;
    %load/v 8, v0xe52380_0, 1;
    %pad 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_23.0, 4;
    %set/v v0xe51d00_0, 1, 1;
    %set/v v0xe51c10_0, 1, 1;
    %set/v v0xe51dd0_0, 1, 1;
    %set/v v0xe51ea0_0, 1, 1;
    %set/v v0xe51f70_0, 1, 1;
    %jmp T_23.1;
T_23.0 ;
    %set/v v0xe51ea0_0, 1, 1;
    %set/v v0xe51d00_0, 0, 1;
    %set/v v0xe51c10_0, 0, 1;
    %set/v v0xe51dd0_0, 0, 1;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0xe4ca70;
T_24 ;
    %wait E_0xe4cee0;
    %load/v 8, v0xe52ab0_0, 8;
    %load/v 16, v0xe52920_0, 8;
    %load/v 24, v0xe52d30_0, 1;
    %set/v v0xe52240_0, 8, 17;
    %load/v 8, v0xe52dd0_0, 1;
    %set/v v0xe522e0_0, 8, 1;
    %load/v 8, v0xe52740_0, 3;
    %set/v v0xe521a0_0, 8, 3;
    %load/v 8, v0xe52740_0, 3;
    %pad 11, 0, 1;
    %cmpi/u 8, 0, 4;
    %jmp/0xz  T_24.0, 4;
    %set/v v0xe52450_0, 1, 1;
    %jmp T_24.1;
T_24.0 ;
    %set/v v0xe52450_0, 0, 1;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0xe4c3f0;
T_25 ;
    %wait E_0xde7ba0;
    %load/v 8, v0xe548f0_0, 3;
    %set/v v0xe547b0_0, 8, 3;
    %load/v 8, v0xe548f0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_25.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_25.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_25.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_25.3, 6;
    %set/v v0xe54000_0, 1, 1;
    %set/v v0xe542a0_0, 0, 1;
    %set/v v0xe53c70_0, 0, 1;
    %set/v v0xe53f10_0, 0, 1;
    %jmp T_25.5;
T_25.0 ;
    %set/v v0xe54000_0, 1, 1;
    %set/v v0xe542a0_0, 0, 1;
    %set/v v0xe53c70_0, 0, 1;
    %set/v v0xe53f10_0, 0, 1;
    %jmp T_25.5;
T_25.1 ;
    %set/v v0xe54000_0, 0, 1;
    %set/v v0xe542a0_0, 1, 1;
    %set/v v0xe53c70_0, 0, 1;
    %set/v v0xe53f10_0, 0, 1;
    %jmp T_25.5;
T_25.2 ;
    %set/v v0xe54000_0, 0, 1;
    %set/v v0xe542a0_0, 0, 1;
    %set/v v0xe53c70_0, 1, 1;
    %set/v v0xe53f10_0, 0, 1;
    %jmp T_25.5;
T_25.3 ;
    %set/v v0xe54000_0, 0, 1;
    %set/v v0xe542a0_0, 0, 1;
    %set/v v0xe53c70_0, 0, 1;
    %set/v v0xe53f10_0, 1, 1;
    %jmp T_25.5;
T_25.5 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0xe10bf0;
T_26 ;
    %vpi_call/w 3 22 "$dumpfile", "testbench.vcd" {0 0};
    %vpi_call/w 3 23 "$dumpvars", 1'sb0, S_0xe10bf0 {0 0};
    %end;
    .thread T_26;
    .scope S_0xe10bf0;
T_27 ;
    %set/v v0xe54a90_0, 0, 1;
    %end;
    .thread T_27;
    .scope S_0xe10bf0;
T_28 ;
    %delay 5000, 0;
    %load/v 8, v0xe54a90_0, 1;
    %inv 8, 1;
    %set/v v0xe54a90_0, 8, 1;
    %jmp T_28;
    .thread T_28;
    .scope S_0xe10bf0;
T_29 ;
    %set/v v0xe54eb0_0, 0, 1;
    %set/v v0xe55060_0, 0, 1;
    %movi 8, 23, 8;
    %set/v v0xe54b50_0, 8, 8;
    %movi 8, 19, 8;
    %set/v v0xe54c10_0, 8, 8;
    %wait E_0xe4d510;
    %set/v v0xe54eb0_0, 1, 1;
    %movi 8, 50, 7;
T_29.0 %cmp/s 0, 8, 7;
    %jmp/0xz T_29.1, 5;
    %add 8, 1, 7;
    %wait E_0xe4d510;
    %jmp T_29.0;
T_29.1 ;
    %vpi_call/w 3 50 "$finish" {0 0};
    %end;
    .thread T_29;
    .scope S_0xe10bf0;
T_30 ;
    %vpi_call/w 3 55 "$monitor", "ready=%b, producto=%b", v0xe54da0_0, v0xe54ce0_0 {0 0};
    %end;
    .thread T_30;
    .scope S_0xe10bf0;
T_31 ;
    %vpi_call/w 3 59 "$dumpfile", "testbench.vcd" {0 0};
    %vpi_call/w 3 60 "$dumpvars", 1'sb0, S_0xe10bf0 {0 0};
    %end;
    .thread T_31;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "./RegSerieCargaParalela_EN.sv";
    "testbench.sv";
    "design.sv";
    "./Base.sv";
    "./RegSalidaSerieYParalela_EN.sv";
    "./RegParalelaParalela_EN.sv";
    "./Contador.sv";
    "./Sumador.sv";
    "./Maq_estados.sv";
