{F:/Digital_Design_Diploma/verilog assigments/verilog assignment 7/RST_SYNC/RST_SYNC.v} {1 {vlog -work work -stats=none {F:/Digital_Design_Diploma/verilog assigments/verilog assignment 7/RST_SYNC/RST_SYNC.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module RST_SYNC

Top level modules:
	RST_SYNC

} {} {}}
