async_trans_ram.v,verilog,xil_defaultlib,../../../../ada.srcs/ips/async_trans_ram/sim/async_trans_ram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
