// Seed: 2697392312
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  tri id_5;
  initial if (id_5);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  reg id_4 = id_1['b0 : 1'b0], id_5, id_6;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_2
  );
  assign id_3 = 1;
  assign id_2 = -1'b0;
  initial @(posedge 1'd0) id_5 <= id_4;
  initial
    if (id_2) id_3 = (-1);
    else id_5 <= (1'h0) - id_3;
endmodule
