#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon May 19 16:30:08 2025
# Process ID         : 3527047
# Current directory  : /home/eddierydell/bfasst/designs/cell_instantiation_tests/dsp/dsp.runs/synth_1
# Command line       : vivado -log dsp.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source dsp.tcl
# Log file           : /home/eddierydell/bfasst/designs/cell_instantiation_tests/dsp/dsp.runs/synth_1/dsp.vds
# Journal file       : /home/eddierydell/bfasst/designs/cell_instantiation_tests/dsp/dsp.runs/synth_1/vivado.jou
# Running On         : CCL12
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04 LTS
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-12500
# CPU Frequency      : 2563.203 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16425 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20720 MB
# Available Virtual  : 11904 MB
#-----------------------------------------------------------
source dsp.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/eddierydell/bfasst/designs/cell_instantiation_tests/dsp/dsp.srcs/utils_1/imports/synth_1/dsp_mac_example.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/eddierydell/bfasst/designs/cell_instantiation_tests/dsp/dsp.srcs/utils_1/imports/synth_1/dsp_mac_example.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top dsp -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3527121
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1935.637 ; gain = 436.125 ; free physical = 5681 ; free virtual = 10120
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dsp' [/home/eddierydell/bfasst/designs/cell_instantiation_tests/dsp/dsp.srcs/sources_1/new/dsp.sv:22]
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_ADDMACC_MACRO' [/tools/Xilinx/Vivado/2024.2/data/verilog/src/unimacro/ADDMACC_MACRO.v:23]
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter LATENCY bound to: 4 - type: integer 
	Parameter WIDTH_PREADD bound to: 25 - type: integer 
	Parameter WIDTH_MULTIPLIER bound to: 18 - type: integer 
	Parameter WIDTH_PRODUCT bound to: 48 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DSP48E1' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:41928]
	Parameter ACASCREG bound to: 2 - type: integer 
	Parameter AREG bound to: 2 - type: integer 
	Parameter BCASCREG bound to: 2 - type: integer 
	Parameter BREG bound to: 2 - type: integer 
	Parameter MREG bound to: 1 - type: integer 
	Parameter PREG bound to: 1 - type: integer 
	Parameter USE_DPORT bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'DSP48E1' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:41928]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_ADDMACC_MACRO' (0#1) [/tools/Xilinx/Vivado/2024.2/data/verilog/src/unimacro/ADDMACC_MACRO.v:23]
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_ADDMACC_MACRO__parameterized0' [/tools/Xilinx/Vivado/2024.2/data/verilog/src/unimacro/ADDMACC_MACRO.v:23]
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter LATENCY bound to: 3 - type: integer 
	Parameter WIDTH_PREADD bound to: 25 - type: integer 
	Parameter WIDTH_MULTIPLIER bound to: 18 - type: integer 
	Parameter WIDTH_PRODUCT bound to: 48 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DSP48E1__parameterized0' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:41928]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter MREG bound to: 1 - type: integer 
	Parameter PREG bound to: 1 - type: integer 
	Parameter USE_DPORT bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'DSP48E1__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:41928]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_ADDMACC_MACRO__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.2/data/verilog/src/unimacro/ADDMACC_MACRO.v:23]
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_ADDMACC_MACRO__parameterized1' [/tools/Xilinx/Vivado/2024.2/data/verilog/src/unimacro/ADDMACC_MACRO.v:23]
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_PREADD bound to: 25 - type: integer 
	Parameter WIDTH_MULTIPLIER bound to: 18 - type: integer 
	Parameter WIDTH_PRODUCT bound to: 48 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DSP48E1__parameterized1' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:41928]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter MREG bound to: 0 - type: integer 
	Parameter PREG bound to: 1 - type: integer 
	Parameter USE_DPORT bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'DSP48E1__parameterized1' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:41928]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_ADDMACC_MACRO__parameterized1' (0#1) [/tools/Xilinx/Vivado/2024.2/data/verilog/src/unimacro/ADDMACC_MACRO.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dsp' (0#1) [/home/eddierydell/bfasst/designs/cell_instantiation_tests/dsp/dsp.srcs/sources_1/new/dsp.sv:22]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2006.574 ; gain = 507.062 ; free physical = 5613 ; free virtual = 10047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2024.387 ; gain = 524.875 ; free physical = 5613 ; free virtual = 10047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2032.391 ; gain = 532.879 ; free physical = 5613 ; free virtual = 10047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint /home/eddierydell/bfasst/designs/cell_instantiation_tests/dsp/dsp.srcs/utils_1/imports/synth_1/dsp_mac_example.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2032.391 ; gain = 532.879 ; free physical = 5613 ; free virtual = 10048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2032.391 ; gain = 532.879 ; free physical = 5613 ; free virtual = 10048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2040.398 ; gain = 540.887 ; free physical = 5609 ; free virtual = 10045
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   48 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design dsp has port final_out[47] driven by constant 0
WARNING: [Synth 8-3917] design dsp has port final_out[46] driven by constant 0
WARNING: [Synth 8-3917] design dsp has port final_out[45] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2165.211 ; gain = 665.699 ; free physical = 5486 ; free virtual = 9914
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2180.086 ; gain = 680.574 ; free physical = 5486 ; free virtual = 9914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2180.086 ; gain = 680.574 ; free physical = 5478 ; free virtual = 9906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2338.898 ; gain = 839.387 ; free physical = 5345 ; free virtual = 9765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2338.898 ; gain = 839.387 ; free physical = 5345 ; free virtual = 9765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2338.898 ; gain = 839.387 ; free physical = 5345 ; free virtual = 9765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2338.898 ; gain = 839.387 ; free physical = 5345 ; free virtual = 9765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2338.898 ; gain = 839.387 ; free physical = 5345 ; free virtual = 9765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2338.898 ; gain = 839.387 ; free physical = 5345 ; free virtual = 9765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                      | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|xil_internal_svlib_ADDMACC_MACRO                 | (P+((D'+A'')'*B'')')' | 25     | 18     | -      | 25     | 43     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|xil_internal_svlib_ADDMACC_MACRO__parameterized0 | (P+((D'+A')'*B')')'   | 25     | 18     | -      | 25     | 43     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|xil_internal_svlib_ADDMACC_MACRO__parameterized1 | (P+(D'+A')'*B')'      | 25     | 18     | -      | 25     | 43     | 1    | 1    | -    | 1    | 1     | 0    | 1    | 
+-------------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    12|
|3     |DSP48E1 |     3|
|4     |LUT3    |    44|
|5     |LUT4    |    42|
|6     |IBUF    |   207|
|7     |OBUF    |    48|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------------------------------------------------+------+
|      |Instance |Module                                           |Cells |
+------+---------+-------------------------------------------------+------+
|1     |top      |                                                 |   357|
|2     |  macc1  |xil_internal_svlib_ADDMACC_MACRO                 |     1|
|3     |  macc2  |xil_internal_svlib_ADDMACC_MACRO__parameterized0 |    99|
|4     |  macc3  |xil_internal_svlib_ADDMACC_MACRO__parameterized1 |     1|
+------+---------+-------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2338.898 ; gain = 839.387 ; free physical = 5345 ; free virtual = 9765
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2338.898 ; gain = 839.387 ; free physical = 5345 ; free virtual = 9765
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2338.906 ; gain = 839.387 ; free physical = 5345 ; free virtual = 9765
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2353.773 ; gain = 0.000 ; free physical = 5480 ; free virtual = 9901
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2507.363 ; gain = 0.000 ; free physical = 5400 ; free virtual = 9821
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 7ddf79bf
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2507.363 ; gain = 1016.762 ; free physical = 5400 ; free virtual = 9821
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1712.109; main = 1712.109; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2507.367; main = 2507.367; forked = 0.000
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2531.375 ; gain = 0.000 ; free physical = 5400 ; free virtual = 9821
INFO: [Common 17-1381] The checkpoint '/home/eddierydell/bfasst/designs/cell_instantiation_tests/dsp/dsp.runs/synth_1/dsp.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file dsp_utilization_synth.rpt -pb dsp_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 19 16:30:23 2025...
