// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "12/24/2025 10:51:15"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module DMA (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	SW,
	CLOCK_50,
	LEDR);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	[0:0] SW;
input 	CLOCK_50;
output 	[0:0] LEDR;

// Design Ports Information
// LEDR[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CLOCK_50	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("DMA_v_fast.sdo");
// synopsys translate_on

wire \u0|dma_0|fi|Add2~6_combout ;
wire \u0|dma_0|wm|Add1~0_combout ;
wire \u0|dma_0|wm|Add1~12_combout ;
wire \u0|dma_0|wm|Add1~30_combout ;
wire \u0|dma_0|wm|Add1~32_combout ;
wire \u0|dma_0|wm|Add1~34_combout ;
wire \u0|dma_0|wm|Add1~36_combout ;
wire \u0|dma_0|wm|Add1~40_combout ;
wire \u0|dma_0|wm|Add1~44_combout ;
wire \u0|dma_0|wm|Add1~54_combout ;
wire \u0|dma_0|wm|WM_lastwriteaddress[0]~32_combout ;
wire \u0|dma_0|wm|WM_lastwriteaddress[1]~34_combout ;
wire \u0|dma_0|wm|WM_lastwriteaddress[2]~36_combout ;
wire \u0|dma_0|wm|WM_lastwriteaddress[3]~38_combout ;
wire \u0|dma_0|wm|WM_lastwriteaddress[4]~40_combout ;
wire \u0|dma_0|wm|WM_lastwriteaddress[5]~42_combout ;
wire \u0|dma_0|wm|WM_lastwriteaddress[6]~44_combout ;
wire \u0|dma_0|wm|WM_lastwriteaddress[7]~46_combout ;
wire \u0|dma_0|wm|WM_lastwriteaddress[10]~52_combout ;
wire \u0|dma_0|wm|WM_lastwriteaddress[13]~58_combout ;
wire \u0|dma_0|wm|WM_lastwriteaddress[14]~60_combout ;
wire \u0|dma_0|wm|WM_lastwriteaddress[15]~62_combout ;
wire \u0|dma_0|wm|WM_lastwriteaddress[16]~64_combout ;
wire \u0|dma_0|wm|WM_lastwriteaddress[17]~66_combout ;
wire \u0|dma_0|wm|WM_lastwriteaddress[18]~68_combout ;
wire \u0|dma_0|wm|WM_lastwriteaddress[19]~70_combout ;
wire \u0|dma_0|wm|WM_lastwriteaddress[22]~76_combout ;
wire \u0|dma_0|wm|WM_lastwriteaddress[23]~78_combout ;
wire \u0|dma_0|wm|WM_lastwriteaddress[24]~80_combout ;
wire \u0|dma_0|wm|WM_lastwriteaddress[25]~82_combout ;
wire \u0|dma_0|wm|WM_lastwriteaddress[26]~84_combout ;
wire \u0|dma_0|wm|WM_lastwriteaddress[30]~93 ;
wire \u0|dma_0|wm|WM_lastwriteaddress[31]~94_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[1]~0_combout ;
wire \u0|nios2_qsys_0|Add2~2_combout ;
wire \u0|nios2_qsys_0|Add2~4_combout ;
wire \u0|nios2_qsys_0|Add2~16_combout ;
wire \u0|nios2_qsys_0|Add1~0_combout ;
wire \u0|nios2_qsys_0|Add1~2_combout ;
wire \u0|nios2_qsys_0|Add1~18_combout ;
wire \u0|nios2_qsys_0|Add1~22_combout ;
wire \u0|nios2_qsys_0|W_alu_result[15]~2_combout ;
wire \u0|dma_0|rm|RM_lastwriteaddress[0]~32_combout ;
wire \u0|dma_0|rm|RM_lastwriteaddress[1]~34_combout ;
wire \u0|dma_0|rm|RM_lastwriteaddress[2]~36_combout ;
wire \u0|dma_0|rm|RM_lastwriteaddress[3]~38_combout ;
wire \u0|dma_0|rm|RM_lastwriteaddress[4]~40_combout ;
wire \u0|dma_0|rm|RM_lastwriteaddress[5]~42_combout ;
wire \u0|dma_0|rm|oRM_readaddress[6]~44_combout ;
wire \u0|dma_0|rm|RM_lastwriteaddress[6]~44_combout ;
wire \u0|dma_0|rm|RM_lastwriteaddress[7]~46_combout ;
wire \u0|dma_0|rm|RM_lastwriteaddress[11]~54_combout ;
wire \u0|dma_0|rm|RM_lastwriteaddress[12]~56_combout ;
wire \u0|dma_0|rm|RM_lastwriteaddress[13]~58_combout ;
wire \u0|dma_0|rm|RM_lastwriteaddress[15]~62_combout ;
wire \u0|dma_0|rm|RM_lastwriteaddress[17]~66_combout ;
wire \u0|dma_0|rm|RM_lastwriteaddress[18]~68_combout ;
wire \u0|dma_0|rm|RM_lastwriteaddress[20]~72_combout ;
wire \u0|dma_0|rm|oRM_readaddress[22]~76_combout ;
wire \u0|dma_0|rm|oRM_readaddress[23]~78_combout ;
wire \u0|dma_0|rm|RM_lastwriteaddress[22]~76_combout ;
wire \u0|dma_0|rm|RM_lastwriteaddress[23]~78_combout ;
wire \u0|dma_0|rm|RM_lastwriteaddress[26]~84_combout ;
wire \u0|dma_0|rm|oRM_readaddress[29]~90_combout ;
wire \u0|dma_0|rm|RM_lastwriteaddress[28]~88_combout ;
wire \u0|dma_0|rm|RM_lastwriteaddress[29]~90_combout ;
wire \u0|dma_0|rm|RM_lastwriteaddress[30]~92_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|jtag_break~regout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout ;
wire \u0|nios2_qsys_0|E_src2[17]~0_combout ;
wire \u0|nios2_qsys_0|Add1~38_combout ;
wire \u0|nios2_qsys_0|Add1~40_combout ;
wire \u0|nios2_qsys_0|Add1~42_combout ;
wire \u0|nios2_qsys_0|Add1~44_combout ;
wire \u0|nios2_qsys_0|Add1~46_combout ;
wire \u0|nios2_qsys_0|Add1~48_combout ;
wire \u0|nios2_qsys_0|Add1~50_combout ;
wire \u0|nios2_qsys_0|Add1~52_combout ;
wire \u0|nios2_qsys_0|Add1~54_combout ;
wire \u0|nios2_qsys_0|Add1~56_combout ;
wire \u0|nios2_qsys_0|Add1~59 ;
wire \u0|nios2_qsys_0|Add1~61 ;
wire \u0|nios2_qsys_0|Add1~60_combout ;
wire \u0|nios2_qsys_0|Add1~63 ;
wire \u0|nios2_qsys_0|Add1~62_combout ;
wire \u0|nios2_qsys_0|Add1~64_combout ;
wire \u0|nios2_qsys_0|Add2~38_combout ;
wire \u0|nios2_qsys_0|Add2~40_combout ;
wire \u0|nios2_qsys_0|Add2~42_combout ;
wire \u0|nios2_qsys_0|Add2~44_combout ;
wire \u0|nios2_qsys_0|Add2~46_combout ;
wire \u0|nios2_qsys_0|Add2~50_combout ;
wire \u0|nios2_qsys_0|Add2~52_combout ;
wire \u0|nios2_qsys_0|Add2~54_combout ;
wire \u0|nios2_qsys_0|Add2~58_combout ;
wire \u0|nios2_qsys_0|Add2~60_combout ;
wire \u0|nios2_qsys_0|Add2~63 ;
wire \u0|nios2_qsys_0|Add2~64_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|jtag_break~0_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_cnt[1]~7_combout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout ;
wire \u0|nios2_qsys_0|E_src2[24]~8_combout ;
wire \u0|nios2_qsys_0|E_src2[18]~14_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout ;
wire \u0|jtag_uart_0|Add0~1 ;
wire \u0|jtag_uart_0|Add0~0_combout ;
wire \u0|jtag_uart_0|Add0~3 ;
wire \u0|jtag_uart_0|Add0~2_combout ;
wire \u0|jtag_uart_0|Add0~5 ;
wire \u0|jtag_uart_0|Add0~4_combout ;
wire \u0|jtag_uart_0|Add0~7 ;
wire \u0|jtag_uart_0|Add0~6_combout ;
wire \u0|jtag_uart_0|Add0~9 ;
wire \u0|jtag_uart_0|Add0~8_combout ;
wire \u0|jtag_uart_0|Add0~11 ;
wire \u0|jtag_uart_0|Add0~10_combout ;
wire \u0|jtag_uart_0|Add0~12_combout ;
wire \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a9 ;
wire \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a8 ;
wire \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a5 ;
wire \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a4 ;
wire \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a2 ;
wire \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a18 ;
wire \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a15 ;
wire \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a13 ;
wire \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a12 ;
wire \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a11 ;
wire \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a10 ;
wire \u0|dma_0|wm|oWM_writedata[11]~8_combout ;
wire \u0|dma_0|wm|oWM_writedata[13]~10_combout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ;
wire \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ;
wire \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout ;
wire \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10 ;
wire \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout ;
wire \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ;
wire \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout ;
wire \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14 ;
wire \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout ;
wire \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ;
wire \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout ;
wire \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18 ;
wire \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout ;
wire \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[5]~3_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[29]~4_combout ;
wire \u0|dma_0|wm|oWM_writedata[18]~17_combout ;
wire \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a24 ;
wire \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a23 ;
wire \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a21 ;
wire \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a31 ;
wire \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a30 ;
wire \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a27 ;
wire \u0|dma_0|wm|oWM_writedata[21]~12_combout ;
wire \u0|dma_0|wm|oWM_writedata[27]~22_combout ;
wire \u0|dma_0|wm|oWM_writedata[31]~26_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|tdo~reg0_regout ;
wire \u0|dma_0|wm|Equal0~2_combout ;
wire \u0|dma_0|wm|Equal0~3_combout ;
wire \u0|dma_0|wm|Equal0~4_combout ;
wire \u0|dma_0|wm|Equal0~5_combout ;
wire \u0|dma_0|wm|Equal0~6_combout ;
wire \u0|dma_0|wm|Equal0~7_combout ;
wire \u0|dma_0|wm|Equal0~8_combout ;
wire \u0|dma_0|wm|Equal0~9_combout ;
wire \u0|dma_0|wm|Equal0~10_combout ;
wire \u0|dma_0|wm|Equal0~14_combout ;
wire \u0|dma_0|wm|Equal0~16_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~11_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~12_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~regout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~regout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rvalid~regout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~regout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout ;
wire \u0|dma_0|wm|state[0]~6_combout ;
wire \u0|dma_0|wm|Equal0~21_combout ;
wire \u0|dma_0|wm|Equal0~22_combout ;
wire \u0|dma_0|wm|state[0]~7_combout ;
wire \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout ;
wire \u0|dma_0|wm|oWM_writeaddress~4_combout ;
wire \u0|dma_0|wm|oWM_writeaddress~11_combout ;
wire \u0|dma_0|wm|oWM_writeaddress~13_combout ;
wire \u0|dma_0|wm|oWM_writeaddress~14_combout ;
wire \u0|dma_0|wm|oWM_writeaddress~15_combout ;
wire \u0|dma_0|wm|oWM_writeaddress~20_combout ;
wire \u0|dma_0|wm|oWM_writeaddress~31_combout ;
wire \u0|dma_0|wm|oWM_writeaddress~34_combout ;
wire \u0|dma_0|wm|oWM_writeaddress~35_combout ;
wire \u0|dma_0|control|always1~0_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~14_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~15_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~0_combout ;
wire \u0|jtag_uart_0|t_dav~regout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write_stalled~regout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rvalid0~regout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1_combout ;
wire \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout ;
wire \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|cmd_xbar_mux_002|update_grant~0_combout ;
wire \u0|cmd_xbar_mux_002|update_grant~1_combout ;
wire \u0|dma_0|rm|Equal0~0_combout ;
wire \u0|dma_0|rm|Equal0~1_combout ;
wire \u0|dma_0|rm|Equal0~2_combout ;
wire \u0|dma_0|rm|Equal0~3_combout ;
wire \u0|dma_0|rm|Equal0~4_combout ;
wire \u0|dma_0|rm|Equal0~7_combout ;
wire \u0|dma_0|rm|Equal0~13_combout ;
wire \u0|dma_0|rm|Equal0~17_combout ;
wire \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout ;
wire \u0|addr_router|Equal3~0_combout ;
wire \u0|addr_router|Equal3~1_combout ;
wire \u0|addr_router|Equal3~2_combout ;
wire \u0|addr_router_001|src_channel[1]~0_combout ;
wire \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout ;
wire \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]~regout ;
wire \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~16_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~1_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~regout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|debugaccess~regout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_en~combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|read1~regout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|read2~regout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|read_req~regout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout ;
wire \u0|rsp_xbar_mux_001|WideOr1~0_combout ;
wire \u0|nios2_qsys_0_data_master_translator|av_waitrequest~1_combout ;
wire \u0|nios2_qsys_0_data_master_translator|end_begintransfer~regout ;
wire \u0|cmd_xbar_demux_001|sink_ready~2_combout ;
wire \u0|cmd_xbar_demux_001|sink_ready~3_combout ;
wire \u0|jtag_uart_0|av_waitrequest~regout ;
wire \u0|cmd_xbar_demux_001|sink_ready~4_combout ;
wire \u0|cmd_xbar_demux_001|sink_ready~5_combout ;
wire \u0|nios2_qsys_0|E_logic_result[17]~1_combout ;
wire \u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout ;
wire \u0|nios2_qsys_0_instruction_master_translator|read_accepted~0_combout ;
wire \u0|nios2_qsys_0_instruction_master_translator|read_accepted~1_combout ;
wire \u0|cmd_xbar_mux_001|arb|adder|cout~0_combout ;
wire \u0|cmd_xbar_mux_001|packet_in_progress~regout ;
wire \u0|cmd_xbar_mux_001|always6~0_combout ;
wire \u0|dma_0|rm|oRM_readaddress~33_combout ;
wire \u0|dma_0|rm|oRM_readaddress~34_combout ;
wire \u0|dma_0|rm|oRM_read~0_combout ;
wire \u0|dma_0|rm|oRM_read~3_combout ;
wire \u0|cmd_xbar_mux_003|update_grant~0_combout ;
wire \u0|nios2_qsys_0|E_logic_result[2]~15_combout ;
wire \u0|nios2_qsys_0|E_st_data[17]~6_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~18_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~2_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~regout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~regout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0_combout ;
wire \u0|cmd_xbar_mux|src_payload~0_combout ;
wire \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|DRsize.100~regout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~24_combout ;
wire \u0|nios2_qsys_0|F_iw[1]~1_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[0]~2_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[0]~3_combout ;
wire \u0|nios2_qsys_0|F_iw[0]~4_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[4]~4_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[4]~5_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[3]~6_combout ;
wire \u0|nios2_qsys_0|F_iw[3]~8_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[5]~8_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[11]~12_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[11]~13_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[14]~16_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[13]~17_combout ;
wire \u0|nios2_qsys_0|E_stall~0_combout ;
wire \u0|nios2_qsys_0|av_ld_waiting_for_data~regout ;
wire \u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~1_combout ;
wire \u0|nios2_qsys_0|E_stall~3_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|read~regout ;
wire \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]~regout ;
wire \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout ;
wire \u0|nios2_qsys_0_data_master_translator|end_begintransfer~0_combout ;
wire \u0|cmd_xbar_mux|update_grant~0_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|waitrequest~0_combout ;
wire \u0|jtag_uart_0|av_waitrequest~1_combout ;
wire \u0|addr_router_001|Equal4~1_combout ;
wire \u0|nios2_qsys_0|D_ctrl_alu_force_xor~5_combout ;
wire \u0|nios2_qsys_0|D_ctrl_alu_force_xor~6_combout ;
wire \u0|nios2_qsys_0|D_ctrl_alu_force_xor~7_combout ;
wire \u0|nios2_qsys_0|D_ctrl_alu_force_xor~8_combout ;
wire \u0|nios2_qsys_0|R_ctrl_force_src2_zero~regout ;
wire \u0|nios2_qsys_0|R_src2_lo[5]~8_combout ;
wire \u0|nios2_qsys_0|Equal2~6_combout ;
wire \u0|nios2_qsys_0|D_ctrl_br_cmp~1_combout ;
wire \u0|nios2_qsys_0|D_ctrl_retaddr~0_combout ;
wire \u0|nios2_qsys_0|D_ctrl_exception~3_combout ;
wire \u0|nios2_qsys_0|D_ctrl_uncond_cti_non_br~0_combout ;
wire \u0|nios2_qsys_0|Equal122~1_combout ;
wire \u0|nios2_qsys_0|E_logic_result[30]~21_combout ;
wire \u0|nios2_qsys_0|E_logic_result[24]~22_combout ;
wire \u0|nios2_qsys_0|E_logic_result[23]~23_combout ;
wire \u0|nios2_qsys_0|Equal122~6_combout ;
wire \u0|nios2_qsys_0|E_logic_result[22]~24_combout ;
wire \u0|nios2_qsys_0|E_logic_result[0]~31_combout ;
wire \u0|nios2_qsys_0|E_arith_result[32]~5_combout ;
wire \u0|nios2_qsys_0|R_wr_dst_reg~regout ;
wire \u0|nios2_qsys_0|W_rf_wren~combout ;
wire \u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~26_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~3_combout ;
wire \u0|nios2_qsys_0|E_arith_result[1]~6_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~30_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode843w[2]~0_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode835w[2]~0_combout ;
wire \u0|cmd_xbar_mux_001|src_data[41]~5_combout ;
wire \u0|cmd_xbar_mux_001|src_data[44]~8_combout ;
wire \u0|cmd_xbar_mux_001|src_data[48]~12_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode822w[2]~0_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode843w[2]~1_combout ;
wire \u0|cmd_xbar_mux_002|src_data[38]~0_combout ;
wire \u0|cmd_xbar_mux_002|src_data[39]~1_combout ;
wire \u0|cmd_xbar_mux_002|src_data[45]~7_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|break_on_reset~regout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|jtag_break~1_combout ;
wire \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~1_combout ;
wire \u0|nios2_qsys_0|Equal127~0_combout ;
wire \u0|jtag_uart_0|fifo_AE~regout ;
wire \u0|jtag_uart_0|fifo_AF~regout ;
wire \u0|cmd_xbar_mux_001|src_payload~1_combout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write_valid~regout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|t_ena~0_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[18]~19_combout ;
wire \u0|nios2_qsys_0|F_iw[18]~30_combout ;
wire \u0|nios2_qsys_0|D_ctrl_b_is_dst~0_combout ;
wire \u0|nios2_qsys_0|Equal2~9_combout ;
wire \u0|nios2_qsys_0|D_ctrl_force_src2_zero~0_combout ;
wire \u0|nios2_qsys_0|D_ctrl_force_src2_zero~1_combout ;
wire \u0|nios2_qsys_0|D_ctrl_force_src2_zero~3_combout ;
wire \u0|nios2_qsys_0|Equal101~10_combout ;
wire \u0|nios2_qsys_0|D_ctrl_force_src2_zero~4_combout ;
wire \u0|nios2_qsys_0|F_iw[17]~33_combout ;
wire \u0|nios2_qsys_0|F_iw[9]~40_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[8]~23_combout ;
wire \u0|nios2_qsys_0|F_iw[7]~46_combout ;
wire \u0|rsp_xbar_mux|src_payload~3_combout ;
wire \u0|nios2_qsys_0|F_iw[21]~50_combout ;
wire \u0|rsp_xbar_mux|src_payload~4_combout ;
wire \u0|nios2_qsys_0|F_iw[20]~52_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[19]~30_combout ;
wire \u0|rsp_xbar_mux|src_payload~5_combout ;
wire \u0|nios2_qsys_0|F_iw[19]~54_combout ;
wire \u0|nios2_qsys_0|R_src2_hi[15]~1_combout ;
wire \u0|nios2_qsys_0|R_src2_hi[15]~2_combout ;
wire \u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~1_combout ;
wire \u0|nios2_qsys_0|D_dst_regnum[4]~0_combout ;
wire \u0|nios2_qsys_0|Equal2~11_combout ;
wire \u0|nios2_qsys_0|D_wr_dst_reg~combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~0_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~1_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~2_combout ;
wire \u0|nios2_qsys_0|F_iw[24]~61_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~36_combout ;
wire \u0|nios2_qsys_0|F_iw[25]~63_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~38_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~39_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~1_combout ;
wire \u0|rsp_xbar_mux_001|src_data[12]~0_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~40_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~41_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~4_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~2_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~3_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~43_combout ;
wire \u0|nios2_qsys_0|E_alu_result[27]~29_combout ;
wire \u0|nios2_qsys_0|E_alu_result[27]~30_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~7_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~4_combout ;
wire \u0|rsp_xbar_mux_001|src_data[10]~1_combout ;
wire \u0|nios2_qsys_0|av_ld_byte3_data_nxt~7_combout ;
wire \u0|nios2_qsys_0|E_alu_result[26]~31_combout ;
wire \u0|nios2_qsys_0|E_alu_result[26]~32_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~9_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~10_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~11_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~12_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~5_combout ;
wire \u0|rsp_xbar_mux_001|src_data[9]~2_combout ;
wire \u0|nios2_qsys_0|E_alu_result[25]~33_combout ;
wire \u0|nios2_qsys_0|E_alu_result[25]~34_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~13_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~6_combout ;
wire \u0|rsp_xbar_mux_001|src_data[8]~3_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~7_combout ;
wire \u0|nios2_qsys_0|E_alu_result[23]~37_combout ;
wire \u0|nios2_qsys_0|E_alu_result[23]~38_combout ;
wire \u0|rsp_xbar_mux_001|src_data[22]~4_combout ;
wire \u0|nios2_qsys_0|E_alu_result[22]~39_combout ;
wire \u0|nios2_qsys_0|E_alu_result[22]~40_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~20_combout ;
wire \u0|rsp_xbar_mux_001|src_data[21]~5_combout ;
wire \u0|nios2_qsys_0|E_alu_result[21]~41_combout ;
wire \u0|nios2_qsys_0|E_alu_result[21]~42_combout ;
wire \u0|nios2_qsys_0|E_alu_result[21]~43_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~11_combout ;
wire \u0|rsp_xbar_mux_001|src_data[20]~6_combout ;
wire \u0|nios2_qsys_0|E_alu_result[20]~44_combout ;
wire \u0|nios2_qsys_0|E_alu_result[20]~45_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~12_combout ;
wire \u0|rsp_xbar_mux_001|src_data[19]~7_combout ;
wire \u0|nios2_qsys_0|E_alu_result[19]~46_combout ;
wire \u0|nios2_qsys_0|E_alu_result[19]~47_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~13_combout ;
wire \u0|rsp_xbar_mux_001|src_data[18]~8_combout ;
wire \u0|rsp_xbar_mux_001|src_data[17]~9_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~15_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~16_combout ;
wire \u0|rsp_xbar_mux_001|src_data[15]~11_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~18_combout ;
wire \u0|rsp_xbar_mux_001|src_data[13]~13_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~45_combout ;
wire \u0|nios2_qsys_0|av_ld_byte3_data_nxt~16_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~46_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~47_combout ;
wire \u0|nios2_qsys_0|E_alu_result[30]~52_combout ;
wire \u0|nios2_qsys_0|E_alu_result[30]~53_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~48_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~49_combout ;
wire \u0|nios2_qsys_0|av_ld_byte3_data_nxt~22_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~33_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~4_combout ;
wire \u0|cmd_xbar_mux|src_payload~3_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~37_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~45_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|Mux6~0_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|Mux6~1_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~47_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|resetlatch~regout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~5_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~12_combout ;
wire \u0|dma_0|fi|buffer~37_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|break_on_reset~0_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~regout ;
wire \u0|nios2_qsys_0|W_ienable_reg_nxt~0_combout ;
wire \u0|jtag_uart_0|LessThan0~0_combout ;
wire \u0|jtag_uart_0|LessThan0~1_combout ;
wire \u0|jtag_uart_0|LessThan1~0_combout ;
wire \u0|jtag_uart_0|LessThan1~1_combout ;
wire \u0|jtag_uart_0|LessThan1~2_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_go~regout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~4_combout ;
wire \u0|dma_0|fi|buffer~12_regout ;
wire \u0|dma_0|fi|buffer~15_regout ;
wire \u0|dma_0|fi|buffer~14_regout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \u0|nios2_qsys_0|F_iw[27]~67_combout ;
wire \u0|nios2_qsys_0|F_iw[30]~73_combout ;
wire \u0|nios2_qsys_0|F_iw[31]~75_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[19]~18_combout ;
wire \u0|jtag_uart_0|av_readdata[4]~1_combout ;
wire \u0|jtag_uart_0|av_readdata[3]~2_combout ;
wire \u0|jtag_uart_0|av_readdata[2]~3_combout ;
wire \u0|jtag_uart_0|ac~regout ;
wire \u0|jtag_uart_0|av_readdata[1]~4_combout ;
wire \u0|jtag_uart_0|av_readdata[0]~5_combout ;
wire \u0|jtag_uart_0|av_readdata[7]~6_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[21]~27_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[20]~28_combout ;
wire \u0|jtag_uart_0|rvalid~regout ;
wire \u0|cmd_xbar_mux_001|src_payload~30_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~31_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~6_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|Equal0~1_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~8_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~14_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~9_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~18_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~12_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|Equal0~2_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~13_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~14_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|resetlatch~0_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_go~0_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_go~1_combout ;
wire \u0|dma_0|fi|buffer~19_regout ;
wire \u0|dma_0|fi|buffer~18_regout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~16_combout ;
wire \u0|dma_0|fi|buffer~8_regout ;
wire \u0|dma_0|fi|buffer~7_regout ;
wire \u0|dma_0|fi|buffer~22_regout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~19_combout ;
wire \u0|dma_0|fi|buffer~21_regout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~20_combout ;
wire \u0|dma_0|fi|buffer~23_regout ;
wire \u0|dma_0|fi|buffer~27_regout ;
wire \u0|dma_0|fi|buffer~28_regout ;
wire \u0|jtag_uart_0|ac~0_combout ;
wire \u0|jtag_uart_0|ac~1_combout ;
wire \u0|jtag_uart_0|rvalid~0_combout ;
wire \u0|dma_0|fi|buffer~32_regout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~30_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~15_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~60_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~62_combout ;
wire \u0|dma_0|rm|oFF_data[0]~2_combout ;
wire \u0|dma_0|rm|oFF_data[3]~4_combout ;
wire \u0|dma_0|rm|oFF_data[11]~7_combout ;
wire \u0|cmd_xbar_mux|src_payload~9_combout ;
wire \u0|dma_0|rm|oFF_data[12]~8_combout ;
wire \u0|cmd_xbar_mux|src_payload~11_combout ;
wire \u0|dma_0|rm|oFF_data[13]~11_combout ;
wire \u0|dma_0|rm|oFF_data[15]~12_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~29_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~21_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~30_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~68_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~22_combout ;
wire \u0|dma_0|rm|oFF_data[18]~13_combout ;
wire \u0|dma_0|rm|oFF_data[17]~14_combout ;
wire \u0|cmd_xbar_mux|src_payload~22_combout ;
wire \u0|dma_0|rm|oFF_data[10]~15_combout ;
wire \u0|cmd_xbar_mux|src_payload~27_combout ;
wire \u0|dma_0|rm|oFF_data[21]~20_combout ;
wire \u0|cmd_xbar_mux|src_payload~29_combout ;
wire \u0|cmd_xbar_mux|src_payload~30_combout ;
wire \u0|dma_0|rm|oFF_data[22]~23_combout ;
wire \u0|dma_0|rm|oFF_data[28]~28_combout ;
wire \u0|dma_0|rm|oFF_data[30]~31_combout ;
wire \u0|dma_0|rm|oFF_data[31]~32_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~23_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~25_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~72_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~74_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~27_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~28_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~79_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~30_combout ;
wire \u0|dma_0|wm|oWM_done~4_combout ;
wire \u0|cmd_xbar_mux_003|src_valid~4_combout ;
wire \u0|onchip_memory2_1|wren~3_combout ;
wire \u0|nios2_qsys_0|E_alu_result[27]~57_combout ;
wire \u0|nios2_qsys_0|E_alu_result[26]~58_combout ;
wire \u0|nios2_qsys_0|E_alu_result[23]~61_combout ;
wire \u0|nios2_qsys_0|E_alu_result[22]~62_combout ;
wire \u0|nios2_qsys_0|E_alu_result[30]~67_combout ;
wire \u0|nios2_qsys_0|D_ctrl_alu_force_xor~9_combout ;
wire \u0|nios2_qsys_0|D_wr_dst_reg~2_combout ;
wire \u0|nios2_qsys_0|D_ctrl_alu_subtract~2_combout ;
wire \u0|nios2_qsys_0|D_ctrl_alu_subtract~6_combout ;
wire \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout ;
wire \u0|cmd_xbar_mux_001|packet_in_progress~0_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|read~0_combout ;
wire \u0|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout ;
wire \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0_combout ;
wire \altera_internal_jtag~TCKUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~12 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~15 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \u0|dma_0|fi|buffer_rtl_0_bypass[15]~feeder_combout ;
wire \u0|dma_0|fi|buffer_rtl_0_bypass[9]~feeder_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|read_req~feeder_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata[1]~feeder_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata[2]~feeder_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata[6]~feeder_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]~feeder_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]~feeder_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout ;
wire \u0|dma_0|control|oWM_startaddress[21]~feeder_combout ;
wire \u0|dma_0|control|oWM_startaddress[18]~feeder_combout ;
wire \u0|dma_0|control|oWM_startaddress[17]~feeder_combout ;
wire \u0|dma_0|control|oWM_startaddress[12]~feeder_combout ;
wire \u0|dma_0|control|oLength[11]~feeder_combout ;
wire \u0|dma_0|control|oWM_startaddress[9]~feeder_combout ;
wire \u0|dma_0|control|oRM_startaddress[0]~feeder_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]~feeder_combout ;
wire \u0|jtag_uart_0|t_dav~feeder_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~feeder_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~feeder_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6]~feeder_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23]~feeder_combout ;
wire \u0|dma_0|fi|buffer_rtl_0_bypass[28]~feeder_combout ;
wire \u0|dma_0|fi|buffer_rtl_0_bypass[38]~feeder_combout ;
wire \u0|dma_0|fi|buffer_rtl_0_bypass[44]~feeder_combout ;
wire \u0|dma_0|fi|buffer_rtl_0_bypass[48]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ;
wire \CLOCK_50~combout ;
wire \CLOCK_50~clkctrl_outclk ;
wire \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \altera_reserved_tck~combout ;
wire \altera_reserved_tdi~combout ;
wire \~GND~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~regout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~20_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[37]~21_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~23_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~25_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~28_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~regout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~regout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~regout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~regout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~11_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~43_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~44_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~38_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~8_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~49_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~48_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~1 ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~3 ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~1_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~5 ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~3_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~7 ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~46_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]~feeder_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~4_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~9 ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]~feeder_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~5_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~11 ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~6_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~13 ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~15 ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~1_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~regout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]~feeder_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~2_combout ;
wire \u0|dma_0|fi|pos_read[0]~0_combout ;
wire \u0|rst_controller|r_sync_rst~clkctrl_outclk ;
wire \u0|dma_0|fi|Add1~1 ;
wire \u0|dma_0|fi|Add1~2_combout ;
wire \u0|dma_0|fi|Add1~3 ;
wire \u0|dma_0|fi|Add1~5 ;
wire \u0|dma_0|fi|Add1~6_combout ;
wire \u0|dma_0|fi|Add1~7 ;
wire \u0|dma_0|fi|Add1~9 ;
wire \u0|dma_0|fi|Add1~10_combout ;
wire \u0|dma_0|fi|Add1~11 ;
wire \u0|dma_0|fi|Add1~12_combout ;
wire \u0|dma_0|fi|pos_write[1]~7_combout ;
wire \u0|dma_0|fi|Add2~0_combout ;
wire \u0|dma_0|fi|Add1~0_combout ;
wire \u0|dma_0|fi|Add2~1 ;
wire \u0|dma_0|fi|Add2~2_combout ;
wire \u0|dma_0|fi|Add2~3 ;
wire \u0|dma_0|fi|Add2~4_combout ;
wire \u0|dma_0|fi|FF_almostfull~0_combout ;
wire \u0|dma_0|fi|pos_write[3]~11_combout ;
wire \u0|dma_0|fi|Add2~5 ;
wire \u0|dma_0|fi|Add2~7 ;
wire \u0|dma_0|fi|Add2~9 ;
wire \u0|dma_0|fi|Add2~10_combout ;
wire \u0|dma_0|fi|Add2~8_combout ;
wire \u0|dma_0|fi|pos_write[6]~17_combout ;
wire \u0|dma_0|fi|Add2~11 ;
wire \u0|dma_0|fi|Add2~12_combout ;
wire \u0|dma_0|fi|FF_almostfull~1_combout ;
wire \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~regout ;
wire \u0|nios2_qsys_0|hbreak_pending_nxt~0_combout ;
wire \u0|nios2_qsys_0|hbreak_pending~regout ;
wire \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout ;
wire \u0|cmd_xbar_demux_001|src0_valid~0_combout ;
wire \u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder_combout ;
wire \u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout ;
wire \u0|nios2_qsys_0|i_read_nxt~0_combout ;
wire \u0|nios2_qsys_0|i_read~regout ;
wire \u0|nios2_qsys_0_instruction_master_translator|uav_read~combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2_combout ;
wire \u0|cmd_xbar_mux_003|src_valid~5_combout ;
wire \u0|cmd_xbar_mux_003|arb|top_priority_reg[0]~1_combout ;
wire \u0|nios2_qsys_0|E_src1[15]~2_combout ;
wire \u0|nios2_qsys_0|F_pc_plus_one[10]~21 ;
wire \u0|nios2_qsys_0|F_pc_plus_one[11]~23 ;
wire \u0|nios2_qsys_0|F_pc_plus_one[12]~25 ;
wire \u0|nios2_qsys_0|F_pc_plus_one[13]~26_combout ;
wire \u0|nios2_qsys_0|D_ctrl_st~0_combout ;
wire \u0|nios2_qsys_0|R_ctrl_st~regout ;
wire \u0|cmd_xbar_mux_003|arb|grant[0]~1_combout ;
wire \u0|dma_0_control_translator|read_latency_shift_reg~0_combout ;
wire \u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]~regout ;
wire \u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout ;
wire \u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout ;
wire \u0|rsp_xbar_demux_003|src0_valid~0_combout ;
wire \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout ;
wire \u0|cmd_xbar_mux|packet_in_progress~0_combout ;
wire \u0|cmd_xbar_mux|packet_in_progress~regout ;
wire \u0|cmd_xbar_mux|update_grant~1_combout ;
wire \u0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout ;
wire \u0|cmd_xbar_mux|arb|grant[1]~0_combout ;
wire \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout ;
wire \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout ;
wire \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|read~0_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|read~regout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~1_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~regout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|waitrequest~1_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|waitrequest~regout ;
wire \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~0_combout ;
wire \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]~regout ;
wire \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout ;
wire \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout ;
wire \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~regout ;
wire \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ;
wire \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ;
wire \u0|rsp_xbar_demux|src0_valid~0_combout ;
wire \u0|rsp_xbar_mux|WideOr1~0_combout ;
wire \u0|nios2_qsys_0|F_valid~0_combout ;
wire \u0|nios2_qsys_0|D_valid~regout ;
wire \u0|nios2_qsys_0|R_valid~regout ;
wire \u0|nios2_qsys_0|E_new_inst~regout ;
wire \u0|nios2_qsys_0|d_write_nxt~combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_test_bench|d_write~regout ;
wire \u0|rsp_xbar_demux|src1_valid~0_combout ;
wire \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~regout ;
wire \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ;
wire \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout ;
wire \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]~regout ;
wire \u0|rsp_xbar_demux_002|src1_valid~0_combout ;
wire \u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~regout ;
wire \u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout ;
wire \u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ;
wire \u0|rsp_xbar_demux_003|src1_valid~0_combout ;
wire \u0|rsp_xbar_mux_001|WideOr1~1_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~0_combout ;
wire \u0|nios2_qsys_0|d_writedata[27]~3_combout ;
wire \u0|cmd_xbar_mux_002|arb|top_priority_reg[0]~1_combout ;
wire \u0|dma_0_write_translator_avalon_universal_master_0_agent|av_waitrequest~0_combout ;
wire \u0|dma_0|wm|oWM_write~2_combout ;
wire \u0|dma_0|wm|oWM_write~3_combout ;
wire \u0|dma_0|wm|oWM_write~regout ;
wire \u0|cmd_xbar_mux_002|arb|top_priority_reg[1]~0_combout ;
wire \u0|cmd_xbar_mux_002|arb|adder|cout~0_combout ;
wire \u0|cmd_xbar_mux_002|arb|grant[1]~3_combout ;
wire \u0|cmd_xbar_mux_002|packet_in_progress~0_combout ;
wire \u0|cmd_xbar_mux_002|packet_in_progress~regout ;
wire \u0|cmd_xbar_mux_002|src_valid~0_combout ;
wire \u0|cmd_xbar_mux_002|update_grant~2_combout ;
wire \u0|dma_0|wm|Add1~1 ;
wire \u0|dma_0|wm|Add1~2_combout ;
wire \u0|dma_0|control|oWM_startaddress~27_combout ;
wire \u0|dma_0|control|oWM_startaddress[3]~feeder_combout ;
wire \u0|nios2_qsys_0|W_alu_result[2]~15_combout ;
wire \u0|nios2_qsys_0|Equal2~2_combout ;
wire \u0|nios2_qsys_0|D_ctrl_shift_logical~0_combout ;
wire \u0|nios2_qsys_0|D_ctrl_rot_right~0_combout ;
wire \u0|nios2_qsys_0|R_ctrl_rot_right~regout ;
wire \u0|cmd_xbar_mux_001|src_payload~8_combout ;
wire \u0|cmd_xbar_mux_001|src_data[38]~2_combout ;
wire \u0|nios2_qsys_0_data_master_translator|uav_write~0_combout ;
wire \u0|dma_0|control|control~2_combout ;
wire \u0|dma_0|control|control~3_combout ;
wire \u0|dma_0|control|control~0_combout ;
wire \u0|dma_0|control|Selector31~1_combout ;
wire \u0|dma_0|control|control~1_combout ;
wire \u0|dma_0|control|enable~0_combout ;
wire \u0|dma_0|control|enable~regout ;
wire \u0|dma_0|control|Selector31~0_combout ;
wire \u0|dma_0|control|state~9_combout ;
wire \u0|dma_0|control|state.00~regout ;
wire \u0|dma_0|control|Selector34~5_combout ;
wire \u0|dma_0|control|state.01~regout ;
wire \u0|dma_0|control|Selector34~4_combout ;
wire \u0|dma_0|control|Selector30~0_combout ;
wire \u0|dma_0|control|oReaddata~0_combout ;
wire \u0|dma_0|control|always0~0_combout ;
wire \u0|dma_0|control|oReaddata[0]~1_combout ;
wire \u0|dma_0_control_translator|read_latency_shift_reg~1_combout ;
wire \u0|dma_0|control|oReaddata[0]~2_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~0_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[1]~feeder_combout ;
wire \u0|nios2_qsys_0|D_ctrl_exception~4_combout ;
wire \u0|nios2_qsys_0|Equal2~4_combout ;
wire \u0|nios2_qsys_0|Equal2~8_combout ;
wire \u0|nios2_qsys_0|D_dst_regnum[4]~10_combout ;
wire \u0|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout ;
wire \u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout ;
wire \u0|nios2_qsys_0|D_dst_regnum[1]~9_combout ;
wire \u0|nios2_qsys_0|D_dst_regnum[1]~11_combout ;
wire \u0|nios2_qsys_0|D_dst_regnum[2]~5_combout ;
wire \u0|nios2_qsys_0|D_dst_regnum[2]~6_combout ;
wire \u0|dma_0|wm|Add1~3 ;
wire \u0|dma_0|wm|Add1~4_combout ;
wire \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]~regout ;
wire \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ;
wire \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout ;
wire \u0|rsp_xbar_demux_002|src0_valid~0_combout ;
wire \u0|dma_0|rm|oFF_data[31]~1_combout ;
wire \u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ;
wire \u0|dma_0|fi|FF_almostfull~2_combout ;
wire \u0|dma_0|rm|state~0_combout ;
wire \u0|dma_0|rm|state[1]~1_combout ;
wire \u0|dma_0|rm|oFF_writerequest~2_combout ;
wire \u0|dma_0|fi|pos_write[0]~21_combout ;
wire \u0|dma_0|fi|pos_read[0]~_wirecell_combout ;
wire \u0|dma_0|fi|Add1~4_combout ;
wire \u0|dma_0|fi|Add1~8_combout ;
wire \u0|nios2_qsys_0|Equal101~0_combout ;
wire \u0|nios2_qsys_0|Equal101~8_combout ;
wire \u0|nios2_qsys_0|D_ctrl_uncond_cti_non_br~1_combout ;
wire \u0|nios2_qsys_0|R_ctrl_uncond_cti_non_br~regout ;
wire \u0|nios2_qsys_0|R_ctrl_br~regout ;
wire \u0|nios2_qsys_0|F_pc_sel_nxt~0_combout ;
wire \u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0_combout ;
wire \u0|nios2_qsys_0|D_ctrl_exception~2_combout ;
wire \u0|nios2_qsys_0|D_ctrl_exception~5_combout ;
wire \u0|nios2_qsys_0|D_ctrl_exception~combout ;
wire \u0|nios2_qsys_0|R_ctrl_exception~regout ;
wire \u0|nios2_qsys_0|D_ctrl_break~2_combout ;
wire \u0|nios2_qsys_0|D_ctrl_break~3_combout ;
wire \u0|nios2_qsys_0|R_ctrl_break~regout ;
wire \u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout ;
wire \u0|nios2_qsys_0|F_pc_plus_one[0]~1 ;
wire \u0|nios2_qsys_0|F_pc_plus_one[1]~3 ;
wire \u0|nios2_qsys_0|F_pc_plus_one[2]~5 ;
wire \u0|nios2_qsys_0|F_pc_plus_one[3]~6_combout ;
wire \u0|nios2_qsys_0|F_pc_no_crst_nxt[3]~9_combout ;
wire \u0|nios2_qsys_0|W_valid~0_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_cnt[0]~5_combout ;
wire \u0|nios2_qsys_0|d_writedata[24]~0_combout ;
wire \u0|cmd_xbar_mux_002|src_data[42]~4_combout ;
wire \u0|dma_0|wm|Add1~5 ;
wire \u0|dma_0|wm|Add1~6_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable[20]~feeder_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~25_combout ;
wire \u0|nios2_qsys_0|F_iw[26]~65_combout ;
wire \u0|nios2_qsys_0|F_iw[26]~66_combout ;
wire \u0|nios2_qsys_0|F_pc_plus_one[3]~7 ;
wire \u0|nios2_qsys_0|F_pc_plus_one[4]~9 ;
wire \u0|nios2_qsys_0|F_pc_plus_one[5]~10_combout ;
wire \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout ;
wire \u0|cmd_xbar_mux_002|src_data[43]~5_combout ;
wire \u0|nios2_qsys_0|R_src2_lo[8]~5_combout ;
wire \u0|dma_0|control|oWM_startaddress~22_combout ;
wire \u0|dma_0|control|oWM_startaddress[8]~feeder_combout ;
wire \u0|dma_0|wm|oWM_writeaddress~24_combout ;
wire \u0|dma_0|wm|oWM_writeaddress[14]~36_combout ;
wire \u0|dma_0|wm|Add1~9 ;
wire \u0|dma_0|wm|Add1~10_combout ;
wire \u0|nios2_qsys_0|D_ctrl_ld_signed~0_combout ;
wire \u0|nios2_qsys_0|R_ctrl_ld_signed~regout ;
wire \u0|nios2_qsys_0|av_ld_byte1_data[7]~0_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~8_combout ;
wire \u0|nios2_qsys_0|av_ld_byte2_data[7]~7_combout ;
wire \u0|cmd_xbar_mux_002|src_data[47]~9_combout ;
wire \u0|dma_0|control|oWM_startaddress~19_combout ;
wire \u0|dma_0|wm|Add1~15 ;
wire \u0|dma_0|wm|Add1~16_combout ;
wire \u0|dma_0|wm|oWM_writeaddress~22_combout ;
wire \u0|dma_0|wm|Add1~17 ;
wire \u0|dma_0|wm|Add1~18_combout ;
wire \u0|dma_0|wm|oWM_writeaddress~21_combout ;
wire \u0|nios2_qsys_0|d_writedata[29]~5_combout ;
wire \u0|nios2_qsys_0|d_writedata[26]~2_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~14_combout ;
wire \u0|nios2_qsys_0|R_src2_lo[2]~11_combout ;
wire \u0|nios2_qsys_0|Add1~1 ;
wire \u0|nios2_qsys_0|Add1~3 ;
wire \u0|nios2_qsys_0|Add1~5 ;
wire \u0|nios2_qsys_0|Add1~7 ;
wire \u0|nios2_qsys_0|Add1~8_combout ;
wire \u0|nios2_qsys_0|d_writedata[30]~feeder_combout ;
wire \u0|jtag_uart_0|fifo_rd~0_combout ;
wire \u0|jtag_uart_0|read_0~regout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|state~0_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|state~2_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|state~regout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count[9]~1_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~4_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~2_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~10_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~9_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~8_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~7_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~6_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~5_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~3_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[3]~0_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write~regout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write1~regout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write2~regout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|always2~0_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rst2~regout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|t_ena~1_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout ;
wire \u0|jtag_uart_0|wr_rfifo~combout ;
wire \u0|jtag_uart_0|fifo_rd~1_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|state~1_combout ;
wire \u0|jtag_uart_0|woverflow~0_combout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ;
wire \u0|jtag_uart_0|r_val~regout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|r_ena1~regout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout ;
wire \u0|jtag_uart_0|r_val~0_combout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout ;
wire \u0|jtag_uart_0|fifo_wr~0_combout ;
wire \u0|jtag_uart_0|fifo_wr~regout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata[7]~feeder_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata[5]~feeder_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout ;
wire \u0|jtag_uart_0|av_readdata[5]~8_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~24_combout ;
wire \u0|dma_0|rm|oRM_readaddress[2]~35_combout ;
wire \u0|dma_0|control|oRM_startaddress[2]~feeder_combout ;
wire \u0|dma_0|control|oRM_startaddress[25]~0_combout ;
wire \u0|dma_0|control|oRM_startaddress[25]~1_combout ;
wire \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|dma_0|rm|oRM_readaddress[22]~37_combout ;
wire \u0|dma_0|rm|oRM_readaddress[22]~96_combout ;
wire \u0|dma_0|rm|oRM_readaddress[2]~36 ;
wire \u0|dma_0|rm|oRM_readaddress[3]~38_combout ;
wire \u0|dma_0|rm|oRM_readaddress[3]~39 ;
wire \u0|dma_0|rm|oRM_readaddress[4]~41 ;
wire \u0|dma_0|rm|oRM_readaddress[5]~42_combout ;
wire \u0|nios2_qsys_0|E_src1[6]~11_combout ;
wire \u0|nios2_qsys_0|F_pc_plus_one[4]~8_combout ;
wire \u0|nios2_qsys_0|E_logic_result[6]~8_combout ;
wire \u0|nios2_qsys_0|W_alu_result[6]~11_combout ;
wire \u0|nios2_qsys_0|D_ctrl_shift_rot_right~0_combout ;
wire \u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[8]~13_combout ;
wire \u0|nios2_qsys_0|F_iw[31]~76_combout ;
wire \u0|jtag_uart_0|woverflow~1_combout ;
wire \u0|jtag_uart_0|woverflow~regout ;
wire \u0|nios2_qsys_0|E_mem_byte_en[1]~7_combout ;
wire \u0|nios2_qsys_0|d_writedata[28]~4_combout ;
wire \u0|dma_0|fi|buffer~40_combout ;
wire \u0|dma_0|fi|buffer~39_combout ;
wire \u0|dma_0|fi|buffer~41_combout ;
wire \u0|dma_0|fi|buffer~13_regout ;
wire \u0|dma_0|fi|buffer~0feeder_combout ;
wire \u0|dma_0|fi|buffer~0_regout ;
wire \u0|dma_0|wm|oWM_writedata[12]~9_combout ;
wire \u0|dma_0|fi|buffer_rtl_0_bypass[29]~feeder_combout ;
wire \u0|dma_0|fi|buffer~36_combout ;
wire \u0|dma_0|fi|buffer~34_combout ;
wire \u0|dma_0|fi|buffer~33_combout ;
wire \u0|dma_0|fi|buffer~35_combout ;
wire \u0|dma_0|fi|buffer~38_combout ;
wire \u0|dma_0|fi|FF_empty~combout ;
wire \u0|dma_0|wm|oWM_writedata[1]~32_combout ;
wire \u0|cmd_xbar_mux_001|src_data[43]~7_combout ;
wire \u0|dma_0|rm|oRM_readaddress[5]~43 ;
wire \u0|dma_0|rm|oRM_readaddress[6]~45 ;
wire \u0|dma_0|rm|oRM_readaddress[7]~46_combout ;
wire \u0|dma_0|control|oRM_startaddress[7]~feeder_combout ;
wire \u0|dma_0|rm|oRM_readaddress[7]~47 ;
wire \u0|dma_0|rm|oRM_readaddress[8]~48_combout ;
wire \u0|nios2_qsys_0|R_src2_lo[9]~4_combout ;
wire \u0|nios2_qsys_0|R_src2_lo[7]~6_combout ;
wire \u0|nios2_qsys_0|Add2~9 ;
wire \u0|nios2_qsys_0|Add2~11 ;
wire \u0|nios2_qsys_0|Add2~13 ;
wire \u0|nios2_qsys_0|Add2~15 ;
wire \u0|nios2_qsys_0|Add2~17 ;
wire \u0|nios2_qsys_0|Add2~18_combout ;
wire \u0|nios2_qsys_0|F_pc[7]~4_combout ;
wire \u0|nios2_qsys_0|F_pc_plus_one[5]~11 ;
wire \u0|nios2_qsys_0|F_pc_plus_one[6]~13 ;
wire \u0|nios2_qsys_0|F_pc_plus_one[7]~14_combout ;
wire \u0|nios2_qsys_0|W_alu_result[9]~8_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[9]~12_combout ;
wire \u0|nios2_qsys_0|Equal2~7_combout ;
wire \u0|nios2_qsys_0|Equal101~4_combout ;
wire \u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout ;
wire \u0|nios2_qsys_0|Equal101~2_combout ;
wire \u0|nios2_qsys_0|D_ctrl_br_cmp~0_combout ;
wire \u0|nios2_qsys_0|D_ctrl_br_cmp~2_combout ;
wire \u0|nios2_qsys_0|R_ctrl_br_cmp~regout ;
wire \u0|nios2_qsys_0|E_alu_result~26_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[7]~18_combout ;
wire \u0|nios2_qsys_0|E_logic_result[8]~13_combout ;
wire \u0|nios2_qsys_0|W_alu_result[8]~9_combout ;
wire \u0|nios2_qsys_0|R_ctrl_shift_rot~regout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[8]~15_combout ;
wire \u0|nios2_qsys_0|av_ld_byte1_data[1]~6_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~13_combout ;
wire \u0|cmd_xbar_mux_001|src_data[46]~10_combout ;
wire \u0|dma_0|rm|oRM_readaddress[8]~49 ;
wire \u0|dma_0|rm|oRM_readaddress[9]~51 ;
wire \u0|dma_0|rm|oRM_readaddress[10]~52_combout ;
wire \u0|dma_0|control|oWM_startaddress~20_combout ;
wire \u0|dma_0|control|oRM_startaddress[10]~feeder_combout ;
wire \u0|cmd_xbar_mux_001|src_data[47]~11_combout ;
wire \u0|dma_0|rm|oRM_readaddress[10]~53 ;
wire \u0|dma_0|rm|oRM_readaddress[11]~55 ;
wire \u0|dma_0|rm|oRM_readaddress[12]~56_combout ;
wire \u0|dma_0|control|oWM_startaddress~18_combout ;
wire \u0|cmd_xbar_mux_001|src_data[49]~13_combout ;
wire \u0|dma_0|rm|oRM_readaddress[12]~57 ;
wire \u0|dma_0|rm|oRM_readaddress[13]~58_combout ;
wire \u0|dma_0|control|oWM_startaddress~17_combout ;
wire \u0|dma_0|control|oRM_startaddress[13]~feeder_combout ;
wire \u0|nios2_qsys_0|E_mem_byte_en[2]~4_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[17]~20_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~14_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33]~feeder_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~7_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~2_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[34]~78_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|DRsize.010~regout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~75_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~73_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[11]~13_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~80_combout ;
wire \u0|cmd_xbar_mux|src_payload~8_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]~feeder_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~25_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_rd~0_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_rd~regout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_rd_d1~regout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~7_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~0_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|Equal0~0_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[12]~5_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~8_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~27_combout ;
wire \u0|cmd_xbar_mux|src_payload~12_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~11_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~28_combout ;
wire \u0|cmd_xbar_mux|src_payload~13_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~12_combout ;
wire \u0|nios2_qsys_0|E_st_data[16]~7_combout ;
wire \u0|cmd_xbar_mux|src_payload~10_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20]~feeder_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~22_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~21_combout ;
wire \u0|nios2_qsys_0|av_ld_byte1_data[2]~5_combout ;
wire \u0|nios2_qsys_0|av_ld_byte2_data[2]~2_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~21_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~20_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout ;
wire \u0|dma_0|rm|oFF_data[19]~22_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[20]~29_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 ;
wire \u0|dma_0|rm|oFF_data[20]~21_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[11]~4_combout ;
wire \u0|nios2_qsys_0|av_ld_byte1_data[4]~3_combout ;
wire \u0|nios2_qsys_0|av_ld_byte2_data[4]~4_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~26_combout ;
wire \u0|nios2_qsys_0|av_ld_byte3_data_nxt~1_combout ;
wire \u0|nios2_qsys_0|av_ld_byte3_data_nxt~0_combout ;
wire \u0|nios2_qsys_0|av_ld_byte3_data_nxt~2_combout ;
wire \u0|nios2_qsys_0|av_ld_align_cycle_nxt[1]~1_combout ;
wire \u0|nios2_qsys_0|E_logic_result[0]~32_combout ;
wire \u0|nios2_qsys_0|W_alu_result[0]~16_combout ;
wire \u0|nios2_qsys_0|av_ld_rshift8~0_combout ;
wire \u0|nios2_qsys_0|av_ld_rshift8~1_combout ;
wire \u0|nios2_qsys_0|av_ld_byte1_data_en~2_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[12]~1_combout ;
wire \u0|nios2_qsys_0|av_ld_byte1_data[5]~2_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[14]~29_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[15]~28_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~7_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~3_combout ;
wire \u0|nios2_qsys_0|E_mem_byte_en[0]~6_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~2_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 ;
wire \u0|dma_0|rm|oFF_data[4]~3_combout ;
wire \u0|dma_0|rm|oFF_data[5]~5_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~18_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~17_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 ;
wire \u0|dma_0|rm|oFF_data[7]~18_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~16_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[17]~26_combout ;
wire \u0|nios2_qsys_0|av_ld_byte2_data[3]~3_combout ;
wire \u0|nios2_qsys_0|av_ld_byte3_data_nxt~3_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~27_combout ;
wire \u0|nios2_qsys_0|av_ld_byte3_data_nxt~4_combout ;
wire \u0|nios2_qsys_0|av_ld_byte3_data_nxt~5_combout ;
wire \u0|nios2_qsys_0|E_alu_result[19]~64_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[19]~24_combout ;
wire \u0|nios2_qsys_0|E_alu_result[20]~63_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[20]~23_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[21]~21_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~9_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~28_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~61_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~34_combout ;
wire \u0|cmd_xbar_mux|src_payload~31_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~30_combout ;
wire \u0|cmd_xbar_mux|src_payload~32_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~31_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~3_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~31_combout ;
wire \u0|cmd_xbar_mux|src_payload~28_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~27_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~24_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~29_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~21_combout ;
wire \u0|nios2_qsys_0|av_ld_byte2_data[6]~6_combout ;
wire \u0|nios2_qsys_0|av_ld_byte3_data_nxt~18_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0_combout ;
wire \u0|cmd_xbar_mux|src_payload~2_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[4]~1_combout ;
wire \u0|cmd_xbar_mux|src_payload~7_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~6_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~26_combout ;
wire \u0|cmd_xbar_mux|src_payload~26_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~25_combout ;
wire \u0|cmd_xbar_mux|src_payload~6_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~5_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~13_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[23]~17_combout ;
wire \u0|cmd_xbar_mux|src_payload~16_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~15_combout ;
wire \u0|cmd_xbar_mux|src_payload~15_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~14_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~25_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~37_combout ;
wire \u0|cmd_xbar_mux|src_payload~18_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~17_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~19_combout ;
wire \u0|cmd_xbar_mux|src_payload~19_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~18_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~1_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~20_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[26]~8_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[27]~5_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[22]~26_combout ;
wire \u0|nios2_qsys_0|E_src2[29]~6_combout ;
wire \u0|nios2_qsys_0|Equal2~3_combout ;
wire \u0|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0_combout ;
wire \u0|nios2_qsys_0|Equal2~10_combout ;
wire \u0|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout ;
wire \u0|nios2_qsys_0|R_ctrl_unsigned_lo_imm16~regout ;
wire \u0|nios2_qsys_0|R_src2_hi~0_combout ;
wire \u0|nios2_qsys_0|R_src1[28]~39_combout ;
wire \u0|nios2_qsys_0|E_src2[27]~4_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[30]~32_combout ;
wire \u0|nios2_qsys_0|E_invert_arith_src_msb~2_combout ;
wire \u0|nios2_qsys_0|E_invert_arith_src_msb~4_combout ;
wire \u0|nios2_qsys_0|E_invert_arith_src_msb~3_combout ;
wire \u0|nios2_qsys_0|E_invert_arith_src_msb~regout ;
wire \u0|nios2_qsys_0|R_src1[31]~46_combout ;
wire \u0|nios2_qsys_0|E_src2[30]~7_combout ;
wire \u0|nios2_qsys_0|E_src2[28]~5_combout ;
wire \u0|nios2_qsys_0|E_src2[26]~3_combout ;
wire \u0|nios2_qsys_0|R_src1[25]~36_combout ;
wire \u0|nios2_qsys_0|R_src1[24]~42_combout ;
wire \u0|nios2_qsys_0|E_src2[23]~9_combout ;
wire \u0|nios2_qsys_0|E_src2[22]~10_combout ;
wire \u0|nios2_qsys_0|E_src2[21]~11_combout ;
wire \u0|nios2_qsys_0|E_src2[20]~13_combout ;
wire \u0|nios2_qsys_0|R_src1[19]~47_combout ;
wire \u0|nios2_qsys_0|E_src1[17]~0_combout ;
wire \u0|nios2_qsys_0|F_pc_no_crst_nxt[15]~2_combout ;
wire \u0|nios2_qsys_0|F_pc_no_crst_nxt[15]~3_combout ;
wire \u0|nios2_qsys_0|F_pc_plus_one[13]~27 ;
wire \u0|nios2_qsys_0|F_pc_plus_one[14]~29 ;
wire \u0|nios2_qsys_0|F_pc_plus_one[15]~30_combout ;
wire \u0|nios2_qsys_0|E_src1[16]~1_combout ;
wire \u0|nios2_qsys_0|F_pc_plus_one[14]~28_combout ;
wire \u0|nios2_qsys_0|E_src1[13]~4_combout ;
wire \u0|nios2_qsys_0|F_pc_plus_one[11]~22_combout ;
wire \u0|nios2_qsys_0|E_src1[12]~5_combout ;
wire \u0|nios2_qsys_0|Add2~19 ;
wire \u0|nios2_qsys_0|Add2~21 ;
wire \u0|nios2_qsys_0|Add2~23 ;
wire \u0|nios2_qsys_0|Add2~25 ;
wire \u0|nios2_qsys_0|Add2~27 ;
wire \u0|nios2_qsys_0|Add2~29 ;
wire \u0|nios2_qsys_0|Add2~31 ;
wire \u0|nios2_qsys_0|Add2~33 ;
wire \u0|nios2_qsys_0|Add2~35 ;
wire \u0|nios2_qsys_0|Add2~37 ;
wire \u0|nios2_qsys_0|Add2~39 ;
wire \u0|nios2_qsys_0|Add2~41 ;
wire \u0|nios2_qsys_0|Add2~43 ;
wire \u0|nios2_qsys_0|Add2~45 ;
wire \u0|nios2_qsys_0|Add2~47 ;
wire \u0|nios2_qsys_0|Add2~49 ;
wire \u0|nios2_qsys_0|Add2~51 ;
wire \u0|nios2_qsys_0|Add2~53 ;
wire \u0|nios2_qsys_0|Add2~55 ;
wire \u0|nios2_qsys_0|Add2~57 ;
wire \u0|nios2_qsys_0|Add2~59 ;
wire \u0|nios2_qsys_0|Add2~61 ;
wire \u0|nios2_qsys_0|Add2~62_combout ;
wire \u0|nios2_qsys_0|W_alu_result[30]~18_combout ;
wire \u0|nios2_qsys_0|E_logic_result[31]~26_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[29]~29_combout ;
wire \u0|nios2_qsys_0|R_src1[29]~40_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[30]~30_combout ;
wire \u0|nios2_qsys_0|R_src1[30]~41_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[31]~31_combout ;
wire \u0|nios2_qsys_0|E_alu_result[31]~54_combout ;
wire \u0|nios2_qsys_0|E_alu_result[31]~55_combout ;
wire \u0|nios2_qsys_0|E_alu_result[31]~68_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[31]~33_combout ;
wire \u0|nios2_qsys_0|R_src1[26]~37_combout ;
wire \u0|nios2_qsys_0|R_src1[23]~43_combout ;
wire \u0|nios2_qsys_0|R_src1[21]~45_combout ;
wire \u0|nios2_qsys_0|E_src2[19]~12_combout ;
wire \u0|nios2_qsys_0|Add1~17 ;
wire \u0|nios2_qsys_0|Add1~19 ;
wire \u0|nios2_qsys_0|Add1~21 ;
wire \u0|nios2_qsys_0|Add1~23 ;
wire \u0|nios2_qsys_0|Add1~25 ;
wire \u0|nios2_qsys_0|Add1~27 ;
wire \u0|nios2_qsys_0|Add1~29 ;
wire \u0|nios2_qsys_0|Add1~31 ;
wire \u0|nios2_qsys_0|Add1~33 ;
wire \u0|nios2_qsys_0|Add1~35 ;
wire \u0|nios2_qsys_0|Add1~37 ;
wire \u0|nios2_qsys_0|Add1~39 ;
wire \u0|nios2_qsys_0|Add1~41 ;
wire \u0|nios2_qsys_0|Add1~43 ;
wire \u0|nios2_qsys_0|Add1~45 ;
wire \u0|nios2_qsys_0|Add1~47 ;
wire \u0|nios2_qsys_0|Add1~49 ;
wire \u0|nios2_qsys_0|Add1~51 ;
wire \u0|nios2_qsys_0|Add1~53 ;
wire \u0|nios2_qsys_0|Add1~55 ;
wire \u0|nios2_qsys_0|Add1~57 ;
wire \u0|nios2_qsys_0|Add1~58_combout ;
wire \u0|nios2_qsys_0|E_logic_result[29]~20_combout ;
wire \u0|nios2_qsys_0|W_alu_result[30]~19_combout ;
wire \u0|nios2_qsys_0|E_alu_result[29]~50_combout ;
wire \u0|nios2_qsys_0|E_alu_result[29]~51_combout ;
wire \u0|nios2_qsys_0|E_alu_result[29]~66_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[29]~31_combout ;
wire \u0|nios2_qsys_0|R_src1[22]~44_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[23]~25_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[24]~24_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[25]~23_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[26]~22_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[27]~21_combout ;
wire \u0|nios2_qsys_0|R_src1[27]~38_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[28]~19_combout ;
wire \u0|nios2_qsys_0|E_logic_result[28]~19_combout ;
wire \u0|nios2_qsys_0|E_alu_result[28]~27_combout ;
wire \u0|nios2_qsys_0|Add2~56_combout ;
wire \u0|nios2_qsys_0|E_alu_result[28]~28_combout ;
wire \u0|nios2_qsys_0|E_alu_result[28]~56_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[28]~2_combout ;
wire \u0|nios2_qsys_0|d_writedata[31]~7_combout ;
wire \u0|nios2_qsys_0|d_writedata[31]~feeder_combout ;
wire \u0|cmd_xbar_mux|src_payload~20_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~19_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~24_combout ;
wire \u0|nios2_qsys_0|av_ld_byte3_data_nxt~10_combout ;
wire \u0|nios2_qsys_0|av_ld_byte3_data_nxt~9_combout ;
wire \u0|nios2_qsys_0|av_ld_byte3_data_nxt~11_combout ;
wire \u0|nios2_qsys_0|E_alu_result[25]~59_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[25]~11_combout ;
wire \u0|cmd_xbar_mux|src_payload~17_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~16_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~23_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~35_combout ;
wire \u0|nios2_qsys_0|av_ld_byte3_data_nxt~13_combout ;
wire \u0|nios2_qsys_0|av_ld_byte3_data_nxt~12_combout ;
wire \u0|nios2_qsys_0|av_ld_byte3_data_nxt~14_combout ;
wire \u0|nios2_qsys_0|E_alu_result[24]~35_combout ;
wire \u0|nios2_qsys_0|Add2~48_combout ;
wire \u0|nios2_qsys_0|E_alu_result[24]~36_combout ;
wire \u0|nios2_qsys_0|E_alu_result[24]~60_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[24]~16_combout ;
wire \u0|cmd_xbar_mux|src_payload~14_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~13_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~64_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37]~feeder_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~26_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~70_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~71_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~65_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]~feeder_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~21_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|Mux30~0_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~19_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~56_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~57_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7]~feeder_combout ;
wire \u0|cmd_xbar_mux|src_payload~5_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~4_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~11_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~3_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~34_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]~feeder_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~10_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~2_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~29_combout ;
wire \u0|nios2_qsys_0|av_ld_byte3_data_nxt~19_combout ;
wire \u0|nios2_qsys_0|av_ld_byte3_data_nxt~20_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[22]~19_combout ;
wire \u0|nios2_qsys_0|R_src1[18]~49_combout ;
wire \u0|nios2_qsys_0|E_logic_result[18]~30_combout ;
wire \u0|nios2_qsys_0|Add2~36_combout ;
wire \u0|nios2_qsys_0|E_alu_result[18]~48_combout ;
wire \u0|nios2_qsys_0|Add1~36_combout ;
wire \u0|nios2_qsys_0|E_alu_result[18]~49_combout ;
wire \u0|nios2_qsys_0|E_alu_result[18]~65_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[18]~25_combout ;
wire \u0|nios2_qsys_0|d_writedata[25]~1_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~15_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout ;
wire \u0|dma_0|rm|oFF_data[8]~17_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[9]~22_combout ;
wire \u0|dma_0|rm|oFF_data[9]~16_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~10_combout ;
wire \u0|nios2_qsys_0|d_writedata[30]~6_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~9_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 ;
wire \u0|dma_0|rm|oFF_data[14]~10_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~12_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout ;
wire \u0|dma_0|rm|oFF_data[16]~9_combout ;
wire \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a17 ;
wire \u0|dma_0|wm|oWM_writedata[17]~18_combout ;
wire \u0|rsp_xbar_mux_001|src_data[16]~10_combout ;
wire \u0|nios2_qsys_0|av_ld_byte2_data[0]~1_combout ;
wire \u0|nios2_qsys_0|E_src2[16]~1_combout ;
wire \u0|nios2_qsys_0|E_logic_result[16]~2_combout ;
wire \u0|nios2_qsys_0|W_alu_result[16]~1_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[14]~4_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[15]~3_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[18]~16_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[17]~1_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[16]~2_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[16]~27_combout ;
wire \u0|nios2_qsys_0|E_st_data[21]~2_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~19_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[21]~28_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 ;
wire \u0|rsp_xbar_mux_001|src_payload~10_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~18_combout ;
wire \u0|nios2_qsys_0|av_ld_byte2_data[5]~5_combout ;
wire \u0|nios2_qsys_0|av_ld_byte3_data_nxt~15_combout ;
wire \u0|nios2_qsys_0|av_ld_byte3_data_nxt~17_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[13]~30_combout ;
wire \u0|nios2_qsys_0|E_st_data[23]~0_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~23_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[23]~32_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 ;
wire \u0|dma_0|rm|oFF_data[23]~24_combout ;
wire \u0|dma_0|rm|oFF_data[25]~26_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~26_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~27_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90~portadataout ;
wire \u0|dma_0|rm|oFF_data[26]~27_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~28_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~29_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~42_combout ;
wire \u0|dma_0|rm|oFF_data[27]~29_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~44_combout ;
wire \u0|dma_0|rm|oFF_data[29]~30_combout ;
wire \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a25 ;
wire \u0|dma_0|fi|buffer~26_regout ;
wire \u0|dma_0|wm|oWM_writedata[25]~30_combout ;
wire \u0|dma_0|fi|buffer_rtl_0_bypass[42]~feeder_combout ;
wire \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a26 ;
wire \u0|dma_0|wm|oWM_writedata[26]~31_combout ;
wire \u0|dma_0|fi|buffer_rtl_0_bypass[43]~feeder_combout ;
wire \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a28 ;
wire \u0|dma_0|fi|buffer~29_regout ;
wire \u0|dma_0|wm|oWM_writedata[28]~23_combout ;
wire \u0|dma_0|fi|buffer_rtl_0_bypass[45]~feeder_combout ;
wire \u0|nios2_qsys_0|av_ld_byte3_data_nxt~6_combout ;
wire \u0|nios2_qsys_0|av_ld_byte3_data_nxt~8_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[10]~7_combout ;
wire \u0|nios2_qsys_0|E_st_data[18]~5_combout ;
wire \u0|cmd_xbar_mux|src_payload~21_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~20_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~16_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~17_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[16]~2_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~9_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~26_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~10_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~32_combout ;
wire \u0|cmd_xbar_mux|src_payload~23_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~22_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[9]~7_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~29_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~76_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~77_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~31_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~81_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~82_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]~feeder_combout ;
wire \u0|cmd_xbar_mux|src_payload~24_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~23_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~12_combout ;
wire \u0|nios2_qsys_0|av_ld_byte2_data[1]~0_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[9]~10_combout ;
wire \u0|nios2_qsys_0|E_src1[9]~8_combout ;
wire \u0|cmd_xbar_mux_001|src_data[45]~9_combout ;
wire \u0|dma_0|rm|oRM_readaddress[9]~50_combout ;
wire \u0|dma_0|control|oWM_startaddress~21_combout ;
wire \u0|dma_0|control|oRM_startaddress[9]~feeder_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~4_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66~portadataout ;
wire \u0|dma_0|rm|oFF_data[2]~6_combout ;
wire \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a14 ;
wire \u0|dma_0|wm|oWM_writedata[14]~11_combout ;
wire \u0|dma_0|fi|buffer_rtl_0_bypass[31]~feeder_combout ;
wire \u0|rsp_xbar_mux_001|src_data[14]~12_combout ;
wire \u0|rsp_xbar_mux_001|src_payload~17_combout ;
wire \u0|nios2_qsys_0|av_ld_byte1_data[6]~1_combout ;
wire \u0|jtag_uart_0|av_readdata[6]~7_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~21_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~22_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data[1]~0_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[6]~20_combout ;
wire \u0|nios2_qsys_0|E_src1[8]~9_combout ;
wire \u0|nios2_qsys_0|F_pc_plus_one[6]~12_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[7]~14_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[5]~7_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[6]~8_combout ;
wire \u0|cmd_xbar_mux_001|src_data[42]~6_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[5]~9_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~3_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~23_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~25_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[5]~22_combout ;
wire \u0|dma_0|fi|buffer~31_regout ;
wire \u0|dma_0|wm|oWM_writedata[30]~25_combout ;
wire \u0|dma_0|fi|buffer_rtl_0_bypass[47]~feeder_combout ;
wire \u0|nios2_qsys_0|F_iw[30]~74_combout ;
wire \u0|nios2_qsys_0|E_src1[2]~15_combout ;
wire \u0|nios2_qsys_0|F_pc_plus_one[0]~0_combout ;
wire \u0|nios2_qsys_0|Add2~1 ;
wire \u0|nios2_qsys_0|Add2~3 ;
wire \u0|nios2_qsys_0|Add2~5 ;
wire \u0|nios2_qsys_0|Add2~7 ;
wire \u0|nios2_qsys_0|Add2~8_combout ;
wire \u0|nios2_qsys_0|F_pc[2]~10_combout ;
wire \u0|nios2_qsys_0|F_pc_plus_one[2]~4_combout ;
wire \u0|cmd_xbar_mux_001|src_data[40]~4_combout ;
wire \u0|dma_0|rm|oRM_readaddress[4]~40_combout ;
wire \u0|dma_0|control|oRM_startaddress[4]~feeder_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[10]~21_combout ;
wire \u0|nios2_qsys_0|F_iw[10]~37_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~13_combout ;
wire \u0|nios2_qsys_0|F_iw[10]~38_combout ;
wire \u0|nios2_qsys_0|F_iw[10]~39_combout ;
wire \u0|nios2_qsys_0|R_src2_lo[4]~9_combout ;
wire \u0|nios2_qsys_0|E_logic_result[4]~10_combout ;
wire \u0|nios2_qsys_0|W_alu_result[4]~13_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[4]~10_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[4]~0_combout ;
wire \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a29 ;
wire \u0|dma_0|fi|buffer~30_regout ;
wire \u0|dma_0|wm|oWM_writedata[29]~24_combout ;
wire \u0|dma_0|fi|buffer_rtl_0_bypass[46]~feeder_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~28_combout ;
wire \u0|nios2_qsys_0|F_iw[29]~71_combout ;
wire \u0|nios2_qsys_0|F_iw[29]~72_combout ;
wire \u0|nios2_qsys_0|R_src1[0]~35_combout ;
wire \u0|nios2_qsys_0|Add2~0_combout ;
wire \u0|nios2_qsys_0|E_arith_result[0]~7_combout ;
wire \u0|nios2_qsys_0|E_mem_byte_en[3]~5_combout ;
wire \u0|nios2_qsys_0|F_iw[28]~69_combout ;
wire \u0|nios2_qsys_0|F_iw[28]~70_combout ;
wire \u0|nios2_qsys_0|E_src1[10]~7_combout ;
wire \u0|nios2_qsys_0|F_pc_plus_one[7]~15 ;
wire \u0|nios2_qsys_0|F_pc_plus_one[8]~16_combout ;
wire \u0|nios2_qsys_0|E_logic_result[10]~11_combout ;
wire \u0|nios2_qsys_0|W_alu_result[10]~7_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[10]~11_combout ;
wire \u0|cmd_xbar_mux_002|src_data[46]~8_combout ;
wire \u0|nios2_qsys_0|av_ld_byte3_data_nxt~21_combout ;
wire \u0|nios2_qsys_0|av_ld_byte3_data_nxt~23_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[7]~24_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[7]~25_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~17_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~18_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~19_combout ;
wire \u0|nios2_qsys_0|av_fill_bit~0_combout ;
wire \u0|nios2_qsys_0|av_ld_byte1_data[3]~4_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~2_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[3]~feeder_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[3]~7_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~3_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~5_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[3]~3_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~5_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[2]~10_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[2]~11_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[2]~feeder_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~6_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~8_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[2]~6_combout ;
wire \u0|dma_0|control|oWM_startaddress~23_combout ;
wire \u0|dma_0|wm|oWM_writeaddress~25_combout ;
wire \u0|dma_0|wm|Add1~11 ;
wire \u0|dma_0|wm|Add1~13 ;
wire \u0|dma_0|wm|Add1~14_combout ;
wire \u0|dma_0|wm|oWM_writeaddress~23_combout ;
wire \u0|nios2_qsys_0|F_iw[27]~68_combout ;
wire \u0|nios2_qsys_0|E_src1[4]~13_combout ;
wire \u0|nios2_qsys_0|Add1~9 ;
wire \u0|nios2_qsys_0|Add1~11 ;
wire \u0|nios2_qsys_0|Add1~13 ;
wire \u0|nios2_qsys_0|Add1~15 ;
wire \u0|nios2_qsys_0|Add1~16_combout ;
wire \u0|nios2_qsys_0|F_pc[6]~5_combout ;
wire \u0|cmd_xbar_mux_002|src_data[44]~6_combout ;
wire \u0|dma_0|fi|buffer~6_regout ;
wire \u0|dma_0|wm|oWM_writedata[5]~4_combout ;
wire \u0|dma_0|fi|buffer_rtl_0_bypass[22]~feeder_combout ;
wire \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \u0|dma_0|wm|oWM_writedata[6]~15_combout ;
wire \u0|dma_0|fi|buffer_rtl_0_bypass[23]~feeder_combout ;
wire \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a7 ;
wire \u0|dma_0|wm|oWM_writedata[7]~13_combout ;
wire \u0|nios2_qsys_0|F_iw[7]~47_combout ;
wire \u0|nios2_qsys_0|R_src2_lo[1]~12_combout ;
wire \u0|nios2_qsys_0|R_src1[1]~34_combout ;
wire \u0|nios2_qsys_0|E_logic_result[1]~28_combout ;
wire \u0|nios2_qsys_0|W_alu_result[1]~17_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[1]~9_combout ;
wire \u0|dma_0|control|oWM_startaddress~25_combout ;
wire \u0|dma_0|wm|oWM_writeaddress~27_combout ;
wire \u0|dma_0|wm|Add1~7 ;
wire \u0|dma_0|wm|Add1~8_combout ;
wire \u0|dma_0|wm|oWM_writeaddress~26_combout ;
wire \u0|nios2_qsys_0|F_iw[25]~64_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~24_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~34_combout ;
wire \u0|dma_0|rm|oFF_data[24]~25_combout ;
wire \u0|dma_0|fi|buffer~25_regout ;
wire \u0|dma_0|wm|oWM_writedata[24]~29_combout ;
wire \u0|dma_0|fi|buffer_rtl_0_bypass[41]~feeder_combout ;
wire \u0|nios2_qsys_0|F_iw[24]~62_combout ;
wire \u0|nios2_qsys_0|R_src2_lo[0]~13_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_cnt[0]~6 ;
wire \u0|nios2_qsys_0|E_shift_rot_cnt[1]~8 ;
wire \u0|nios2_qsys_0|E_shift_rot_cnt[2]~9_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_cnt[2]~10 ;
wire \u0|nios2_qsys_0|E_shift_rot_cnt[3]~11_combout ;
wire \u0|nios2_qsys_0|R_src2_lo[3]~10_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_cnt[3]~12 ;
wire \u0|nios2_qsys_0|E_shift_rot_cnt[4]~13_combout ;
wire \u0|nios2_qsys_0|E_stall~1_combout ;
wire \u0|nios2_qsys_0|E_stall~2_combout ;
wire \u0|nios2_qsys_0|E_stall~4_combout ;
wire \u0|nios2_qsys_0|W_valid~1_combout ;
wire \u0|nios2_qsys_0|W_valid~regout ;
wire \u0|cmd_xbar_mux_002|src_data[41]~3_combout ;
wire \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a20 ;
wire \u0|dma_0|wm|oWM_writedata[20]~14_combout ;
wire \u0|dma_0|fi|buffer_rtl_0_bypass[37]~feeder_combout ;
wire \u0|nios2_qsys_0|E_st_data[20]~3_combout ;
wire \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a22 ;
wire \u0|dma_0|wm|oWM_writedata[22]~27_combout ;
wire \u0|dma_0|fi|buffer_rtl_0_bypass[39]~feeder_combout ;
wire \u0|dma_0|fi|buffer~24_regout ;
wire \u0|dma_0|wm|oWM_writedata[23]~28_combout ;
wire \u0|dma_0|fi|buffer_rtl_0_bypass[40]~feeder_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~22_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[23]~33_combout ;
wire \u0|nios2_qsys_0|F_iw[23]~59_combout ;
wire \u0|nios2_qsys_0|F_iw[23]~60_combout ;
wire \u0|nios2_qsys_0|E_st_data[22]~1_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~22_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[22]~31_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86~portadataout ;
wire \u0|nios2_qsys_0|F_iw[22]~56_combout ;
wire \u0|nios2_qsys_0|F_iw[22]~57_combout ;
wire \u0|nios2_qsys_0|F_iw[22]~58_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~0_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[1]~0_combout ;
wire \u0|dma_0|rm|oFF_data[1]~0_combout ;
wire \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a16 ;
wire \u0|dma_0|fi|buffer~17_regout ;
wire \u0|dma_0|wm|oWM_writedata[16]~2_combout ;
wire \u0|dma_0|fi|buffer_rtl_0_bypass[33]~feeder_combout ;
wire \u0|nios2_qsys_0|F_iw[21]~51_combout ;
wire \u0|nios2_qsys_0|D_dst_regnum[4]~1_combout ;
wire \u0|nios2_qsys_0|D_dst_regnum[4]~2_combout ;
wire \u0|dma_0|control|oWM_startaddress~26_combout ;
wire \u0|dma_0|wm|oWM_writeaddress~28_combout ;
wire \u0|cmd_xbar_mux_002|src_data[40]~2_combout ;
wire \u0|nios2_qsys_0|F_iw[20]~53_combout ;
wire \u0|nios2_qsys_0|D_dst_regnum[3]~3_combout ;
wire \u0|nios2_qsys_0|D_dst_regnum[3]~4_combout ;
wire \u0|nios2_qsys_0|R_src2_lo[6]~7_combout ;
wire \u0|nios2_qsys_0|Add1~12_combout ;
wire \u0|nios2_qsys_0|Add2~12_combout ;
wire \u0|nios2_qsys_0|F_pc[4]~7_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[1]~1_combout ;
wire \u0|nios2_qsys_0|F_iw[1]~0_combout ;
wire \u0|nios2_qsys_0|F_iw[1]~2_combout ;
wire \u0|nios2_qsys_0|Equal2~0_combout ;
wire \u0|nios2_qsys_0|Equal2~1_combout ;
wire \u0|nios2_qsys_0|D_logic_op[1]~0_combout ;
wire \u0|nios2_qsys_0|E_logic_result[3]~9_combout ;
wire \u0|nios2_qsys_0|W_alu_result[3]~14_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[3]~9_combout ;
wire \u0|cmd_xbar_mux_001|src_data[39]~3_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[16]~15_combout ;
wire \u0|rsp_xbar_mux|src_payload~0_combout ;
wire \u0|nios2_qsys_0|F_iw[16]~19_combout ;
wire \u0|nios2_qsys_0|F_iw[16]~20_combout ;
wire \u0|nios2_qsys_0|D_ctrl_shift_logical~1_combout ;
wire \u0|nios2_qsys_0|R_ctrl_shift_logical~regout ;
wire \u0|nios2_qsys_0|E_shift_rot_fill_bit~0_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[0]~20_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[1]~17_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[2]~15_combout ;
wire \u0|dma_0|control|oWM_startaddress[1]~1_combout ;
wire \u0|dma_0|control|oWM_startaddress[1]~2_combout ;
wire \u0|dma_0|wm|oWM_writeaddress~29_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~7_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[12]~14_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~6_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 ;
wire \u0|nios2_qsys_0|F_iw[12]~16_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~6_combout ;
wire \u0|nios2_qsys_0|F_iw[12]~17_combout ;
wire \u0|nios2_qsys_0|F_iw[12]~18_combout ;
wire \u0|nios2_qsys_0|Equal101~6_combout ;
wire \u0|nios2_qsys_0|Equal101~5_combout ;
wire \u0|nios2_qsys_0|Equal101~7_combout ;
wire \u0|nios2_qsys_0|D_dst_regnum[0]~7_combout ;
wire \u0|nios2_qsys_0|D_dst_regnum[0]~8_combout ;
wire \u0|dma_0|control|oWM_startaddress~3_combout ;
wire \u0|dma_0|control|oWM_startaddress~4_combout ;
wire \u0|dma_0|control|oLength[26]~feeder_combout ;
wire \u0|dma_0|control|oLength[5]~0_combout ;
wire \u0|dma_0|control|oWM_startaddress~5_combout ;
wire \u0|dma_0|control|oWM_startaddress~6_combout ;
wire \u0|dma_0|control|oWM_startaddress~7_combout ;
wire \u0|dma_0|control|oWM_startaddress~8_combout ;
wire \u0|dma_0|control|oWM_startaddress~9_combout ;
wire \u0|dma_0|control|oWM_startaddress~10_combout ;
wire \u0|nios2_qsys_0|E_st_data[19]~4_combout ;
wire \u0|dma_0|control|oWM_startaddress~11_combout ;
wire \u0|dma_0|control|oLength[19]~feeder_combout ;
wire \u0|dma_0|control|oWM_startaddress~12_combout ;
wire \u0|dma_0|control|oWM_startaddress~13_combout ;
wire \u0|dma_0|control|oWM_startaddress~14_combout ;
wire \u0|dma_0|control|oWM_startaddress~15_combout ;
wire \u0|dma_0|control|oWM_startaddress~16_combout ;
wire \u0|dma_0|control|oRM_startaddress[11]~feeder_combout ;
wire \u0|dma_0|control|oLength[10]~feeder_combout ;
wire \u0|dma_0|control|oWM_startaddress~24_combout ;
wire \u0|dma_0|control|oWM_startaddress~30_combout ;
wire \u0|dma_0|control|oWM_startaddress~31_combout ;
wire \u0|dma_0|control|oLength[0]~feeder_combout ;
wire \u0|dma_0|rm|RM_lastwriteaddress[0]~33 ;
wire \u0|dma_0|rm|RM_lastwriteaddress[1]~35 ;
wire \u0|dma_0|rm|RM_lastwriteaddress[2]~37 ;
wire \u0|dma_0|rm|RM_lastwriteaddress[3]~39 ;
wire \u0|dma_0|rm|RM_lastwriteaddress[4]~41 ;
wire \u0|dma_0|rm|RM_lastwriteaddress[5]~43 ;
wire \u0|dma_0|rm|RM_lastwriteaddress[6]~45 ;
wire \u0|dma_0|rm|RM_lastwriteaddress[7]~47 ;
wire \u0|dma_0|rm|RM_lastwriteaddress[8]~49 ;
wire \u0|dma_0|rm|RM_lastwriteaddress[9]~51 ;
wire \u0|dma_0|rm|RM_lastwriteaddress[10]~53 ;
wire \u0|dma_0|rm|RM_lastwriteaddress[11]~55 ;
wire \u0|dma_0|rm|RM_lastwriteaddress[12]~57 ;
wire \u0|dma_0|rm|RM_lastwriteaddress[13]~59 ;
wire \u0|dma_0|rm|RM_lastwriteaddress[14]~61 ;
wire \u0|dma_0|rm|RM_lastwriteaddress[15]~63 ;
wire \u0|dma_0|rm|RM_lastwriteaddress[16]~65 ;
wire \u0|dma_0|rm|RM_lastwriteaddress[17]~67 ;
wire \u0|dma_0|rm|RM_lastwriteaddress[18]~69 ;
wire \u0|dma_0|rm|RM_lastwriteaddress[19]~71 ;
wire \u0|dma_0|rm|RM_lastwriteaddress[20]~73 ;
wire \u0|dma_0|rm|RM_lastwriteaddress[21]~75 ;
wire \u0|dma_0|rm|RM_lastwriteaddress[22]~77 ;
wire \u0|dma_0|rm|RM_lastwriteaddress[23]~79 ;
wire \u0|dma_0|rm|RM_lastwriteaddress[24]~81 ;
wire \u0|dma_0|rm|RM_lastwriteaddress[25]~83 ;
wire \u0|dma_0|rm|RM_lastwriteaddress[26]~85 ;
wire \u0|dma_0|rm|RM_lastwriteaddress[27]~86_combout ;
wire \u0|dma_0|rm|oRM_readaddress[22]~32_combout ;
wire \u0|dma_0|rm|oRM_readaddress[13]~59 ;
wire \u0|dma_0|rm|oRM_readaddress[14]~60_combout ;
wire \u0|dma_0|rm|oRM_readaddress[14]~61 ;
wire \u0|dma_0|rm|oRM_readaddress[15]~62_combout ;
wire \u0|dma_0|rm|oRM_readaddress[15]~63 ;
wire \u0|dma_0|rm|oRM_readaddress[16]~64_combout ;
wire \u0|dma_0|rm|oRM_readaddress[16]~65 ;
wire \u0|dma_0|rm|oRM_readaddress[17]~66_combout ;
wire \u0|dma_0|rm|oRM_readaddress[17]~67 ;
wire \u0|dma_0|rm|oRM_readaddress[18]~68_combout ;
wire \u0|dma_0|rm|oRM_readaddress[18]~69 ;
wire \u0|dma_0|rm|oRM_readaddress[19]~70_combout ;
wire \u0|dma_0|rm|oRM_readaddress[19]~71 ;
wire \u0|dma_0|rm|oRM_readaddress[20]~73 ;
wire \u0|dma_0|rm|oRM_readaddress[21]~74_combout ;
wire \u0|dma_0|rm|oRM_readaddress[21]~75 ;
wire \u0|dma_0|rm|oRM_readaddress[22]~77 ;
wire \u0|dma_0|rm|oRM_readaddress[23]~79 ;
wire \u0|dma_0|rm|oRM_readaddress[24]~80_combout ;
wire \u0|dma_0|rm|oRM_readaddress[24]~81 ;
wire \u0|dma_0|rm|oRM_readaddress[25]~83 ;
wire \u0|dma_0|rm|oRM_readaddress[26]~84_combout ;
wire \u0|dma_0|rm|oRM_readaddress[26]~85 ;
wire \u0|dma_0|rm|oRM_readaddress[27]~86_combout ;
wire \u0|dma_0|rm|Equal0~16_combout ;
wire \u0|dma_0|rm|oRM_readaddress[27]~87 ;
wire \u0|dma_0|rm|oRM_readaddress[28]~88_combout ;
wire \u0|dma_0|control|oWM_startaddress~0_combout ;
wire \u0|dma_0|rm|oRM_readaddress[28]~89 ;
wire \u0|dma_0|rm|oRM_readaddress[29]~91 ;
wire \u0|dma_0|rm|oRM_readaddress[30]~92_combout ;
wire \u0|dma_0|control|oWM_startaddress~32_combout ;
wire \u0|dma_0|control|oWM_startaddress~33_combout ;
wire \u0|dma_0|control|oLength[31]~feeder_combout ;
wire \u0|dma_0|control|oLength[30]~feeder_combout ;
wire \u0|dma_0|control|oWM_startaddress~29_combout ;
wire \u0|dma_0|control|oLength[28]~feeder_combout ;
wire \u0|dma_0|rm|RM_lastwriteaddress[27]~87 ;
wire \u0|dma_0|rm|RM_lastwriteaddress[28]~89 ;
wire \u0|dma_0|rm|RM_lastwriteaddress[29]~91 ;
wire \u0|dma_0|rm|RM_lastwriteaddress[30]~93 ;
wire \u0|dma_0|rm|RM_lastwriteaddress[31]~94_combout ;
wire \u0|dma_0|rm|oRM_readaddress[30]~93 ;
wire \u0|dma_0|rm|oRM_readaddress[31]~94_combout ;
wire \u0|dma_0|rm|Equal0~18_combout ;
wire \u0|dma_0|rm|RM_lastwriteaddress[24]~80_combout ;
wire \u0|dma_0|rm|RM_lastwriteaddress[25]~82_combout ;
wire \u0|dma_0|rm|oRM_readaddress[25]~82_combout ;
wire \u0|dma_0|rm|Equal0~15_combout ;
wire \u0|dma_0|rm|Equal0~19_combout ;
wire \u0|dma_0|rm|RM_lastwriteaddress[10]~52_combout ;
wire \u0|dma_0|rm|oRM_readaddress[11]~54_combout ;
wire \u0|dma_0|rm|Equal0~6_combout ;
wire \u0|dma_0|rm|RM_lastwriteaddress[14]~60_combout ;
wire \u0|dma_0|rm|Equal0~8_combout ;
wire \u0|dma_0|rm|RM_lastwriteaddress[9]~50_combout ;
wire \u0|dma_0|rm|RM_lastwriteaddress[8]~48_combout ;
wire \u0|dma_0|rm|Equal0~5_combout ;
wire \u0|dma_0|rm|Equal0~9_combout ;
wire \u0|dma_0|rm|oRM_readaddress[20]~72_combout ;
wire \u0|dma_0|rm|RM_lastwriteaddress[21]~74_combout ;
wire \u0|dma_0|rm|Equal0~12_combout ;
wire \u0|dma_0|rm|RM_lastwriteaddress[19]~70_combout ;
wire \u0|dma_0|rm|Equal0~11_combout ;
wire \u0|dma_0|rm|RM_lastwriteaddress[16]~64_combout ;
wire \u0|dma_0|rm|Equal0~10_combout ;
wire \u0|dma_0|rm|Equal0~14_combout ;
wire \u0|dma_0|rm|Equal0~20_combout ;
wire \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg~4_combout ;
wire \u0|dma_0|rm|state~2_combout ;
wire \u0|dma_0|rm|state~3_combout ;
wire \u0|dma_0|rm|oRM_read~1_combout ;
wire \u0|dma_0|rm|always1~0_combout ;
wire \u0|dma_0|rm|oRM_read~2_combout ;
wire \u0|dma_0|rm|oRM_read~4_combout ;
wire \u0|dma_0|rm|oRM_read~regout ;
wire \u0|cmd_xbar_mux_001|src_valid~0_combout ;
wire \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout ;
wire \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg~5_combout ;
wire \u0|rsp_xbar_demux_001|src1_valid~0_combout ;
wire \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]~regout ;
wire \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout ;
wire \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout ;
wire \u0|nios2_qsys_0_data_master_translator|av_waitrequest~0_combout ;
wire \u0|nios2_qsys_0_data_master_translator|av_waitrequest~2_combout ;
wire \u0|nios2_qsys_0_data_master_translator|av_waitrequest~3_combout ;
wire \u0|nios2_qsys_0_data_master_translator|av_waitrequest~4_combout ;
wire \u0|nios2_qsys_0|E_valid~0_combout ;
wire \u0|nios2_qsys_0|E_valid~1_combout ;
wire \u0|nios2_qsys_0|E_valid~regout ;
wire \u0|nios2_qsys_0|D_ctrl_exception~6_combout ;
wire \u0|nios2_qsys_0|D_ctrl_retaddr~1_combout ;
wire \u0|nios2_qsys_0|D_ctrl_force_src2_zero~2_combout ;
wire \u0|nios2_qsys_0|D_ctrl_retaddr~2_combout ;
wire \u0|nios2_qsys_0|D_ctrl_retaddr~3_combout ;
wire \u0|nios2_qsys_0|R_ctrl_retaddr~regout ;
wire \u0|nios2_qsys_0|R_src1~33_combout ;
wire \u0|nios2_qsys_0|Add1~30_combout ;
wire \u0|nios2_qsys_0|Add2~30_combout ;
wire \u0|nios2_qsys_0|F_pc[13]~0_combout ;
wire \u0|cmd_xbar_mux_001|src_data[51]~1_combout ;
wire \u0|dma_0|rm|oFF_data[6]~19_combout ;
wire \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a19 ;
wire \u0|dma_0|fi|buffer~20_regout ;
wire \u0|dma_0|wm|oWM_writedata[19]~16_combout ;
wire \u0|nios2_qsys_0|F_iw[19]~55_combout ;
wire \u0|nios2_qsys_0|R_src2_lo[13]~16_combout ;
wire \u0|nios2_qsys_0|E_logic_result[13]~5_combout ;
wire \u0|nios2_qsys_0|Add1~26_combout ;
wire \u0|nios2_qsys_0|Add2~26_combout ;
wire \u0|nios2_qsys_0|E_arith_result[13]~2_combout ;
wire \u0|nios2_qsys_0|W_alu_result[13]~4_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[13]~5_combout ;
wire \u0|addr_router_001|Equal3~1_combout ;
wire \u0|addr_router_001|Equal3~3_combout ;
wire \u0|cmd_xbar_demux_001|src3_valid~0_combout ;
wire \u0|cmd_xbar_mux_003|WideOr1~combout ;
wire \u0|cmd_xbar_mux_003|packet_in_progress~0_combout ;
wire \u0|cmd_xbar_mux_003|packet_in_progress~regout ;
wire \u0|cmd_xbar_mux_003|update_grant~1_combout ;
wire \u0|cmd_xbar_mux_003|arb|top_priority_reg[0]~0_combout ;
wire \u0|cmd_xbar_mux_003|arb|grant[1]~0_combout ;
wire \u0|dma_0|control|oWM_startaddress~28_combout ;
wire \u0|dma_0|wm|oWM_writeaddress~30_combout ;
wire \u0|dma_0|fi|buffer~2_regout ;
wire \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a1 ;
wire \u0|dma_0|wm|oWM_writedata[1]~6_combout ;
wire \u0|dma_0|fi|buffer_rtl_0_bypass[18]~feeder_combout ;
wire \u0|dma_0|fi|buffer~4_regout ;
wire \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a3 ;
wire \u0|dma_0|wm|oWM_writedata[3]~1_combout ;
wire \u0|dma_0|fi|buffer_rtl_0_bypass[20]~feeder_combout ;
wire \u0|dma_0|fi|buffer~5_regout ;
wire \u0|dma_0|wm|oWM_writedata[4]~0_combout ;
wire \u0|nios2_qsys_0|F_iw[3]~9_combout ;
wire \u0|nios2_qsys_0|D_ctrl_hi_imm16~0_combout ;
wire \u0|nios2_qsys_0|D_ctrl_hi_imm16~1_combout ;
wire \u0|nios2_qsys_0|R_ctrl_hi_imm16~regout ;
wire \u0|nios2_qsys_0|R_src2_lo~0_combout ;
wire \u0|nios2_qsys_0|R_src2_lo[10]~3_combout ;
wire \u0|nios2_qsys_0|Add1~20_combout ;
wire \u0|nios2_qsys_0|Add2~20_combout ;
wire \u0|nios2_qsys_0|F_pc[8]~3_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~14_combout ;
wire \u0|nios2_qsys_0|F_iw[9]~41_combout ;
wire \u0|nios2_qsys_0|F_iw[9]~42_combout ;
wire \u0|nios2_qsys_0|E_src1[5]~12_combout ;
wire \u0|nios2_qsys_0|Add2~10_combout ;
wire \u0|nios2_qsys_0|Add1~10_combout ;
wire \u0|nios2_qsys_0|E_arith_result[5]~4_combout ;
wire \u0|nios2_qsys_0|E_logic_result[5]~7_combout ;
wire \u0|nios2_qsys_0|W_alu_result[5]~12_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~5_combout ;
wire \u0|nios2_qsys_0|F_iw[11]~14_combout ;
wire \u0|nios2_qsys_0|F_iw[11]~15_combout ;
wire \u0|nios2_qsys_0|E_src1[7]~10_combout ;
wire \u0|nios2_qsys_0|Add1~14_combout ;
wire \u0|nios2_qsys_0|Add2~14_combout ;
wire \u0|nios2_qsys_0|F_pc[5]~6_combout ;
wire \u0|nios2_qsys_0|E_logic_result[7]~14_combout ;
wire \u0|nios2_qsys_0|W_alu_result[7]~10_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~10_combout ;
wire \u0|cmd_xbar_mux_001|src_payload~11_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[15]~18_combout ;
wire \u0|rsp_xbar_mux|src_payload~2_combout ;
wire \u0|nios2_qsys_0|F_iw[15]~27_combout ;
wire \u0|dma_0|fi|buffer~9_regout ;
wire \u0|dma_0|wm|oWM_writedata[8]~21_combout ;
wire \u0|dma_0|fi|buffer_rtl_0_bypass[25]~feeder_combout ;
wire \u0|dma_0|fi|buffer~10_regout ;
wire \u0|dma_0|wm|oWM_writedata[9]~20_combout ;
wire \u0|dma_0|fi|buffer_rtl_0_bypass[26]~feeder_combout ;
wire \u0|dma_0|fi|buffer~11_regout ;
wire \u0|dma_0|wm|oWM_writedata[10]~19_combout ;
wire \u0|dma_0|fi|buffer_rtl_0_bypass[27]~feeder_combout ;
wire \u0|dma_0|fi|buffer~16_regout ;
wire \u0|dma_0|wm|oWM_writedata[15]~3_combout ;
wire \u0|dma_0|fi|buffer_rtl_0_bypass[32]~feeder_combout ;
wire \u0|nios2_qsys_0|F_iw[15]~28_combout ;
wire \u0|nios2_qsys_0|Equal101~1_combout ;
wire \u0|nios2_qsys_0|hbreak_enabled~0_combout ;
wire \u0|nios2_qsys_0|hbreak_enabled~regout ;
wire \u0|nios2_qsys_0|F_iw[17]~34_combout ;
wire \u0|nios2_qsys_0|F_iw[17]~35_combout ;
wire \u0|nios2_qsys_0|F_iw[17]~36_combout ;
wire \u0|nios2_qsys_0|R_src2_lo[11]~2_combout ;
wire \u0|nios2_qsys_0|Add2~22_combout ;
wire \u0|nios2_qsys_0|E_arith_result[11]~3_combout ;
wire \u0|nios2_qsys_0|F_pc_plus_one[8]~17 ;
wire \u0|nios2_qsys_0|F_pc_plus_one[9]~18_combout ;
wire \u0|nios2_qsys_0|F_pc_no_crst_nxt[9]~7_combout ;
wire \u0|nios2_qsys_0|F_pc_no_crst_nxt[9]~8_combout ;
wire \u0|nios2_qsys_0|F_pc_plus_one[9]~19 ;
wire \u0|nios2_qsys_0|F_pc_plus_one[10]~20_combout ;
wire \u0|cmd_xbar_demux|src2_valid~combout ;
wire \u0|cmd_xbar_mux_002|arb|grant[0]~1_combout ;
wire \u0|cmd_xbar_mux_002|arb|grant[0]~2_combout ;
wire \u0|cmd_xbar_mux_002|WideOr1~0_combout ;
wire \u0|nios2_qsys_0_data_master_translator|read_accepted~1_combout ;
wire \u0|nios2_qsys_0_data_master_translator|read_accepted~regout ;
wire \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout ;
wire \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~2_combout ;
wire \u0|onchip_memory2_1_s1_translator|read_latency_shift_reg~0_combout ;
wire \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u0|onchip_memory2_1|wren~2_combout ;
wire \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]~regout ;
wire \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout ;
wire \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout ;
wire \u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]~regout ;
wire \u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout ;
wire \u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout ;
wire \u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout ;
wire \u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout ;
wire \u0|nios2_qsys_0|F_pc_no_crst_nxt[11]~5_combout ;
wire \u0|nios2_qsys_0|F_pc_no_crst_nxt[11]~6_combout ;
wire \u0|addr_router|Equal2~1_combout ;
wire \u0|nios2_qsys_0_instruction_master_translator|read_accepted~2_combout ;
wire \u0|addr_router|Equal1~0_combout ;
wire \u0|nios2_qsys_0_instruction_master_translator|read_accepted~3_combout ;
wire \u0|nios2_qsys_0_instruction_master_translator|read_accepted~4_combout ;
wire \u0|nios2_qsys_0_instruction_master_translator|read_accepted~5_combout ;
wire \u0|nios2_qsys_0_instruction_master_translator|read_accepted~regout ;
wire \u0|cmd_xbar_mux|src_valid~2_combout ;
wire \u0|cmd_xbar_mux|arb|grant[0]~1_combout ;
wire \u0|cmd_xbar_mux|WideOr1~combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|write~0_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|write~regout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_error~0_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_error~regout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata[0]~0_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[0]~feeder_combout ;
wire \u0|nios2_qsys_0|F_iw[0]~3_combout ;
wire \u0|nios2_qsys_0|F_iw[0]~5_combout ;
wire \u0|nios2_qsys_0|D_ctrl_ld~4_combout ;
wire \u0|nios2_qsys_0|R_ctrl_ld~regout ;
wire \u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~0_combout ;
wire \u0|nios2_qsys_0|d_read_nxt~combout ;
wire \u0|nios2_qsys_0|d_read~regout ;
wire \u0|cmd_xbar_mux_003|src_payload~0_combout ;
wire \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout ;
wire \u0|addr_router_001|Equal4~0_combout ;
wire \u0|jtag_uart_0|av_waitrequest~0_combout ;
wire \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ;
wire \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~3_combout ;
wire \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout ;
wire \u0|nios2_qsys_0_data_master_translator|av_waitrequest~5_combout ;
wire \u0|nios2_qsys_0|av_ld_align_cycle_nxt[0]~0_combout ;
wire \u0|nios2_qsys_0|Equal1~0_combout ;
wire \u0|nios2_qsys_0|av_ld_aligning_data_nxt~0_combout ;
wire \u0|nios2_qsys_0|av_ld_aligning_data_nxt~1_combout ;
wire \u0|nios2_qsys_0|av_ld_aligning_data_nxt~2_combout ;
wire \u0|nios2_qsys_0|av_ld_aligning_data~regout ;
wire \u0|nios2_qsys_0|av_ld_byte1_data[0]~7_combout ;
wire \u0|dma_0|control|oReaddata~3_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~14_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~15_combout ;
wire \u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~16_combout ;
wire \u0|nios2_qsys_0|F_iw[8]~43_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~15_combout ;
wire \u0|nios2_qsys_0|F_iw[8]~44_combout ;
wire \u0|nios2_qsys_0|F_iw[8]~45_combout ;
wire \u0|jtag_uart_0|ien_AE~0_combout ;
wire \u0|jtag_uart_0|ien_AE~regout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|jupdate~1_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|jupdate~regout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|jupdate1~regout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|jupdate2~regout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|always2~1_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout ;
wire \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout ;
wire \u0|jtag_uart_0|pause_irq~0_combout ;
wire \u0|jtag_uart_0|pause_irq~regout ;
wire \u0|jtag_uart_0|ien_AF~feeder_combout ;
wire \u0|jtag_uart_0|ien_AF~regout ;
wire \u0|jtag_uart_0|av_readdata[8]~0_combout ;
wire \u0|cmd_xbar_mux|src_payload~1_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]~0_combout ;
wire \u0|nios2_qsys_0|W_ipending_reg_nxt[0]~0_combout ;
wire \u0|nios2_qsys_0|E_control_rd_data[0]~1_combout ;
wire \u0|nios2_qsys_0|W_ienable_reg[0]~0_combout ;
wire \u0|nios2_qsys_0|Equal101~11_combout ;
wire \u0|nios2_qsys_0|R_ctrl_wrctl_inst~regout ;
wire \u0|nios2_qsys_0|Equal127~2_combout ;
wire \u0|nios2_qsys_0|W_bstatus_reg_inst_nxt~0_combout ;
wire \u0|nios2_qsys_0|W_bstatus_reg_inst_nxt~1_combout ;
wire \u0|nios2_qsys_0|W_bstatus_reg~regout ;
wire \u0|nios2_qsys_0|E_control_rd_data[0]~0_combout ;
wire \u0|nios2_qsys_0|E_control_rd_data[0]~2_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[0]~13_combout ;
wire \u0|nios2_qsys_0|D_logic_op_raw[0]~0_combout ;
wire \u0|nios2_qsys_0|E_logic_result[9]~12_combout ;
wire \u0|nios2_qsys_0|E_src1[11]~6_combout ;
wire \u0|nios2_qsys_0|E_logic_result[11]~6_combout ;
wire \u0|nios2_qsys_0|Equal122~2_combout ;
wire \u0|nios2_qsys_0|Equal122~3_combout ;
wire \u0|nios2_qsys_0|R_src2_lo[15]~14_combout ;
wire \u0|nios2_qsys_0|E_logic_result[15]~3_combout ;
wire \u0|nios2_qsys_0|Equal122~0_combout ;
wire \u0|nios2_qsys_0|Equal122~4_combout ;
wire \u0|nios2_qsys_0|E_logic_result[21]~25_combout ;
wire \u0|nios2_qsys_0|E_logic_result[19]~27_combout ;
wire \u0|nios2_qsys_0|Equal122~7_combout ;
wire \u0|nios2_qsys_0|E_logic_result[27]~18_combout ;
wire \u0|nios2_qsys_0|E_logic_result[26]~17_combout ;
wire \u0|nios2_qsys_0|E_src2[25]~2_combout ;
wire \u0|nios2_qsys_0|E_logic_result[25]~16_combout ;
wire \u0|nios2_qsys_0|Equal122~5_combout ;
wire \u0|nios2_qsys_0|R_src1[20]~48_combout ;
wire \u0|nios2_qsys_0|E_logic_result[20]~29_combout ;
wire \u0|nios2_qsys_0|Equal122~8_combout ;
wire \u0|nios2_qsys_0|Equal122~9_combout ;
wire \u0|nios2_qsys_0|E_cmp_result~0_combout ;
wire \u0|nios2_qsys_0|D_logic_op_raw[1]~1_combout ;
wire \u0|nios2_qsys_0|E_cmp_result~1_combout ;
wire \u0|nios2_qsys_0|W_cmp_result~regout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[0]~12_combout ;
wire \u0|nios2_qsys_0|W_rf_wr_data[0]~14_combout ;
wire \u0|cmd_xbar_mux|src_payload~4_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~regout ;
wire \u0|nios2_qsys_0|wait_for_one_post_bret_inst~0_combout ;
wire \u0|nios2_qsys_0|wait_for_one_post_bret_inst~regout ;
wire \u0|nios2_qsys_0|hbreak_req~0_combout ;
wire \u0|nios2_qsys_0|F_iw[14]~22_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~8_combout ;
wire \u0|nios2_qsys_0|F_iw[14]~21_combout ;
wire \u0|nios2_qsys_0|F_iw[14]~23_combout ;
wire \u0|nios2_qsys_0|F_iw[14]~24_combout ;
wire \u0|nios2_qsys_0|D_logic_op[0]~1_combout ;
wire \u0|nios2_qsys_0|R_src2_lo[14]~15_combout ;
wire \u0|nios2_qsys_0|E_logic_result[14]~4_combout ;
wire \u0|nios2_qsys_0|W_alu_result[14]~3_combout ;
wire \u0|cmd_xbar_mux_001|src_data[50]~0_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode843w[2]~0_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[6]~26_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[6]~27_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~17_combout ;
wire \u0|nios2_qsys_0|F_iw[6]~48_combout ;
wire \u0|nios2_qsys_0|F_iw[6]~49_combout ;
wire \u0|nios2_qsys_0|Equal127~1_combout ;
wire \u0|nios2_qsys_0|W_estatus_reg_inst_nxt~0_combout ;
wire \u0|nios2_qsys_0|D_ctrl_crst~1_combout ;
wire \u0|nios2_qsys_0|R_ctrl_crst~regout ;
wire \u0|nios2_qsys_0|W_estatus_reg_inst_nxt~1_combout ;
wire \u0|nios2_qsys_0|W_estatus_reg~regout ;
wire \u0|nios2_qsys_0|Equal101~9_combout ;
wire \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~2_combout ;
wire \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~3_combout ;
wire \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~4_combout ;
wire \u0|nios2_qsys_0|W_status_reg_pie~regout ;
wire \u0|nios2_qsys_0|D_iw[6]~0_combout ;
wire \u0|nios2_qsys_0|F_iw[18]~29_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~11_combout ;
wire \u0|nios2_qsys_0|F_iw[18]~31_combout ;
wire \u0|nios2_qsys_0|F_iw[18]~32_combout ;
wire \u0|nios2_qsys_0|E_src1[14]~3_combout ;
wire \u0|nios2_qsys_0|F_pc_plus_one[12]~24_combout ;
wire \u0|nios2_qsys_0|Add1~28_combout ;
wire \u0|nios2_qsys_0|Add2~28_combout ;
wire \u0|nios2_qsys_0|F_pc[12]~1_combout ;
wire \u0|nios2_qsys_0|Add1~32_combout ;
wire \u0|nios2_qsys_0|Add2~32_combout ;
wire \u0|nios2_qsys_0|E_arith_result[16]~1_combout ;
wire \u0|nios2_qsys_0|F_pc_no_crst_nxt[14]~10_combout ;
wire \u0|nios2_qsys_0|F_pc_no_crst_nxt[14]~4_combout ;
wire \u0|addr_router|Equal2~0_combout ;
wire \u0|cmd_xbar_demux|src1_valid~2_combout ;
wire \u0|cmd_xbar_mux_001|src_valid~1_combout ;
wire \u0|cmd_xbar_mux_001|WideOr1~0_combout ;
wire \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg~6_combout ;
wire \u0|cmd_xbar_mux_001|update_grant~1_combout ;
wire \u0|cmd_xbar_mux_001|update_grant~0_combout ;
wire \u0|addr_router_001|Equal3~0_combout ;
wire \u0|addr_router_001|src_channel[1]~1_combout ;
wire \u0|cmd_xbar_mux_001|arb|top_priority_reg[1]~0_combout ;
wire \u0|cmd_xbar_mux_001|arb|top_priority_reg[1]~1_combout ;
wire \u0|cmd_xbar_mux_001|arb|grant[1]~4_combout ;
wire \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ;
wire \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout ;
wire \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]~regout ;
wire \u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout ;
wire \u0|dma_0|rm|oFF_writerequest~3_combout ;
wire \u0|dma_0|rm|oFF_writerequest~4_combout ;
wire \u0|dma_0|fi|pos_write[1]~8 ;
wire \u0|dma_0|fi|pos_write[2]~9_combout ;
wire \u0|dma_0|fi|pos_write[2]~10 ;
wire \u0|dma_0|fi|pos_write[3]~12 ;
wire \u0|dma_0|fi|pos_write[4]~13_combout ;
wire \u0|dma_0|fi|pos_write[4]~14 ;
wire \u0|dma_0|fi|pos_write[5]~15_combout ;
wire \u0|dma_0|fi|pos_write[5]~16 ;
wire \u0|dma_0|fi|pos_write[6]~18 ;
wire \u0|dma_0|fi|pos_write[7]~19_combout ;
wire \u0|dma_0|fi|compare~combout ;
wire \u0|dma_0|wm|state[0]~4_combout ;
wire \u0|dma_0|wm|state[0]~5_combout ;
wire \u0|dma_0|wm|state[0]~9_combout ;
wire \u0|dma_0|wm|state[0]~8_combout ;
wire \u0|dma_0|wm|Add1~19 ;
wire \u0|dma_0|wm|Add1~20_combout ;
wire \u0|dma_0|wm|oWM_writeaddress~19_combout ;
wire \u0|dma_0|wm|Add1~21 ;
wire \u0|dma_0|wm|Add1~22_combout ;
wire \u0|dma_0|control|oWM_startaddress[6]~feeder_combout ;
wire \u0|dma_0|wm|WM_lastwriteaddress[0]~33 ;
wire \u0|dma_0|wm|WM_lastwriteaddress[1]~35 ;
wire \u0|dma_0|wm|WM_lastwriteaddress[2]~37 ;
wire \u0|dma_0|wm|WM_lastwriteaddress[3]~39 ;
wire \u0|dma_0|wm|WM_lastwriteaddress[4]~41 ;
wire \u0|dma_0|wm|WM_lastwriteaddress[5]~43 ;
wire \u0|dma_0|wm|WM_lastwriteaddress[6]~45 ;
wire \u0|dma_0|wm|WM_lastwriteaddress[7]~47 ;
wire \u0|dma_0|wm|WM_lastwriteaddress[8]~49 ;
wire \u0|dma_0|wm|WM_lastwriteaddress[9]~51 ;
wire \u0|dma_0|wm|WM_lastwriteaddress[10]~53 ;
wire \u0|dma_0|wm|WM_lastwriteaddress[11]~55 ;
wire \u0|dma_0|wm|WM_lastwriteaddress[12]~56_combout ;
wire \u0|dma_0|wm|Equal0~13_combout ;
wire \u0|dma_0|wm|WM_lastwriteaddress[11]~54_combout ;
wire \u0|dma_0|wm|Equal0~12_combout ;
wire \u0|dma_0|wm|WM_lastwriteaddress[8]~48_combout ;
wire \u0|dma_0|wm|WM_lastwriteaddress[9]~50_combout ;
wire \u0|dma_0|wm|Equal0~11_combout ;
wire \u0|dma_0|wm|Equal0~15_combout ;
wire \u0|dma_0|wm|oWM_writeaddress~6_combout ;
wire \u0|dma_0|control|oWM_startaddress[25]~feeder_combout ;
wire \u0|dma_0|control|oWM_startaddress[24]~feeder_combout ;
wire \u0|dma_0|wm|oWM_writeaddress~8_combout ;
wire \u0|dma_0|control|oWM_startaddress[22]~feeder_combout ;
wire \u0|dma_0|wm|oWM_writeaddress~10_combout ;
wire \u0|dma_0|control|oWM_startaddress[20]~feeder_combout ;
wire \u0|dma_0|wm|oWM_writeaddress~12_combout ;
wire \u0|dma_0|wm|Add1~23 ;
wire \u0|dma_0|wm|Add1~24_combout ;
wire \u0|dma_0|wm|oWM_writeaddress~18_combout ;
wire \u0|dma_0|wm|Add1~25 ;
wire \u0|dma_0|wm|Add1~26_combout ;
wire \u0|dma_0|wm|oWM_writeaddress~17_combout ;
wire \u0|dma_0|wm|Add1~27 ;
wire \u0|dma_0|wm|Add1~28_combout ;
wire \u0|dma_0|wm|oWM_writeaddress~16_combout ;
wire \u0|dma_0|wm|Add1~29 ;
wire \u0|dma_0|wm|Add1~31 ;
wire \u0|dma_0|wm|Add1~33 ;
wire \u0|dma_0|wm|Add1~35 ;
wire \u0|dma_0|wm|Add1~37 ;
wire \u0|dma_0|wm|Add1~39 ;
wire \u0|dma_0|wm|Add1~41 ;
wire \u0|dma_0|wm|Add1~42_combout ;
wire \u0|dma_0|control|oWM_startaddress[23]~feeder_combout ;
wire \u0|dma_0|wm|oWM_writeaddress~9_combout ;
wire \u0|dma_0|wm|Add1~43 ;
wire \u0|dma_0|wm|Add1~45 ;
wire \u0|dma_0|wm|Add1~46_combout ;
wire \u0|dma_0|wm|oWM_writeaddress~7_combout ;
wire \u0|dma_0|wm|Add1~47 ;
wire \u0|dma_0|wm|Add1~48_combout ;
wire \u0|dma_0|wm|oWM_writeaddress~5_combout ;
wire \u0|dma_0|wm|Add1~49 ;
wire \u0|dma_0|wm|Add1~50_combout ;
wire \u0|dma_0|control|oLength[25]~feeder_combout ;
wire \u0|dma_0|control|oLength[21]~feeder_combout ;
wire \u0|dma_0|control|oWM_startaddress[19]~feeder_combout ;
wire \u0|dma_0|wm|WM_lastwriteaddress[12]~57 ;
wire \u0|dma_0|wm|WM_lastwriteaddress[13]~59 ;
wire \u0|dma_0|wm|WM_lastwriteaddress[14]~61 ;
wire \u0|dma_0|wm|WM_lastwriteaddress[15]~63 ;
wire \u0|dma_0|wm|WM_lastwriteaddress[16]~65 ;
wire \u0|dma_0|wm|WM_lastwriteaddress[17]~67 ;
wire \u0|dma_0|wm|WM_lastwriteaddress[18]~69 ;
wire \u0|dma_0|wm|WM_lastwriteaddress[19]~71 ;
wire \u0|dma_0|wm|WM_lastwriteaddress[20]~73 ;
wire \u0|dma_0|wm|WM_lastwriteaddress[21]~75 ;
wire \u0|dma_0|wm|WM_lastwriteaddress[22]~77 ;
wire \u0|dma_0|wm|WM_lastwriteaddress[23]~79 ;
wire \u0|dma_0|wm|WM_lastwriteaddress[24]~81 ;
wire \u0|dma_0|wm|WM_lastwriteaddress[25]~83 ;
wire \u0|dma_0|wm|WM_lastwriteaddress[26]~85 ;
wire \u0|dma_0|wm|WM_lastwriteaddress[27]~86_combout ;
wire \u0|dma_0|wm|Equal0~17_combout ;
wire \u0|dma_0|wm|WM_lastwriteaddress[21]~74_combout ;
wire \u0|dma_0|wm|Add1~38_combout ;
wire \u0|dma_0|wm|WM_lastwriteaddress[20]~72_combout ;
wire \u0|dma_0|wm|Equal0~18_combout ;
wire \u0|dma_0|wm|Equal0~19_combout ;
wire \u0|dma_0|control|oWM_startaddress[30]~feeder_combout ;
wire \u0|dma_0|wm|oWM_writeaddress~32_combout ;
wire \u0|dma_0|wm|Add1~51 ;
wire \u0|dma_0|wm|Add1~53 ;
wire \u0|dma_0|wm|Add1~55 ;
wire \u0|dma_0|wm|Add1~56_combout ;
wire \u0|dma_0|control|oWM_startaddress[31]~feeder_combout ;
wire \u0|dma_0|wm|oWM_writeaddress~33_combout ;
wire \u0|dma_0|wm|Add1~57 ;
wire \u0|dma_0|wm|Add1~58_combout ;
wire \u0|dma_0|control|oWM_startaddress[29]~feeder_combout ;
wire \u0|dma_0|control|oWM_startaddress[28]~feeder_combout ;
wire \u0|dma_0|wm|WM_lastwriteaddress[27]~87 ;
wire \u0|dma_0|wm|WM_lastwriteaddress[28]~89 ;
wire \u0|dma_0|wm|WM_lastwriteaddress[29]~91 ;
wire \u0|dma_0|wm|WM_lastwriteaddress[30]~92_combout ;
wire \u0|dma_0|wm|Equal0~1_combout ;
wire \u0|dma_0|wm|Add1~52_combout ;
wire \u0|dma_0|wm|WM_lastwriteaddress[29]~90_combout ;
wire \u0|dma_0|wm|WM_lastwriteaddress[28]~88_combout ;
wire \u0|dma_0|wm|Equal0~0_combout ;
wire \u0|dma_0|wm|Equal0~20_combout ;
wire \u0|dma_0|wm|state[1]~10_combout ;
wire \u0|dma_0|wm|state[1]~11_combout ;
wire \u0|dma_0|wm|always0~0_combout ;
wire \u0|dma_0|fi|fifo_rd~0_combout ;
wire \u0|dma_0|fi|fifo_rd~0_wirecell_combout ;
wire \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \u0|dma_0|fi|buffer~1_regout ;
wire \u0|dma_0|wm|oWM_writedata[0]~7_combout ;
wire \u0|dma_0|fi|buffer_rtl_0_bypass[17]~feeder_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~1_combout ;
wire \u0|nios2_qsys_0|F_iw[4]~6_combout ;
wire \u0|nios2_qsys_0|F_iw[4]~7_combout ;
wire \u0|nios2_qsys_0|Equal133~0_combout ;
wire \u0|nios2_qsys_0|D_ctrl_jmp_direct~0_combout ;
wire \u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ;
wire \u0|nios2_qsys_0|R_src1~32_combout ;
wire \u0|nios2_qsys_0|E_src1[3]~14_combout ;
wire \u0|nios2_qsys_0|F_pc_plus_one[1]~2_combout ;
wire \u0|nios2_qsys_0|Add2~6_combout ;
wire \u0|nios2_qsys_0|Add1~6_combout ;
wire \u0|nios2_qsys_0|F_pc[1]~9_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~9_combout ;
wire \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout ;
wire \u0|rsp_xbar_mux|src_payload~1_combout ;
wire \u0|nios2_qsys_0|F_iw[13]~25_combout ;
wire \u0|nios2_qsys_0|F_iw[13]~26_combout ;
wire \u0|nios2_qsys_0|D_ctrl_crst~0_combout ;
wire \u0|nios2_qsys_0|Equal2~5_combout ;
wire \u0|nios2_qsys_0|D_ctrl_logic~0_combout ;
wire \u0|nios2_qsys_0|D_ctrl_logic~1_combout ;
wire \u0|nios2_qsys_0|R_ctrl_logic~regout ;
wire \u0|nios2_qsys_0|Add1~34_combout ;
wire \u0|nios2_qsys_0|Add2~34_combout ;
wire \u0|nios2_qsys_0|E_arith_result[17]~0_combout ;
wire \u0|nios2_qsys_0|W_alu_result[17]~0_combout ;
wire \u0|addr_router_001|Equal2~0_combout ;
wire \u0|cmd_xbar_demux_001|sink_ready~6_combout ;
wire \u0|cmd_xbar_demux_001|sink_ready~7_combout ;
wire \u0|addr_router_001|Equal3~2_combout ;
wire \u0|addr_router_001|Equal3~4_combout ;
wire \u0|addr_router_001|Equal3~5_combout ;
wire \u0|cmd_xbar_demux_001|WideOr0~0_combout ;
wire \u0|cmd_xbar_demux_001|sink_ready~0_combout ;
wire \u0|nios2_qsys_0|W_alu_result[11]~6_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[12]~0_combout ;
wire \u0|nios2_qsys_0|E_shift_rot_result_nxt[11]~6_combout ;
wire \u0|addr_router_001|Equal2~1_combout ;
wire \u0|cmd_xbar_demux_001|sink_ready~1_combout ;
wire \u0|nios2_qsys_0_data_master_translator|read_accepted~0_combout ;
wire \u0|nios2_qsys_0_data_master_translator|write_accepted~0_combout ;
wire \u0|nios2_qsys_0_data_master_translator|write_accepted~regout ;
wire \u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout ;
wire \u0|cmd_xbar_demux_001|src1_valid~0_combout ;
wire \u0|cmd_xbar_mux_001|arb|grant[2]~0_combout ;
wire \u0|cmd_xbar_mux_001|arb|grant[2]~1_combout ;
wire \u0|cmd_xbar_mux_001|arb|top_priority_reg[0]~2_combout ;
wire \u0|cmd_xbar_mux_001|arb|grant[0]~2_combout ;
wire \u0|cmd_xbar_demux|src1_valid~3_combout ;
wire \u0|cmd_xbar_mux_001|arb|grant[0]~3_combout ;
wire \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]~regout ;
wire \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ;
wire \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout ;
wire \u0|rsp_xbar_demux_001|src0_valid~0_combout ;
wire \u0|nios2_qsys_0|F_iw[2]~12_combout ;
wire \u0|nios2_qsys_0|F_iw[2]~13_combout ;
wire \u0|nios2_qsys_0|R_ctrl_br_nxt~0_combout ;
wire \u0|nios2_qsys_0|R_src2_use_imm~0_combout ;
wire \u0|nios2_qsys_0|R_src2_use_imm~1_combout ;
wire \u0|nios2_qsys_0|R_src2_use_imm~regout ;
wire \u0|nios2_qsys_0|R_src2_lo[12]~1_combout ;
wire \u0|nios2_qsys_0|Add1~24_combout ;
wire \u0|nios2_qsys_0|Add2~24_combout ;
wire \u0|nios2_qsys_0|F_pc[10]~2_combout ;
wire \u0|nios2_qsys_0|E_logic_result[12]~0_combout ;
wire \u0|nios2_qsys_0|W_alu_result[12]~5_combout ;
wire \u0|cmd_xbar_demux_001|src2_valid~0_combout ;
wire \u0|cmd_xbar_mux_002|arb|grant[2]~0_combout ;
wire \u0|dma_0|fi|buffer~3_regout ;
wire \u0|dma_0|wm|oWM_writedata[2]~5_combout ;
wire \u0|dma_0|fi|buffer_rtl_0_bypass[19]~feeder_combout ;
wire \u0|nios2_qsys_0|F_iw[5]~10_combout ;
wire \u0|nios2_qsys_0|F_iw[5]~11_combout ;
wire \u0|nios2_qsys_0|Equal101~3_combout ;
wire \u0|nios2_qsys_0|D_ctrl_alu_subtract~5_combout ;
wire \u0|nios2_qsys_0|D_ctrl_alu_subtract~3_combout ;
wire \u0|nios2_qsys_0|D_ctrl_alu_subtract~4_combout ;
wire \u0|nios2_qsys_0|E_alu_sub~0_combout ;
wire \u0|nios2_qsys_0|E_alu_sub~regout ;
wire \u0|nios2_qsys_0|Add1~4_combout ;
wire \u0|nios2_qsys_0|F_pc[0]~8_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~33_combout ;
wire \u0|cmd_xbar_mux|src_payload~25_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~24_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~23_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~17_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~52_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~53_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~18_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~54_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~55_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~20_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|Equal0~3_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[18]~6_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~58_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~59_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~16_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~50_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~51_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~24_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~66_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~67_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~10_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~41_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~42_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~1_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~17_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]~feeder_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~8_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~15_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~39_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~40_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~7_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~35_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~36_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~32_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[25]~feeder_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|always1~0_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_ready~0_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_ready~regout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~regout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~69_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~63_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]~feeder_combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout ;
wire \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|resetrequest~regout ;
wire \u0|rst_controller|merged_reset~0_combout ;
wire \u0|rst_controller|merged_reset~0clkctrl_outclk ;
wire \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout ;
wire \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout ;
wire \u0|rst_controller|r_sync_rst_chain[1]~feeder_combout ;
wire \u0|rst_controller|r_sync_rst_dly~regout ;
wire \u0|rst_controller|WideOr0~0_combout ;
wire \u0|rst_controller|r_sync_rst~regout ;
wire \u0|dma_0|control|state~8_combout ;
wire \u0|dma_0|control|state.10~regout ;
wire \u0|dma_0|control|Selector32~0_combout ;
wire \u0|dma_0|control|oStart~regout ;
wire \u0|dma_0|wm|oWM_done~2_combout ;
wire \u0|dma_0|wm|oWM_done~3_combout ;
wire \u0|dma_0|wm|oWM_done~regout ;
wire \led_status~0_combout ;
wire \led_status~regout ;
wire \altera_reserved_tms~combout ;
wire \altera_internal_jtag~TDO ;
wire [0:48] \u0|dma_0|fi|buffer_rtl_0_bypass ;
wire [2:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode835w ;
wire [2:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode822w ;
wire [0:0] \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg ;
wire [0:0] \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg ;
wire [0:0] \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg ;
wire [0:0] \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg ;
wire [5:0] \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q ;
wire [5:0] \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q ;
wire [7:0] \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b ;
wire [5:0] \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q ;
wire [5:0] \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q ;
wire [1:0] \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used ;
wire [1:0] \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used ;
wire [1:0] \u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used ;
wire [1:0] \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used ;
wire [104:0] \u0|cmd_xbar_mux_002|src_data ;
wire [2:0] \u0|cmd_xbar_mux_002|saved_grant ;
wire [2:0] \u0|cmd_xbar_mux_002|arb|top_priority_reg ;
wire [5:0] \u0|cmd_xbar_mux_002|arb|adder|full_adder.cout ;
wire [5:0] \u0|cmd_xbar_mux_002|arb|adder|sum ;
wire [104:0] \u0|cmd_xbar_mux_003|src_data ;
wire [1:0] \u0|cmd_xbar_mux_003|saved_grant ;
wire [1:0] \u0|cmd_xbar_mux_003|arb|top_priority_reg ;
wire [1:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a ;
wire [8:0] \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address ;
wire [0:0] \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg ;
wire [31:0] \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg ;
wire [10:0] \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg ;
wire [31:0] \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a ;
wire [31:0] \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable ;
wire [31:0] \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg ;
wire [37:0] \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr ;
wire [1:0] \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|ir_out ;
wire [37:0] \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo ;
wire [1:0] \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|ir ;
wire [31:0] \u0|jtag_uart_0|av_readdata ;
wire [5:0] \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q ;
wire [7:0] \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b ;
wire [5:0] \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q ;
wire [7:0] \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata ;
wire [10:0] \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift ;
wire [7:0] \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata ;
wire [9:0] \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count ;
wire [31:0] \u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a ;
wire [31:0] \u0|dma_0|control|status ;
wire [31:0] \u0|dma_0|control|oWM_startaddress ;
wire [31:0] \u0|dma_0|control|oReaddata ;
wire [31:0] \u0|dma_0|control|oRM_startaddress ;
wire [31:0] \u0|dma_0|control|oLength ;
wire [31:0] \u0|dma_0|control|control ;
wire [1:0] \u0|dma_0|wm|state ;
wire [31:0] \u0|dma_0|wm|oWM_writedata ;
wire [31:0] \u0|dma_0|wm|oWM_writeaddress ;
wire [31:0] \u0|dma_0|wm|WM_lastwriteaddress ;
wire [1:0] \u0|dma_0|rm|state ;
wire [31:0] \u0|dma_0|rm|oRM_readaddress ;
wire [31:0] \u0|dma_0|rm|oFF_data ;
wire [31:0] \u0|dma_0|rm|RM_lastwriteaddress ;
wire [7:0] \u0|dma_0|fi|pos_write ;
wire [7:0] \u0|dma_0|fi|pos_read ;
wire [0:0] \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg ;
wire [31:0] \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre ;
wire [0:0] \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg ;
wire [0:0] \u0|onchip_memory2_1_s1_translator|read_latency_shift_reg ;
wire [0:0] \u0|dma_0_control_translator|read_latency_shift_reg ;
wire [31:0] \u0|dma_0_control_translator|av_readdata_pre ;
wire [0:0] \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg ;
wire [31:0] \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre ;
wire [1:0] \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used ;
wire [1:0] \u0|rst_controller|r_sync_rst_chain ;
wire [2:0] \u0|rst_controller|altera_reset_synchronizer_int_chain ;
wire [1:0] \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [104:0] \u0|cmd_xbar_mux|src_data ;
wire [1:0] \u0|cmd_xbar_mux|saved_grant ;
wire [1:0] \u0|cmd_xbar_mux|arb|top_priority_reg ;
wire [104:0] \u0|cmd_xbar_mux_001|src_data ;
wire [2:0] \u0|cmd_xbar_mux_001|saved_grant ;
wire [2:0] \u0|cmd_xbar_mux_001|arb|top_priority_reg ;
wire [5:0] \u0|cmd_xbar_mux_001|arb|adder|full_adder.cout ;
wire [104:0] \u0|rsp_xbar_mux_001|src_data ;
wire [31:0] \u0|nios2_qsys_0|d_writedata ;
wire [3:0] \u0|nios2_qsys_0|d_byteenable ;
wire [7:0] \u0|nios2_qsys_0|av_ld_byte3_data ;
wire [7:0] \u0|nios2_qsys_0|av_ld_byte2_data ;
wire [7:0] \u0|nios2_qsys_0|av_ld_byte1_data ;
wire [7:0] \u0|nios2_qsys_0|av_ld_byte0_data ;
wire [1:0] \u0|nios2_qsys_0|av_ld_align_cycle ;
wire [31:0] \u0|nios2_qsys_0|W_ipending_reg ;
wire [31:0] \u0|nios2_qsys_0|W_ienable_reg ;
wire [31:0] \u0|nios2_qsys_0|W_control_rd_data ;
wire [31:0] \u0|nios2_qsys_0|W_alu_result ;
wire [1:0] \u0|nios2_qsys_0|R_logic_op ;
wire [4:0] \u0|nios2_qsys_0|R_dst_regnum ;
wire [1:0] \u0|nios2_qsys_0|R_compare_op ;
wire [15:0] \u0|nios2_qsys_0|F_pc ;
wire [31:0] \u0|nios2_qsys_0|E_src2 ;
wire [31:0] \u0|nios2_qsys_0|E_src1 ;
wire [31:0] \u0|nios2_qsys_0|E_shift_rot_result ;
wire [4:0] \u0|nios2_qsys_0|E_shift_rot_cnt ;
wire [31:0] \u0|nios2_qsys_0|E_arith_src2 ;
wire [31:0] \u0|nios2_qsys_0|E_arith_src1 ;
wire [31:0] \u0|nios2_qsys_0|D_iw ;
wire [31:0] \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b ;
wire [31:0] \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b ;
wire [31:0] \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata ;
wire [31:0] \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata ;
wire [3:0] \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|byteenable ;
wire [0:0] \SW~combout ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg ;
wire [9:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg ;
wire [6:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt ;
wire [15:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR ;

wire [15:0] \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [31:0] \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [3:0] \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [1:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [3:0] \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [1:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [3:0] \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [1:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [3:0] \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [1:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [7:0] \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus ;
wire [31:0] \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [1:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [3:0] \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [1:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [3:0] \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [1:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [1:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [3:0] \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [1:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [3:0] \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [1:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [1:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [17:0] \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [7:0] \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus ;
wire [15:0] \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [13:0] \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;

assign \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0] = \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1] = \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2] = \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3] = \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4] = \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5] = \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6] = \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7] = \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24] = \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25] = \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26] = \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27] = \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28] = \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29] = \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30] = \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31] = \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [0] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [1] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [2] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [3] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [4] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [5] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [6] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [7] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [8] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [9] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [10] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [11] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [12] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [13] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [14] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [15] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [16] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [17] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [18] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [19] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [20] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [21] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [22] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [23] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [24] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [25] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [26] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [27] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [28] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [29] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [30] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [31] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus [1];

assign \u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [0] = \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [1] = \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [3] = \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [4] = \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTADATAOUT_bus [1];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus [1];

assign \u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [2] = \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [5] = \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];
assign \u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [6] = \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus [2];
assign \u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [7] = \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus [3];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTADATAOUT_bus [1];

assign \u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [11] = \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];
assign \u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [12] = \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [1];
assign \u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [13] = \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [2];
assign \u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [14] = \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [3];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus [1];

assign \u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [16] = \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [17] = \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];
assign \u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [18] = \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [2];
assign \u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [21] = \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [3];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTADATAOUT_bus [1];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [0] = \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [0];
assign \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [1] = \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [1];
assign \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [2] = \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [2];
assign \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [3] = \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [3];
assign \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [4] = \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [4];
assign \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [5] = \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [5];
assign \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [6] = \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [6];
assign \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [7] = \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [7];

assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [0] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [1] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [2] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [3] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [4] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [5] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [6] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [7] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [8] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [9] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [10] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [11] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [12] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [13] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [14] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [15] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [16] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [17] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [18] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [19] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [20] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [21] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [22] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [23] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [24] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [25] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [26] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [27] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [28] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [29] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [30] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [31] = \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus [1];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus [1];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus [1];

assign \u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [8] = \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [9] = \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [10] = \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [15] = \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus [1];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus [1];

assign \u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [19] = \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];
assign \u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [20] = \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus [1];
assign \u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [22] = \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus [2];
assign \u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [23] = \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus [3];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus [1];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus [1];

assign \u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [24] = \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];
assign \u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [25] = \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [1];
assign \u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [26] = \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [2];
assign \u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [28] = \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [3];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus [1];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [27] = \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];
assign \u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [29] = \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus [1];
assign \u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [30] = \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus [2];
assign \u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [31] = \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus [3];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTADATAOUT_bus [1];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus [1];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout  = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0~portbdataout  = \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a1  = \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a2  = \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a3  = \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a4  = \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a5  = \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a7  = \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a8  = \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a9  = \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a10  = \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a11  = \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a12  = \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a13  = \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a14  = \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a15  = \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a16  = \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a17  = \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a18  = \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];

assign \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [0] = \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [0];
assign \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [1] = \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [1];
assign \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [2] = \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [2];
assign \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [3] = \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [3];
assign \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [4] = \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [4];
assign \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [5] = \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [5];
assign \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [6] = \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [6];
assign \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [7] = \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [7];

assign \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8] = \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9] = \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10] = \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11] = \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12] = \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13] = \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14] = \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15] = \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];
assign \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16] = \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [8];
assign \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17] = \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [9];
assign \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18] = \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [10];
assign \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19] = \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [11];
assign \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20] = \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [12];
assign \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21] = \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [13];
assign \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22] = \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [14];
assign \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23] = \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [15];

assign \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6~portbdataout  = \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];
assign \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a19  = \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [1];
assign \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a20  = \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [2];
assign \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a21  = \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [3];
assign \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a22  = \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [4];
assign \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a23  = \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [5];
assign \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a24  = \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [6];
assign \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a25  = \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [7];
assign \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a26  = \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [8];
assign \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a27  = \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [9];
assign \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a28  = \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [10];
assign \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a29  = \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [11];
assign \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a30  = \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [12];
assign \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a31  = \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [13];

// Location: LCFF_X24_Y13_N17
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift [0]));

// Location: LCCOMB_X28_Y16_N24
cycloneii_lcell_comb \u0|dma_0|fi|Add2~6 (
// Equation(s):
// \u0|dma_0|fi|Add2~6_combout  = (\u0|dma_0|fi|pos_read [3] & ((\u0|dma_0|fi|pos_write [3] & (!\u0|dma_0|fi|Add2~5 )) # (!\u0|dma_0|fi|pos_write [3] & ((\u0|dma_0|fi|Add2~5 ) # (GND))))) # (!\u0|dma_0|fi|pos_read [3] & ((\u0|dma_0|fi|pos_write [3] & 
// (\u0|dma_0|fi|Add2~5  & VCC)) # (!\u0|dma_0|fi|pos_write [3] & (!\u0|dma_0|fi|Add2~5 ))))
// \u0|dma_0|fi|Add2~7  = CARRY((\u0|dma_0|fi|pos_read [3] & ((!\u0|dma_0|fi|Add2~5 ) # (!\u0|dma_0|fi|pos_write [3]))) # (!\u0|dma_0|fi|pos_read [3] & (!\u0|dma_0|fi|pos_write [3] & !\u0|dma_0|fi|Add2~5 )))

	.dataa(\u0|dma_0|fi|pos_read [3]),
	.datab(\u0|dma_0|fi|pos_write [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|fi|Add2~5 ),
	.combout(\u0|dma_0|fi|Add2~6_combout ),
	.cout(\u0|dma_0|fi|Add2~7 ));
// synopsys translate_off
defparam \u0|dma_0|fi|Add2~6 .lut_mask = 16'h692B;
defparam \u0|dma_0|fi|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X38_Y19_N9
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writeaddress[28] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writeaddress~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|wm|oWM_writeaddress[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writeaddress [28]));

// Location: LCFF_X38_Y19_N27
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writeaddress[21] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writeaddress~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|wm|oWM_writeaddress[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writeaddress [21]));

// Location: LCFF_X38_Y19_N31
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writeaddress[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writeaddress~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|wm|oWM_writeaddress[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writeaddress [19]));

// Location: LCFF_X38_Y19_N25
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writeaddress[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writeaddress~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|wm|oWM_writeaddress[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writeaddress [18]));

// Location: LCFF_X36_Y18_N5
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writeaddress[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writeaddress~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|wm|oWM_writeaddress[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writeaddress [17]));

// Location: LCFF_X36_Y20_N5
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writeaddress[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writeaddress~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|wm|oWM_writeaddress[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writeaddress [12]));

// Location: LCCOMB_X35_Y20_N2
cycloneii_lcell_comb \u0|dma_0|wm|Add1~0 (
// Equation(s):
// \u0|dma_0|wm|Add1~0_combout  = \u0|dma_0|wm|oWM_writeaddress [2] $ (VCC)
// \u0|dma_0|wm|Add1~1  = CARRY(\u0|dma_0|wm|oWM_writeaddress [2])

	.dataa(vcc),
	.datab(\u0|dma_0|wm|oWM_writeaddress [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|dma_0|wm|Add1~0_combout ),
	.cout(\u0|dma_0|wm|Add1~1 ));
// synopsys translate_off
defparam \u0|dma_0|wm|Add1~0 .lut_mask = 16'h33CC;
defparam \u0|dma_0|wm|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N14
cycloneii_lcell_comb \u0|dma_0|wm|Add1~12 (
// Equation(s):
// \u0|dma_0|wm|Add1~12_combout  = (\u0|dma_0|wm|oWM_writeaddress [8] & (\u0|dma_0|wm|Add1~11  $ (GND))) # (!\u0|dma_0|wm|oWM_writeaddress [8] & (!\u0|dma_0|wm|Add1~11  & VCC))
// \u0|dma_0|wm|Add1~13  = CARRY((\u0|dma_0|wm|oWM_writeaddress [8] & !\u0|dma_0|wm|Add1~11 ))

	.dataa(vcc),
	.datab(\u0|dma_0|wm|oWM_writeaddress [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|Add1~11 ),
	.combout(\u0|dma_0|wm|Add1~12_combout ),
	.cout(\u0|dma_0|wm|Add1~13 ));
// synopsys translate_off
defparam \u0|dma_0|wm|Add1~12 .lut_mask = 16'hC30C;
defparam \u0|dma_0|wm|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N0
cycloneii_lcell_comb \u0|dma_0|wm|Add1~30 (
// Equation(s):
// \u0|dma_0|wm|Add1~30_combout  = (\u0|dma_0|wm|oWM_writeaddress [17] & (!\u0|dma_0|wm|Add1~29 )) # (!\u0|dma_0|wm|oWM_writeaddress [17] & ((\u0|dma_0|wm|Add1~29 ) # (GND)))
// \u0|dma_0|wm|Add1~31  = CARRY((!\u0|dma_0|wm|Add1~29 ) # (!\u0|dma_0|wm|oWM_writeaddress [17]))

	.dataa(\u0|dma_0|wm|oWM_writeaddress [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|Add1~29 ),
	.combout(\u0|dma_0|wm|Add1~30_combout ),
	.cout(\u0|dma_0|wm|Add1~31 ));
// synopsys translate_off
defparam \u0|dma_0|wm|Add1~30 .lut_mask = 16'h5A5F;
defparam \u0|dma_0|wm|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N2
cycloneii_lcell_comb \u0|dma_0|wm|Add1~32 (
// Equation(s):
// \u0|dma_0|wm|Add1~32_combout  = (\u0|dma_0|wm|oWM_writeaddress [18] & (\u0|dma_0|wm|Add1~31  $ (GND))) # (!\u0|dma_0|wm|oWM_writeaddress [18] & (!\u0|dma_0|wm|Add1~31  & VCC))
// \u0|dma_0|wm|Add1~33  = CARRY((\u0|dma_0|wm|oWM_writeaddress [18] & !\u0|dma_0|wm|Add1~31 ))

	.dataa(\u0|dma_0|wm|oWM_writeaddress [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|Add1~31 ),
	.combout(\u0|dma_0|wm|Add1~32_combout ),
	.cout(\u0|dma_0|wm|Add1~33 ));
// synopsys translate_off
defparam \u0|dma_0|wm|Add1~32 .lut_mask = 16'hA50A;
defparam \u0|dma_0|wm|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N4
cycloneii_lcell_comb \u0|dma_0|wm|Add1~34 (
// Equation(s):
// \u0|dma_0|wm|Add1~34_combout  = (\u0|dma_0|wm|oWM_writeaddress [19] & (!\u0|dma_0|wm|Add1~33 )) # (!\u0|dma_0|wm|oWM_writeaddress [19] & ((\u0|dma_0|wm|Add1~33 ) # (GND)))
// \u0|dma_0|wm|Add1~35  = CARRY((!\u0|dma_0|wm|Add1~33 ) # (!\u0|dma_0|wm|oWM_writeaddress [19]))

	.dataa(\u0|dma_0|wm|oWM_writeaddress [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|Add1~33 ),
	.combout(\u0|dma_0|wm|Add1~34_combout ),
	.cout(\u0|dma_0|wm|Add1~35 ));
// synopsys translate_off
defparam \u0|dma_0|wm|Add1~34 .lut_mask = 16'h5A5F;
defparam \u0|dma_0|wm|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N6
cycloneii_lcell_comb \u0|dma_0|wm|Add1~36 (
// Equation(s):
// \u0|dma_0|wm|Add1~36_combout  = (\u0|dma_0|wm|oWM_writeaddress [20] & (\u0|dma_0|wm|Add1~35  $ (GND))) # (!\u0|dma_0|wm|oWM_writeaddress [20] & (!\u0|dma_0|wm|Add1~35  & VCC))
// \u0|dma_0|wm|Add1~37  = CARRY((\u0|dma_0|wm|oWM_writeaddress [20] & !\u0|dma_0|wm|Add1~35 ))

	.dataa(vcc),
	.datab(\u0|dma_0|wm|oWM_writeaddress [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|Add1~35 ),
	.combout(\u0|dma_0|wm|Add1~36_combout ),
	.cout(\u0|dma_0|wm|Add1~37 ));
// synopsys translate_off
defparam \u0|dma_0|wm|Add1~36 .lut_mask = 16'hC30C;
defparam \u0|dma_0|wm|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N10
cycloneii_lcell_comb \u0|dma_0|wm|Add1~40 (
// Equation(s):
// \u0|dma_0|wm|Add1~40_combout  = (\u0|dma_0|wm|oWM_writeaddress [22] & (\u0|dma_0|wm|Add1~39  $ (GND))) # (!\u0|dma_0|wm|oWM_writeaddress [22] & (!\u0|dma_0|wm|Add1~39  & VCC))
// \u0|dma_0|wm|Add1~41  = CARRY((\u0|dma_0|wm|oWM_writeaddress [22] & !\u0|dma_0|wm|Add1~39 ))

	.dataa(vcc),
	.datab(\u0|dma_0|wm|oWM_writeaddress [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|Add1~39 ),
	.combout(\u0|dma_0|wm|Add1~40_combout ),
	.cout(\u0|dma_0|wm|Add1~41 ));
// synopsys translate_off
defparam \u0|dma_0|wm|Add1~40 .lut_mask = 16'hC30C;
defparam \u0|dma_0|wm|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N14
cycloneii_lcell_comb \u0|dma_0|wm|Add1~44 (
// Equation(s):
// \u0|dma_0|wm|Add1~44_combout  = (\u0|dma_0|wm|oWM_writeaddress [24] & (\u0|dma_0|wm|Add1~43  $ (GND))) # (!\u0|dma_0|wm|oWM_writeaddress [24] & (!\u0|dma_0|wm|Add1~43  & VCC))
// \u0|dma_0|wm|Add1~45  = CARRY((\u0|dma_0|wm|oWM_writeaddress [24] & !\u0|dma_0|wm|Add1~43 ))

	.dataa(vcc),
	.datab(\u0|dma_0|wm|oWM_writeaddress [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|Add1~43 ),
	.combout(\u0|dma_0|wm|Add1~44_combout ),
	.cout(\u0|dma_0|wm|Add1~45 ));
// synopsys translate_off
defparam \u0|dma_0|wm|Add1~44 .lut_mask = 16'hC30C;
defparam \u0|dma_0|wm|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X38_Y19_N11
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writeaddress[29] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writeaddress~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|wm|oWM_writeaddress[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writeaddress [29]));

// Location: LCCOMB_X35_Y19_N24
cycloneii_lcell_comb \u0|dma_0|wm|Add1~54 (
// Equation(s):
// \u0|dma_0|wm|Add1~54_combout  = (\u0|dma_0|wm|oWM_writeaddress [29] & (!\u0|dma_0|wm|Add1~53 )) # (!\u0|dma_0|wm|oWM_writeaddress [29] & ((\u0|dma_0|wm|Add1~53 ) # (GND)))
// \u0|dma_0|wm|Add1~55  = CARRY((!\u0|dma_0|wm|Add1~53 ) # (!\u0|dma_0|wm|oWM_writeaddress [29]))

	.dataa(\u0|dma_0|wm|oWM_writeaddress [29]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|Add1~53 ),
	.combout(\u0|dma_0|wm|Add1~54_combout ),
	.cout(\u0|dma_0|wm|Add1~55 ));
// synopsys translate_off
defparam \u0|dma_0|wm|Add1~54 .lut_mask = 16'h5A5F;
defparam \u0|dma_0|wm|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X37_Y19_N31
cycloneii_lcell_ff \u0|dma_0|wm|WM_lastwriteaddress[31] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|WM_lastwriteaddress[31]~94_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|WM_lastwriteaddress [31]));

// Location: LCFF_X37_Y20_N3
cycloneii_lcell_ff \u0|dma_0|wm|WM_lastwriteaddress[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|WM_lastwriteaddress[1]~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|WM_lastwriteaddress [1]));

// Location: LCFF_X37_Y20_N1
cycloneii_lcell_ff \u0|dma_0|wm|WM_lastwriteaddress[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|WM_lastwriteaddress[0]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|WM_lastwriteaddress [0]));

// Location: LCFF_X37_Y20_N7
cycloneii_lcell_ff \u0|dma_0|wm|WM_lastwriteaddress[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|WM_lastwriteaddress[3]~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|WM_lastwriteaddress [3]));

// Location: LCFF_X37_Y20_N5
cycloneii_lcell_ff \u0|dma_0|wm|WM_lastwriteaddress[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|WM_lastwriteaddress[2]~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|WM_lastwriteaddress [2]));

// Location: LCFF_X37_Y20_N11
cycloneii_lcell_ff \u0|dma_0|wm|WM_lastwriteaddress[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|WM_lastwriteaddress[5]~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|WM_lastwriteaddress [5]));

// Location: LCFF_X37_Y20_N9
cycloneii_lcell_ff \u0|dma_0|wm|WM_lastwriteaddress[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|WM_lastwriteaddress[4]~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|WM_lastwriteaddress [4]));

// Location: LCFF_X37_Y20_N15
cycloneii_lcell_ff \u0|dma_0|wm|WM_lastwriteaddress[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|WM_lastwriteaddress[7]~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|WM_lastwriteaddress [7]));

// Location: LCFF_X37_Y20_N13
cycloneii_lcell_ff \u0|dma_0|wm|WM_lastwriteaddress[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|WM_lastwriteaddress[6]~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|WM_lastwriteaddress [6]));

// Location: LCFF_X37_Y19_N3
cycloneii_lcell_ff \u0|dma_0|wm|WM_lastwriteaddress[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|WM_lastwriteaddress[17]~66_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|WM_lastwriteaddress [17]));

// Location: LCFF_X37_Y19_N1
cycloneii_lcell_ff \u0|dma_0|wm|WM_lastwriteaddress[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|WM_lastwriteaddress[16]~64_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|WM_lastwriteaddress [16]));

// Location: LCFF_X37_Y19_N7
cycloneii_lcell_ff \u0|dma_0|wm|WM_lastwriteaddress[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|WM_lastwriteaddress[19]~70_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|WM_lastwriteaddress [19]));

// Location: LCFF_X37_Y19_N5
cycloneii_lcell_ff \u0|dma_0|wm|WM_lastwriteaddress[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|WM_lastwriteaddress[18]~68_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|WM_lastwriteaddress [18]));

// Location: LCFF_X37_Y19_N15
cycloneii_lcell_ff \u0|dma_0|wm|WM_lastwriteaddress[23] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|WM_lastwriteaddress[23]~78_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|WM_lastwriteaddress [23]));

// Location: LCFF_X37_Y19_N13
cycloneii_lcell_ff \u0|dma_0|wm|WM_lastwriteaddress[22] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|WM_lastwriteaddress[22]~76_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|WM_lastwriteaddress [22]));

// Location: LCFF_X37_Y20_N21
cycloneii_lcell_ff \u0|dma_0|wm|WM_lastwriteaddress[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|WM_lastwriteaddress[10]~52_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|WM_lastwriteaddress [10]));

// Location: LCFF_X37_Y20_N27
cycloneii_lcell_ff \u0|dma_0|wm|WM_lastwriteaddress[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|WM_lastwriteaddress[13]~58_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|WM_lastwriteaddress [13]));

// Location: LCFF_X37_Y20_N31
cycloneii_lcell_ff \u0|dma_0|wm|WM_lastwriteaddress[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|WM_lastwriteaddress[15]~62_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|WM_lastwriteaddress [15]));

// Location: LCFF_X37_Y20_N29
cycloneii_lcell_ff \u0|dma_0|wm|WM_lastwriteaddress[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|WM_lastwriteaddress[14]~60_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|WM_lastwriteaddress [14]));

// Location: LCFF_X37_Y19_N19
cycloneii_lcell_ff \u0|dma_0|wm|WM_lastwriteaddress[25] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|WM_lastwriteaddress[25]~82_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|WM_lastwriteaddress [25]));

// Location: LCFF_X37_Y19_N17
cycloneii_lcell_ff \u0|dma_0|wm|WM_lastwriteaddress[24] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|WM_lastwriteaddress[24]~80_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|WM_lastwriteaddress [24]));

// Location: LCFF_X37_Y19_N21
cycloneii_lcell_ff \u0|dma_0|wm|WM_lastwriteaddress[26] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|WM_lastwriteaddress[26]~84_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|WM_lastwriteaddress [26]));

// Location: LCCOMB_X37_Y20_N0
cycloneii_lcell_comb \u0|dma_0|wm|WM_lastwriteaddress[0]~32 (
// Equation(s):
// \u0|dma_0|wm|WM_lastwriteaddress[0]~32_combout  = (\u0|dma_0|control|oWM_startaddress [0] & (\u0|dma_0|control|oLength [0] $ (VCC))) # (!\u0|dma_0|control|oWM_startaddress [0] & (\u0|dma_0|control|oLength [0] & VCC))
// \u0|dma_0|wm|WM_lastwriteaddress[0]~33  = CARRY((\u0|dma_0|control|oWM_startaddress [0] & \u0|dma_0|control|oLength [0]))

	.dataa(\u0|dma_0|control|oWM_startaddress [0]),
	.datab(\u0|dma_0|control|oLength [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|dma_0|wm|WM_lastwriteaddress[0]~32_combout ),
	.cout(\u0|dma_0|wm|WM_lastwriteaddress[0]~33 ));
// synopsys translate_off
defparam \u0|dma_0|wm|WM_lastwriteaddress[0]~32 .lut_mask = 16'h6688;
defparam \u0|dma_0|wm|WM_lastwriteaddress[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N2
cycloneii_lcell_comb \u0|dma_0|wm|WM_lastwriteaddress[1]~34 (
// Equation(s):
// \u0|dma_0|wm|WM_lastwriteaddress[1]~34_combout  = (\u0|dma_0|control|oLength [1] & ((\u0|dma_0|control|oWM_startaddress [1] & (\u0|dma_0|wm|WM_lastwriteaddress[0]~33  & VCC)) # (!\u0|dma_0|control|oWM_startaddress [1] & 
// (!\u0|dma_0|wm|WM_lastwriteaddress[0]~33 )))) # (!\u0|dma_0|control|oLength [1] & ((\u0|dma_0|control|oWM_startaddress [1] & (!\u0|dma_0|wm|WM_lastwriteaddress[0]~33 )) # (!\u0|dma_0|control|oWM_startaddress [1] & ((\u0|dma_0|wm|WM_lastwriteaddress[0]~33 
// ) # (GND)))))
// \u0|dma_0|wm|WM_lastwriteaddress[1]~35  = CARRY((\u0|dma_0|control|oLength [1] & (!\u0|dma_0|control|oWM_startaddress [1] & !\u0|dma_0|wm|WM_lastwriteaddress[0]~33 )) # (!\u0|dma_0|control|oLength [1] & ((!\u0|dma_0|wm|WM_lastwriteaddress[0]~33 ) # 
// (!\u0|dma_0|control|oWM_startaddress [1]))))

	.dataa(\u0|dma_0|control|oLength [1]),
	.datab(\u0|dma_0|control|oWM_startaddress [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|WM_lastwriteaddress[0]~33 ),
	.combout(\u0|dma_0|wm|WM_lastwriteaddress[1]~34_combout ),
	.cout(\u0|dma_0|wm|WM_lastwriteaddress[1]~35 ));
// synopsys translate_off
defparam \u0|dma_0|wm|WM_lastwriteaddress[1]~34 .lut_mask = 16'h9617;
defparam \u0|dma_0|wm|WM_lastwriteaddress[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N4
cycloneii_lcell_comb \u0|dma_0|wm|WM_lastwriteaddress[2]~36 (
// Equation(s):
// \u0|dma_0|wm|WM_lastwriteaddress[2]~36_combout  = ((\u0|dma_0|control|oLength [2] $ (\u0|dma_0|control|oWM_startaddress [2] $ (!\u0|dma_0|wm|WM_lastwriteaddress[1]~35 )))) # (GND)
// \u0|dma_0|wm|WM_lastwriteaddress[2]~37  = CARRY((\u0|dma_0|control|oLength [2] & ((\u0|dma_0|control|oWM_startaddress [2]) # (!\u0|dma_0|wm|WM_lastwriteaddress[1]~35 ))) # (!\u0|dma_0|control|oLength [2] & (\u0|dma_0|control|oWM_startaddress [2] & 
// !\u0|dma_0|wm|WM_lastwriteaddress[1]~35 )))

	.dataa(\u0|dma_0|control|oLength [2]),
	.datab(\u0|dma_0|control|oWM_startaddress [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|WM_lastwriteaddress[1]~35 ),
	.combout(\u0|dma_0|wm|WM_lastwriteaddress[2]~36_combout ),
	.cout(\u0|dma_0|wm|WM_lastwriteaddress[2]~37 ));
// synopsys translate_off
defparam \u0|dma_0|wm|WM_lastwriteaddress[2]~36 .lut_mask = 16'h698E;
defparam \u0|dma_0|wm|WM_lastwriteaddress[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N6
cycloneii_lcell_comb \u0|dma_0|wm|WM_lastwriteaddress[3]~38 (
// Equation(s):
// \u0|dma_0|wm|WM_lastwriteaddress[3]~38_combout  = (\u0|dma_0|control|oWM_startaddress [3] & ((\u0|dma_0|control|oLength [3] & (\u0|dma_0|wm|WM_lastwriteaddress[2]~37  & VCC)) # (!\u0|dma_0|control|oLength [3] & (!\u0|dma_0|wm|WM_lastwriteaddress[2]~37 
// )))) # (!\u0|dma_0|control|oWM_startaddress [3] & ((\u0|dma_0|control|oLength [3] & (!\u0|dma_0|wm|WM_lastwriteaddress[2]~37 )) # (!\u0|dma_0|control|oLength [3] & ((\u0|dma_0|wm|WM_lastwriteaddress[2]~37 ) # (GND)))))
// \u0|dma_0|wm|WM_lastwriteaddress[3]~39  = CARRY((\u0|dma_0|control|oWM_startaddress [3] & (!\u0|dma_0|control|oLength [3] & !\u0|dma_0|wm|WM_lastwriteaddress[2]~37 )) # (!\u0|dma_0|control|oWM_startaddress [3] & ((!\u0|dma_0|wm|WM_lastwriteaddress[2]~37 ) 
// # (!\u0|dma_0|control|oLength [3]))))

	.dataa(\u0|dma_0|control|oWM_startaddress [3]),
	.datab(\u0|dma_0|control|oLength [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|WM_lastwriteaddress[2]~37 ),
	.combout(\u0|dma_0|wm|WM_lastwriteaddress[3]~38_combout ),
	.cout(\u0|dma_0|wm|WM_lastwriteaddress[3]~39 ));
// synopsys translate_off
defparam \u0|dma_0|wm|WM_lastwriteaddress[3]~38 .lut_mask = 16'h9617;
defparam \u0|dma_0|wm|WM_lastwriteaddress[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N8
cycloneii_lcell_comb \u0|dma_0|wm|WM_lastwriteaddress[4]~40 (
// Equation(s):
// \u0|dma_0|wm|WM_lastwriteaddress[4]~40_combout  = ((\u0|dma_0|control|oLength [4] $ (\u0|dma_0|control|oWM_startaddress [4] $ (!\u0|dma_0|wm|WM_lastwriteaddress[3]~39 )))) # (GND)
// \u0|dma_0|wm|WM_lastwriteaddress[4]~41  = CARRY((\u0|dma_0|control|oLength [4] & ((\u0|dma_0|control|oWM_startaddress [4]) # (!\u0|dma_0|wm|WM_lastwriteaddress[3]~39 ))) # (!\u0|dma_0|control|oLength [4] & (\u0|dma_0|control|oWM_startaddress [4] & 
// !\u0|dma_0|wm|WM_lastwriteaddress[3]~39 )))

	.dataa(\u0|dma_0|control|oLength [4]),
	.datab(\u0|dma_0|control|oWM_startaddress [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|WM_lastwriteaddress[3]~39 ),
	.combout(\u0|dma_0|wm|WM_lastwriteaddress[4]~40_combout ),
	.cout(\u0|dma_0|wm|WM_lastwriteaddress[4]~41 ));
// synopsys translate_off
defparam \u0|dma_0|wm|WM_lastwriteaddress[4]~40 .lut_mask = 16'h698E;
defparam \u0|dma_0|wm|WM_lastwriteaddress[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N10
cycloneii_lcell_comb \u0|dma_0|wm|WM_lastwriteaddress[5]~42 (
// Equation(s):
// \u0|dma_0|wm|WM_lastwriteaddress[5]~42_combout  = (\u0|dma_0|control|oWM_startaddress [5] & ((\u0|dma_0|control|oLength [5] & (\u0|dma_0|wm|WM_lastwriteaddress[4]~41  & VCC)) # (!\u0|dma_0|control|oLength [5] & (!\u0|dma_0|wm|WM_lastwriteaddress[4]~41 
// )))) # (!\u0|dma_0|control|oWM_startaddress [5] & ((\u0|dma_0|control|oLength [5] & (!\u0|dma_0|wm|WM_lastwriteaddress[4]~41 )) # (!\u0|dma_0|control|oLength [5] & ((\u0|dma_0|wm|WM_lastwriteaddress[4]~41 ) # (GND)))))
// \u0|dma_0|wm|WM_lastwriteaddress[5]~43  = CARRY((\u0|dma_0|control|oWM_startaddress [5] & (!\u0|dma_0|control|oLength [5] & !\u0|dma_0|wm|WM_lastwriteaddress[4]~41 )) # (!\u0|dma_0|control|oWM_startaddress [5] & ((!\u0|dma_0|wm|WM_lastwriteaddress[4]~41 ) 
// # (!\u0|dma_0|control|oLength [5]))))

	.dataa(\u0|dma_0|control|oWM_startaddress [5]),
	.datab(\u0|dma_0|control|oLength [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|WM_lastwriteaddress[4]~41 ),
	.combout(\u0|dma_0|wm|WM_lastwriteaddress[5]~42_combout ),
	.cout(\u0|dma_0|wm|WM_lastwriteaddress[5]~43 ));
// synopsys translate_off
defparam \u0|dma_0|wm|WM_lastwriteaddress[5]~42 .lut_mask = 16'h9617;
defparam \u0|dma_0|wm|WM_lastwriteaddress[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N12
cycloneii_lcell_comb \u0|dma_0|wm|WM_lastwriteaddress[6]~44 (
// Equation(s):
// \u0|dma_0|wm|WM_lastwriteaddress[6]~44_combout  = ((\u0|dma_0|control|oLength [6] $ (\u0|dma_0|control|oWM_startaddress [6] $ (!\u0|dma_0|wm|WM_lastwriteaddress[5]~43 )))) # (GND)
// \u0|dma_0|wm|WM_lastwriteaddress[6]~45  = CARRY((\u0|dma_0|control|oLength [6] & ((\u0|dma_0|control|oWM_startaddress [6]) # (!\u0|dma_0|wm|WM_lastwriteaddress[5]~43 ))) # (!\u0|dma_0|control|oLength [6] & (\u0|dma_0|control|oWM_startaddress [6] & 
// !\u0|dma_0|wm|WM_lastwriteaddress[5]~43 )))

	.dataa(\u0|dma_0|control|oLength [6]),
	.datab(\u0|dma_0|control|oWM_startaddress [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|WM_lastwriteaddress[5]~43 ),
	.combout(\u0|dma_0|wm|WM_lastwriteaddress[6]~44_combout ),
	.cout(\u0|dma_0|wm|WM_lastwriteaddress[6]~45 ));
// synopsys translate_off
defparam \u0|dma_0|wm|WM_lastwriteaddress[6]~44 .lut_mask = 16'h698E;
defparam \u0|dma_0|wm|WM_lastwriteaddress[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N14
cycloneii_lcell_comb \u0|dma_0|wm|WM_lastwriteaddress[7]~46 (
// Equation(s):
// \u0|dma_0|wm|WM_lastwriteaddress[7]~46_combout  = (\u0|dma_0|control|oLength [7] & ((\u0|dma_0|control|oWM_startaddress [7] & (\u0|dma_0|wm|WM_lastwriteaddress[6]~45  & VCC)) # (!\u0|dma_0|control|oWM_startaddress [7] & 
// (!\u0|dma_0|wm|WM_lastwriteaddress[6]~45 )))) # (!\u0|dma_0|control|oLength [7] & ((\u0|dma_0|control|oWM_startaddress [7] & (!\u0|dma_0|wm|WM_lastwriteaddress[6]~45 )) # (!\u0|dma_0|control|oWM_startaddress [7] & ((\u0|dma_0|wm|WM_lastwriteaddress[6]~45 
// ) # (GND)))))
// \u0|dma_0|wm|WM_lastwriteaddress[7]~47  = CARRY((\u0|dma_0|control|oLength [7] & (!\u0|dma_0|control|oWM_startaddress [7] & !\u0|dma_0|wm|WM_lastwriteaddress[6]~45 )) # (!\u0|dma_0|control|oLength [7] & ((!\u0|dma_0|wm|WM_lastwriteaddress[6]~45 ) # 
// (!\u0|dma_0|control|oWM_startaddress [7]))))

	.dataa(\u0|dma_0|control|oLength [7]),
	.datab(\u0|dma_0|control|oWM_startaddress [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|WM_lastwriteaddress[6]~45 ),
	.combout(\u0|dma_0|wm|WM_lastwriteaddress[7]~46_combout ),
	.cout(\u0|dma_0|wm|WM_lastwriteaddress[7]~47 ));
// synopsys translate_off
defparam \u0|dma_0|wm|WM_lastwriteaddress[7]~46 .lut_mask = 16'h9617;
defparam \u0|dma_0|wm|WM_lastwriteaddress[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N20
cycloneii_lcell_comb \u0|dma_0|wm|WM_lastwriteaddress[10]~52 (
// Equation(s):
// \u0|dma_0|wm|WM_lastwriteaddress[10]~52_combout  = ((\u0|dma_0|control|oWM_startaddress [10] $ (\u0|dma_0|control|oLength [10] $ (!\u0|dma_0|wm|WM_lastwriteaddress[9]~51 )))) # (GND)
// \u0|dma_0|wm|WM_lastwriteaddress[10]~53  = CARRY((\u0|dma_0|control|oWM_startaddress [10] & ((\u0|dma_0|control|oLength [10]) # (!\u0|dma_0|wm|WM_lastwriteaddress[9]~51 ))) # (!\u0|dma_0|control|oWM_startaddress [10] & (\u0|dma_0|control|oLength [10] & 
// !\u0|dma_0|wm|WM_lastwriteaddress[9]~51 )))

	.dataa(\u0|dma_0|control|oWM_startaddress [10]),
	.datab(\u0|dma_0|control|oLength [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|WM_lastwriteaddress[9]~51 ),
	.combout(\u0|dma_0|wm|WM_lastwriteaddress[10]~52_combout ),
	.cout(\u0|dma_0|wm|WM_lastwriteaddress[10]~53 ));
// synopsys translate_off
defparam \u0|dma_0|wm|WM_lastwriteaddress[10]~52 .lut_mask = 16'h698E;
defparam \u0|dma_0|wm|WM_lastwriteaddress[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N26
cycloneii_lcell_comb \u0|dma_0|wm|WM_lastwriteaddress[13]~58 (
// Equation(s):
// \u0|dma_0|wm|WM_lastwriteaddress[13]~58_combout  = (\u0|dma_0|control|oLength [13] & ((\u0|dma_0|control|oWM_startaddress [13] & (\u0|dma_0|wm|WM_lastwriteaddress[12]~57  & VCC)) # (!\u0|dma_0|control|oWM_startaddress [13] & 
// (!\u0|dma_0|wm|WM_lastwriteaddress[12]~57 )))) # (!\u0|dma_0|control|oLength [13] & ((\u0|dma_0|control|oWM_startaddress [13] & (!\u0|dma_0|wm|WM_lastwriteaddress[12]~57 )) # (!\u0|dma_0|control|oWM_startaddress [13] & 
// ((\u0|dma_0|wm|WM_lastwriteaddress[12]~57 ) # (GND)))))
// \u0|dma_0|wm|WM_lastwriteaddress[13]~59  = CARRY((\u0|dma_0|control|oLength [13] & (!\u0|dma_0|control|oWM_startaddress [13] & !\u0|dma_0|wm|WM_lastwriteaddress[12]~57 )) # (!\u0|dma_0|control|oLength [13] & ((!\u0|dma_0|wm|WM_lastwriteaddress[12]~57 ) # 
// (!\u0|dma_0|control|oWM_startaddress [13]))))

	.dataa(\u0|dma_0|control|oLength [13]),
	.datab(\u0|dma_0|control|oWM_startaddress [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|WM_lastwriteaddress[12]~57 ),
	.combout(\u0|dma_0|wm|WM_lastwriteaddress[13]~58_combout ),
	.cout(\u0|dma_0|wm|WM_lastwriteaddress[13]~59 ));
// synopsys translate_off
defparam \u0|dma_0|wm|WM_lastwriteaddress[13]~58 .lut_mask = 16'h9617;
defparam \u0|dma_0|wm|WM_lastwriteaddress[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N28
cycloneii_lcell_comb \u0|dma_0|wm|WM_lastwriteaddress[14]~60 (
// Equation(s):
// \u0|dma_0|wm|WM_lastwriteaddress[14]~60_combout  = ((\u0|dma_0|control|oWM_startaddress [14] $ (\u0|dma_0|control|oLength [14] $ (!\u0|dma_0|wm|WM_lastwriteaddress[13]~59 )))) # (GND)
// \u0|dma_0|wm|WM_lastwriteaddress[14]~61  = CARRY((\u0|dma_0|control|oWM_startaddress [14] & ((\u0|dma_0|control|oLength [14]) # (!\u0|dma_0|wm|WM_lastwriteaddress[13]~59 ))) # (!\u0|dma_0|control|oWM_startaddress [14] & (\u0|dma_0|control|oLength [14] & 
// !\u0|dma_0|wm|WM_lastwriteaddress[13]~59 )))

	.dataa(\u0|dma_0|control|oWM_startaddress [14]),
	.datab(\u0|dma_0|control|oLength [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|WM_lastwriteaddress[13]~59 ),
	.combout(\u0|dma_0|wm|WM_lastwriteaddress[14]~60_combout ),
	.cout(\u0|dma_0|wm|WM_lastwriteaddress[14]~61 ));
// synopsys translate_off
defparam \u0|dma_0|wm|WM_lastwriteaddress[14]~60 .lut_mask = 16'h698E;
defparam \u0|dma_0|wm|WM_lastwriteaddress[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N30
cycloneii_lcell_comb \u0|dma_0|wm|WM_lastwriteaddress[15]~62 (
// Equation(s):
// \u0|dma_0|wm|WM_lastwriteaddress[15]~62_combout  = (\u0|dma_0|control|oWM_startaddress [15] & ((\u0|dma_0|control|oLength [15] & (\u0|dma_0|wm|WM_lastwriteaddress[14]~61  & VCC)) # (!\u0|dma_0|control|oLength [15] & 
// (!\u0|dma_0|wm|WM_lastwriteaddress[14]~61 )))) # (!\u0|dma_0|control|oWM_startaddress [15] & ((\u0|dma_0|control|oLength [15] & (!\u0|dma_0|wm|WM_lastwriteaddress[14]~61 )) # (!\u0|dma_0|control|oLength [15] & ((\u0|dma_0|wm|WM_lastwriteaddress[14]~61 ) # 
// (GND)))))
// \u0|dma_0|wm|WM_lastwriteaddress[15]~63  = CARRY((\u0|dma_0|control|oWM_startaddress [15] & (!\u0|dma_0|control|oLength [15] & !\u0|dma_0|wm|WM_lastwriteaddress[14]~61 )) # (!\u0|dma_0|control|oWM_startaddress [15] & 
// ((!\u0|dma_0|wm|WM_lastwriteaddress[14]~61 ) # (!\u0|dma_0|control|oLength [15]))))

	.dataa(\u0|dma_0|control|oWM_startaddress [15]),
	.datab(\u0|dma_0|control|oLength [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|WM_lastwriteaddress[14]~61 ),
	.combout(\u0|dma_0|wm|WM_lastwriteaddress[15]~62_combout ),
	.cout(\u0|dma_0|wm|WM_lastwriteaddress[15]~63 ));
// synopsys translate_off
defparam \u0|dma_0|wm|WM_lastwriteaddress[15]~62 .lut_mask = 16'h9617;
defparam \u0|dma_0|wm|WM_lastwriteaddress[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N0
cycloneii_lcell_comb \u0|dma_0|wm|WM_lastwriteaddress[16]~64 (
// Equation(s):
// \u0|dma_0|wm|WM_lastwriteaddress[16]~64_combout  = ((\u0|dma_0|control|oLength [16] $ (\u0|dma_0|control|oWM_startaddress [16] $ (!\u0|dma_0|wm|WM_lastwriteaddress[15]~63 )))) # (GND)
// \u0|dma_0|wm|WM_lastwriteaddress[16]~65  = CARRY((\u0|dma_0|control|oLength [16] & ((\u0|dma_0|control|oWM_startaddress [16]) # (!\u0|dma_0|wm|WM_lastwriteaddress[15]~63 ))) # (!\u0|dma_0|control|oLength [16] & (\u0|dma_0|control|oWM_startaddress [16] & 
// !\u0|dma_0|wm|WM_lastwriteaddress[15]~63 )))

	.dataa(\u0|dma_0|control|oLength [16]),
	.datab(\u0|dma_0|control|oWM_startaddress [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|WM_lastwriteaddress[15]~63 ),
	.combout(\u0|dma_0|wm|WM_lastwriteaddress[16]~64_combout ),
	.cout(\u0|dma_0|wm|WM_lastwriteaddress[16]~65 ));
// synopsys translate_off
defparam \u0|dma_0|wm|WM_lastwriteaddress[16]~64 .lut_mask = 16'h698E;
defparam \u0|dma_0|wm|WM_lastwriteaddress[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N2
cycloneii_lcell_comb \u0|dma_0|wm|WM_lastwriteaddress[17]~66 (
// Equation(s):
// \u0|dma_0|wm|WM_lastwriteaddress[17]~66_combout  = (\u0|dma_0|control|oWM_startaddress [17] & ((\u0|dma_0|control|oLength [17] & (\u0|dma_0|wm|WM_lastwriteaddress[16]~65  & VCC)) # (!\u0|dma_0|control|oLength [17] & 
// (!\u0|dma_0|wm|WM_lastwriteaddress[16]~65 )))) # (!\u0|dma_0|control|oWM_startaddress [17] & ((\u0|dma_0|control|oLength [17] & (!\u0|dma_0|wm|WM_lastwriteaddress[16]~65 )) # (!\u0|dma_0|control|oLength [17] & ((\u0|dma_0|wm|WM_lastwriteaddress[16]~65 ) # 
// (GND)))))
// \u0|dma_0|wm|WM_lastwriteaddress[17]~67  = CARRY((\u0|dma_0|control|oWM_startaddress [17] & (!\u0|dma_0|control|oLength [17] & !\u0|dma_0|wm|WM_lastwriteaddress[16]~65 )) # (!\u0|dma_0|control|oWM_startaddress [17] & 
// ((!\u0|dma_0|wm|WM_lastwriteaddress[16]~65 ) # (!\u0|dma_0|control|oLength [17]))))

	.dataa(\u0|dma_0|control|oWM_startaddress [17]),
	.datab(\u0|dma_0|control|oLength [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|WM_lastwriteaddress[16]~65 ),
	.combout(\u0|dma_0|wm|WM_lastwriteaddress[17]~66_combout ),
	.cout(\u0|dma_0|wm|WM_lastwriteaddress[17]~67 ));
// synopsys translate_off
defparam \u0|dma_0|wm|WM_lastwriteaddress[17]~66 .lut_mask = 16'h9617;
defparam \u0|dma_0|wm|WM_lastwriteaddress[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N4
cycloneii_lcell_comb \u0|dma_0|wm|WM_lastwriteaddress[18]~68 (
// Equation(s):
// \u0|dma_0|wm|WM_lastwriteaddress[18]~68_combout  = ((\u0|dma_0|control|oWM_startaddress [18] $ (\u0|dma_0|control|oLength [18] $ (!\u0|dma_0|wm|WM_lastwriteaddress[17]~67 )))) # (GND)
// \u0|dma_0|wm|WM_lastwriteaddress[18]~69  = CARRY((\u0|dma_0|control|oWM_startaddress [18] & ((\u0|dma_0|control|oLength [18]) # (!\u0|dma_0|wm|WM_lastwriteaddress[17]~67 ))) # (!\u0|dma_0|control|oWM_startaddress [18] & (\u0|dma_0|control|oLength [18] & 
// !\u0|dma_0|wm|WM_lastwriteaddress[17]~67 )))

	.dataa(\u0|dma_0|control|oWM_startaddress [18]),
	.datab(\u0|dma_0|control|oLength [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|WM_lastwriteaddress[17]~67 ),
	.combout(\u0|dma_0|wm|WM_lastwriteaddress[18]~68_combout ),
	.cout(\u0|dma_0|wm|WM_lastwriteaddress[18]~69 ));
// synopsys translate_off
defparam \u0|dma_0|wm|WM_lastwriteaddress[18]~68 .lut_mask = 16'h698E;
defparam \u0|dma_0|wm|WM_lastwriteaddress[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N6
cycloneii_lcell_comb \u0|dma_0|wm|WM_lastwriteaddress[19]~70 (
// Equation(s):
// \u0|dma_0|wm|WM_lastwriteaddress[19]~70_combout  = (\u0|dma_0|control|oLength [19] & ((\u0|dma_0|control|oWM_startaddress [19] & (\u0|dma_0|wm|WM_lastwriteaddress[18]~69  & VCC)) # (!\u0|dma_0|control|oWM_startaddress [19] & 
// (!\u0|dma_0|wm|WM_lastwriteaddress[18]~69 )))) # (!\u0|dma_0|control|oLength [19] & ((\u0|dma_0|control|oWM_startaddress [19] & (!\u0|dma_0|wm|WM_lastwriteaddress[18]~69 )) # (!\u0|dma_0|control|oWM_startaddress [19] & 
// ((\u0|dma_0|wm|WM_lastwriteaddress[18]~69 ) # (GND)))))
// \u0|dma_0|wm|WM_lastwriteaddress[19]~71  = CARRY((\u0|dma_0|control|oLength [19] & (!\u0|dma_0|control|oWM_startaddress [19] & !\u0|dma_0|wm|WM_lastwriteaddress[18]~69 )) # (!\u0|dma_0|control|oLength [19] & ((!\u0|dma_0|wm|WM_lastwriteaddress[18]~69 ) # 
// (!\u0|dma_0|control|oWM_startaddress [19]))))

	.dataa(\u0|dma_0|control|oLength [19]),
	.datab(\u0|dma_0|control|oWM_startaddress [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|WM_lastwriteaddress[18]~69 ),
	.combout(\u0|dma_0|wm|WM_lastwriteaddress[19]~70_combout ),
	.cout(\u0|dma_0|wm|WM_lastwriteaddress[19]~71 ));
// synopsys translate_off
defparam \u0|dma_0|wm|WM_lastwriteaddress[19]~70 .lut_mask = 16'h9617;
defparam \u0|dma_0|wm|WM_lastwriteaddress[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N12
cycloneii_lcell_comb \u0|dma_0|wm|WM_lastwriteaddress[22]~76 (
// Equation(s):
// \u0|dma_0|wm|WM_lastwriteaddress[22]~76_combout  = ((\u0|dma_0|control|oLength [22] $ (\u0|dma_0|control|oWM_startaddress [22] $ (!\u0|dma_0|wm|WM_lastwriteaddress[21]~75 )))) # (GND)
// \u0|dma_0|wm|WM_lastwriteaddress[22]~77  = CARRY((\u0|dma_0|control|oLength [22] & ((\u0|dma_0|control|oWM_startaddress [22]) # (!\u0|dma_0|wm|WM_lastwriteaddress[21]~75 ))) # (!\u0|dma_0|control|oLength [22] & (\u0|dma_0|control|oWM_startaddress [22] & 
// !\u0|dma_0|wm|WM_lastwriteaddress[21]~75 )))

	.dataa(\u0|dma_0|control|oLength [22]),
	.datab(\u0|dma_0|control|oWM_startaddress [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|WM_lastwriteaddress[21]~75 ),
	.combout(\u0|dma_0|wm|WM_lastwriteaddress[22]~76_combout ),
	.cout(\u0|dma_0|wm|WM_lastwriteaddress[22]~77 ));
// synopsys translate_off
defparam \u0|dma_0|wm|WM_lastwriteaddress[22]~76 .lut_mask = 16'h698E;
defparam \u0|dma_0|wm|WM_lastwriteaddress[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N14
cycloneii_lcell_comb \u0|dma_0|wm|WM_lastwriteaddress[23]~78 (
// Equation(s):
// \u0|dma_0|wm|WM_lastwriteaddress[23]~78_combout  = (\u0|dma_0|control|oWM_startaddress [23] & ((\u0|dma_0|control|oLength [23] & (\u0|dma_0|wm|WM_lastwriteaddress[22]~77  & VCC)) # (!\u0|dma_0|control|oLength [23] & 
// (!\u0|dma_0|wm|WM_lastwriteaddress[22]~77 )))) # (!\u0|dma_0|control|oWM_startaddress [23] & ((\u0|dma_0|control|oLength [23] & (!\u0|dma_0|wm|WM_lastwriteaddress[22]~77 )) # (!\u0|dma_0|control|oLength [23] & ((\u0|dma_0|wm|WM_lastwriteaddress[22]~77 ) # 
// (GND)))))
// \u0|dma_0|wm|WM_lastwriteaddress[23]~79  = CARRY((\u0|dma_0|control|oWM_startaddress [23] & (!\u0|dma_0|control|oLength [23] & !\u0|dma_0|wm|WM_lastwriteaddress[22]~77 )) # (!\u0|dma_0|control|oWM_startaddress [23] & 
// ((!\u0|dma_0|wm|WM_lastwriteaddress[22]~77 ) # (!\u0|dma_0|control|oLength [23]))))

	.dataa(\u0|dma_0|control|oWM_startaddress [23]),
	.datab(\u0|dma_0|control|oLength [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|WM_lastwriteaddress[22]~77 ),
	.combout(\u0|dma_0|wm|WM_lastwriteaddress[23]~78_combout ),
	.cout(\u0|dma_0|wm|WM_lastwriteaddress[23]~79 ));
// synopsys translate_off
defparam \u0|dma_0|wm|WM_lastwriteaddress[23]~78 .lut_mask = 16'h9617;
defparam \u0|dma_0|wm|WM_lastwriteaddress[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N16
cycloneii_lcell_comb \u0|dma_0|wm|WM_lastwriteaddress[24]~80 (
// Equation(s):
// \u0|dma_0|wm|WM_lastwriteaddress[24]~80_combout  = ((\u0|dma_0|control|oLength [24] $ (\u0|dma_0|control|oWM_startaddress [24] $ (!\u0|dma_0|wm|WM_lastwriteaddress[23]~79 )))) # (GND)
// \u0|dma_0|wm|WM_lastwriteaddress[24]~81  = CARRY((\u0|dma_0|control|oLength [24] & ((\u0|dma_0|control|oWM_startaddress [24]) # (!\u0|dma_0|wm|WM_lastwriteaddress[23]~79 ))) # (!\u0|dma_0|control|oLength [24] & (\u0|dma_0|control|oWM_startaddress [24] & 
// !\u0|dma_0|wm|WM_lastwriteaddress[23]~79 )))

	.dataa(\u0|dma_0|control|oLength [24]),
	.datab(\u0|dma_0|control|oWM_startaddress [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|WM_lastwriteaddress[23]~79 ),
	.combout(\u0|dma_0|wm|WM_lastwriteaddress[24]~80_combout ),
	.cout(\u0|dma_0|wm|WM_lastwriteaddress[24]~81 ));
// synopsys translate_off
defparam \u0|dma_0|wm|WM_lastwriteaddress[24]~80 .lut_mask = 16'h698E;
defparam \u0|dma_0|wm|WM_lastwriteaddress[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N18
cycloneii_lcell_comb \u0|dma_0|wm|WM_lastwriteaddress[25]~82 (
// Equation(s):
// \u0|dma_0|wm|WM_lastwriteaddress[25]~82_combout  = (\u0|dma_0|control|oWM_startaddress [25] & ((\u0|dma_0|control|oLength [25] & (\u0|dma_0|wm|WM_lastwriteaddress[24]~81  & VCC)) # (!\u0|dma_0|control|oLength [25] & 
// (!\u0|dma_0|wm|WM_lastwriteaddress[24]~81 )))) # (!\u0|dma_0|control|oWM_startaddress [25] & ((\u0|dma_0|control|oLength [25] & (!\u0|dma_0|wm|WM_lastwriteaddress[24]~81 )) # (!\u0|dma_0|control|oLength [25] & ((\u0|dma_0|wm|WM_lastwriteaddress[24]~81 ) # 
// (GND)))))
// \u0|dma_0|wm|WM_lastwriteaddress[25]~83  = CARRY((\u0|dma_0|control|oWM_startaddress [25] & (!\u0|dma_0|control|oLength [25] & !\u0|dma_0|wm|WM_lastwriteaddress[24]~81 )) # (!\u0|dma_0|control|oWM_startaddress [25] & 
// ((!\u0|dma_0|wm|WM_lastwriteaddress[24]~81 ) # (!\u0|dma_0|control|oLength [25]))))

	.dataa(\u0|dma_0|control|oWM_startaddress [25]),
	.datab(\u0|dma_0|control|oLength [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|WM_lastwriteaddress[24]~81 ),
	.combout(\u0|dma_0|wm|WM_lastwriteaddress[25]~82_combout ),
	.cout(\u0|dma_0|wm|WM_lastwriteaddress[25]~83 ));
// synopsys translate_off
defparam \u0|dma_0|wm|WM_lastwriteaddress[25]~82 .lut_mask = 16'h9617;
defparam \u0|dma_0|wm|WM_lastwriteaddress[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N20
cycloneii_lcell_comb \u0|dma_0|wm|WM_lastwriteaddress[26]~84 (
// Equation(s):
// \u0|dma_0|wm|WM_lastwriteaddress[26]~84_combout  = ((\u0|dma_0|control|oLength [26] $ (\u0|dma_0|control|oWM_startaddress [26] $ (!\u0|dma_0|wm|WM_lastwriteaddress[25]~83 )))) # (GND)
// \u0|dma_0|wm|WM_lastwriteaddress[26]~85  = CARRY((\u0|dma_0|control|oLength [26] & ((\u0|dma_0|control|oWM_startaddress [26]) # (!\u0|dma_0|wm|WM_lastwriteaddress[25]~83 ))) # (!\u0|dma_0|control|oLength [26] & (\u0|dma_0|control|oWM_startaddress [26] & 
// !\u0|dma_0|wm|WM_lastwriteaddress[25]~83 )))

	.dataa(\u0|dma_0|control|oLength [26]),
	.datab(\u0|dma_0|control|oWM_startaddress [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|WM_lastwriteaddress[25]~83 ),
	.combout(\u0|dma_0|wm|WM_lastwriteaddress[26]~84_combout ),
	.cout(\u0|dma_0|wm|WM_lastwriteaddress[26]~85 ));
// synopsys translate_off
defparam \u0|dma_0|wm|WM_lastwriteaddress[26]~84 .lut_mask = 16'h698E;
defparam \u0|dma_0|wm|WM_lastwriteaddress[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N28
cycloneii_lcell_comb \u0|dma_0|wm|WM_lastwriteaddress[30]~92 (
// Equation(s):
// \u0|dma_0|wm|WM_lastwriteaddress[30]~92_combout  = ((\u0|dma_0|control|oLength [30] $ (\u0|dma_0|control|oWM_startaddress [30] $ (!\u0|dma_0|wm|WM_lastwriteaddress[29]~91 )))) # (GND)
// \u0|dma_0|wm|WM_lastwriteaddress[30]~93  = CARRY((\u0|dma_0|control|oLength [30] & ((\u0|dma_0|control|oWM_startaddress [30]) # (!\u0|dma_0|wm|WM_lastwriteaddress[29]~91 ))) # (!\u0|dma_0|control|oLength [30] & (\u0|dma_0|control|oWM_startaddress [30] & 
// !\u0|dma_0|wm|WM_lastwriteaddress[29]~91 )))

	.dataa(\u0|dma_0|control|oLength [30]),
	.datab(\u0|dma_0|control|oWM_startaddress [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|WM_lastwriteaddress[29]~91 ),
	.combout(\u0|dma_0|wm|WM_lastwriteaddress[30]~92_combout ),
	.cout(\u0|dma_0|wm|WM_lastwriteaddress[30]~93 ));
// synopsys translate_off
defparam \u0|dma_0|wm|WM_lastwriteaddress[30]~92 .lut_mask = 16'h698E;
defparam \u0|dma_0|wm|WM_lastwriteaddress[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N30
cycloneii_lcell_comb \u0|dma_0|wm|WM_lastwriteaddress[31]~94 (
// Equation(s):
// \u0|dma_0|wm|WM_lastwriteaddress[31]~94_combout  = \u0|dma_0|control|oWM_startaddress [31] $ (\u0|dma_0|wm|WM_lastwriteaddress[30]~93  $ (\u0|dma_0|control|oLength [31]))

	.dataa(\u0|dma_0|control|oWM_startaddress [31]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|control|oLength [31]),
	.cin(\u0|dma_0|wm|WM_lastwriteaddress[30]~93 ),
	.combout(\u0|dma_0|wm|WM_lastwriteaddress[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|WM_lastwriteaddress[31]~94 .lut_mask = 16'hA55A;
defparam \u0|dma_0|wm|WM_lastwriteaddress[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y21_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[1]~0_combout ),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [1]));

// Location: M4K_X26_Y23
cycloneii_ram_block \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_en~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~19_combout ,\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~18_combout ,
\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~17_combout ,\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~16_combout ,
\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~14_combout ,\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~15_combout ,
\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~13_combout ,\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~5_combout ,
\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~25_combout ,\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~26_combout ,
\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~6_combout ,\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~4_combout ,
\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~3_combout ,\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~2_combout ,
\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1_combout ,\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0_combout }),
	.portaaddr({\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7_combout ,\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6_combout ,
\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5_combout ,\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4_combout ,
\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3_combout ,\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2_combout ,
\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1_combout ,\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0_combout }),
	.portabyteenamasks({\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~1_combout ,\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0_combout }),
	.portbdatain(16'b0000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .init_file = "System_nios2_qsys_0_ociram_default_contents.mif";
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "System:u0|System_nios2_qsys_0:nios2_qsys_0|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci|System_nios2_qsys_0_nios2_ocimem:the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram_module:System_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_p681:auto_generated|ALTSYNCRAM";
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 2;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 8;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 16;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 16;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .mem_init1 = 2048'hD6149D6480BBA2D4FB8AB005563B146536EC25ADAE53FD4DC6A289AA2E1216BC1516A22DF12F42E6B4968B4E1F5199D44D373D26D4484E93B2120586C976ACF50E326B605C5146D05689EE7F5436B8CE14BD565EB375E78FBE88939E8011CF76D188B0A70E34761C4152DDF185DC49BC0C5D85BD98DAAF883BC51B3DF2E537A7FA0B686966D8C831E214325EFF222216731973ECD3687E1885FA71E94DF2FB10DA99691FC32D04A98ABDC10D032A2A64C8F32634B22018C60E097F2DE029B13AAF457B33941400EC862062770DD4382048F9644EB412860D02E1F9812A8A707EE71E933D17BDB274367D0B466E2112D3641E147329207F4401A3E76D7A070F65;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = 2048'hE2F689B6CCFBF2D808A574D27412BFE46A311D4A5E59E8144930004B2EB034870EEE3307D1ED96724A9883B49EB8F6EEB874264EB2B0A9E62A9A5BA39577F74EAAE579C8C56465CB5D583F442AE3BE48AEB846D695239823F1BF8E1E1E5A1E1205ED2052E681566B9EE43E1C78A4BE7B990D329C45A58C743FA29FF4084D7F8BADF7104D94344FBA5B3E88A3F50BEB01EA53E3D740465C31115457CFD14EE203C2033F132C7F07430547E264E1FB1D51FEAD2F32C6E7FEE316B49A07C85F5D22D111452D0F42667CEA0F45C5BB623B0524E9DC2544992AF37DE341354C7198412A1447037A9E51D068868662B1631C85BC2AD1280B5BC609B6C432D1AB9588F9;
// synopsys translate_on

// Location: LCFF_X22_Y21_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|W_alu_result[15]~2_combout ),
	.sdata(\u0|nios2_qsys_0|E_shift_rot_result [15]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [15]));

// Location: LCFF_X38_Y21_N3
cycloneii_lcell_ff \u0|dma_0|rm|RM_lastwriteaddress[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|RM_lastwriteaddress[1]~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|RM_lastwriteaddress [1]));

// Location: LCFF_X38_Y21_N1
cycloneii_lcell_ff \u0|dma_0|rm|RM_lastwriteaddress[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|RM_lastwriteaddress[0]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|RM_lastwriteaddress [0]));

// Location: LCFF_X38_Y21_N7
cycloneii_lcell_ff \u0|dma_0|rm|RM_lastwriteaddress[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|RM_lastwriteaddress[3]~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|RM_lastwriteaddress [3]));

// Location: LCFF_X38_Y21_N5
cycloneii_lcell_ff \u0|dma_0|rm|RM_lastwriteaddress[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|RM_lastwriteaddress[2]~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|RM_lastwriteaddress [2]));

// Location: LCFF_X38_Y21_N11
cycloneii_lcell_ff \u0|dma_0|rm|RM_lastwriteaddress[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|RM_lastwriteaddress[5]~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|RM_lastwriteaddress [5]));

// Location: LCFF_X38_Y21_N9
cycloneii_lcell_ff \u0|dma_0|rm|RM_lastwriteaddress[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|RM_lastwriteaddress[4]~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|RM_lastwriteaddress [4]));

// Location: LCFF_X40_Y21_N11
cycloneii_lcell_ff \u0|dma_0|rm|oRM_readaddress[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oRM_readaddress[6]~44_combout ),
	.sdata(\u0|dma_0|control|oRM_startaddress [6]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|control|oStart~regout ),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|oRM_readaddress [6]));

// Location: LCFF_X38_Y21_N15
cycloneii_lcell_ff \u0|dma_0|rm|RM_lastwriteaddress[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|RM_lastwriteaddress[7]~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|RM_lastwriteaddress [7]));

// Location: LCFF_X38_Y21_N13
cycloneii_lcell_ff \u0|dma_0|rm|RM_lastwriteaddress[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|RM_lastwriteaddress[6]~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|RM_lastwriteaddress [6]));

// Location: LCFF_X38_Y21_N23
cycloneii_lcell_ff \u0|dma_0|rm|RM_lastwriteaddress[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|RM_lastwriteaddress[11]~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|RM_lastwriteaddress [11]));

// Location: LCFF_X38_Y21_N27
cycloneii_lcell_ff \u0|dma_0|rm|RM_lastwriteaddress[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|RM_lastwriteaddress[13]~58_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|RM_lastwriteaddress [13]));

// Location: LCFF_X38_Y21_N25
cycloneii_lcell_ff \u0|dma_0|rm|RM_lastwriteaddress[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|RM_lastwriteaddress[12]~56_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|RM_lastwriteaddress [12]));

// Location: LCFF_X38_Y21_N31
cycloneii_lcell_ff \u0|dma_0|rm|RM_lastwriteaddress[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|RM_lastwriteaddress[15]~62_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|RM_lastwriteaddress [15]));

// Location: LCFF_X38_Y20_N3
cycloneii_lcell_ff \u0|dma_0|rm|RM_lastwriteaddress[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|RM_lastwriteaddress[17]~66_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|RM_lastwriteaddress [17]));

// Location: LCFF_X38_Y20_N5
cycloneii_lcell_ff \u0|dma_0|rm|RM_lastwriteaddress[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|RM_lastwriteaddress[18]~68_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|RM_lastwriteaddress [18]));

// Location: LCFF_X38_Y20_N9
cycloneii_lcell_ff \u0|dma_0|rm|RM_lastwriteaddress[20] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|RM_lastwriteaddress[20]~72_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|RM_lastwriteaddress [20]));

// Location: LCFF_X40_Y20_N11
cycloneii_lcell_ff \u0|dma_0|rm|oRM_readaddress[22] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oRM_readaddress[22]~76_combout ),
	.sdata(\u0|dma_0|control|oRM_startaddress [22]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|control|oStart~regout ),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|oRM_readaddress [22]));

// Location: LCFF_X40_Y20_N13
cycloneii_lcell_ff \u0|dma_0|rm|oRM_readaddress[23] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oRM_readaddress[23]~78_combout ),
	.sdata(\u0|dma_0|control|oRM_startaddress [23]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|control|oStart~regout ),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|oRM_readaddress [23]));

// Location: LCFF_X38_Y20_N15
cycloneii_lcell_ff \u0|dma_0|rm|RM_lastwriteaddress[23] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|RM_lastwriteaddress[23]~78_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|RM_lastwriteaddress [23]));

// Location: LCFF_X38_Y20_N13
cycloneii_lcell_ff \u0|dma_0|rm|RM_lastwriteaddress[22] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|RM_lastwriteaddress[22]~76_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|RM_lastwriteaddress [22]));

// Location: LCFF_X38_Y20_N21
cycloneii_lcell_ff \u0|dma_0|rm|RM_lastwriteaddress[26] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|RM_lastwriteaddress[26]~84_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|RM_lastwriteaddress [26]));

// Location: LCFF_X40_Y20_N25
cycloneii_lcell_ff \u0|dma_0|rm|oRM_readaddress[29] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oRM_readaddress[29]~90_combout ),
	.sdata(\u0|dma_0|control|oRM_startaddress [29]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|control|oStart~regout ),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|oRM_readaddress [29]));

// Location: LCFF_X38_Y20_N27
cycloneii_lcell_ff \u0|dma_0|rm|RM_lastwriteaddress[29] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|RM_lastwriteaddress[29]~90_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|RM_lastwriteaddress [29]));

// Location: LCFF_X38_Y20_N25
cycloneii_lcell_ff \u0|dma_0|rm|RM_lastwriteaddress[28] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|RM_lastwriteaddress[28]~88_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|RM_lastwriteaddress [28]));

// Location: LCFF_X38_Y20_N29
cycloneii_lcell_ff \u0|dma_0|rm|RM_lastwriteaddress[30] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|RM_lastwriteaddress[30]~92_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|RM_lastwriteaddress [30]));

// Location: LCCOMB_X31_Y21_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[1]~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[1]~0_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1])) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout  & ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|Equal0~0_combout )))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[1]~0 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~2 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~2_combout  = (\u0|nios2_qsys_0|E_src1 [1] & ((\u0|nios2_qsys_0|E_src2 [1] & (\u0|nios2_qsys_0|Add2~1  & VCC)) # (!\u0|nios2_qsys_0|E_src2 [1] & (!\u0|nios2_qsys_0|Add2~1 )))) # (!\u0|nios2_qsys_0|E_src1 [1] & 
// ((\u0|nios2_qsys_0|E_src2 [1] & (!\u0|nios2_qsys_0|Add2~1 )) # (!\u0|nios2_qsys_0|E_src2 [1] & ((\u0|nios2_qsys_0|Add2~1 ) # (GND)))))
// \u0|nios2_qsys_0|Add2~3  = CARRY((\u0|nios2_qsys_0|E_src1 [1] & (!\u0|nios2_qsys_0|E_src2 [1] & !\u0|nios2_qsys_0|Add2~1 )) # (!\u0|nios2_qsys_0|E_src1 [1] & ((!\u0|nios2_qsys_0|Add2~1 ) # (!\u0|nios2_qsys_0|E_src2 [1]))))

	.dataa(\u0|nios2_qsys_0|E_src1 [1]),
	.datab(\u0|nios2_qsys_0|E_src2 [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~1 ),
	.combout(\u0|nios2_qsys_0|Add2~2_combout ),
	.cout(\u0|nios2_qsys_0|Add2~3 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~2 .lut_mask = 16'h9617;
defparam \u0|nios2_qsys_0|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~4 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~4_combout  = ((\u0|nios2_qsys_0|E_src2 [2] $ (\u0|nios2_qsys_0|E_src1 [2] $ (!\u0|nios2_qsys_0|Add2~3 )))) # (GND)
// \u0|nios2_qsys_0|Add2~5  = CARRY((\u0|nios2_qsys_0|E_src2 [2] & ((\u0|nios2_qsys_0|E_src1 [2]) # (!\u0|nios2_qsys_0|Add2~3 ))) # (!\u0|nios2_qsys_0|E_src2 [2] & (\u0|nios2_qsys_0|E_src1 [2] & !\u0|nios2_qsys_0|Add2~3 )))

	.dataa(\u0|nios2_qsys_0|E_src2 [2]),
	.datab(\u0|nios2_qsys_0|E_src1 [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~3 ),
	.combout(\u0|nios2_qsys_0|Add2~4_combout ),
	.cout(\u0|nios2_qsys_0|Add2~5 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~4 .lut_mask = 16'h698E;
defparam \u0|nios2_qsys_0|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~16 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~16_combout  = ((\u0|nios2_qsys_0|E_src2 [8] $ (\u0|nios2_qsys_0|E_src1 [8] $ (!\u0|nios2_qsys_0|Add2~15 )))) # (GND)
// \u0|nios2_qsys_0|Add2~17  = CARRY((\u0|nios2_qsys_0|E_src2 [8] & ((\u0|nios2_qsys_0|E_src1 [8]) # (!\u0|nios2_qsys_0|Add2~15 ))) # (!\u0|nios2_qsys_0|E_src2 [8] & (\u0|nios2_qsys_0|E_src1 [8] & !\u0|nios2_qsys_0|Add2~15 )))

	.dataa(\u0|nios2_qsys_0|E_src2 [8]),
	.datab(\u0|nios2_qsys_0|E_src1 [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~15 ),
	.combout(\u0|nios2_qsys_0|Add2~16_combout ),
	.cout(\u0|nios2_qsys_0|Add2~17 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~16 .lut_mask = 16'h698E;
defparam \u0|nios2_qsys_0|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~0 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~0_combout  = (\u0|nios2_qsys_0|E_src2 [0] & (\u0|nios2_qsys_0|E_src1 [0] $ (VCC))) # (!\u0|nios2_qsys_0|E_src2 [0] & ((\u0|nios2_qsys_0|E_src1 [0]) # (GND)))
// \u0|nios2_qsys_0|Add1~1  = CARRY((\u0|nios2_qsys_0|E_src1 [0]) # (!\u0|nios2_qsys_0|E_src2 [0]))

	.dataa(\u0|nios2_qsys_0|E_src2 [0]),
	.datab(\u0|nios2_qsys_0|E_src1 [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Add1~0_combout ),
	.cout(\u0|nios2_qsys_0|Add1~1 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~0 .lut_mask = 16'h66DD;
defparam \u0|nios2_qsys_0|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~2 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~2_combout  = (\u0|nios2_qsys_0|E_src1 [1] & ((\u0|nios2_qsys_0|E_src2 [1] & (!\u0|nios2_qsys_0|Add1~1 )) # (!\u0|nios2_qsys_0|E_src2 [1] & (\u0|nios2_qsys_0|Add1~1  & VCC)))) # (!\u0|nios2_qsys_0|E_src1 [1] & 
// ((\u0|nios2_qsys_0|E_src2 [1] & ((\u0|nios2_qsys_0|Add1~1 ) # (GND))) # (!\u0|nios2_qsys_0|E_src2 [1] & (!\u0|nios2_qsys_0|Add1~1 ))))
// \u0|nios2_qsys_0|Add1~3  = CARRY((\u0|nios2_qsys_0|E_src1 [1] & (\u0|nios2_qsys_0|E_src2 [1] & !\u0|nios2_qsys_0|Add1~1 )) # (!\u0|nios2_qsys_0|E_src1 [1] & ((\u0|nios2_qsys_0|E_src2 [1]) # (!\u0|nios2_qsys_0|Add1~1 ))))

	.dataa(\u0|nios2_qsys_0|E_src1 [1]),
	.datab(\u0|nios2_qsys_0|E_src2 [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~1 ),
	.combout(\u0|nios2_qsys_0|Add1~2_combout ),
	.cout(\u0|nios2_qsys_0|Add1~3 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~2 .lut_mask = 16'h694D;
defparam \u0|nios2_qsys_0|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~18 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~18_combout  = (\u0|nios2_qsys_0|E_src2 [9] & ((\u0|nios2_qsys_0|E_src1 [9] & (!\u0|nios2_qsys_0|Add1~17 )) # (!\u0|nios2_qsys_0|E_src1 [9] & ((\u0|nios2_qsys_0|Add1~17 ) # (GND))))) # (!\u0|nios2_qsys_0|E_src2 [9] & 
// ((\u0|nios2_qsys_0|E_src1 [9] & (\u0|nios2_qsys_0|Add1~17  & VCC)) # (!\u0|nios2_qsys_0|E_src1 [9] & (!\u0|nios2_qsys_0|Add1~17 ))))
// \u0|nios2_qsys_0|Add1~19  = CARRY((\u0|nios2_qsys_0|E_src2 [9] & ((!\u0|nios2_qsys_0|Add1~17 ) # (!\u0|nios2_qsys_0|E_src1 [9]))) # (!\u0|nios2_qsys_0|E_src2 [9] & (!\u0|nios2_qsys_0|E_src1 [9] & !\u0|nios2_qsys_0|Add1~17 )))

	.dataa(\u0|nios2_qsys_0|E_src2 [9]),
	.datab(\u0|nios2_qsys_0|E_src1 [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~17 ),
	.combout(\u0|nios2_qsys_0|Add1~18_combout ),
	.cout(\u0|nios2_qsys_0|Add1~19 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~18 .lut_mask = 16'h692B;
defparam \u0|nios2_qsys_0|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~22 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~22_combout  = (\u0|nios2_qsys_0|E_src1 [11] & ((\u0|nios2_qsys_0|E_src2 [11] & (!\u0|nios2_qsys_0|Add1~21 )) # (!\u0|nios2_qsys_0|E_src2 [11] & (\u0|nios2_qsys_0|Add1~21  & VCC)))) # (!\u0|nios2_qsys_0|E_src1 [11] & 
// ((\u0|nios2_qsys_0|E_src2 [11] & ((\u0|nios2_qsys_0|Add1~21 ) # (GND))) # (!\u0|nios2_qsys_0|E_src2 [11] & (!\u0|nios2_qsys_0|Add1~21 ))))
// \u0|nios2_qsys_0|Add1~23  = CARRY((\u0|nios2_qsys_0|E_src1 [11] & (\u0|nios2_qsys_0|E_src2 [11] & !\u0|nios2_qsys_0|Add1~21 )) # (!\u0|nios2_qsys_0|E_src1 [11] & ((\u0|nios2_qsys_0|E_src2 [11]) # (!\u0|nios2_qsys_0|Add1~21 ))))

	.dataa(\u0|nios2_qsys_0|E_src1 [11]),
	.datab(\u0|nios2_qsys_0|E_src2 [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~21 ),
	.combout(\u0|nios2_qsys_0|Add1~22_combout ),
	.cout(\u0|nios2_qsys_0|Add1~23 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~22 .lut_mask = 16'h694D;
defparam \u0|nios2_qsys_0|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y20_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src2[17]~0_combout ),
	.sdata(\u0|nios2_qsys_0|D_iw [7]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|R_src2_hi~0_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [17]));

// Location: LCCOMB_X22_Y21_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|W_alu_result[15]~2 (
// Equation(s):
// \u0|nios2_qsys_0|W_alu_result[15]~2_combout  = (\u0|nios2_qsys_0|R_ctrl_logic~regout  & ((\u0|nios2_qsys_0|E_logic_result[15]~3_combout ))) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout  & (\u0|nios2_qsys_0|F_pc[13]~0_combout ))

	.dataa(\u0|nios2_qsys_0|F_pc[13]~0_combout ),
	.datab(\u0|nios2_qsys_0|R_ctrl_logic~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_logic_result[15]~3_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_alu_result[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_alu_result[15]~2 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|W_alu_result[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N0
cycloneii_lcell_comb \u0|dma_0|rm|RM_lastwriteaddress[0]~32 (
// Equation(s):
// \u0|dma_0|rm|RM_lastwriteaddress[0]~32_combout  = (\u0|dma_0|control|oRM_startaddress [0] & (\u0|dma_0|control|oLength [0] $ (VCC))) # (!\u0|dma_0|control|oRM_startaddress [0] & (\u0|dma_0|control|oLength [0] & VCC))
// \u0|dma_0|rm|RM_lastwriteaddress[0]~33  = CARRY((\u0|dma_0|control|oRM_startaddress [0] & \u0|dma_0|control|oLength [0]))

	.dataa(\u0|dma_0|control|oRM_startaddress [0]),
	.datab(\u0|dma_0|control|oLength [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|dma_0|rm|RM_lastwriteaddress[0]~32_combout ),
	.cout(\u0|dma_0|rm|RM_lastwriteaddress[0]~33 ));
// synopsys translate_off
defparam \u0|dma_0|rm|RM_lastwriteaddress[0]~32 .lut_mask = 16'h6688;
defparam \u0|dma_0|rm|RM_lastwriteaddress[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N2
cycloneii_lcell_comb \u0|dma_0|rm|RM_lastwriteaddress[1]~34 (
// Equation(s):
// \u0|dma_0|rm|RM_lastwriteaddress[1]~34_combout  = (\u0|dma_0|control|oLength [1] & ((\u0|dma_0|control|oRM_startaddress [1] & (\u0|dma_0|rm|RM_lastwriteaddress[0]~33  & VCC)) # (!\u0|dma_0|control|oRM_startaddress [1] & 
// (!\u0|dma_0|rm|RM_lastwriteaddress[0]~33 )))) # (!\u0|dma_0|control|oLength [1] & ((\u0|dma_0|control|oRM_startaddress [1] & (!\u0|dma_0|rm|RM_lastwriteaddress[0]~33 )) # (!\u0|dma_0|control|oRM_startaddress [1] & ((\u0|dma_0|rm|RM_lastwriteaddress[0]~33 
// ) # (GND)))))
// \u0|dma_0|rm|RM_lastwriteaddress[1]~35  = CARRY((\u0|dma_0|control|oLength [1] & (!\u0|dma_0|control|oRM_startaddress [1] & !\u0|dma_0|rm|RM_lastwriteaddress[0]~33 )) # (!\u0|dma_0|control|oLength [1] & ((!\u0|dma_0|rm|RM_lastwriteaddress[0]~33 ) # 
// (!\u0|dma_0|control|oRM_startaddress [1]))))

	.dataa(\u0|dma_0|control|oLength [1]),
	.datab(\u0|dma_0|control|oRM_startaddress [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|RM_lastwriteaddress[0]~33 ),
	.combout(\u0|dma_0|rm|RM_lastwriteaddress[1]~34_combout ),
	.cout(\u0|dma_0|rm|RM_lastwriteaddress[1]~35 ));
// synopsys translate_off
defparam \u0|dma_0|rm|RM_lastwriteaddress[1]~34 .lut_mask = 16'h9617;
defparam \u0|dma_0|rm|RM_lastwriteaddress[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N4
cycloneii_lcell_comb \u0|dma_0|rm|RM_lastwriteaddress[2]~36 (
// Equation(s):
// \u0|dma_0|rm|RM_lastwriteaddress[2]~36_combout  = ((\u0|dma_0|control|oLength [2] $ (\u0|dma_0|control|oRM_startaddress [2] $ (!\u0|dma_0|rm|RM_lastwriteaddress[1]~35 )))) # (GND)
// \u0|dma_0|rm|RM_lastwriteaddress[2]~37  = CARRY((\u0|dma_0|control|oLength [2] & ((\u0|dma_0|control|oRM_startaddress [2]) # (!\u0|dma_0|rm|RM_lastwriteaddress[1]~35 ))) # (!\u0|dma_0|control|oLength [2] & (\u0|dma_0|control|oRM_startaddress [2] & 
// !\u0|dma_0|rm|RM_lastwriteaddress[1]~35 )))

	.dataa(\u0|dma_0|control|oLength [2]),
	.datab(\u0|dma_0|control|oRM_startaddress [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|RM_lastwriteaddress[1]~35 ),
	.combout(\u0|dma_0|rm|RM_lastwriteaddress[2]~36_combout ),
	.cout(\u0|dma_0|rm|RM_lastwriteaddress[2]~37 ));
// synopsys translate_off
defparam \u0|dma_0|rm|RM_lastwriteaddress[2]~36 .lut_mask = 16'h698E;
defparam \u0|dma_0|rm|RM_lastwriteaddress[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N6
cycloneii_lcell_comb \u0|dma_0|rm|RM_lastwriteaddress[3]~38 (
// Equation(s):
// \u0|dma_0|rm|RM_lastwriteaddress[3]~38_combout  = (\u0|dma_0|control|oLength [3] & ((\u0|dma_0|control|oRM_startaddress [3] & (\u0|dma_0|rm|RM_lastwriteaddress[2]~37  & VCC)) # (!\u0|dma_0|control|oRM_startaddress [3] & 
// (!\u0|dma_0|rm|RM_lastwriteaddress[2]~37 )))) # (!\u0|dma_0|control|oLength [3] & ((\u0|dma_0|control|oRM_startaddress [3] & (!\u0|dma_0|rm|RM_lastwriteaddress[2]~37 )) # (!\u0|dma_0|control|oRM_startaddress [3] & ((\u0|dma_0|rm|RM_lastwriteaddress[2]~37 
// ) # (GND)))))
// \u0|dma_0|rm|RM_lastwriteaddress[3]~39  = CARRY((\u0|dma_0|control|oLength [3] & (!\u0|dma_0|control|oRM_startaddress [3] & !\u0|dma_0|rm|RM_lastwriteaddress[2]~37 )) # (!\u0|dma_0|control|oLength [3] & ((!\u0|dma_0|rm|RM_lastwriteaddress[2]~37 ) # 
// (!\u0|dma_0|control|oRM_startaddress [3]))))

	.dataa(\u0|dma_0|control|oLength [3]),
	.datab(\u0|dma_0|control|oRM_startaddress [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|RM_lastwriteaddress[2]~37 ),
	.combout(\u0|dma_0|rm|RM_lastwriteaddress[3]~38_combout ),
	.cout(\u0|dma_0|rm|RM_lastwriteaddress[3]~39 ));
// synopsys translate_off
defparam \u0|dma_0|rm|RM_lastwriteaddress[3]~38 .lut_mask = 16'h9617;
defparam \u0|dma_0|rm|RM_lastwriteaddress[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N8
cycloneii_lcell_comb \u0|dma_0|rm|RM_lastwriteaddress[4]~40 (
// Equation(s):
// \u0|dma_0|rm|RM_lastwriteaddress[4]~40_combout  = ((\u0|dma_0|control|oLength [4] $ (\u0|dma_0|control|oRM_startaddress [4] $ (!\u0|dma_0|rm|RM_lastwriteaddress[3]~39 )))) # (GND)
// \u0|dma_0|rm|RM_lastwriteaddress[4]~41  = CARRY((\u0|dma_0|control|oLength [4] & ((\u0|dma_0|control|oRM_startaddress [4]) # (!\u0|dma_0|rm|RM_lastwriteaddress[3]~39 ))) # (!\u0|dma_0|control|oLength [4] & (\u0|dma_0|control|oRM_startaddress [4] & 
// !\u0|dma_0|rm|RM_lastwriteaddress[3]~39 )))

	.dataa(\u0|dma_0|control|oLength [4]),
	.datab(\u0|dma_0|control|oRM_startaddress [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|RM_lastwriteaddress[3]~39 ),
	.combout(\u0|dma_0|rm|RM_lastwriteaddress[4]~40_combout ),
	.cout(\u0|dma_0|rm|RM_lastwriteaddress[4]~41 ));
// synopsys translate_off
defparam \u0|dma_0|rm|RM_lastwriteaddress[4]~40 .lut_mask = 16'h698E;
defparam \u0|dma_0|rm|RM_lastwriteaddress[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N10
cycloneii_lcell_comb \u0|dma_0|rm|RM_lastwriteaddress[5]~42 (
// Equation(s):
// \u0|dma_0|rm|RM_lastwriteaddress[5]~42_combout  = (\u0|dma_0|control|oLength [5] & ((\u0|dma_0|control|oRM_startaddress [5] & (\u0|dma_0|rm|RM_lastwriteaddress[4]~41  & VCC)) # (!\u0|dma_0|control|oRM_startaddress [5] & 
// (!\u0|dma_0|rm|RM_lastwriteaddress[4]~41 )))) # (!\u0|dma_0|control|oLength [5] & ((\u0|dma_0|control|oRM_startaddress [5] & (!\u0|dma_0|rm|RM_lastwriteaddress[4]~41 )) # (!\u0|dma_0|control|oRM_startaddress [5] & ((\u0|dma_0|rm|RM_lastwriteaddress[4]~41 
// ) # (GND)))))
// \u0|dma_0|rm|RM_lastwriteaddress[5]~43  = CARRY((\u0|dma_0|control|oLength [5] & (!\u0|dma_0|control|oRM_startaddress [5] & !\u0|dma_0|rm|RM_lastwriteaddress[4]~41 )) # (!\u0|dma_0|control|oLength [5] & ((!\u0|dma_0|rm|RM_lastwriteaddress[4]~41 ) # 
// (!\u0|dma_0|control|oRM_startaddress [5]))))

	.dataa(\u0|dma_0|control|oLength [5]),
	.datab(\u0|dma_0|control|oRM_startaddress [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|RM_lastwriteaddress[4]~41 ),
	.combout(\u0|dma_0|rm|RM_lastwriteaddress[5]~42_combout ),
	.cout(\u0|dma_0|rm|RM_lastwriteaddress[5]~43 ));
// synopsys translate_off
defparam \u0|dma_0|rm|RM_lastwriteaddress[5]~42 .lut_mask = 16'h9617;
defparam \u0|dma_0|rm|RM_lastwriteaddress[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N10
cycloneii_lcell_comb \u0|dma_0|rm|oRM_readaddress[6]~44 (
// Equation(s):
// \u0|dma_0|rm|oRM_readaddress[6]~44_combout  = (\u0|dma_0|rm|oRM_readaddress [6] & (\u0|dma_0|rm|oRM_readaddress[5]~43  $ (GND))) # (!\u0|dma_0|rm|oRM_readaddress [6] & (!\u0|dma_0|rm|oRM_readaddress[5]~43  & VCC))
// \u0|dma_0|rm|oRM_readaddress[6]~45  = CARRY((\u0|dma_0|rm|oRM_readaddress [6] & !\u0|dma_0|rm|oRM_readaddress[5]~43 ))

	.dataa(\u0|dma_0|rm|oRM_readaddress [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|oRM_readaddress[5]~43 ),
	.combout(\u0|dma_0|rm|oRM_readaddress[6]~44_combout ),
	.cout(\u0|dma_0|rm|oRM_readaddress[6]~45 ));
// synopsys translate_off
defparam \u0|dma_0|rm|oRM_readaddress[6]~44 .lut_mask = 16'hA50A;
defparam \u0|dma_0|rm|oRM_readaddress[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N12
cycloneii_lcell_comb \u0|dma_0|rm|RM_lastwriteaddress[6]~44 (
// Equation(s):
// \u0|dma_0|rm|RM_lastwriteaddress[6]~44_combout  = ((\u0|dma_0|control|oRM_startaddress [6] $ (\u0|dma_0|control|oLength [6] $ (!\u0|dma_0|rm|RM_lastwriteaddress[5]~43 )))) # (GND)
// \u0|dma_0|rm|RM_lastwriteaddress[6]~45  = CARRY((\u0|dma_0|control|oRM_startaddress [6] & ((\u0|dma_0|control|oLength [6]) # (!\u0|dma_0|rm|RM_lastwriteaddress[5]~43 ))) # (!\u0|dma_0|control|oRM_startaddress [6] & (\u0|dma_0|control|oLength [6] & 
// !\u0|dma_0|rm|RM_lastwriteaddress[5]~43 )))

	.dataa(\u0|dma_0|control|oRM_startaddress [6]),
	.datab(\u0|dma_0|control|oLength [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|RM_lastwriteaddress[5]~43 ),
	.combout(\u0|dma_0|rm|RM_lastwriteaddress[6]~44_combout ),
	.cout(\u0|dma_0|rm|RM_lastwriteaddress[6]~45 ));
// synopsys translate_off
defparam \u0|dma_0|rm|RM_lastwriteaddress[6]~44 .lut_mask = 16'h698E;
defparam \u0|dma_0|rm|RM_lastwriteaddress[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N14
cycloneii_lcell_comb \u0|dma_0|rm|RM_lastwriteaddress[7]~46 (
// Equation(s):
// \u0|dma_0|rm|RM_lastwriteaddress[7]~46_combout  = (\u0|dma_0|control|oRM_startaddress [7] & ((\u0|dma_0|control|oLength [7] & (\u0|dma_0|rm|RM_lastwriteaddress[6]~45  & VCC)) # (!\u0|dma_0|control|oLength [7] & (!\u0|dma_0|rm|RM_lastwriteaddress[6]~45 
// )))) # (!\u0|dma_0|control|oRM_startaddress [7] & ((\u0|dma_0|control|oLength [7] & (!\u0|dma_0|rm|RM_lastwriteaddress[6]~45 )) # (!\u0|dma_0|control|oLength [7] & ((\u0|dma_0|rm|RM_lastwriteaddress[6]~45 ) # (GND)))))
// \u0|dma_0|rm|RM_lastwriteaddress[7]~47  = CARRY((\u0|dma_0|control|oRM_startaddress [7] & (!\u0|dma_0|control|oLength [7] & !\u0|dma_0|rm|RM_lastwriteaddress[6]~45 )) # (!\u0|dma_0|control|oRM_startaddress [7] & ((!\u0|dma_0|rm|RM_lastwriteaddress[6]~45 ) 
// # (!\u0|dma_0|control|oLength [7]))))

	.dataa(\u0|dma_0|control|oRM_startaddress [7]),
	.datab(\u0|dma_0|control|oLength [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|RM_lastwriteaddress[6]~45 ),
	.combout(\u0|dma_0|rm|RM_lastwriteaddress[7]~46_combout ),
	.cout(\u0|dma_0|rm|RM_lastwriteaddress[7]~47 ));
// synopsys translate_off
defparam \u0|dma_0|rm|RM_lastwriteaddress[7]~46 .lut_mask = 16'h9617;
defparam \u0|dma_0|rm|RM_lastwriteaddress[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N22
cycloneii_lcell_comb \u0|dma_0|rm|RM_lastwriteaddress[11]~54 (
// Equation(s):
// \u0|dma_0|rm|RM_lastwriteaddress[11]~54_combout  = (\u0|dma_0|control|oLength [11] & ((\u0|dma_0|control|oRM_startaddress [11] & (\u0|dma_0|rm|RM_lastwriteaddress[10]~53  & VCC)) # (!\u0|dma_0|control|oRM_startaddress [11] & 
// (!\u0|dma_0|rm|RM_lastwriteaddress[10]~53 )))) # (!\u0|dma_0|control|oLength [11] & ((\u0|dma_0|control|oRM_startaddress [11] & (!\u0|dma_0|rm|RM_lastwriteaddress[10]~53 )) # (!\u0|dma_0|control|oRM_startaddress [11] & 
// ((\u0|dma_0|rm|RM_lastwriteaddress[10]~53 ) # (GND)))))
// \u0|dma_0|rm|RM_lastwriteaddress[11]~55  = CARRY((\u0|dma_0|control|oLength [11] & (!\u0|dma_0|control|oRM_startaddress [11] & !\u0|dma_0|rm|RM_lastwriteaddress[10]~53 )) # (!\u0|dma_0|control|oLength [11] & ((!\u0|dma_0|rm|RM_lastwriteaddress[10]~53 ) # 
// (!\u0|dma_0|control|oRM_startaddress [11]))))

	.dataa(\u0|dma_0|control|oLength [11]),
	.datab(\u0|dma_0|control|oRM_startaddress [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|RM_lastwriteaddress[10]~53 ),
	.combout(\u0|dma_0|rm|RM_lastwriteaddress[11]~54_combout ),
	.cout(\u0|dma_0|rm|RM_lastwriteaddress[11]~55 ));
// synopsys translate_off
defparam \u0|dma_0|rm|RM_lastwriteaddress[11]~54 .lut_mask = 16'h9617;
defparam \u0|dma_0|rm|RM_lastwriteaddress[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N24
cycloneii_lcell_comb \u0|dma_0|rm|RM_lastwriteaddress[12]~56 (
// Equation(s):
// \u0|dma_0|rm|RM_lastwriteaddress[12]~56_combout  = ((\u0|dma_0|control|oLength [12] $ (\u0|dma_0|control|oRM_startaddress [12] $ (!\u0|dma_0|rm|RM_lastwriteaddress[11]~55 )))) # (GND)
// \u0|dma_0|rm|RM_lastwriteaddress[12]~57  = CARRY((\u0|dma_0|control|oLength [12] & ((\u0|dma_0|control|oRM_startaddress [12]) # (!\u0|dma_0|rm|RM_lastwriteaddress[11]~55 ))) # (!\u0|dma_0|control|oLength [12] & (\u0|dma_0|control|oRM_startaddress [12] & 
// !\u0|dma_0|rm|RM_lastwriteaddress[11]~55 )))

	.dataa(\u0|dma_0|control|oLength [12]),
	.datab(\u0|dma_0|control|oRM_startaddress [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|RM_lastwriteaddress[11]~55 ),
	.combout(\u0|dma_0|rm|RM_lastwriteaddress[12]~56_combout ),
	.cout(\u0|dma_0|rm|RM_lastwriteaddress[12]~57 ));
// synopsys translate_off
defparam \u0|dma_0|rm|RM_lastwriteaddress[12]~56 .lut_mask = 16'h698E;
defparam \u0|dma_0|rm|RM_lastwriteaddress[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N26
cycloneii_lcell_comb \u0|dma_0|rm|RM_lastwriteaddress[13]~58 (
// Equation(s):
// \u0|dma_0|rm|RM_lastwriteaddress[13]~58_combout  = (\u0|dma_0|control|oLength [13] & ((\u0|dma_0|control|oRM_startaddress [13] & (\u0|dma_0|rm|RM_lastwriteaddress[12]~57  & VCC)) # (!\u0|dma_0|control|oRM_startaddress [13] & 
// (!\u0|dma_0|rm|RM_lastwriteaddress[12]~57 )))) # (!\u0|dma_0|control|oLength [13] & ((\u0|dma_0|control|oRM_startaddress [13] & (!\u0|dma_0|rm|RM_lastwriteaddress[12]~57 )) # (!\u0|dma_0|control|oRM_startaddress [13] & 
// ((\u0|dma_0|rm|RM_lastwriteaddress[12]~57 ) # (GND)))))
// \u0|dma_0|rm|RM_lastwriteaddress[13]~59  = CARRY((\u0|dma_0|control|oLength [13] & (!\u0|dma_0|control|oRM_startaddress [13] & !\u0|dma_0|rm|RM_lastwriteaddress[12]~57 )) # (!\u0|dma_0|control|oLength [13] & ((!\u0|dma_0|rm|RM_lastwriteaddress[12]~57 ) # 
// (!\u0|dma_0|control|oRM_startaddress [13]))))

	.dataa(\u0|dma_0|control|oLength [13]),
	.datab(\u0|dma_0|control|oRM_startaddress [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|RM_lastwriteaddress[12]~57 ),
	.combout(\u0|dma_0|rm|RM_lastwriteaddress[13]~58_combout ),
	.cout(\u0|dma_0|rm|RM_lastwriteaddress[13]~59 ));
// synopsys translate_off
defparam \u0|dma_0|rm|RM_lastwriteaddress[13]~58 .lut_mask = 16'h9617;
defparam \u0|dma_0|rm|RM_lastwriteaddress[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N30
cycloneii_lcell_comb \u0|dma_0|rm|RM_lastwriteaddress[15]~62 (
// Equation(s):
// \u0|dma_0|rm|RM_lastwriteaddress[15]~62_combout  = (\u0|dma_0|control|oRM_startaddress [15] & ((\u0|dma_0|control|oLength [15] & (\u0|dma_0|rm|RM_lastwriteaddress[14]~61  & VCC)) # (!\u0|dma_0|control|oLength [15] & 
// (!\u0|dma_0|rm|RM_lastwriteaddress[14]~61 )))) # (!\u0|dma_0|control|oRM_startaddress [15] & ((\u0|dma_0|control|oLength [15] & (!\u0|dma_0|rm|RM_lastwriteaddress[14]~61 )) # (!\u0|dma_0|control|oLength [15] & ((\u0|dma_0|rm|RM_lastwriteaddress[14]~61 ) # 
// (GND)))))
// \u0|dma_0|rm|RM_lastwriteaddress[15]~63  = CARRY((\u0|dma_0|control|oRM_startaddress [15] & (!\u0|dma_0|control|oLength [15] & !\u0|dma_0|rm|RM_lastwriteaddress[14]~61 )) # (!\u0|dma_0|control|oRM_startaddress [15] & 
// ((!\u0|dma_0|rm|RM_lastwriteaddress[14]~61 ) # (!\u0|dma_0|control|oLength [15]))))

	.dataa(\u0|dma_0|control|oRM_startaddress [15]),
	.datab(\u0|dma_0|control|oLength [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|RM_lastwriteaddress[14]~61 ),
	.combout(\u0|dma_0|rm|RM_lastwriteaddress[15]~62_combout ),
	.cout(\u0|dma_0|rm|RM_lastwriteaddress[15]~63 ));
// synopsys translate_off
defparam \u0|dma_0|rm|RM_lastwriteaddress[15]~62 .lut_mask = 16'h9617;
defparam \u0|dma_0|rm|RM_lastwriteaddress[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N2
cycloneii_lcell_comb \u0|dma_0|rm|RM_lastwriteaddress[17]~66 (
// Equation(s):
// \u0|dma_0|rm|RM_lastwriteaddress[17]~66_combout  = (\u0|dma_0|control|oLength [17] & ((\u0|dma_0|control|oRM_startaddress [17] & (\u0|dma_0|rm|RM_lastwriteaddress[16]~65  & VCC)) # (!\u0|dma_0|control|oRM_startaddress [17] & 
// (!\u0|dma_0|rm|RM_lastwriteaddress[16]~65 )))) # (!\u0|dma_0|control|oLength [17] & ((\u0|dma_0|control|oRM_startaddress [17] & (!\u0|dma_0|rm|RM_lastwriteaddress[16]~65 )) # (!\u0|dma_0|control|oRM_startaddress [17] & 
// ((\u0|dma_0|rm|RM_lastwriteaddress[16]~65 ) # (GND)))))
// \u0|dma_0|rm|RM_lastwriteaddress[17]~67  = CARRY((\u0|dma_0|control|oLength [17] & (!\u0|dma_0|control|oRM_startaddress [17] & !\u0|dma_0|rm|RM_lastwriteaddress[16]~65 )) # (!\u0|dma_0|control|oLength [17] & ((!\u0|dma_0|rm|RM_lastwriteaddress[16]~65 ) # 
// (!\u0|dma_0|control|oRM_startaddress [17]))))

	.dataa(\u0|dma_0|control|oLength [17]),
	.datab(\u0|dma_0|control|oRM_startaddress [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|RM_lastwriteaddress[16]~65 ),
	.combout(\u0|dma_0|rm|RM_lastwriteaddress[17]~66_combout ),
	.cout(\u0|dma_0|rm|RM_lastwriteaddress[17]~67 ));
// synopsys translate_off
defparam \u0|dma_0|rm|RM_lastwriteaddress[17]~66 .lut_mask = 16'h9617;
defparam \u0|dma_0|rm|RM_lastwriteaddress[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N4
cycloneii_lcell_comb \u0|dma_0|rm|RM_lastwriteaddress[18]~68 (
// Equation(s):
// \u0|dma_0|rm|RM_lastwriteaddress[18]~68_combout  = ((\u0|dma_0|control|oLength [18] $ (\u0|dma_0|control|oRM_startaddress [18] $ (!\u0|dma_0|rm|RM_lastwriteaddress[17]~67 )))) # (GND)
// \u0|dma_0|rm|RM_lastwriteaddress[18]~69  = CARRY((\u0|dma_0|control|oLength [18] & ((\u0|dma_0|control|oRM_startaddress [18]) # (!\u0|dma_0|rm|RM_lastwriteaddress[17]~67 ))) # (!\u0|dma_0|control|oLength [18] & (\u0|dma_0|control|oRM_startaddress [18] & 
// !\u0|dma_0|rm|RM_lastwriteaddress[17]~67 )))

	.dataa(\u0|dma_0|control|oLength [18]),
	.datab(\u0|dma_0|control|oRM_startaddress [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|RM_lastwriteaddress[17]~67 ),
	.combout(\u0|dma_0|rm|RM_lastwriteaddress[18]~68_combout ),
	.cout(\u0|dma_0|rm|RM_lastwriteaddress[18]~69 ));
// synopsys translate_off
defparam \u0|dma_0|rm|RM_lastwriteaddress[18]~68 .lut_mask = 16'h698E;
defparam \u0|dma_0|rm|RM_lastwriteaddress[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N8
cycloneii_lcell_comb \u0|dma_0|rm|RM_lastwriteaddress[20]~72 (
// Equation(s):
// \u0|dma_0|rm|RM_lastwriteaddress[20]~72_combout  = ((\u0|dma_0|control|oLength [20] $ (\u0|dma_0|control|oRM_startaddress [20] $ (!\u0|dma_0|rm|RM_lastwriteaddress[19]~71 )))) # (GND)
// \u0|dma_0|rm|RM_lastwriteaddress[20]~73  = CARRY((\u0|dma_0|control|oLength [20] & ((\u0|dma_0|control|oRM_startaddress [20]) # (!\u0|dma_0|rm|RM_lastwriteaddress[19]~71 ))) # (!\u0|dma_0|control|oLength [20] & (\u0|dma_0|control|oRM_startaddress [20] & 
// !\u0|dma_0|rm|RM_lastwriteaddress[19]~71 )))

	.dataa(\u0|dma_0|control|oLength [20]),
	.datab(\u0|dma_0|control|oRM_startaddress [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|RM_lastwriteaddress[19]~71 ),
	.combout(\u0|dma_0|rm|RM_lastwriteaddress[20]~72_combout ),
	.cout(\u0|dma_0|rm|RM_lastwriteaddress[20]~73 ));
// synopsys translate_off
defparam \u0|dma_0|rm|RM_lastwriteaddress[20]~72 .lut_mask = 16'h698E;
defparam \u0|dma_0|rm|RM_lastwriteaddress[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N10
cycloneii_lcell_comb \u0|dma_0|rm|oRM_readaddress[22]~76 (
// Equation(s):
// \u0|dma_0|rm|oRM_readaddress[22]~76_combout  = (\u0|dma_0|rm|oRM_readaddress [22] & (\u0|dma_0|rm|oRM_readaddress[21]~75  $ (GND))) # (!\u0|dma_0|rm|oRM_readaddress [22] & (!\u0|dma_0|rm|oRM_readaddress[21]~75  & VCC))
// \u0|dma_0|rm|oRM_readaddress[22]~77  = CARRY((\u0|dma_0|rm|oRM_readaddress [22] & !\u0|dma_0|rm|oRM_readaddress[21]~75 ))

	.dataa(\u0|dma_0|rm|oRM_readaddress [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|oRM_readaddress[21]~75 ),
	.combout(\u0|dma_0|rm|oRM_readaddress[22]~76_combout ),
	.cout(\u0|dma_0|rm|oRM_readaddress[22]~77 ));
// synopsys translate_off
defparam \u0|dma_0|rm|oRM_readaddress[22]~76 .lut_mask = 16'hA50A;
defparam \u0|dma_0|rm|oRM_readaddress[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N12
cycloneii_lcell_comb \u0|dma_0|rm|oRM_readaddress[23]~78 (
// Equation(s):
// \u0|dma_0|rm|oRM_readaddress[23]~78_combout  = (\u0|dma_0|rm|oRM_readaddress [23] & (!\u0|dma_0|rm|oRM_readaddress[22]~77 )) # (!\u0|dma_0|rm|oRM_readaddress [23] & ((\u0|dma_0|rm|oRM_readaddress[22]~77 ) # (GND)))
// \u0|dma_0|rm|oRM_readaddress[23]~79  = CARRY((!\u0|dma_0|rm|oRM_readaddress[22]~77 ) # (!\u0|dma_0|rm|oRM_readaddress [23]))

	.dataa(\u0|dma_0|rm|oRM_readaddress [23]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|oRM_readaddress[22]~77 ),
	.combout(\u0|dma_0|rm|oRM_readaddress[23]~78_combout ),
	.cout(\u0|dma_0|rm|oRM_readaddress[23]~79 ));
// synopsys translate_off
defparam \u0|dma_0|rm|oRM_readaddress[23]~78 .lut_mask = 16'h5A5F;
defparam \u0|dma_0|rm|oRM_readaddress[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N12
cycloneii_lcell_comb \u0|dma_0|rm|RM_lastwriteaddress[22]~76 (
// Equation(s):
// \u0|dma_0|rm|RM_lastwriteaddress[22]~76_combout  = ((\u0|dma_0|control|oLength [22] $ (\u0|dma_0|control|oRM_startaddress [22] $ (!\u0|dma_0|rm|RM_lastwriteaddress[21]~75 )))) # (GND)
// \u0|dma_0|rm|RM_lastwriteaddress[22]~77  = CARRY((\u0|dma_0|control|oLength [22] & ((\u0|dma_0|control|oRM_startaddress [22]) # (!\u0|dma_0|rm|RM_lastwriteaddress[21]~75 ))) # (!\u0|dma_0|control|oLength [22] & (\u0|dma_0|control|oRM_startaddress [22] & 
// !\u0|dma_0|rm|RM_lastwriteaddress[21]~75 )))

	.dataa(\u0|dma_0|control|oLength [22]),
	.datab(\u0|dma_0|control|oRM_startaddress [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|RM_lastwriteaddress[21]~75 ),
	.combout(\u0|dma_0|rm|RM_lastwriteaddress[22]~76_combout ),
	.cout(\u0|dma_0|rm|RM_lastwriteaddress[22]~77 ));
// synopsys translate_off
defparam \u0|dma_0|rm|RM_lastwriteaddress[22]~76 .lut_mask = 16'h698E;
defparam \u0|dma_0|rm|RM_lastwriteaddress[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N14
cycloneii_lcell_comb \u0|dma_0|rm|RM_lastwriteaddress[23]~78 (
// Equation(s):
// \u0|dma_0|rm|RM_lastwriteaddress[23]~78_combout  = (\u0|dma_0|control|oRM_startaddress [23] & ((\u0|dma_0|control|oLength [23] & (\u0|dma_0|rm|RM_lastwriteaddress[22]~77  & VCC)) # (!\u0|dma_0|control|oLength [23] & 
// (!\u0|dma_0|rm|RM_lastwriteaddress[22]~77 )))) # (!\u0|dma_0|control|oRM_startaddress [23] & ((\u0|dma_0|control|oLength [23] & (!\u0|dma_0|rm|RM_lastwriteaddress[22]~77 )) # (!\u0|dma_0|control|oLength [23] & ((\u0|dma_0|rm|RM_lastwriteaddress[22]~77 ) # 
// (GND)))))
// \u0|dma_0|rm|RM_lastwriteaddress[23]~79  = CARRY((\u0|dma_0|control|oRM_startaddress [23] & (!\u0|dma_0|control|oLength [23] & !\u0|dma_0|rm|RM_lastwriteaddress[22]~77 )) # (!\u0|dma_0|control|oRM_startaddress [23] & 
// ((!\u0|dma_0|rm|RM_lastwriteaddress[22]~77 ) # (!\u0|dma_0|control|oLength [23]))))

	.dataa(\u0|dma_0|control|oRM_startaddress [23]),
	.datab(\u0|dma_0|control|oLength [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|RM_lastwriteaddress[22]~77 ),
	.combout(\u0|dma_0|rm|RM_lastwriteaddress[23]~78_combout ),
	.cout(\u0|dma_0|rm|RM_lastwriteaddress[23]~79 ));
// synopsys translate_off
defparam \u0|dma_0|rm|RM_lastwriteaddress[23]~78 .lut_mask = 16'h9617;
defparam \u0|dma_0|rm|RM_lastwriteaddress[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N20
cycloneii_lcell_comb \u0|dma_0|rm|RM_lastwriteaddress[26]~84 (
// Equation(s):
// \u0|dma_0|rm|RM_lastwriteaddress[26]~84_combout  = ((\u0|dma_0|control|oRM_startaddress [26] $ (\u0|dma_0|control|oLength [26] $ (!\u0|dma_0|rm|RM_lastwriteaddress[25]~83 )))) # (GND)
// \u0|dma_0|rm|RM_lastwriteaddress[26]~85  = CARRY((\u0|dma_0|control|oRM_startaddress [26] & ((\u0|dma_0|control|oLength [26]) # (!\u0|dma_0|rm|RM_lastwriteaddress[25]~83 ))) # (!\u0|dma_0|control|oRM_startaddress [26] & (\u0|dma_0|control|oLength [26] & 
// !\u0|dma_0|rm|RM_lastwriteaddress[25]~83 )))

	.dataa(\u0|dma_0|control|oRM_startaddress [26]),
	.datab(\u0|dma_0|control|oLength [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|RM_lastwriteaddress[25]~83 ),
	.combout(\u0|dma_0|rm|RM_lastwriteaddress[26]~84_combout ),
	.cout(\u0|dma_0|rm|RM_lastwriteaddress[26]~85 ));
// synopsys translate_off
defparam \u0|dma_0|rm|RM_lastwriteaddress[26]~84 .lut_mask = 16'h698E;
defparam \u0|dma_0|rm|RM_lastwriteaddress[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N24
cycloneii_lcell_comb \u0|dma_0|rm|oRM_readaddress[29]~90 (
// Equation(s):
// \u0|dma_0|rm|oRM_readaddress[29]~90_combout  = (\u0|dma_0|rm|oRM_readaddress [29] & (!\u0|dma_0|rm|oRM_readaddress[28]~89 )) # (!\u0|dma_0|rm|oRM_readaddress [29] & ((\u0|dma_0|rm|oRM_readaddress[28]~89 ) # (GND)))
// \u0|dma_0|rm|oRM_readaddress[29]~91  = CARRY((!\u0|dma_0|rm|oRM_readaddress[28]~89 ) # (!\u0|dma_0|rm|oRM_readaddress [29]))

	.dataa(\u0|dma_0|rm|oRM_readaddress [29]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|oRM_readaddress[28]~89 ),
	.combout(\u0|dma_0|rm|oRM_readaddress[29]~90_combout ),
	.cout(\u0|dma_0|rm|oRM_readaddress[29]~91 ));
// synopsys translate_off
defparam \u0|dma_0|rm|oRM_readaddress[29]~90 .lut_mask = 16'h5A5F;
defparam \u0|dma_0|rm|oRM_readaddress[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N24
cycloneii_lcell_comb \u0|dma_0|rm|RM_lastwriteaddress[28]~88 (
// Equation(s):
// \u0|dma_0|rm|RM_lastwriteaddress[28]~88_combout  = ((\u0|dma_0|control|oRM_startaddress [28] $ (\u0|dma_0|control|oLength [28] $ (!\u0|dma_0|rm|RM_lastwriteaddress[27]~87 )))) # (GND)
// \u0|dma_0|rm|RM_lastwriteaddress[28]~89  = CARRY((\u0|dma_0|control|oRM_startaddress [28] & ((\u0|dma_0|control|oLength [28]) # (!\u0|dma_0|rm|RM_lastwriteaddress[27]~87 ))) # (!\u0|dma_0|control|oRM_startaddress [28] & (\u0|dma_0|control|oLength [28] & 
// !\u0|dma_0|rm|RM_lastwriteaddress[27]~87 )))

	.dataa(\u0|dma_0|control|oRM_startaddress [28]),
	.datab(\u0|dma_0|control|oLength [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|RM_lastwriteaddress[27]~87 ),
	.combout(\u0|dma_0|rm|RM_lastwriteaddress[28]~88_combout ),
	.cout(\u0|dma_0|rm|RM_lastwriteaddress[28]~89 ));
// synopsys translate_off
defparam \u0|dma_0|rm|RM_lastwriteaddress[28]~88 .lut_mask = 16'h698E;
defparam \u0|dma_0|rm|RM_lastwriteaddress[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N26
cycloneii_lcell_comb \u0|dma_0|rm|RM_lastwriteaddress[29]~90 (
// Equation(s):
// \u0|dma_0|rm|RM_lastwriteaddress[29]~90_combout  = (\u0|dma_0|control|oLength [29] & ((\u0|dma_0|control|oRM_startaddress [29] & (\u0|dma_0|rm|RM_lastwriteaddress[28]~89  & VCC)) # (!\u0|dma_0|control|oRM_startaddress [29] & 
// (!\u0|dma_0|rm|RM_lastwriteaddress[28]~89 )))) # (!\u0|dma_0|control|oLength [29] & ((\u0|dma_0|control|oRM_startaddress [29] & (!\u0|dma_0|rm|RM_lastwriteaddress[28]~89 )) # (!\u0|dma_0|control|oRM_startaddress [29] & 
// ((\u0|dma_0|rm|RM_lastwriteaddress[28]~89 ) # (GND)))))
// \u0|dma_0|rm|RM_lastwriteaddress[29]~91  = CARRY((\u0|dma_0|control|oLength [29] & (!\u0|dma_0|control|oRM_startaddress [29] & !\u0|dma_0|rm|RM_lastwriteaddress[28]~89 )) # (!\u0|dma_0|control|oLength [29] & ((!\u0|dma_0|rm|RM_lastwriteaddress[28]~89 ) # 
// (!\u0|dma_0|control|oRM_startaddress [29]))))

	.dataa(\u0|dma_0|control|oLength [29]),
	.datab(\u0|dma_0|control|oRM_startaddress [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|RM_lastwriteaddress[28]~89 ),
	.combout(\u0|dma_0|rm|RM_lastwriteaddress[29]~90_combout ),
	.cout(\u0|dma_0|rm|RM_lastwriteaddress[29]~91 ));
// synopsys translate_off
defparam \u0|dma_0|rm|RM_lastwriteaddress[29]~90 .lut_mask = 16'h9617;
defparam \u0|dma_0|rm|RM_lastwriteaddress[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N28
cycloneii_lcell_comb \u0|dma_0|rm|RM_lastwriteaddress[30]~92 (
// Equation(s):
// \u0|dma_0|rm|RM_lastwriteaddress[30]~92_combout  = ((\u0|dma_0|control|oRM_startaddress [30] $ (\u0|dma_0|control|oLength [30] $ (!\u0|dma_0|rm|RM_lastwriteaddress[29]~91 )))) # (GND)
// \u0|dma_0|rm|RM_lastwriteaddress[30]~93  = CARRY((\u0|dma_0|control|oRM_startaddress [30] & ((\u0|dma_0|control|oLength [30]) # (!\u0|dma_0|rm|RM_lastwriteaddress[29]~91 ))) # (!\u0|dma_0|control|oRM_startaddress [30] & (\u0|dma_0|control|oLength [30] & 
// !\u0|dma_0|rm|RM_lastwriteaddress[29]~91 )))

	.dataa(\u0|dma_0|control|oRM_startaddress [30]),
	.datab(\u0|dma_0|control|oLength [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|RM_lastwriteaddress[29]~91 ),
	.combout(\u0|dma_0|rm|RM_lastwriteaddress[30]~92_combout ),
	.cout(\u0|dma_0|rm|RM_lastwriteaddress[30]~93 ));
// synopsys translate_off
defparam \u0|dma_0|rm|RM_lastwriteaddress[30]~92 .lut_mask = 16'h698E;
defparam \u0|dma_0|rm|RM_lastwriteaddress[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X26_Y20
cycloneii_ram_block \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\u0|nios2_qsys_0|W_rf_wren~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|nios2_qsys_0|W_rf_wr_data[31]~33_combout ,\u0|nios2_qsys_0|W_rf_wr_data[30]~32_combout ,\u0|nios2_qsys_0|W_rf_wr_data[29]~31_combout ,\u0|nios2_qsys_0|W_rf_wr_data[28]~2_combout ,\u0|nios2_qsys_0|W_rf_wr_data[27]~5_combout ,
\u0|nios2_qsys_0|W_rf_wr_data[26]~8_combout ,\u0|nios2_qsys_0|W_rf_wr_data[25]~11_combout ,\u0|nios2_qsys_0|W_rf_wr_data[24]~16_combout ,\u0|nios2_qsys_0|W_rf_wr_data[23]~17_combout ,\u0|nios2_qsys_0|W_rf_wr_data[22]~19_combout ,
\u0|nios2_qsys_0|W_rf_wr_data[21]~21_combout ,\u0|nios2_qsys_0|W_rf_wr_data[20]~23_combout ,\u0|nios2_qsys_0|W_rf_wr_data[19]~24_combout ,\u0|nios2_qsys_0|W_rf_wr_data[18]~25_combout ,\u0|nios2_qsys_0|W_rf_wr_data[17]~26_combout ,
\u0|nios2_qsys_0|W_rf_wr_data[16]~27_combout ,\u0|nios2_qsys_0|W_rf_wr_data[15]~28_combout ,\u0|nios2_qsys_0|W_rf_wr_data[14]~29_combout ,\u0|nios2_qsys_0|W_rf_wr_data[13]~30_combout ,\u0|nios2_qsys_0|W_rf_wr_data[12]~1_combout ,
\u0|nios2_qsys_0|W_rf_wr_data[11]~4_combout ,\u0|nios2_qsys_0|W_rf_wr_data[10]~7_combout ,\u0|nios2_qsys_0|W_rf_wr_data[9]~10_combout ,\u0|nios2_qsys_0|W_rf_wr_data[8]~15_combout ,\u0|nios2_qsys_0|W_rf_wr_data[7]~18_combout ,
\u0|nios2_qsys_0|W_rf_wr_data[6]~20_combout ,\u0|nios2_qsys_0|W_rf_wr_data[5]~22_combout ,\u0|nios2_qsys_0|W_rf_wr_data[4]~0_combout ,\u0|nios2_qsys_0|W_rf_wr_data[3]~3_combout ,\u0|nios2_qsys_0|W_rf_wr_data[2]~6_combout ,
\u0|nios2_qsys_0|W_rf_wr_data[1]~9_combout ,\u0|nios2_qsys_0|W_rf_wr_data[0]~14_combout }),
	.portaaddr({\u0|nios2_qsys_0|R_dst_regnum [4],\u0|nios2_qsys_0|R_dst_regnum [3],\u0|nios2_qsys_0|R_dst_regnum [2],\u0|nios2_qsys_0|R_dst_regnum [1],\u0|nios2_qsys_0|R_dst_regnum [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(32'b00000000000000000000000000000000),
	.portbaddr({\u0|nios2_qsys_0|D_iw [26],\u0|nios2_qsys_0|D_iw [25],\u0|nios2_qsys_0|D_iw [24],\u0|nios2_qsys_0|D_iw [23],\u0|nios2_qsys_0|D_iw [22]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .init_file = "System_nios2_qsys_0_rf_ram_b.mif";
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "System:u0|System_nios2_qsys_0:nios2_qsys_0|System_nios2_qsys_0_register_bank_b_module:System_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_mpg1:auto_generated|ALTSYNCRAM";
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 32;
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 32;
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = 1024'hDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEF;
// synopsys translate_on

// Location: LCFF_X35_Y22_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|jtag_break (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|jtag_break~0_combout ),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|jtag_break~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|jtag_break~regout ));

// Location: M4K_X13_Y21
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode835w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode835w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~1_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X52_Y17
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode822w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode822w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~1_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X52_Y21
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode843w[2]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode843w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~0_combout ,\u0|cmd_xbar_mux_001|src_payload~1_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],\u0|cmd_xbar_mux_001|src_data [41],
\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_a_address_width = 11;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_a_byte_size = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_a_data_width = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_a_last_address = 2047;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_b_address_width = 11;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_b_data_width = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X26_Y26
cycloneii_ram_block \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\u0|onchip_memory2_1|wren~3_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|rst_controller|r_sync_rst_dly~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_002|src_data [4],\u0|cmd_xbar_mux_002|src_data [3],\u0|cmd_xbar_mux_002|src_data [1],\u0|cmd_xbar_mux_002|src_data [0]}),
	.portaaddr({\u0|cmd_xbar_mux_002|src_data [47],\u0|cmd_xbar_mux_002|src_data [46],\u0|cmd_xbar_mux_002|src_data [45],\u0|cmd_xbar_mux_002|src_data [44],\u0|cmd_xbar_mux_002|src_data [43],\u0|cmd_xbar_mux_002|src_data [42],\u0|cmd_xbar_mux_002|src_data [41],\u0|cmd_xbar_mux_002|src_data [40],
\u0|cmd_xbar_mux_002|src_data [39],\u0|cmd_xbar_mux_002|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_002|src_data [32]}),
	.portbdatain(4'b0000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a0 .init_file = "System_onchip_memory2_1.hex";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "System:u0|System_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_krc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 4;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 4;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 4;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X52_Y31
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode835w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode835w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~2_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X26_Y31
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode822w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode822w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~2_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X52_Y29
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode835w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode835w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~3_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X52_Y26
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode822w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode822w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~3_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X26_Y15
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode835w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode835w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~4_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X52_Y18
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode822w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode822w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~4_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X26_Y24
cycloneii_ram_block \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a2 (
	.portawe(\u0|onchip_memory2_1|wren~3_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|rst_controller|r_sync_rst_dly~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_002|src_data [7],\u0|cmd_xbar_mux_002|src_data [6],\u0|cmd_xbar_mux_002|src_data [5],\u0|cmd_xbar_mux_002|src_data [2]}),
	.portaaddr({\u0|cmd_xbar_mux_002|src_data [47],\u0|cmd_xbar_mux_002|src_data [46],\u0|cmd_xbar_mux_002|src_data [45],\u0|cmd_xbar_mux_002|src_data [44],\u0|cmd_xbar_mux_002|src_data [43],\u0|cmd_xbar_mux_002|src_data [42],\u0|cmd_xbar_mux_002|src_data [41],\u0|cmd_xbar_mux_002|src_data [40],
\u0|cmd_xbar_mux_002|src_data [39],\u0|cmd_xbar_mux_002|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_002|src_data [32]}),
	.portbdatain(4'b0000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a2 .init_file = "System_onchip_memory2_1.hex";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a2 .logical_ram_name = "System:u0|System_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_krc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a2 .port_a_address_width = 10;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a2 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a2 .port_a_byte_size = 4;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_width = 4;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a2 .port_a_last_address = 1023;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 1024;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a2 .port_b_address_width = 10;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a2 .port_b_data_width = 4;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y33
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode835w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode835w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~6_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y32
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode822w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode822w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~6_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y19
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode843w[2]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode843w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~7_combout ,\u0|cmd_xbar_mux_001|src_payload~6_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],\u0|cmd_xbar_mux_001|src_data [41],
\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_a_address_width = 11;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_a_byte_size = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_a_data_width = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_a_last_address = 2047;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_b_address_width = 11;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_b_data_width = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X26_Y18
cycloneii_ram_block \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a11 (
	.portawe(\u0|onchip_memory2_1|wren~3_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|rst_controller|r_sync_rst_dly~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_002|src_data [14],\u0|cmd_xbar_mux_002|src_data [13],\u0|cmd_xbar_mux_002|src_data [12],\u0|cmd_xbar_mux_002|src_data [11]}),
	.portaaddr({\u0|cmd_xbar_mux_002|src_data [47],\u0|cmd_xbar_mux_002|src_data [46],\u0|cmd_xbar_mux_002|src_data [45],\u0|cmd_xbar_mux_002|src_data [44],\u0|cmd_xbar_mux_002|src_data [43],\u0|cmd_xbar_mux_002|src_data [42],\u0|cmd_xbar_mux_002|src_data [41],\u0|cmd_xbar_mux_002|src_data [40],
\u0|cmd_xbar_mux_002|src_data [39],\u0|cmd_xbar_mux_002|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_002|src_data [33]}),
	.portbdatain(4'b0000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a11 .init_file = "System_onchip_memory2_1.hex";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a11 .logical_ram_name = "System:u0|System_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_krc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a11 .port_a_address_width = 10;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a11 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a11 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a11 .port_a_byte_size = 4;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_width = 4;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a11 .port_a_last_address = 1023;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 1024;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a11 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a11 .port_b_address_width = 10;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a11 .port_b_data_width = 4;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a11 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a11 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X52_Y19
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode843w[2]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode843w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~12_combout ,\u0|cmd_xbar_mux_001|src_payload~8_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],\u0|cmd_xbar_mux_001|src_data [41],
\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_a_address_width = 11;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_a_byte_size = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_a_data_width = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_a_first_bit_number = 16;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_a_last_address = 2047;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_b_address_width = 11;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_b_data_width = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X26_Y29
cycloneii_ram_block \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a16 (
	.portawe(\u0|onchip_memory2_1|wren~3_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|rst_controller|r_sync_rst_dly~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_002|src_data [21],\u0|cmd_xbar_mux_002|src_data [18],\u0|cmd_xbar_mux_002|src_data [17],\u0|cmd_xbar_mux_002|src_data [16]}),
	.portaaddr({\u0|cmd_xbar_mux_002|src_data [47],\u0|cmd_xbar_mux_002|src_data [46],\u0|cmd_xbar_mux_002|src_data [45],\u0|cmd_xbar_mux_002|src_data [44],\u0|cmd_xbar_mux_002|src_data [43],\u0|cmd_xbar_mux_002|src_data [42],\u0|cmd_xbar_mux_002|src_data [41],\u0|cmd_xbar_mux_002|src_data [40],
\u0|cmd_xbar_mux_002|src_data [39],\u0|cmd_xbar_mux_002|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_002|src_data [34]}),
	.portbdatain(4'b0000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a16 .init_file = "System_onchip_memory2_1.hex";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a16 .logical_ram_name = "System:u0|System_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_krc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_width = 10;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_size = 4;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_width = 4;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a16 .port_a_last_address = 1023;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 1024;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a16 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a16 .port_b_address_width = 10;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a16 .port_b_data_width = 4;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a16 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a16 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y35
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode835w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode835w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~9_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X26_Y6
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode822w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode822w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~9_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y4
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode835w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode835w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~10_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y7
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode822w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode822w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~10_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X26_Y35
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode835w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode835w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~11_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCFF_X20_Y20_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_cnt[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_cnt[1]~7_combout ),
	.sdata(\u0|nios2_qsys_0|E_src2 [1]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_cnt [1]));

// Location: LCFF_X22_Y17_N31
cycloneii_lcell_ff \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5]));

// Location: M4K_X26_Y12
cycloneii_ram_block \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 (
	.portawe(\u0|jtag_uart_0|fifo_wr~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\u0|jtag_uart_0|fifo_wr~regout ),
	.ena1(\u0|jtag_uart_0|r_val~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|nios2_qsys_0|d_writedata [7],\u0|nios2_qsys_0|d_writedata [6],\u0|nios2_qsys_0|d_writedata [5],\u0|nios2_qsys_0|d_writedata [4],\u0|nios2_qsys_0|d_writedata [3],\u0|nios2_qsys_0|d_writedata [2],\u0|nios2_qsys_0|d_writedata [1],\u0|nios2_qsys_0|d_writedata [0]}),
	.portaaddr({\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [5],\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [4],
\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [3],\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [2],
\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [1],\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(8'b00000000),
	.portbaddr({\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [5],\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [4],
\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [3],\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [2],
\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [1],\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .logical_ram_name = "System:u0|System_jtag_uart_0:jtag_uart_0|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM";
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .operation_mode = "dual_port";
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_address_clear = "none";
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_address_width = 6;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_byte_enable_clear = "none";
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_data_in_clear = "none";
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_data_out_clear = "none";
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_data_out_clock = "none";
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_data_width = 8;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_first_address = 0;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_first_bit_number = 0;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_last_address = 63;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_logical_ram_depth = 64;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_logical_ram_width = 8;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_write_enable_clear = "none";
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_address_clear = "none";
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_address_clock = "clock1";
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_address_width = 6;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_byte_enable_clear = "none";
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_data_in_clear = "none";
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_data_out_clear = "none";
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_data_out_clock = "none";
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_data_width = 8;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_first_address = 0;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_first_bit_number = 0;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_last_address = 63;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_logical_ram_depth = 64;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_logical_ram_width = 8;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .ram_block_type = "M4K";
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y21
cycloneii_ram_block \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\u0|nios2_qsys_0|W_rf_wren~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|nios2_qsys_0|W_rf_wr_data[31]~33_combout ,\u0|nios2_qsys_0|W_rf_wr_data[30]~32_combout ,\u0|nios2_qsys_0|W_rf_wr_data[29]~31_combout ,\u0|nios2_qsys_0|W_rf_wr_data[28]~2_combout ,\u0|nios2_qsys_0|W_rf_wr_data[27]~5_combout ,
\u0|nios2_qsys_0|W_rf_wr_data[26]~8_combout ,\u0|nios2_qsys_0|W_rf_wr_data[25]~11_combout ,\u0|nios2_qsys_0|W_rf_wr_data[24]~16_combout ,\u0|nios2_qsys_0|W_rf_wr_data[23]~17_combout ,\u0|nios2_qsys_0|W_rf_wr_data[22]~19_combout ,
\u0|nios2_qsys_0|W_rf_wr_data[21]~21_combout ,\u0|nios2_qsys_0|W_rf_wr_data[20]~23_combout ,\u0|nios2_qsys_0|W_rf_wr_data[19]~24_combout ,\u0|nios2_qsys_0|W_rf_wr_data[18]~25_combout ,\u0|nios2_qsys_0|W_rf_wr_data[17]~26_combout ,
\u0|nios2_qsys_0|W_rf_wr_data[16]~27_combout ,\u0|nios2_qsys_0|W_rf_wr_data[15]~28_combout ,\u0|nios2_qsys_0|W_rf_wr_data[14]~29_combout ,\u0|nios2_qsys_0|W_rf_wr_data[13]~30_combout ,\u0|nios2_qsys_0|W_rf_wr_data[12]~1_combout ,
\u0|nios2_qsys_0|W_rf_wr_data[11]~4_combout ,\u0|nios2_qsys_0|W_rf_wr_data[10]~7_combout ,\u0|nios2_qsys_0|W_rf_wr_data[9]~10_combout ,\u0|nios2_qsys_0|W_rf_wr_data[8]~15_combout ,\u0|nios2_qsys_0|W_rf_wr_data[7]~18_combout ,
\u0|nios2_qsys_0|W_rf_wr_data[6]~20_combout ,\u0|nios2_qsys_0|W_rf_wr_data[5]~22_combout ,\u0|nios2_qsys_0|W_rf_wr_data[4]~0_combout ,\u0|nios2_qsys_0|W_rf_wr_data[3]~3_combout ,\u0|nios2_qsys_0|W_rf_wr_data[2]~6_combout ,
\u0|nios2_qsys_0|W_rf_wr_data[1]~9_combout ,\u0|nios2_qsys_0|W_rf_wr_data[0]~14_combout }),
	.portaaddr({\u0|nios2_qsys_0|R_dst_regnum [4],\u0|nios2_qsys_0|R_dst_regnum [3],\u0|nios2_qsys_0|R_dst_regnum [2],\u0|nios2_qsys_0|R_dst_regnum [1],\u0|nios2_qsys_0|R_dst_regnum [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(32'b00000000000000000000000000000000),
	.portbaddr({\u0|nios2_qsys_0|D_iw [31],\u0|nios2_qsys_0|D_iw [30],\u0|nios2_qsys_0|D_iw [29],\u0|nios2_qsys_0|D_iw [28],\u0|nios2_qsys_0|D_iw [27]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .init_file = "System_nios2_qsys_0_rf_ram_a.mif";
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "System:u0|System_nios2_qsys_0:nios2_qsys_0|System_nios2_qsys_0_register_bank_a_module:System_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_lpg1:auto_generated|ALTSYNCRAM";
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 32;
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 32;
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = 1024'hDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEF;
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src2[17]~0 (
// Equation(s):
// \u0|nios2_qsys_0|E_src2[17]~0_combout  = (\u0|nios2_qsys_0|R_src2_use_imm~regout  & (\u0|nios2_qsys_0|D_iw [21])) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & ((\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b 
// [17])))

	.dataa(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datab(\u0|nios2_qsys_0|D_iw [21]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [17]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src2[17]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src2[17]~0 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|E_src2[17]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y20_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[24] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src2[24]~8_combout ),
	.sdata(\u0|nios2_qsys_0|D_iw [14]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|R_src2_hi~0_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [24]));

// Location: LCFF_X23_Y20_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src2[18]~14_combout ),
	.sdata(\u0|nios2_qsys_0|D_iw [8]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|R_src2_hi~0_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [18]));

// Location: LCCOMB_X19_Y22_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~38 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~38_combout  = (\u0|nios2_qsys_0|E_src1 [19] & ((\u0|nios2_qsys_0|E_src2 [19] & (!\u0|nios2_qsys_0|Add1~37 )) # (!\u0|nios2_qsys_0|E_src2 [19] & (\u0|nios2_qsys_0|Add1~37  & VCC)))) # (!\u0|nios2_qsys_0|E_src1 [19] & 
// ((\u0|nios2_qsys_0|E_src2 [19] & ((\u0|nios2_qsys_0|Add1~37 ) # (GND))) # (!\u0|nios2_qsys_0|E_src2 [19] & (!\u0|nios2_qsys_0|Add1~37 ))))
// \u0|nios2_qsys_0|Add1~39  = CARRY((\u0|nios2_qsys_0|E_src1 [19] & (\u0|nios2_qsys_0|E_src2 [19] & !\u0|nios2_qsys_0|Add1~37 )) # (!\u0|nios2_qsys_0|E_src1 [19] & ((\u0|nios2_qsys_0|E_src2 [19]) # (!\u0|nios2_qsys_0|Add1~37 ))))

	.dataa(\u0|nios2_qsys_0|E_src1 [19]),
	.datab(\u0|nios2_qsys_0|E_src2 [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~37 ),
	.combout(\u0|nios2_qsys_0|Add1~38_combout ),
	.cout(\u0|nios2_qsys_0|Add1~39 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~38 .lut_mask = 16'h694D;
defparam \u0|nios2_qsys_0|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~40 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~40_combout  = ((\u0|nios2_qsys_0|E_src1 [20] $ (\u0|nios2_qsys_0|E_src2 [20] $ (\u0|nios2_qsys_0|Add1~39 )))) # (GND)
// \u0|nios2_qsys_0|Add1~41  = CARRY((\u0|nios2_qsys_0|E_src1 [20] & ((!\u0|nios2_qsys_0|Add1~39 ) # (!\u0|nios2_qsys_0|E_src2 [20]))) # (!\u0|nios2_qsys_0|E_src1 [20] & (!\u0|nios2_qsys_0|E_src2 [20] & !\u0|nios2_qsys_0|Add1~39 )))

	.dataa(\u0|nios2_qsys_0|E_src1 [20]),
	.datab(\u0|nios2_qsys_0|E_src2 [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~39 ),
	.combout(\u0|nios2_qsys_0|Add1~40_combout ),
	.cout(\u0|nios2_qsys_0|Add1~41 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~40 .lut_mask = 16'h962B;
defparam \u0|nios2_qsys_0|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~42 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~42_combout  = (\u0|nios2_qsys_0|E_src2 [21] & ((\u0|nios2_qsys_0|E_src1 [21] & (!\u0|nios2_qsys_0|Add1~41 )) # (!\u0|nios2_qsys_0|E_src1 [21] & ((\u0|nios2_qsys_0|Add1~41 ) # (GND))))) # (!\u0|nios2_qsys_0|E_src2 [21] & 
// ((\u0|nios2_qsys_0|E_src1 [21] & (\u0|nios2_qsys_0|Add1~41  & VCC)) # (!\u0|nios2_qsys_0|E_src1 [21] & (!\u0|nios2_qsys_0|Add1~41 ))))
// \u0|nios2_qsys_0|Add1~43  = CARRY((\u0|nios2_qsys_0|E_src2 [21] & ((!\u0|nios2_qsys_0|Add1~41 ) # (!\u0|nios2_qsys_0|E_src1 [21]))) # (!\u0|nios2_qsys_0|E_src2 [21] & (!\u0|nios2_qsys_0|E_src1 [21] & !\u0|nios2_qsys_0|Add1~41 )))

	.dataa(\u0|nios2_qsys_0|E_src2 [21]),
	.datab(\u0|nios2_qsys_0|E_src1 [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~41 ),
	.combout(\u0|nios2_qsys_0|Add1~42_combout ),
	.cout(\u0|nios2_qsys_0|Add1~43 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~42 .lut_mask = 16'h692B;
defparam \u0|nios2_qsys_0|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~44 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~44_combout  = ((\u0|nios2_qsys_0|E_src2 [22] $ (\u0|nios2_qsys_0|E_src1 [22] $ (\u0|nios2_qsys_0|Add1~43 )))) # (GND)
// \u0|nios2_qsys_0|Add1~45  = CARRY((\u0|nios2_qsys_0|E_src2 [22] & (\u0|nios2_qsys_0|E_src1 [22] & !\u0|nios2_qsys_0|Add1~43 )) # (!\u0|nios2_qsys_0|E_src2 [22] & ((\u0|nios2_qsys_0|E_src1 [22]) # (!\u0|nios2_qsys_0|Add1~43 ))))

	.dataa(\u0|nios2_qsys_0|E_src2 [22]),
	.datab(\u0|nios2_qsys_0|E_src1 [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~43 ),
	.combout(\u0|nios2_qsys_0|Add1~44_combout ),
	.cout(\u0|nios2_qsys_0|Add1~45 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~44 .lut_mask = 16'h964D;
defparam \u0|nios2_qsys_0|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~46 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~46_combout  = (\u0|nios2_qsys_0|E_src2 [23] & ((\u0|nios2_qsys_0|E_src1 [23] & (!\u0|nios2_qsys_0|Add1~45 )) # (!\u0|nios2_qsys_0|E_src1 [23] & ((\u0|nios2_qsys_0|Add1~45 ) # (GND))))) # (!\u0|nios2_qsys_0|E_src2 [23] & 
// ((\u0|nios2_qsys_0|E_src1 [23] & (\u0|nios2_qsys_0|Add1~45  & VCC)) # (!\u0|nios2_qsys_0|E_src1 [23] & (!\u0|nios2_qsys_0|Add1~45 ))))
// \u0|nios2_qsys_0|Add1~47  = CARRY((\u0|nios2_qsys_0|E_src2 [23] & ((!\u0|nios2_qsys_0|Add1~45 ) # (!\u0|nios2_qsys_0|E_src1 [23]))) # (!\u0|nios2_qsys_0|E_src2 [23] & (!\u0|nios2_qsys_0|E_src1 [23] & !\u0|nios2_qsys_0|Add1~45 )))

	.dataa(\u0|nios2_qsys_0|E_src2 [23]),
	.datab(\u0|nios2_qsys_0|E_src1 [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~45 ),
	.combout(\u0|nios2_qsys_0|Add1~46_combout ),
	.cout(\u0|nios2_qsys_0|Add1~47 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~46 .lut_mask = 16'h692B;
defparam \u0|nios2_qsys_0|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~48 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~48_combout  = ((\u0|nios2_qsys_0|E_src2 [24] $ (\u0|nios2_qsys_0|E_src1 [24] $ (\u0|nios2_qsys_0|Add1~47 )))) # (GND)
// \u0|nios2_qsys_0|Add1~49  = CARRY((\u0|nios2_qsys_0|E_src2 [24] & (\u0|nios2_qsys_0|E_src1 [24] & !\u0|nios2_qsys_0|Add1~47 )) # (!\u0|nios2_qsys_0|E_src2 [24] & ((\u0|nios2_qsys_0|E_src1 [24]) # (!\u0|nios2_qsys_0|Add1~47 ))))

	.dataa(\u0|nios2_qsys_0|E_src2 [24]),
	.datab(\u0|nios2_qsys_0|E_src1 [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~47 ),
	.combout(\u0|nios2_qsys_0|Add1~48_combout ),
	.cout(\u0|nios2_qsys_0|Add1~49 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~48 .lut_mask = 16'h964D;
defparam \u0|nios2_qsys_0|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~50 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~50_combout  = (\u0|nios2_qsys_0|E_src2 [25] & ((\u0|nios2_qsys_0|E_src1 [25] & (!\u0|nios2_qsys_0|Add1~49 )) # (!\u0|nios2_qsys_0|E_src1 [25] & ((\u0|nios2_qsys_0|Add1~49 ) # (GND))))) # (!\u0|nios2_qsys_0|E_src2 [25] & 
// ((\u0|nios2_qsys_0|E_src1 [25] & (\u0|nios2_qsys_0|Add1~49  & VCC)) # (!\u0|nios2_qsys_0|E_src1 [25] & (!\u0|nios2_qsys_0|Add1~49 ))))
// \u0|nios2_qsys_0|Add1~51  = CARRY((\u0|nios2_qsys_0|E_src2 [25] & ((!\u0|nios2_qsys_0|Add1~49 ) # (!\u0|nios2_qsys_0|E_src1 [25]))) # (!\u0|nios2_qsys_0|E_src2 [25] & (!\u0|nios2_qsys_0|E_src1 [25] & !\u0|nios2_qsys_0|Add1~49 )))

	.dataa(\u0|nios2_qsys_0|E_src2 [25]),
	.datab(\u0|nios2_qsys_0|E_src1 [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~49 ),
	.combout(\u0|nios2_qsys_0|Add1~50_combout ),
	.cout(\u0|nios2_qsys_0|Add1~51 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~50 .lut_mask = 16'h692B;
defparam \u0|nios2_qsys_0|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~52 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~52_combout  = ((\u0|nios2_qsys_0|E_src2 [26] $ (\u0|nios2_qsys_0|E_src1 [26] $ (\u0|nios2_qsys_0|Add1~51 )))) # (GND)
// \u0|nios2_qsys_0|Add1~53  = CARRY((\u0|nios2_qsys_0|E_src2 [26] & (\u0|nios2_qsys_0|E_src1 [26] & !\u0|nios2_qsys_0|Add1~51 )) # (!\u0|nios2_qsys_0|E_src2 [26] & ((\u0|nios2_qsys_0|E_src1 [26]) # (!\u0|nios2_qsys_0|Add1~51 ))))

	.dataa(\u0|nios2_qsys_0|E_src2 [26]),
	.datab(\u0|nios2_qsys_0|E_src1 [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~51 ),
	.combout(\u0|nios2_qsys_0|Add1~52_combout ),
	.cout(\u0|nios2_qsys_0|Add1~53 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~52 .lut_mask = 16'h964D;
defparam \u0|nios2_qsys_0|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~54 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~54_combout  = (\u0|nios2_qsys_0|E_src1 [27] & ((\u0|nios2_qsys_0|E_src2 [27] & (!\u0|nios2_qsys_0|Add1~53 )) # (!\u0|nios2_qsys_0|E_src2 [27] & (\u0|nios2_qsys_0|Add1~53  & VCC)))) # (!\u0|nios2_qsys_0|E_src1 [27] & 
// ((\u0|nios2_qsys_0|E_src2 [27] & ((\u0|nios2_qsys_0|Add1~53 ) # (GND))) # (!\u0|nios2_qsys_0|E_src2 [27] & (!\u0|nios2_qsys_0|Add1~53 ))))
// \u0|nios2_qsys_0|Add1~55  = CARRY((\u0|nios2_qsys_0|E_src1 [27] & (\u0|nios2_qsys_0|E_src2 [27] & !\u0|nios2_qsys_0|Add1~53 )) # (!\u0|nios2_qsys_0|E_src1 [27] & ((\u0|nios2_qsys_0|E_src2 [27]) # (!\u0|nios2_qsys_0|Add1~53 ))))

	.dataa(\u0|nios2_qsys_0|E_src1 [27]),
	.datab(\u0|nios2_qsys_0|E_src2 [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~53 ),
	.combout(\u0|nios2_qsys_0|Add1~54_combout ),
	.cout(\u0|nios2_qsys_0|Add1~55 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~54 .lut_mask = 16'h694D;
defparam \u0|nios2_qsys_0|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~56 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~56_combout  = ((\u0|nios2_qsys_0|E_src2 [28] $ (\u0|nios2_qsys_0|E_src1 [28] $ (\u0|nios2_qsys_0|Add1~55 )))) # (GND)
// \u0|nios2_qsys_0|Add1~57  = CARRY((\u0|nios2_qsys_0|E_src2 [28] & (\u0|nios2_qsys_0|E_src1 [28] & !\u0|nios2_qsys_0|Add1~55 )) # (!\u0|nios2_qsys_0|E_src2 [28] & ((\u0|nios2_qsys_0|E_src1 [28]) # (!\u0|nios2_qsys_0|Add1~55 ))))

	.dataa(\u0|nios2_qsys_0|E_src2 [28]),
	.datab(\u0|nios2_qsys_0|E_src1 [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~55 ),
	.combout(\u0|nios2_qsys_0|Add1~56_combout ),
	.cout(\u0|nios2_qsys_0|Add1~57 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~56 .lut_mask = 16'h964D;
defparam \u0|nios2_qsys_0|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~58 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~58_combout  = (\u0|nios2_qsys_0|E_src1 [29] & ((\u0|nios2_qsys_0|E_src2 [29] & (!\u0|nios2_qsys_0|Add1~57 )) # (!\u0|nios2_qsys_0|E_src2 [29] & (\u0|nios2_qsys_0|Add1~57  & VCC)))) # (!\u0|nios2_qsys_0|E_src1 [29] & 
// ((\u0|nios2_qsys_0|E_src2 [29] & ((\u0|nios2_qsys_0|Add1~57 ) # (GND))) # (!\u0|nios2_qsys_0|E_src2 [29] & (!\u0|nios2_qsys_0|Add1~57 ))))
// \u0|nios2_qsys_0|Add1~59  = CARRY((\u0|nios2_qsys_0|E_src1 [29] & (\u0|nios2_qsys_0|E_src2 [29] & !\u0|nios2_qsys_0|Add1~57 )) # (!\u0|nios2_qsys_0|E_src1 [29] & ((\u0|nios2_qsys_0|E_src2 [29]) # (!\u0|nios2_qsys_0|Add1~57 ))))

	.dataa(\u0|nios2_qsys_0|E_src1 [29]),
	.datab(\u0|nios2_qsys_0|E_src2 [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~57 ),
	.combout(\u0|nios2_qsys_0|Add1~58_combout ),
	.cout(\u0|nios2_qsys_0|Add1~59 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~58 .lut_mask = 16'h694D;
defparam \u0|nios2_qsys_0|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~60 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~60_combout  = ((\u0|nios2_qsys_0|E_src2 [30] $ (\u0|nios2_qsys_0|E_src1 [30] $ (\u0|nios2_qsys_0|Add1~59 )))) # (GND)
// \u0|nios2_qsys_0|Add1~61  = CARRY((\u0|nios2_qsys_0|E_src2 [30] & (\u0|nios2_qsys_0|E_src1 [30] & !\u0|nios2_qsys_0|Add1~59 )) # (!\u0|nios2_qsys_0|E_src2 [30] & ((\u0|nios2_qsys_0|E_src1 [30]) # (!\u0|nios2_qsys_0|Add1~59 ))))

	.dataa(\u0|nios2_qsys_0|E_src2 [30]),
	.datab(\u0|nios2_qsys_0|E_src1 [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~59 ),
	.combout(\u0|nios2_qsys_0|Add1~60_combout ),
	.cout(\u0|nios2_qsys_0|Add1~61 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~60 .lut_mask = 16'h964D;
defparam \u0|nios2_qsys_0|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~62 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~62_combout  = (\u0|nios2_qsys_0|E_arith_src2 [31] & ((\u0|nios2_qsys_0|E_arith_src1 [31] & (!\u0|nios2_qsys_0|Add1~61 )) # (!\u0|nios2_qsys_0|E_arith_src1 [31] & ((\u0|nios2_qsys_0|Add1~61 ) # (GND))))) # 
// (!\u0|nios2_qsys_0|E_arith_src2 [31] & ((\u0|nios2_qsys_0|E_arith_src1 [31] & (\u0|nios2_qsys_0|Add1~61  & VCC)) # (!\u0|nios2_qsys_0|E_arith_src1 [31] & (!\u0|nios2_qsys_0|Add1~61 ))))
// \u0|nios2_qsys_0|Add1~63  = CARRY((\u0|nios2_qsys_0|E_arith_src2 [31] & ((!\u0|nios2_qsys_0|Add1~61 ) # (!\u0|nios2_qsys_0|E_arith_src1 [31]))) # (!\u0|nios2_qsys_0|E_arith_src2 [31] & (!\u0|nios2_qsys_0|E_arith_src1 [31] & !\u0|nios2_qsys_0|Add1~61 )))

	.dataa(\u0|nios2_qsys_0|E_arith_src2 [31]),
	.datab(\u0|nios2_qsys_0|E_arith_src1 [31]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~61 ),
	.combout(\u0|nios2_qsys_0|Add1~62_combout ),
	.cout(\u0|nios2_qsys_0|Add1~63 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~62 .lut_mask = 16'h692B;
defparam \u0|nios2_qsys_0|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~64 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~64_combout  = \u0|nios2_qsys_0|Add1~63 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~63 ),
	.combout(\u0|nios2_qsys_0|Add1~64_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~64 .lut_mask = 16'hF0F0;
defparam \u0|nios2_qsys_0|Add1~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~38 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~38_combout  = (\u0|nios2_qsys_0|E_src2 [19] & ((\u0|nios2_qsys_0|E_src1 [19] & (\u0|nios2_qsys_0|Add2~37  & VCC)) # (!\u0|nios2_qsys_0|E_src1 [19] & (!\u0|nios2_qsys_0|Add2~37 )))) # (!\u0|nios2_qsys_0|E_src2 [19] & 
// ((\u0|nios2_qsys_0|E_src1 [19] & (!\u0|nios2_qsys_0|Add2~37 )) # (!\u0|nios2_qsys_0|E_src1 [19] & ((\u0|nios2_qsys_0|Add2~37 ) # (GND)))))
// \u0|nios2_qsys_0|Add2~39  = CARRY((\u0|nios2_qsys_0|E_src2 [19] & (!\u0|nios2_qsys_0|E_src1 [19] & !\u0|nios2_qsys_0|Add2~37 )) # (!\u0|nios2_qsys_0|E_src2 [19] & ((!\u0|nios2_qsys_0|Add2~37 ) # (!\u0|nios2_qsys_0|E_src1 [19]))))

	.dataa(\u0|nios2_qsys_0|E_src2 [19]),
	.datab(\u0|nios2_qsys_0|E_src1 [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~37 ),
	.combout(\u0|nios2_qsys_0|Add2~38_combout ),
	.cout(\u0|nios2_qsys_0|Add2~39 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~38 .lut_mask = 16'h9617;
defparam \u0|nios2_qsys_0|Add2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~40 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~40_combout  = ((\u0|nios2_qsys_0|E_src1 [20] $ (\u0|nios2_qsys_0|E_src2 [20] $ (!\u0|nios2_qsys_0|Add2~39 )))) # (GND)
// \u0|nios2_qsys_0|Add2~41  = CARRY((\u0|nios2_qsys_0|E_src1 [20] & ((\u0|nios2_qsys_0|E_src2 [20]) # (!\u0|nios2_qsys_0|Add2~39 ))) # (!\u0|nios2_qsys_0|E_src1 [20] & (\u0|nios2_qsys_0|E_src2 [20] & !\u0|nios2_qsys_0|Add2~39 )))

	.dataa(\u0|nios2_qsys_0|E_src1 [20]),
	.datab(\u0|nios2_qsys_0|E_src2 [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~39 ),
	.combout(\u0|nios2_qsys_0|Add2~40_combout ),
	.cout(\u0|nios2_qsys_0|Add2~41 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~40 .lut_mask = 16'h698E;
defparam \u0|nios2_qsys_0|Add2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~42 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~42_combout  = (\u0|nios2_qsys_0|E_src1 [21] & ((\u0|nios2_qsys_0|E_src2 [21] & (\u0|nios2_qsys_0|Add2~41  & VCC)) # (!\u0|nios2_qsys_0|E_src2 [21] & (!\u0|nios2_qsys_0|Add2~41 )))) # (!\u0|nios2_qsys_0|E_src1 [21] & 
// ((\u0|nios2_qsys_0|E_src2 [21] & (!\u0|nios2_qsys_0|Add2~41 )) # (!\u0|nios2_qsys_0|E_src2 [21] & ((\u0|nios2_qsys_0|Add2~41 ) # (GND)))))
// \u0|nios2_qsys_0|Add2~43  = CARRY((\u0|nios2_qsys_0|E_src1 [21] & (!\u0|nios2_qsys_0|E_src2 [21] & !\u0|nios2_qsys_0|Add2~41 )) # (!\u0|nios2_qsys_0|E_src1 [21] & ((!\u0|nios2_qsys_0|Add2~41 ) # (!\u0|nios2_qsys_0|E_src2 [21]))))

	.dataa(\u0|nios2_qsys_0|E_src1 [21]),
	.datab(\u0|nios2_qsys_0|E_src2 [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~41 ),
	.combout(\u0|nios2_qsys_0|Add2~42_combout ),
	.cout(\u0|nios2_qsys_0|Add2~43 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~42 .lut_mask = 16'h9617;
defparam \u0|nios2_qsys_0|Add2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~44 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~44_combout  = ((\u0|nios2_qsys_0|E_src1 [22] $ (\u0|nios2_qsys_0|E_src2 [22] $ (!\u0|nios2_qsys_0|Add2~43 )))) # (GND)
// \u0|nios2_qsys_0|Add2~45  = CARRY((\u0|nios2_qsys_0|E_src1 [22] & ((\u0|nios2_qsys_0|E_src2 [22]) # (!\u0|nios2_qsys_0|Add2~43 ))) # (!\u0|nios2_qsys_0|E_src1 [22] & (\u0|nios2_qsys_0|E_src2 [22] & !\u0|nios2_qsys_0|Add2~43 )))

	.dataa(\u0|nios2_qsys_0|E_src1 [22]),
	.datab(\u0|nios2_qsys_0|E_src2 [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~43 ),
	.combout(\u0|nios2_qsys_0|Add2~44_combout ),
	.cout(\u0|nios2_qsys_0|Add2~45 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~44 .lut_mask = 16'h698E;
defparam \u0|nios2_qsys_0|Add2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~46 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~46_combout  = (\u0|nios2_qsys_0|E_src1 [23] & ((\u0|nios2_qsys_0|E_src2 [23] & (\u0|nios2_qsys_0|Add2~45  & VCC)) # (!\u0|nios2_qsys_0|E_src2 [23] & (!\u0|nios2_qsys_0|Add2~45 )))) # (!\u0|nios2_qsys_0|E_src1 [23] & 
// ((\u0|nios2_qsys_0|E_src2 [23] & (!\u0|nios2_qsys_0|Add2~45 )) # (!\u0|nios2_qsys_0|E_src2 [23] & ((\u0|nios2_qsys_0|Add2~45 ) # (GND)))))
// \u0|nios2_qsys_0|Add2~47  = CARRY((\u0|nios2_qsys_0|E_src1 [23] & (!\u0|nios2_qsys_0|E_src2 [23] & !\u0|nios2_qsys_0|Add2~45 )) # (!\u0|nios2_qsys_0|E_src1 [23] & ((!\u0|nios2_qsys_0|Add2~45 ) # (!\u0|nios2_qsys_0|E_src2 [23]))))

	.dataa(\u0|nios2_qsys_0|E_src1 [23]),
	.datab(\u0|nios2_qsys_0|E_src2 [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~45 ),
	.combout(\u0|nios2_qsys_0|Add2~46_combout ),
	.cout(\u0|nios2_qsys_0|Add2~47 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~46 .lut_mask = 16'h9617;
defparam \u0|nios2_qsys_0|Add2~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~50 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~50_combout  = (\u0|nios2_qsys_0|E_src2 [25] & ((\u0|nios2_qsys_0|E_src1 [25] & (\u0|nios2_qsys_0|Add2~49  & VCC)) # (!\u0|nios2_qsys_0|E_src1 [25] & (!\u0|nios2_qsys_0|Add2~49 )))) # (!\u0|nios2_qsys_0|E_src2 [25] & 
// ((\u0|nios2_qsys_0|E_src1 [25] & (!\u0|nios2_qsys_0|Add2~49 )) # (!\u0|nios2_qsys_0|E_src1 [25] & ((\u0|nios2_qsys_0|Add2~49 ) # (GND)))))
// \u0|nios2_qsys_0|Add2~51  = CARRY((\u0|nios2_qsys_0|E_src2 [25] & (!\u0|nios2_qsys_0|E_src1 [25] & !\u0|nios2_qsys_0|Add2~49 )) # (!\u0|nios2_qsys_0|E_src2 [25] & ((!\u0|nios2_qsys_0|Add2~49 ) # (!\u0|nios2_qsys_0|E_src1 [25]))))

	.dataa(\u0|nios2_qsys_0|E_src2 [25]),
	.datab(\u0|nios2_qsys_0|E_src1 [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~49 ),
	.combout(\u0|nios2_qsys_0|Add2~50_combout ),
	.cout(\u0|nios2_qsys_0|Add2~51 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~50 .lut_mask = 16'h9617;
defparam \u0|nios2_qsys_0|Add2~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~52 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~52_combout  = ((\u0|nios2_qsys_0|E_src1 [26] $ (\u0|nios2_qsys_0|E_src2 [26] $ (!\u0|nios2_qsys_0|Add2~51 )))) # (GND)
// \u0|nios2_qsys_0|Add2~53  = CARRY((\u0|nios2_qsys_0|E_src1 [26] & ((\u0|nios2_qsys_0|E_src2 [26]) # (!\u0|nios2_qsys_0|Add2~51 ))) # (!\u0|nios2_qsys_0|E_src1 [26] & (\u0|nios2_qsys_0|E_src2 [26] & !\u0|nios2_qsys_0|Add2~51 )))

	.dataa(\u0|nios2_qsys_0|E_src1 [26]),
	.datab(\u0|nios2_qsys_0|E_src2 [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~51 ),
	.combout(\u0|nios2_qsys_0|Add2~52_combout ),
	.cout(\u0|nios2_qsys_0|Add2~53 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~52 .lut_mask = 16'h698E;
defparam \u0|nios2_qsys_0|Add2~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~54 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~54_combout  = (\u0|nios2_qsys_0|E_src1 [27] & ((\u0|nios2_qsys_0|E_src2 [27] & (\u0|nios2_qsys_0|Add2~53  & VCC)) # (!\u0|nios2_qsys_0|E_src2 [27] & (!\u0|nios2_qsys_0|Add2~53 )))) # (!\u0|nios2_qsys_0|E_src1 [27] & 
// ((\u0|nios2_qsys_0|E_src2 [27] & (!\u0|nios2_qsys_0|Add2~53 )) # (!\u0|nios2_qsys_0|E_src2 [27] & ((\u0|nios2_qsys_0|Add2~53 ) # (GND)))))
// \u0|nios2_qsys_0|Add2~55  = CARRY((\u0|nios2_qsys_0|E_src1 [27] & (!\u0|nios2_qsys_0|E_src2 [27] & !\u0|nios2_qsys_0|Add2~53 )) # (!\u0|nios2_qsys_0|E_src1 [27] & ((!\u0|nios2_qsys_0|Add2~53 ) # (!\u0|nios2_qsys_0|E_src2 [27]))))

	.dataa(\u0|nios2_qsys_0|E_src1 [27]),
	.datab(\u0|nios2_qsys_0|E_src2 [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~53 ),
	.combout(\u0|nios2_qsys_0|Add2~54_combout ),
	.cout(\u0|nios2_qsys_0|Add2~55 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~54 .lut_mask = 16'h9617;
defparam \u0|nios2_qsys_0|Add2~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~58 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~58_combout  = (\u0|nios2_qsys_0|E_src1 [29] & ((\u0|nios2_qsys_0|E_src2 [29] & (\u0|nios2_qsys_0|Add2~57  & VCC)) # (!\u0|nios2_qsys_0|E_src2 [29] & (!\u0|nios2_qsys_0|Add2~57 )))) # (!\u0|nios2_qsys_0|E_src1 [29] & 
// ((\u0|nios2_qsys_0|E_src2 [29] & (!\u0|nios2_qsys_0|Add2~57 )) # (!\u0|nios2_qsys_0|E_src2 [29] & ((\u0|nios2_qsys_0|Add2~57 ) # (GND)))))
// \u0|nios2_qsys_0|Add2~59  = CARRY((\u0|nios2_qsys_0|E_src1 [29] & (!\u0|nios2_qsys_0|E_src2 [29] & !\u0|nios2_qsys_0|Add2~57 )) # (!\u0|nios2_qsys_0|E_src1 [29] & ((!\u0|nios2_qsys_0|Add2~57 ) # (!\u0|nios2_qsys_0|E_src2 [29]))))

	.dataa(\u0|nios2_qsys_0|E_src1 [29]),
	.datab(\u0|nios2_qsys_0|E_src2 [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~57 ),
	.combout(\u0|nios2_qsys_0|Add2~58_combout ),
	.cout(\u0|nios2_qsys_0|Add2~59 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~58 .lut_mask = 16'h9617;
defparam \u0|nios2_qsys_0|Add2~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~60 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~60_combout  = ((\u0|nios2_qsys_0|E_src1 [30] $ (\u0|nios2_qsys_0|E_src2 [30] $ (!\u0|nios2_qsys_0|Add2~59 )))) # (GND)
// \u0|nios2_qsys_0|Add2~61  = CARRY((\u0|nios2_qsys_0|E_src1 [30] & ((\u0|nios2_qsys_0|E_src2 [30]) # (!\u0|nios2_qsys_0|Add2~59 ))) # (!\u0|nios2_qsys_0|E_src1 [30] & (\u0|nios2_qsys_0|E_src2 [30] & !\u0|nios2_qsys_0|Add2~59 )))

	.dataa(\u0|nios2_qsys_0|E_src1 [30]),
	.datab(\u0|nios2_qsys_0|E_src2 [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~59 ),
	.combout(\u0|nios2_qsys_0|Add2~60_combout ),
	.cout(\u0|nios2_qsys_0|Add2~61 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~60 .lut_mask = 16'h698E;
defparam \u0|nios2_qsys_0|Add2~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~62 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~62_combout  = (\u0|nios2_qsys_0|E_arith_src2 [31] & ((\u0|nios2_qsys_0|E_arith_src1 [31] & (\u0|nios2_qsys_0|Add2~61  & VCC)) # (!\u0|nios2_qsys_0|E_arith_src1 [31] & (!\u0|nios2_qsys_0|Add2~61 )))) # (!\u0|nios2_qsys_0|E_arith_src2 
// [31] & ((\u0|nios2_qsys_0|E_arith_src1 [31] & (!\u0|nios2_qsys_0|Add2~61 )) # (!\u0|nios2_qsys_0|E_arith_src1 [31] & ((\u0|nios2_qsys_0|Add2~61 ) # (GND)))))
// \u0|nios2_qsys_0|Add2~63  = CARRY((\u0|nios2_qsys_0|E_arith_src2 [31] & (!\u0|nios2_qsys_0|E_arith_src1 [31] & !\u0|nios2_qsys_0|Add2~61 )) # (!\u0|nios2_qsys_0|E_arith_src2 [31] & ((!\u0|nios2_qsys_0|Add2~61 ) # (!\u0|nios2_qsys_0|E_arith_src1 [31]))))

	.dataa(\u0|nios2_qsys_0|E_arith_src2 [31]),
	.datab(\u0|nios2_qsys_0|E_arith_src1 [31]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~61 ),
	.combout(\u0|nios2_qsys_0|Add2~62_combout ),
	.cout(\u0|nios2_qsys_0|Add2~63 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~62 .lut_mask = 16'h9617;
defparam \u0|nios2_qsys_0|Add2~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~64 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~64_combout  = !\u0|nios2_qsys_0|Add2~63 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~63 ),
	.combout(\u0|nios2_qsys_0|Add2~64_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~64 .lut_mask = 16'h0F0F;
defparam \u0|nios2_qsys_0|Add2~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|jtag_break~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|jtag_break~0_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg [0] & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|break_on_reset~regout )) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg [0] & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|jtag_break~regout )))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|break_on_reset~regout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|jtag_break~regout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|jtag_break~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|jtag_break~0 .lut_mask = 16'hCCF0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|jtag_break~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y15_N1
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writedata[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writedata[11]~8_combout ),
	.sdata(\u0|dma_0|fi|buffer_rtl_0_bypass [28]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|fi|buffer~38_combout ),
	.ena(\u0|dma_0|wm|oWM_writedata[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writedata [11]));

// Location: LCFF_X27_Y15_N27
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writedata[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writedata[13]~10_combout ),
	.sdata(\u0|dma_0|fi|buffer_rtl_0_bypass [30]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|fi|buffer~38_combout ),
	.ena(\u0|dma_0|wm|oWM_writedata[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writedata [13]));

// Location: LCCOMB_X20_Y20_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_cnt[1]~7 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_cnt[1]~7_combout  = (\u0|nios2_qsys_0|E_shift_rot_cnt [1] & (\u0|nios2_qsys_0|E_shift_rot_cnt[0]~6  & VCC)) # (!\u0|nios2_qsys_0|E_shift_rot_cnt [1] & (!\u0|nios2_qsys_0|E_shift_rot_cnt[0]~6 ))
// \u0|nios2_qsys_0|E_shift_rot_cnt[1]~8  = CARRY((!\u0|nios2_qsys_0|E_shift_rot_cnt [1] & !\u0|nios2_qsys_0|E_shift_rot_cnt[0]~6 ))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_cnt [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|E_shift_rot_cnt[0]~6 ),
	.combout(\u0|nios2_qsys_0|E_shift_rot_cnt[1]~7_combout ),
	.cout(\u0|nios2_qsys_0|E_shift_rot_cnt[1]~8 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_cnt[1]~7 .lut_mask = 16'hA505;
defparam \u0|nios2_qsys_0|E_shift_rot_cnt[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout  = (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (((\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4] & VCC)))) # (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4] $ (((VCC) # (!\u0|jtag_uart_0|wr_rfifo~combout )))))
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = 
// CARRY((!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & (\u0|jtag_uart_0|wr_rfifo~combout  $ 
// (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4]))))

	.dataa(\u0|jtag_uart_0|wr_rfifo~combout ),
	.datab(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.cout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 16'hC309;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout  = \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  $ 
// (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5]),
	.cin(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X24_Y16_N29
cycloneii_lcell_ff \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5]));

// Location: LCFF_X24_Y16_N27
cycloneii_lcell_ff \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4]));

// Location: LCFF_X24_Y16_N25
cycloneii_lcell_ff \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]));

// Location: M4K_X52_Y13
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode835w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode835w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~12_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X52_Y12
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode822w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode822w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~12_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X26_Y34
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode835w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode835w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~13_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X52_Y22
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode843w[2]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode843w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~19_combout ,\u0|cmd_xbar_mux_001|src_payload~13_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],\u0|cmd_xbar_mux_001|src_data [41],
\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_a_address_width = 11;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_a_byte_size = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_a_data_width = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_a_first_bit_number = 17;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_a_last_address = 2047;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_b_address_width = 11;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_b_data_width = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X26_Y13
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode843w[2]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode843w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~11_combout ,\u0|cmd_xbar_mux_001|src_payload~14_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],\u0|cmd_xbar_mux_001|src_data [41],
\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_a_address_width = 11;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_a_byte_size = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_a_data_width = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_a_last_address = 2047;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_b_address_width = 11;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_b_data_width = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y5
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode835w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode835w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~16_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y28
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode822w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode822w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~16_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X26_Y25
cycloneii_ram_block \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a8 (
	.portawe(\u0|onchip_memory2_1|wren~3_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|rst_controller|r_sync_rst_dly~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_002|src_data [15],\u0|cmd_xbar_mux_002|src_data [10],\u0|cmd_xbar_mux_002|src_data [9],\u0|cmd_xbar_mux_002|src_data [8]}),
	.portaaddr({\u0|cmd_xbar_mux_002|src_data [47],\u0|cmd_xbar_mux_002|src_data [46],\u0|cmd_xbar_mux_002|src_data [45],\u0|cmd_xbar_mux_002|src_data [44],\u0|cmd_xbar_mux_002|src_data [43],\u0|cmd_xbar_mux_002|src_data [42],\u0|cmd_xbar_mux_002|src_data [41],\u0|cmd_xbar_mux_002|src_data [40],
\u0|cmd_xbar_mux_002|src_data [39],\u0|cmd_xbar_mux_002|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_002|src_data [33]}),
	.portbdatain(4'b0000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a8 .init_file = "System_onchip_memory2_1.hex";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a8 .logical_ram_name = "System:u0|System_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_krc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_size = 4;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_width = 4;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a8 .port_a_last_address = 1023;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 1024;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_width = 4;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y30
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode822w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode822w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~17_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X52_Y24
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode835w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode835w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~18_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y34
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode835w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode835w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~19_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y20
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode835w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode835w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~21_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y22
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode822w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode822w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~21_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCFF_X18_Y22_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[19]~18_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [19]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [19]));

// Location: LCCOMB_X23_Y20_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src2[24]~8 (
// Equation(s):
// \u0|nios2_qsys_0|E_src2[24]~8_combout  = (\u0|nios2_qsys_0|R_src2_use_imm~regout  & (\u0|nios2_qsys_0|D_iw [21])) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & ((\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b 
// [24])))

	.dataa(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datab(\u0|nios2_qsys_0|D_iw [21]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [24]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src2[24]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src2[24]~8 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|E_src2[24]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src2[18]~14 (
// Equation(s):
// \u0|nios2_qsys_0|E_src2[18]~14_combout  = (\u0|nios2_qsys_0|R_src2_use_imm~regout  & (\u0|nios2_qsys_0|D_iw [21])) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & ((\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b 
// [18])))

	.dataa(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datab(\u0|nios2_qsys_0|D_iw [21]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [18]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src2[18]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src2[18]~14 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|E_src2[18]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y3
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode835w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode835w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~24_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X52_Y5
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode835w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode835w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~25_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X52_Y7
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode822w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode822w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~25_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y11
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode835w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode835w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~26_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y18
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode822w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode822w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~26_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X26_Y9
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode843w[2]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode843w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~27_combout ,\u0|cmd_xbar_mux_001|src_payload~26_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],\u0|cmd_xbar_mux_001|src_data [41],
\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_a_address_width = 11;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_a_byte_size = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_a_data_width = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_a_first_bit_number = 26;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_a_last_address = 2047;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_b_address_width = 11;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_b_data_width = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X52_Y4
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode835w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode835w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~27_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X52_Y6
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode822w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode822w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~27_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCFF_X23_Y16_N25
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout ),
	.sdata(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|jtag_uart_0|read_0~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [22]));

// Location: LCFF_X23_Y16_N23
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout ),
	.sdata(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|jtag_uart_0|read_0~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [21]));

// Location: LCFF_X18_Y22_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[21] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[21]~27_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [21]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [21]));

// Location: LCFF_X23_Y16_N21
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout ),
	.sdata(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|jtag_uart_0|read_0~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [20]));

// Location: LCFF_X18_Y22_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[20] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[20]~28_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [20]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [20]));

// Location: LCFF_X23_Y16_N19
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout ),
	.sdata(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|jtag_uart_0|read_0~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [19]));

// Location: LCFF_X23_Y16_N17
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout ),
	.sdata(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|jtag_uart_0|read_0~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [18]));

// Location: LCFF_X23_Y16_N15
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout ),
	.sdata(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|jtag_uart_0|read_0~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [17]));

// Location: LCFF_X23_Y16_N13
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout ),
	.sdata(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|jtag_uart_0|read_0~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [16]));

// Location: M4K_X52_Y10
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode835w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode835w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~30_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X52_Y9
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode822w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode822w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~30_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X52_Y11
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode843w[2]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode843w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~31_combout ,\u0|cmd_xbar_mux_001|src_payload~30_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],\u0|cmd_xbar_mux_001|src_data [41],
\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_a_address_width = 11;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_a_byte_size = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_a_data_width = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_a_first_bit_number = 30;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_a_last_address = 2047;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_b_address_width = 11;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_b_data_width = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X26_Y5
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode835w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode835w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~31_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y9
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode822w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode822w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~31_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCFF_X31_Y23_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[5]~3_combout ),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [5]));

// Location: LCFF_X31_Y23_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[29] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[29]~4_combout ),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [32]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [29]));

// Location: LCCOMB_X22_Y17_N0
cycloneii_lcell_comb \u0|jtag_uart_0|Add0~0 (
// Equation(s):
// \u0|jtag_uart_0|Add0~0_combout  = (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0] & (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q 
// [1] & VCC)) # (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0] & (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1] $ (GND)))
// \u0|jtag_uart_0|Add0~1  = CARRY((!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0] & !\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q 
// [1]))

	.dataa(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]),
	.datab(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|Add0~0_combout ),
	.cout(\u0|jtag_uart_0|Add0~1 ));
// synopsys translate_off
defparam \u0|jtag_uart_0|Add0~0 .lut_mask = 16'h6611;
defparam \u0|jtag_uart_0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N2
cycloneii_lcell_comb \u0|jtag_uart_0|Add0~2 (
// Equation(s):
// \u0|jtag_uart_0|Add0~2_combout  = (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2] & ((\u0|jtag_uart_0|Add0~1 ) # (GND))) # 
// (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2] & (!\u0|jtag_uart_0|Add0~1 ))
// \u0|jtag_uart_0|Add0~3  = CARRY((\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2]) # (!\u0|jtag_uart_0|Add0~1 ))

	.dataa(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|Add0~1 ),
	.combout(\u0|jtag_uart_0|Add0~2_combout ),
	.cout(\u0|jtag_uart_0|Add0~3 ));
// synopsys translate_off
defparam \u0|jtag_uart_0|Add0~2 .lut_mask = 16'hA5AF;
defparam \u0|jtag_uart_0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N4
cycloneii_lcell_comb \u0|jtag_uart_0|Add0~4 (
// Equation(s):
// \u0|jtag_uart_0|Add0~4_combout  = (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3] & (!\u0|jtag_uart_0|Add0~3  & VCC)) # 
// (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3] & (\u0|jtag_uart_0|Add0~3  $ (GND)))
// \u0|jtag_uart_0|Add0~5  = CARRY((!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3] & !\u0|jtag_uart_0|Add0~3 ))

	.dataa(vcc),
	.datab(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|Add0~3 ),
	.combout(\u0|jtag_uart_0|Add0~4_combout ),
	.cout(\u0|jtag_uart_0|Add0~5 ));
// synopsys translate_off
defparam \u0|jtag_uart_0|Add0~4 .lut_mask = 16'h3C03;
defparam \u0|jtag_uart_0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N6
cycloneii_lcell_comb \u0|jtag_uart_0|Add0~6 (
// Equation(s):
// \u0|jtag_uart_0|Add0~6_combout  = (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4] & ((\u0|jtag_uart_0|Add0~5 ) # (GND))) # 
// (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4] & (!\u0|jtag_uart_0|Add0~5 ))
// \u0|jtag_uart_0|Add0~7  = CARRY((\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4]) # (!\u0|jtag_uart_0|Add0~5 ))

	.dataa(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|Add0~5 ),
	.combout(\u0|jtag_uart_0|Add0~6_combout ),
	.cout(\u0|jtag_uart_0|Add0~7 ));
// synopsys translate_off
defparam \u0|jtag_uart_0|Add0~6 .lut_mask = 16'hA5AF;
defparam \u0|jtag_uart_0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N8
cycloneii_lcell_comb \u0|jtag_uart_0|Add0~8 (
// Equation(s):
// \u0|jtag_uart_0|Add0~8_combout  = (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5] & (!\u0|jtag_uart_0|Add0~7  & VCC)) # 
// (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5] & (\u0|jtag_uart_0|Add0~7  $ (GND)))
// \u0|jtag_uart_0|Add0~9  = CARRY((!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5] & !\u0|jtag_uart_0|Add0~7 ))

	.dataa(vcc),
	.datab(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|Add0~7 ),
	.combout(\u0|jtag_uart_0|Add0~8_combout ),
	.cout(\u0|jtag_uart_0|Add0~9 ));
// synopsys translate_off
defparam \u0|jtag_uart_0|Add0~8 .lut_mask = 16'h3C03;
defparam \u0|jtag_uart_0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N10
cycloneii_lcell_comb \u0|jtag_uart_0|Add0~10 (
// Equation(s):
// \u0|jtag_uart_0|Add0~10_combout  = (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout  & (!\u0|jtag_uart_0|Add0~9 )) # 
// (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout  & (\u0|jtag_uart_0|Add0~9  & VCC))
// \u0|jtag_uart_0|Add0~11  = CARRY((\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout  & !\u0|jtag_uart_0|Add0~9 ))

	.dataa(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|Add0~9 ),
	.combout(\u0|jtag_uart_0|Add0~10_combout ),
	.cout(\u0|jtag_uart_0|Add0~11 ));
// synopsys translate_off
defparam \u0|jtag_uart_0|Add0~10 .lut_mask = 16'h5A0A;
defparam \u0|jtag_uart_0|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
cycloneii_lcell_comb \u0|jtag_uart_0|Add0~12 (
// Equation(s):
// \u0|jtag_uart_0|Add0~12_combout  = !\u0|jtag_uart_0|Add0~11 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|Add0~11 ),
	.combout(\u0|jtag_uart_0|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|Add0~12 .lut_mask = 16'h0F0F;
defparam \u0|jtag_uart_0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X26_Y17
cycloneii_ram_block \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\u0|dma_0|rm|oFF_writerequest~4_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\u0|dma_0|fi|fifo_rd~0_wirecell_combout ),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|dma_0|rm|oFF_data [18],\u0|dma_0|rm|oFF_data [17],\u0|dma_0|rm|oFF_data [16],\u0|dma_0|rm|oFF_data [15],\u0|dma_0|rm|oFF_data [14],\u0|dma_0|rm|oFF_data [13],\u0|dma_0|rm|oFF_data [12],\u0|dma_0|rm|oFF_data [11],\u0|dma_0|rm|oFF_data [10],\u0|dma_0|rm|oFF_data [9],\u0|dma_0|rm|oFF_data [8],
\u0|dma_0|rm|oFF_data [7],\u0|dma_0|rm|oFF_data [5],\u0|dma_0|rm|oFF_data [4],\u0|dma_0|rm|oFF_data [3],\u0|dma_0|rm|oFF_data [2],\u0|dma_0|rm|oFF_data [1],\u0|dma_0|rm|oFF_data [0]}),
	.portaaddr({\u0|dma_0|fi|pos_write [7],\u0|dma_0|fi|pos_write [6],\u0|dma_0|fi|pos_write [5],\u0|dma_0|fi|pos_write [4],\u0|dma_0|fi|pos_write [3],\u0|dma_0|fi|pos_write [2],\u0|dma_0|fi|pos_write [1],\u0|dma_0|fi|pos_write [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr({\u0|dma_0|fi|Add1~12_combout ,\u0|dma_0|fi|Add1~10_combout ,\u0|dma_0|fi|Add1~8_combout ,\u0|dma_0|fi|Add1~6_combout ,\u0|dma_0|fi|Add1~4_combout ,\u0|dma_0|fi|Add1~2_combout ,\u0|dma_0|fi|Add1~0_combout ,\u0|dma_0|fi|pos_read[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "System:u0|DMAFinal:dma_0|FIFO:fi|altsyncram:buffer_rtl_0|altsyncram_1rd1:auto_generated|ALTSYNCRAM";
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N0
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writedata[11]~8 (
// Equation(s):
// \u0|dma_0|wm|oWM_writedata[11]~8_combout  = (\u0|dma_0|fi|buffer~0_regout  & ((\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a11 ))) # (!\u0|dma_0|fi|buffer~0_regout  & (\u0|dma_0|fi|buffer~12_regout ))

	.dataa(\u0|dma_0|fi|buffer~12_regout ),
	.datab(\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a11 ),
	.datac(vcc),
	.datad(\u0|dma_0|fi|buffer~0_regout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writedata[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writedata[11]~8 .lut_mask = 16'hCCAA;
defparam \u0|dma_0|wm|oWM_writedata[11]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N26
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writedata[13]~10 (
// Equation(s):
// \u0|dma_0|wm|oWM_writedata[13]~10_combout  = (\u0|dma_0|fi|buffer~0_regout  & ((\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a13 ))) # (!\u0|dma_0|fi|buffer~0_regout  & (\u0|dma_0|fi|buffer~14_regout ))

	.dataa(\u0|dma_0|fi|buffer~14_regout ),
	.datab(\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a13 ),
	.datac(vcc),
	.datad(\u0|dma_0|fi|buffer~0_regout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writedata[13]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writedata[13]~10 .lut_mask = 16'hCCAA;
defparam \u0|dma_0|wm|oWM_writedata[13]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout  = (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2] & ((VCC)))) # (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2] $ (((VCC) # (!\u0|jtag_uart_0|fifo_wr~regout )))))
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = 
// CARRY((!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2] $ 
// (!\u0|jtag_uart_0|fifo_wr~regout ))))

	.dataa(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2]),
	.datab(\u0|jtag_uart_0|fifo_wr~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.cout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 16'hA509;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout  = (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & 
// (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3] $ (((\u0|jtag_uart_0|fifo_wr~regout ) # (VCC))))) # 
// (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & ((\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]) # ((GND))))
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY((\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3] $ 
// (\u0|jtag_uart_0|fifo_wr~regout )) # (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ))

	.dataa(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]),
	.datab(\u0|jtag_uart_0|fifo_wr~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.cout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 16'h5A6F;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N26
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout  = (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (((\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4] & VCC)))) # (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4] $ (((VCC) # (!\u0|jtag_uart_0|fifo_wr~regout )))))
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = 
// CARRY((!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & (\u0|jtag_uart_0|fifo_wr~regout  $ 
// (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4]))))

	.dataa(\u0|jtag_uart_0|fifo_wr~regout ),
	.datab(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.cout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 16'hC309;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout  = \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5] $ 
// (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT )

	.dataa(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 16'h5A5A;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y15_N19
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writedata[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writedata[18]~17_combout ),
	.sdata(\u0|dma_0|fi|buffer_rtl_0_bypass [35]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|fi|buffer~38_combout ),
	.ena(\u0|dma_0|wm|oWM_writedata[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writedata [18]));

// Location: LCFF_X27_Y17_N1
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writedata[21] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writedata[21]~12_combout ),
	.sdata(\u0|dma_0|fi|buffer_rtl_0_bypass [38]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|fi|buffer~38_combout ),
	.ena(\u0|dma_0|wm|oWM_writedata[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writedata [21]));

// Location: LCFF_X27_Y15_N11
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writedata[27] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writedata[27]~22_combout ),
	.sdata(\u0|dma_0|fi|buffer_rtl_0_bypass [44]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|fi|buffer~38_combout ),
	.ena(\u0|dma_0|wm|oWM_writedata[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writedata [27]));

// Location: M4K_X26_Y14
cycloneii_ram_block \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 (
	.portawe(\u0|jtag_uart_0|wr_rfifo~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\u0|jtag_uart_0|wr_rfifo~combout ),
	.ena1(\u0|jtag_uart_0|fifo_rd~1_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata [7],\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata [6],\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata [5],\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata [4],
\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata [3],\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata [2],\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata [1],\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata [0]}),
	.portaaddr({\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [5],\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [4],
\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [3],\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [2],
\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [1],\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(8'b00000000),
	.portbaddr({\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [5],\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [4],
\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [3],\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [2],
\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [1],\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .logical_ram_name = "System:u0|System_jtag_uart_0:jtag_uart_0|System_jtag_uart_0_scfifo_r:the_System_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM";
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .operation_mode = "dual_port";
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_address_clear = "none";
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_address_width = 6;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_byte_enable_clear = "none";
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_data_in_clear = "none";
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_data_out_clear = "none";
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_data_out_clock = "none";
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_data_width = 8;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_first_address = 0;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_first_bit_number = 0;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_last_address = 63;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_logical_ram_depth = 64;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_logical_ram_width = 8;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_write_enable_clear = "none";
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_address_clear = "none";
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_address_clock = "clock1";
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_address_width = 6;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_byte_enable_clear = "none";
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_data_in_clear = "none";
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_data_out_clear = "none";
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_data_out_clock = "none";
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_data_width = 8;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_first_address = 0;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_first_bit_number = 0;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_last_address = 63;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_logical_ram_depth = 64;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_logical_ram_width = 8;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .ram_block_type = "M4K";
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
cycloneii_lcell_comb \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7 (
// Equation(s):
// \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout  = \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0] $ (GND)
// \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8  = CARRY(!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0])

	.dataa(vcc),
	.datab(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout ),
	.cout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ));
// synopsys translate_off
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7 .lut_mask = 16'hCC33;
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N14
cycloneii_lcell_comb \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9 (
// Equation(s):
// \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout  = (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1] & 
// ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ) # (GND))) # (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1] & 
// (!\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ))
// \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10  = CARRY((\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]) # 
// (!\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ))

	.dataa(vcc),
	.datab(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ),
	.combout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout ),
	.cout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10 ));
// synopsys translate_off
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9 .lut_mask = 16'hC3CF;
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
cycloneii_lcell_comb \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11 (
// Equation(s):
// \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout  = (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2] & 
// (!\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10  & VCC)) # (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2] & 
// (\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10  $ (GND)))
// \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12  = CARRY((!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2] & 
// !\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10 ))

	.dataa(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10 ),
	.combout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout ),
	.cout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ));
// synopsys translate_off
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11 .lut_mask = 16'h5A05;
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N18
cycloneii_lcell_comb \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13 (
// Equation(s):
// \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout  = (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3] & 
// ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ) # (GND))) # (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3] & 
// (!\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ))
// \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14  = CARRY((\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]) # 
// (!\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ))

	.dataa(vcc),
	.datab(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ),
	.combout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout ),
	.cout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14 ));
// synopsys translate_off
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13 .lut_mask = 16'hC3CF;
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N20
cycloneii_lcell_comb \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15 (
// Equation(s):
// \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout  = (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4] & 
// (!\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14  & VCC)) # (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4] & 
// (\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14  $ (GND)))
// \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16  = CARRY((!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4] & 
// !\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14 ))

	.dataa(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14 ),
	.combout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout ),
	.cout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ));
// synopsys translate_off
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15 .lut_mask = 16'h5A05;
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
cycloneii_lcell_comb \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17 (
// Equation(s):
// \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout  = (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5] & 
// ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ) # (GND))) # (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5] & 
// (!\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ))
// \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18  = CARRY((\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5]) # 
// (!\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ))

	.dataa(vcc),
	.datab(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ),
	.combout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout ),
	.cout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18 ));
// synopsys translate_off
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17 .lut_mask = 16'hC3CF;
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
cycloneii_lcell_comb \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19 (
// Equation(s):
// \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout  = \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout  $ (!\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18 )

	.dataa(vcc),
	.datab(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18 ),
	.combout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19 .lut_mask = 16'hC3C3;
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y18_N13
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writedata[31] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writedata[31]~26_combout ),
	.sdata(\u0|dma_0|fi|buffer_rtl_0_bypass [48]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|fi|buffer~38_combout ),
	.ena(\u0|dma_0|wm|oWM_writedata[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writedata [31]));

// Location: LCCOMB_X31_Y23_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[5]~3 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[5]~3_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5])) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout  & ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|Equal0~1_combout )))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|Equal0~1_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[5]~3 .lut_mask = 16'hAACC;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[29]~4 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[29]~4_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29])) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout  & ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|Equal0~2_combout )))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|Equal0~2_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[29]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[29]~4 .lut_mask = 16'hAACC;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[29]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N18
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writedata[18]~17 (
// Equation(s):
// \u0|dma_0|wm|oWM_writedata[18]~17_combout  = (\u0|dma_0|fi|buffer~0_regout  & (\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a18 )) # (!\u0|dma_0|fi|buffer~0_regout  & ((\u0|dma_0|fi|buffer~19_regout )))

	.dataa(\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\u0|dma_0|fi|buffer~19_regout ),
	.datac(vcc),
	.datad(\u0|dma_0|fi|buffer~0_regout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writedata[18]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writedata[18]~17 .lut_mask = 16'hAACC;
defparam \u0|dma_0|wm|oWM_writedata[18]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y22
cycloneii_ram_block \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 (
	.portawe(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_en~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~31_combout ,\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~30_combout ,
\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~27_combout ,\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~28_combout ,
\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~29_combout ,\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~20_combout ,
\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~21_combout ,\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~9_combout ,
\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~12_combout ,\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~10_combout ,
\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~11_combout ,\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~8_combout ,
\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~7_combout ,\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~22_combout ,
\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~23_combout ,\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~24_combout }),
	.portaaddr({\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7_combout ,\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6_combout ,
\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5_combout ,\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4_combout ,
\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3_combout ,\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2_combout ,
\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1_combout ,\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0_combout }),
	.portabyteenamasks({\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~3_combout ,\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~2_combout }),
	.portbdatain(16'b0000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .init_file = "System_nios2_qsys_0_ociram_default_contents.mif";
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .logical_ram_name = "System:u0|System_nios2_qsys_0:nios2_qsys_0|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci|System_nios2_qsys_0_nios2_ocimem:the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram_module:System_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_p681:auto_generated|ALTSYNCRAM";
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_width = 8;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 2;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_size = 8;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_width = 16;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_last_address = 255;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 256;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_width = 8;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_width = 16;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .mem_init1 = 2048'h2B38F3526E3F59119EBD38638CC276185903F958C31A8B5407A1913E27668012B1AFE5A4D595F84FDCD407E68A57B59B6A89A7E45EDE34449AC7B04DA5EA0E491667A95F713E692A15C358FC0EEAC9370CD6FEA318D21D42CA5A27C6B48ABFEBBE9BFE17752469648F94E9373C955F805313BB585442F2D1CE44B44F865F518BAE349F8D0793C4716E82664949831428B66B9C65493782A4DAE0235863658FDB4B8E3A367C953723F787ABC68ACFE3B157EA6C9E3BCC784D322912A58DE6175EAA84ABC3E8456FEC6FDE455F13846ACF6CBAD9645E1D91601B496CC82AEDB5B83F508FC7B0BD18700A83227949DC57143AE59F9AD834998EBA4CBE658E84267A;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .mem_init0 = 2048'h0F2D93E5081910520EAFEDE651C28414E6977B940C4C3F5C535CD60EDFD738577F06A3C016630233AF6D45287F809070C4DA2A25117F2E6A3C746F55510085E2A4067CEA3FE6BDA811C904E2F93357DB18D979CE4AC9335D9AEF48EF483BDCCFD247AB06869DDB429A0DE8B7F3D465C909BE0432DD632BC790B72C5CEA61E97F4EF4FD9851A22BB47F24AF39B39DA8ECDA7597E5FD69925A94F7A8416BCD89B54D283E51E4207A81D348F4FC8B9BCCE6B058F199E1E6569ABAC9B94F016B5904F4ED2BD55522525D0D9494A392E77E4B0142CDD1ECF41329484ADC0A1F641410976E61B5F7D3A3D830144DDF1DAD8BAED08ED93043DEA6AA6193FD14AAE5997A;
// synopsys translate_on

// Location: M4K_X26_Y16
cycloneii_ram_block \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\u0|dma_0|rm|oFF_writerequest~4_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\u0|dma_0|fi|fifo_rd~0_wirecell_combout ),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|dma_0|rm|oFF_data [31],\u0|dma_0|rm|oFF_data [30],\u0|dma_0|rm|oFF_data [29],\u0|dma_0|rm|oFF_data [28],\u0|dma_0|rm|oFF_data [27],\u0|dma_0|rm|oFF_data [26],\u0|dma_0|rm|oFF_data [25],\u0|dma_0|rm|oFF_data [24],\u0|dma_0|rm|oFF_data [23],\u0|dma_0|rm|oFF_data [22],\u0|dma_0|rm|oFF_data [21],
\u0|dma_0|rm|oFF_data [20],\u0|dma_0|rm|oFF_data [19],\u0|dma_0|rm|oFF_data [6]}),
	.portaaddr({\u0|dma_0|fi|pos_write [7],\u0|dma_0|fi|pos_write [6],\u0|dma_0|fi|pos_write [5],\u0|dma_0|fi|pos_write [4],\u0|dma_0|fi|pos_write [3],\u0|dma_0|fi|pos_write [2],\u0|dma_0|fi|pos_write [1],\u0|dma_0|fi|pos_write [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(14'b00000000000000),
	.portbaddr({\u0|dma_0|fi|Add1~12_combout ,\u0|dma_0|fi|Add1~10_combout ,\u0|dma_0|fi|Add1~8_combout ,\u0|dma_0|fi|Add1~6_combout ,\u0|dma_0|fi|Add1~4_combout ,\u0|dma_0|fi|Add1~2_combout ,\u0|dma_0|fi|Add1~0_combout ,\u0|dma_0|fi|pos_read[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "System:u0|DMAFinal:dma_0|FIFO:fi|altsyncram:buffer_rtl_0|altsyncram_1rd1:auto_generated|ALTSYNCRAM";
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 8;
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 14;
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 255;
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 256;
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 8;
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_byte_enable_clear = "none";
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_data_in_clear = "none";
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 14;
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 255;
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 256;
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_write_enable_clear = "none";
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_write_enable_clock = "clock0";
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N0
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writedata[21]~12 (
// Equation(s):
// \u0|dma_0|wm|oWM_writedata[21]~12_combout  = (\u0|dma_0|fi|buffer~0_regout  & (\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a21 )) # (!\u0|dma_0|fi|buffer~0_regout  & ((\u0|dma_0|fi|buffer~22_regout )))

	.dataa(\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\u0|dma_0|fi|buffer~22_regout ),
	.datac(vcc),
	.datad(\u0|dma_0|fi|buffer~0_regout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writedata[21]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writedata[21]~12 .lut_mask = 16'hAACC;
defparam \u0|dma_0|wm|oWM_writedata[21]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N10
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writedata[27]~22 (
// Equation(s):
// \u0|dma_0|wm|oWM_writedata[27]~22_combout  = (\u0|dma_0|fi|buffer~0_regout  & (\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a27 )) # (!\u0|dma_0|fi|buffer~0_regout  & ((\u0|dma_0|fi|buffer~28_regout )))

	.dataa(\u0|dma_0|fi|buffer~0_regout ),
	.datab(\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a27 ),
	.datac(vcc),
	.datad(\u0|dma_0|fi|buffer~28_regout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writedata[27]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writedata[27]~22 .lut_mask = 16'hDD88;
defparam \u0|dma_0|wm|oWM_writedata[27]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N12
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writedata[31]~26 (
// Equation(s):
// \u0|dma_0|wm|oWM_writedata[31]~26_combout  = (\u0|dma_0|fi|buffer~0_regout  & (\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a31 )) # (!\u0|dma_0|fi|buffer~0_regout  & ((\u0|dma_0|fi|buffer~32_regout )))

	.dataa(\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a31 ),
	.datab(\u0|dma_0|fi|buffer~0_regout ),
	.datac(vcc),
	.datad(\u0|dma_0|fi|buffer~32_regout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writedata[31]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writedata[31]~26 .lut_mask = 16'hBB88;
defparam \u0|dma_0|wm|oWM_writedata[31]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|ir_out[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|ir_out [0]));

// Location: LCFF_X22_Y16_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|ir_out[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|ir_out [1]));

// Location: LCFF_X21_Y14_N9
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|tdo~reg0 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift [0]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|tdo~reg0_regout ));

// Location: LCFF_X32_Y21_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[11]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [1]));

// Location: LCFF_X22_Y16_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg [0]));

// Location: LCFF_X27_Y16_N21
cycloneii_lcell_ff \u0|dma_0|fi|pos_read[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|fi|Add1~4_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|dma_0|fi|fifo_rd~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|pos_read [3]));

// Location: LCFF_X34_Y20_N9
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writeaddress[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writeaddress~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writeaddress [0]));

// Location: LCFF_X34_Y20_N27
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writeaddress[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writeaddress~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writeaddress [1]));

// Location: LCCOMB_X34_Y20_N20
cycloneii_lcell_comb \u0|dma_0|wm|Equal0~2 (
// Equation(s):
// \u0|dma_0|wm|Equal0~2_combout  = (\u0|dma_0|wm|WM_lastwriteaddress [0] & (\u0|dma_0|wm|oWM_writeaddress [0] & (\u0|dma_0|wm|WM_lastwriteaddress [1] $ (!\u0|dma_0|wm|oWM_writeaddress [1])))) # (!\u0|dma_0|wm|WM_lastwriteaddress [0] & 
// (!\u0|dma_0|wm|oWM_writeaddress [0] & (\u0|dma_0|wm|WM_lastwriteaddress [1] $ (!\u0|dma_0|wm|oWM_writeaddress [1]))))

	.dataa(\u0|dma_0|wm|WM_lastwriteaddress [0]),
	.datab(\u0|dma_0|wm|oWM_writeaddress [0]),
	.datac(\u0|dma_0|wm|WM_lastwriteaddress [1]),
	.datad(\u0|dma_0|wm|oWM_writeaddress [1]),
	.cin(gnd),
	.combout(\u0|dma_0|wm|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|Equal0~2 .lut_mask = 16'h9009;
defparam \u0|dma_0|wm|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N4
cycloneii_lcell_comb \u0|dma_0|wm|Equal0~3 (
// Equation(s):
// \u0|dma_0|wm|Equal0~3_combout  = (\u0|dma_0|wm|Add1~0_combout  & (\u0|dma_0|wm|WM_lastwriteaddress [2] & (\u0|dma_0|wm|Add1~2_combout  $ (!\u0|dma_0|wm|WM_lastwriteaddress [3])))) # (!\u0|dma_0|wm|Add1~0_combout  & (!\u0|dma_0|wm|WM_lastwriteaddress [2] & 
// (\u0|dma_0|wm|Add1~2_combout  $ (!\u0|dma_0|wm|WM_lastwriteaddress [3]))))

	.dataa(\u0|dma_0|wm|Add1~0_combout ),
	.datab(\u0|dma_0|wm|WM_lastwriteaddress [2]),
	.datac(\u0|dma_0|wm|Add1~2_combout ),
	.datad(\u0|dma_0|wm|WM_lastwriteaddress [3]),
	.cin(gnd),
	.combout(\u0|dma_0|wm|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|Equal0~3 .lut_mask = 16'h9009;
defparam \u0|dma_0|wm|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N30
cycloneii_lcell_comb \u0|dma_0|wm|Equal0~4 (
// Equation(s):
// \u0|dma_0|wm|Equal0~4_combout  = (\u0|dma_0|wm|WM_lastwriteaddress [4] & (\u0|dma_0|wm|Add1~4_combout  & (\u0|dma_0|wm|Add1~6_combout  $ (!\u0|dma_0|wm|WM_lastwriteaddress [5])))) # (!\u0|dma_0|wm|WM_lastwriteaddress [4] & (!\u0|dma_0|wm|Add1~4_combout  & 
// (\u0|dma_0|wm|Add1~6_combout  $ (!\u0|dma_0|wm|WM_lastwriteaddress [5]))))

	.dataa(\u0|dma_0|wm|WM_lastwriteaddress [4]),
	.datab(\u0|dma_0|wm|Add1~4_combout ),
	.datac(\u0|dma_0|wm|Add1~6_combout ),
	.datad(\u0|dma_0|wm|WM_lastwriteaddress [5]),
	.cin(gnd),
	.combout(\u0|dma_0|wm|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|Equal0~4 .lut_mask = 16'h9009;
defparam \u0|dma_0|wm|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N16
cycloneii_lcell_comb \u0|dma_0|wm|Equal0~5 (
// Equation(s):
// \u0|dma_0|wm|Equal0~5_combout  = (\u0|dma_0|wm|WM_lastwriteaddress [6] & (\u0|dma_0|wm|Add1~8_combout  & (\u0|dma_0|wm|Add1~10_combout  $ (!\u0|dma_0|wm|WM_lastwriteaddress [7])))) # (!\u0|dma_0|wm|WM_lastwriteaddress [6] & (!\u0|dma_0|wm|Add1~8_combout  
// & (\u0|dma_0|wm|Add1~10_combout  $ (!\u0|dma_0|wm|WM_lastwriteaddress [7]))))

	.dataa(\u0|dma_0|wm|WM_lastwriteaddress [6]),
	.datab(\u0|dma_0|wm|Add1~8_combout ),
	.datac(\u0|dma_0|wm|Add1~10_combout ),
	.datad(\u0|dma_0|wm|WM_lastwriteaddress [7]),
	.cin(gnd),
	.combout(\u0|dma_0|wm|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|Equal0~5 .lut_mask = 16'h9009;
defparam \u0|dma_0|wm|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N10
cycloneii_lcell_comb \u0|dma_0|wm|Equal0~6 (
// Equation(s):
// \u0|dma_0|wm|Equal0~6_combout  = (\u0|dma_0|wm|Equal0~2_combout  & (\u0|dma_0|wm|Equal0~4_combout  & (\u0|dma_0|wm|Equal0~3_combout  & \u0|dma_0|wm|Equal0~5_combout )))

	.dataa(\u0|dma_0|wm|Equal0~2_combout ),
	.datab(\u0|dma_0|wm|Equal0~4_combout ),
	.datac(\u0|dma_0|wm|Equal0~3_combout ),
	.datad(\u0|dma_0|wm|Equal0~5_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|Equal0~6 .lut_mask = 16'h8000;
defparam \u0|dma_0|wm|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N20
cycloneii_lcell_comb \u0|dma_0|wm|Equal0~7 (
// Equation(s):
// \u0|dma_0|wm|Equal0~7_combout  = (\u0|dma_0|wm|Add1~30_combout  & (\u0|dma_0|wm|WM_lastwriteaddress [17] & (\u0|dma_0|wm|Add1~28_combout  $ (!\u0|dma_0|wm|WM_lastwriteaddress [16])))) # (!\u0|dma_0|wm|Add1~30_combout  & (!\u0|dma_0|wm|WM_lastwriteaddress 
// [17] & (\u0|dma_0|wm|Add1~28_combout  $ (!\u0|dma_0|wm|WM_lastwriteaddress [16]))))

	.dataa(\u0|dma_0|wm|Add1~30_combout ),
	.datab(\u0|dma_0|wm|WM_lastwriteaddress [17]),
	.datac(\u0|dma_0|wm|Add1~28_combout ),
	.datad(\u0|dma_0|wm|WM_lastwriteaddress [16]),
	.cin(gnd),
	.combout(\u0|dma_0|wm|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|Equal0~7 .lut_mask = 16'h9009;
defparam \u0|dma_0|wm|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N20
cycloneii_lcell_comb \u0|dma_0|wm|Equal0~8 (
// Equation(s):
// \u0|dma_0|wm|Equal0~8_combout  = (\u0|dma_0|wm|Add1~32_combout  & (\u0|dma_0|wm|WM_lastwriteaddress [18] & (\u0|dma_0|wm|Add1~34_combout  $ (!\u0|dma_0|wm|WM_lastwriteaddress [19])))) # (!\u0|dma_0|wm|Add1~32_combout  & (!\u0|dma_0|wm|WM_lastwriteaddress 
// [18] & (\u0|dma_0|wm|Add1~34_combout  $ (!\u0|dma_0|wm|WM_lastwriteaddress [19]))))

	.dataa(\u0|dma_0|wm|Add1~32_combout ),
	.datab(\u0|dma_0|wm|WM_lastwriteaddress [18]),
	.datac(\u0|dma_0|wm|Add1~34_combout ),
	.datad(\u0|dma_0|wm|WM_lastwriteaddress [19]),
	.cin(gnd),
	.combout(\u0|dma_0|wm|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|Equal0~8 .lut_mask = 16'h9009;
defparam \u0|dma_0|wm|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N24
cycloneii_lcell_comb \u0|dma_0|wm|Equal0~9 (
// Equation(s):
// \u0|dma_0|wm|Equal0~9_combout  = (\u0|dma_0|wm|Add1~42_combout  & (\u0|dma_0|wm|WM_lastwriteaddress [23] & (\u0|dma_0|wm|Add1~40_combout  $ (!\u0|dma_0|wm|WM_lastwriteaddress [22])))) # (!\u0|dma_0|wm|Add1~42_combout  & (!\u0|dma_0|wm|WM_lastwriteaddress 
// [23] & (\u0|dma_0|wm|Add1~40_combout  $ (!\u0|dma_0|wm|WM_lastwriteaddress [22]))))

	.dataa(\u0|dma_0|wm|Add1~42_combout ),
	.datab(\u0|dma_0|wm|Add1~40_combout ),
	.datac(\u0|dma_0|wm|WM_lastwriteaddress [23]),
	.datad(\u0|dma_0|wm|WM_lastwriteaddress [22]),
	.cin(gnd),
	.combout(\u0|dma_0|wm|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|Equal0~9 .lut_mask = 16'h8421;
defparam \u0|dma_0|wm|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N10
cycloneii_lcell_comb \u0|dma_0|wm|Equal0~10 (
// Equation(s):
// \u0|dma_0|wm|Equal0~10_combout  = (\u0|dma_0|wm|Equal0~8_combout  & (\u0|dma_0|wm|Equal0~6_combout  & (\u0|dma_0|wm|Equal0~9_combout  & \u0|dma_0|wm|Equal0~7_combout )))

	.dataa(\u0|dma_0|wm|Equal0~8_combout ),
	.datab(\u0|dma_0|wm|Equal0~6_combout ),
	.datac(\u0|dma_0|wm|Equal0~9_combout ),
	.datad(\u0|dma_0|wm|Equal0~7_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|Equal0~10 .lut_mask = 16'h8000;
defparam \u0|dma_0|wm|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N12
cycloneii_lcell_comb \u0|dma_0|wm|Equal0~14 (
// Equation(s):
// \u0|dma_0|wm|Equal0~14_combout  = (\u0|dma_0|wm|WM_lastwriteaddress [15] & (\u0|dma_0|wm|Add1~26_combout  & (\u0|dma_0|wm|WM_lastwriteaddress [14] $ (!\u0|dma_0|wm|Add1~24_combout )))) # (!\u0|dma_0|wm|WM_lastwriteaddress [15] & 
// (!\u0|dma_0|wm|Add1~26_combout  & (\u0|dma_0|wm|WM_lastwriteaddress [14] $ (!\u0|dma_0|wm|Add1~24_combout ))))

	.dataa(\u0|dma_0|wm|WM_lastwriteaddress [15]),
	.datab(\u0|dma_0|wm|WM_lastwriteaddress [14]),
	.datac(\u0|dma_0|wm|Add1~26_combout ),
	.datad(\u0|dma_0|wm|Add1~24_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|Equal0~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|Equal0~14 .lut_mask = 16'h8421;
defparam \u0|dma_0|wm|Equal0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N6
cycloneii_lcell_comb \u0|dma_0|wm|Equal0~16 (
// Equation(s):
// \u0|dma_0|wm|Equal0~16_combout  = (\u0|dma_0|wm|Add1~44_combout  & (\u0|dma_0|wm|WM_lastwriteaddress [24] & (\u0|dma_0|wm|Add1~46_combout  $ (!\u0|dma_0|wm|WM_lastwriteaddress [25])))) # (!\u0|dma_0|wm|Add1~44_combout  & (!\u0|dma_0|wm|WM_lastwriteaddress 
// [24] & (\u0|dma_0|wm|Add1~46_combout  $ (!\u0|dma_0|wm|WM_lastwriteaddress [25]))))

	.dataa(\u0|dma_0|wm|Add1~44_combout ),
	.datab(\u0|dma_0|wm|Add1~46_combout ),
	.datac(\u0|dma_0|wm|WM_lastwriteaddress [24]),
	.datad(\u0|dma_0|wm|WM_lastwriteaddress [25]),
	.cin(gnd),
	.combout(\u0|dma_0|wm|Equal0~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|Equal0~16 .lut_mask = 16'h8421;
defparam \u0|dma_0|wm|Equal0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y21_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[11]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [2]));

// Location: LCFF_X31_Y21_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [0]));

// Location: LCCOMB_X31_Y21_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~11 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~11_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [0])) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [0])))

	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [0]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~11 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~12 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~12_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~11_combout  & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout )))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [2]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~11_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~12 .lut_mask = 16'h30B8;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y16_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|hbreak_enabled~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~regout ));

// Location: LCFF_X28_Y12_N1
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|tck_t_dav (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~regout ));

// Location: LCFF_X28_Y13_N25
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift [1]));

// Location: LCFF_X27_Y13_N9
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rvalid (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rvalid0~regout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rvalid~regout ));

// Location: LCCOMB_X27_Y13_N8
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~0 (
	.dataa(vcc),
	.datab(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift [1]),
	.datac(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rvalid~regout ),
	.datad(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~0 .lut_mask = 16'hCCF0;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y13_N9
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~regout ));

// Location: LCCOMB_X24_Y13_N18
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~1 (
	.dataa(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~regout ),
	.datab(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count [1]),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift [9]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~1 .lut_mask = 16'h44CC;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N28
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~2 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout ),
	.datad(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|state~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~2 .lut_mask = 16'h0C0A;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N16
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~3 (
	.dataa(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout ),
	.datab(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|state~regout ),
	.datac(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~regout ),
	.datad(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~3 .lut_mask = 16'hF3AA;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N16
cycloneii_lcell_comb \u0|dma_0|wm|state[0]~6 (
// Equation(s):
// \u0|dma_0|wm|state[0]~6_combout  = (!\u0|dma_0|wm|state [1] & \u0|dma_0|wm|state [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|dma_0|wm|state [1]),
	.datad(\u0|dma_0|wm|state [0]),
	.cin(gnd),
	.combout(\u0|dma_0|wm|state[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|state[0]~6 .lut_mask = 16'h0F00;
defparam \u0|dma_0|wm|state[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N28
cycloneii_lcell_comb \u0|dma_0|wm|Equal0~21 (
// Equation(s):
// \u0|dma_0|wm|Equal0~21_combout  = (\u0|dma_0|wm|Equal0~9_combout  & (\u0|dma_0|wm|Equal0~7_combout  & (\u0|dma_0|wm|Equal0~18_combout  & \u0|dma_0|wm|Equal0~8_combout )))

	.dataa(\u0|dma_0|wm|Equal0~9_combout ),
	.datab(\u0|dma_0|wm|Equal0~7_combout ),
	.datac(\u0|dma_0|wm|Equal0~18_combout ),
	.datad(\u0|dma_0|wm|Equal0~8_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|Equal0~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|Equal0~21 .lut_mask = 16'h8000;
defparam \u0|dma_0|wm|Equal0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N22
cycloneii_lcell_comb \u0|dma_0|wm|Equal0~22 (
// Equation(s):
// \u0|dma_0|wm|Equal0~22_combout  = (\u0|dma_0|wm|Equal0~17_combout  & (\u0|dma_0|wm|Equal0~0_combout  & (\u0|dma_0|wm|Equal0~1_combout  & \u0|dma_0|wm|Equal0~16_combout )))

	.dataa(\u0|dma_0|wm|Equal0~17_combout ),
	.datab(\u0|dma_0|wm|Equal0~0_combout ),
	.datac(\u0|dma_0|wm|Equal0~1_combout ),
	.datad(\u0|dma_0|wm|Equal0~16_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|Equal0~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|Equal0~22 .lut_mask = 16'h8000;
defparam \u0|dma_0|wm|Equal0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N14
cycloneii_lcell_comb \u0|dma_0|wm|state[0]~7 (
// Equation(s):
// \u0|dma_0|wm|state[0]~7_combout  = (\u0|dma_0|wm|Equal0~22_combout  & (\u0|dma_0|wm|Equal0~6_combout  & (\u0|dma_0|wm|Equal0~15_combout  & \u0|dma_0|wm|Equal0~21_combout )))

	.dataa(\u0|dma_0|wm|Equal0~22_combout ),
	.datab(\u0|dma_0|wm|Equal0~6_combout ),
	.datac(\u0|dma_0|wm|Equal0~15_combout ),
	.datad(\u0|dma_0|wm|Equal0~21_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|state[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|state[0]~7 .lut_mask = 16'h8000;
defparam \u0|dma_0|wm|state[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y16_N13
cycloneii_lcell_ff \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout ));

// Location: LCCOMB_X38_Y19_N8
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writeaddress~4 (
// Equation(s):
// \u0|dma_0|wm|oWM_writeaddress~4_combout  = (\u0|dma_0|control|oStart~regout  & ((\u0|dma_0|control|oWM_startaddress [28]))) # (!\u0|dma_0|control|oStart~regout  & (\u0|dma_0|wm|Add1~52_combout ))

	.dataa(vcc),
	.datab(\u0|dma_0|control|oStart~regout ),
	.datac(\u0|dma_0|wm|Add1~52_combout ),
	.datad(\u0|dma_0|control|oWM_startaddress [28]),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writeaddress~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writeaddress~4 .lut_mask = 16'hFC30;
defparam \u0|dma_0|wm|oWM_writeaddress~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y19_N19
cycloneii_lcell_ff \u0|dma_0|control|oWM_startaddress[21] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oWM_startaddress[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oWM_startaddress[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oWM_startaddress [21]));

// Location: LCCOMB_X38_Y19_N26
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writeaddress~11 (
// Equation(s):
// \u0|dma_0|wm|oWM_writeaddress~11_combout  = (\u0|dma_0|control|oStart~regout  & ((\u0|dma_0|control|oWM_startaddress [21]))) # (!\u0|dma_0|control|oStart~regout  & (\u0|dma_0|wm|Add1~38_combout ))

	.dataa(vcc),
	.datab(\u0|dma_0|control|oStart~regout ),
	.datac(\u0|dma_0|wm|Add1~38_combout ),
	.datad(\u0|dma_0|control|oWM_startaddress [21]),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writeaddress~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writeaddress~11 .lut_mask = 16'hFC30;
defparam \u0|dma_0|wm|oWM_writeaddress~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N30
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writeaddress~13 (
// Equation(s):
// \u0|dma_0|wm|oWM_writeaddress~13_combout  = (\u0|dma_0|control|oStart~regout  & ((\u0|dma_0|control|oWM_startaddress [19]))) # (!\u0|dma_0|control|oStart~regout  & (\u0|dma_0|wm|Add1~34_combout ))

	.dataa(vcc),
	.datab(\u0|dma_0|wm|Add1~34_combout ),
	.datac(\u0|dma_0|control|oWM_startaddress [19]),
	.datad(\u0|dma_0|control|oStart~regout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writeaddress~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writeaddress~13 .lut_mask = 16'hF0CC;
defparam \u0|dma_0|wm|oWM_writeaddress~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y19_N17
cycloneii_lcell_ff \u0|dma_0|control|oWM_startaddress[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oWM_startaddress[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oWM_startaddress[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oWM_startaddress [18]));

// Location: LCCOMB_X38_Y19_N24
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writeaddress~14 (
// Equation(s):
// \u0|dma_0|wm|oWM_writeaddress~14_combout  = (\u0|dma_0|control|oStart~regout  & (\u0|dma_0|control|oWM_startaddress [18])) # (!\u0|dma_0|control|oStart~regout  & ((\u0|dma_0|wm|Add1~32_combout )))

	.dataa(\u0|dma_0|control|oWM_startaddress [18]),
	.datab(\u0|dma_0|control|oStart~regout ),
	.datac(\u0|dma_0|wm|Add1~32_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writeaddress~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writeaddress~14 .lut_mask = 16'hB8B8;
defparam \u0|dma_0|wm|oWM_writeaddress~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N1
cycloneii_lcell_ff \u0|dma_0|control|oWM_startaddress[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oWM_startaddress[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oWM_startaddress[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oWM_startaddress [17]));

// Location: LCCOMB_X36_Y18_N4
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writeaddress~15 (
// Equation(s):
// \u0|dma_0|wm|oWM_writeaddress~15_combout  = (\u0|dma_0|control|oStart~regout  & ((\u0|dma_0|control|oWM_startaddress [17]))) # (!\u0|dma_0|control|oStart~regout  & (\u0|dma_0|wm|Add1~30_combout ))

	.dataa(\u0|dma_0|wm|Add1~30_combout ),
	.datab(\u0|dma_0|control|oStart~regout ),
	.datac(vcc),
	.datad(\u0|dma_0|control|oWM_startaddress [17]),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writeaddress~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writeaddress~15 .lut_mask = 16'hEE22;
defparam \u0|dma_0|wm|oWM_writeaddress~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N29
cycloneii_lcell_ff \u0|dma_0|control|oWM_startaddress[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oWM_startaddress~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oWM_startaddress[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oWM_startaddress [14]));

// Location: LCFF_X38_Y19_N3
cycloneii_lcell_ff \u0|dma_0|control|oWM_startaddress[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oWM_startaddress[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oWM_startaddress[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oWM_startaddress [12]));

// Location: LCCOMB_X36_Y20_N4
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writeaddress~20 (
// Equation(s):
// \u0|dma_0|wm|oWM_writeaddress~20_combout  = (\u0|dma_0|control|oStart~regout  & (\u0|dma_0|control|oWM_startaddress [12])) # (!\u0|dma_0|control|oStart~regout  & ((\u0|dma_0|wm|Add1~20_combout )))

	.dataa(\u0|dma_0|control|oWM_startaddress [12]),
	.datab(\u0|dma_0|wm|Add1~20_combout ),
	.datac(vcc),
	.datad(\u0|dma_0|control|oStart~regout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writeaddress~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writeaddress~20 .lut_mask = 16'hAACC;
defparam \u0|dma_0|wm|oWM_writeaddress~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N1
cycloneii_lcell_ff \u0|dma_0|control|oWM_startaddress[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oWM_startaddress~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oWM_startaddress[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oWM_startaddress [10]));

// Location: LCFF_X36_Y21_N5
cycloneii_lcell_ff \u0|dma_0|control|oWM_startaddress[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oWM_startaddress[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oWM_startaddress[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oWM_startaddress [9]));

// Location: LCCOMB_X38_Y19_N10
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writeaddress~31 (
// Equation(s):
// \u0|dma_0|wm|oWM_writeaddress~31_combout  = (\u0|dma_0|control|oStart~regout  & ((\u0|dma_0|control|oWM_startaddress [29]))) # (!\u0|dma_0|control|oStart~regout  & (\u0|dma_0|wm|Add1~54_combout ))

	.dataa(vcc),
	.datab(\u0|dma_0|control|oStart~regout ),
	.datac(\u0|dma_0|wm|Add1~54_combout ),
	.datad(\u0|dma_0|control|oWM_startaddress [29]),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writeaddress~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writeaddress~31 .lut_mask = 16'hFC30;
defparam \u0|dma_0|wm|oWM_writeaddress~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y21_N25
cycloneii_lcell_ff \u0|dma_0|control|oLength[29] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oWM_startaddress~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oLength[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oLength [29]));

// Location: LCFF_X37_Y22_N1
cycloneii_lcell_ff \u0|dma_0|control|oLength[22] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|dma_0|control|oWM_startaddress~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|dma_0|control|oLength[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oLength [22]));

// Location: LCFF_X37_Y22_N29
cycloneii_lcell_ff \u0|dma_0|control|oLength[20] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|dma_0|control|oWM_startaddress~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|dma_0|control|oLength[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oLength [20]));

// Location: LCFF_X37_Y22_N27
cycloneii_lcell_ff \u0|dma_0|control|oLength[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oWM_startaddress~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oLength[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oLength [13]));

// Location: LCFF_X40_Y19_N31
cycloneii_lcell_ff \u0|dma_0|control|oLength[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oLength[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oLength[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oLength [11]));

// Location: LCFF_X37_Y21_N11
cycloneii_lcell_ff \u0|dma_0|control|oLength[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oWM_startaddress~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oLength[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oLength [4]));

// Location: LCFF_X37_Y21_N7
cycloneii_lcell_ff \u0|dma_0|control|oLength[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oWM_startaddress~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oLength[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oLength [2]));

// Location: LCFF_X40_Y19_N11
cycloneii_lcell_ff \u0|dma_0|control|oLength[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|dma_0|control|oWM_startaddress~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|dma_0|control|oLength[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oLength [1]));

// Location: LCFF_X30_Y20_N13
cycloneii_lcell_ff \u0|dma_0|control|oWM_startaddress[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oWM_startaddress~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oWM_startaddress[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oWM_startaddress [0]));

// Location: LCCOMB_X34_Y20_N8
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writeaddress~34 (
// Equation(s):
// \u0|dma_0|wm|oWM_writeaddress~34_combout  = (\u0|dma_0|control|oWM_startaddress [0] & \u0|rst_controller|r_sync_rst~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|dma_0|control|oWM_startaddress [0]),
	.datad(\u0|rst_controller|r_sync_rst~regout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writeaddress~34_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writeaddress~34 .lut_mask = 16'hF000;
defparam \u0|dma_0|wm|oWM_writeaddress~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N26
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writeaddress~35 (
// Equation(s):
// \u0|dma_0|wm|oWM_writeaddress~35_combout  = (\u0|dma_0|control|oWM_startaddress [1] & \u0|rst_controller|r_sync_rst~regout )

	.dataa(\u0|dma_0|control|oWM_startaddress [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|rst_controller|r_sync_rst~regout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writeaddress~35_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writeaddress~35 .lut_mask = 16'hAA00;
defparam \u0|dma_0|wm|oWM_writeaddress~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N16
cycloneii_lcell_comb \u0|dma_0|control|always1~0 (
// Equation(s):
// \u0|dma_0|control|always1~0_combout  = (\u0|dma_0|control|control [3] & !\u0|dma_0|control|enable~regout )

	.dataa(vcc),
	.datab(\u0|dma_0|control|control [3]),
	.datac(vcc),
	.datad(\u0|dma_0|control|enable~regout ),
	.cin(gnd),
	.combout(\u0|dma_0|control|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|always1~0 .lut_mask = 16'h00CC;
defparam \u0|dma_0|control|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [1]));

// Location: LCCOMB_X31_Y21_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~14 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~14_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [1]))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [1]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [1]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~14 .lut_mask = 16'hF0CC;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~15 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~15_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & (((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout  & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~14_combout )))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [3]))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [3]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~14_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~15 .lut_mask = 16'h2E22;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [0]));

// Location: LCCOMB_X31_Y21_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~0_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [0] & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [0]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~0 .lut_mask = 16'hAA8A;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y17_N21
cycloneii_lcell_ff \u0|jtag_uart_0|t_dav (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|t_dav~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|t_dav~regout ));

// Location: LCFF_X28_Y13_N13
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift [2]));

// Location: LCFF_X28_Y13_N7
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write_stalled (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write_stalled~regout ));

// Location: LCCOMB_X28_Y13_N8
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~5 (
	.dataa(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write_stalled~regout ),
	.datab(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift [2]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~5 .lut_mask = 16'hEE22;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N24
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout ),
	.datad(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~7 .lut_mask = 16'hD8D0;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y13_N29
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rvalid0 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rvalid0~regout ));

// Location: LCCOMB_X24_Y13_N10
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 (
	.dataa(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout ),
	.datab(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|state~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 .lut_mask = 16'h8000;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N8
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1 (
	.dataa(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout ),
	.datab(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift [0]),
	.datac(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1 .lut_mask = 16'hD8D8;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N20
cycloneii_lcell_comb \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0 (
// Equation(s):
// \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout  = (!\u0|nios2_qsys_0|i_read~regout  & (!\u0|nios2_qsys_0_instruction_master_translator|read_accepted~regout  & \u0|cmd_xbar_mux_002|saved_grant [0]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|i_read~regout ),
	.datac(\u0|nios2_qsys_0_instruction_master_translator|read_accepted~regout ),
	.datad(\u0|cmd_xbar_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0 .lut_mask = 16'h0300;
defparam \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N16
cycloneii_lcell_comb \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout  = (!\u0|onchip_memory2_1_s1_translator|read_latency_shift_reg [0] & (\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] 
// & (\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~2_combout  & \u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout )))

	.dataa(\u0|onchip_memory2_1_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datac(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~2_combout ),
	.datad(\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h4000;
defparam \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y17_N11
cycloneii_lcell_ff \u0|cmd_xbar_mux_002|arb|top_priority_reg[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux_002|arb|grant[0]~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cmd_xbar_mux_002|arb|top_priority_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|cmd_xbar_mux_002|arb|top_priority_reg [1]));

// Location: LCCOMB_X33_Y17_N6
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|arb|adder|full_adder.cout[1] (
// Equation(s):
// \u0|cmd_xbar_mux_002|arb|adder|full_adder.cout [1] = (\u0|cmd_xbar_mux_002|arb|top_priority_reg [1] & (((!\u0|cmd_xbar_demux|src2_valid~combout  & !\u0|cmd_xbar_mux_002|arb|top_priority_reg [0])) # (!\u0|cmd_xbar_demux_001|src2_valid~0_combout ))) # 
// (!\u0|cmd_xbar_mux_002|arb|top_priority_reg [1] & (!\u0|cmd_xbar_demux|src2_valid~combout  & (!\u0|cmd_xbar_demux_001|src2_valid~0_combout  & !\u0|cmd_xbar_mux_002|arb|top_priority_reg [0])))

	.dataa(\u0|cmd_xbar_mux_002|arb|top_priority_reg [1]),
	.datab(\u0|cmd_xbar_demux|src2_valid~combout ),
	.datac(\u0|cmd_xbar_demux_001|src2_valid~0_combout ),
	.datad(\u0|cmd_xbar_mux_002|arb|top_priority_reg [0]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|arb|adder|full_adder.cout [1]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|arb|adder|full_adder.cout[1] .lut_mask = 16'h0A2B;
defparam \u0|cmd_xbar_mux_002|arb|adder|full_adder.cout[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N12
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|arb|adder|sum[2] (
// Equation(s):
// \u0|cmd_xbar_mux_002|arb|adder|sum [2] = \u0|cmd_xbar_mux_002|arb|adder|full_adder.cout [1] $ (\u0|dma_0|wm|oWM_write~regout  $ (\u0|cmd_xbar_mux_002|arb|top_priority_reg [2]))

	.dataa(\u0|cmd_xbar_mux_002|arb|adder|full_adder.cout [1]),
	.datab(\u0|dma_0|wm|oWM_write~regout ),
	.datac(vcc),
	.datad(\u0|cmd_xbar_mux_002|arb|top_priority_reg [2]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|arb|adder|sum [2]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|arb|adder|sum[2] .lut_mask = 16'h9966;
defparam \u0|cmd_xbar_mux_002|arb|adder|sum[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N24
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|update_grant~0 (
// Equation(s):
// \u0|cmd_xbar_mux_002|update_grant~0_combout  = (\u0|cmd_xbar_mux_002|saved_grant [1]) # ((\u0|cmd_xbar_mux_002|saved_grant [2]) # (\u0|cmd_xbar_mux_002|saved_grant [0]))

	.dataa(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datab(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.datac(vcc),
	.datad(\u0|cmd_xbar_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|update_grant~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|update_grant~0 .lut_mask = 16'hFFEE;
defparam \u0|cmd_xbar_mux_002|update_grant~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N6
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|update_grant~1 (
// Equation(s):
// \u0|cmd_xbar_mux_002|update_grant~1_combout  = (\u0|cmd_xbar_mux_002|update_grant~0_combout  & (!\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// \u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout ))

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux_002|update_grant~0_combout ),
	.datac(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|update_grant~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|update_grant~1 .lut_mask = 16'h0C00;
defparam \u0|cmd_xbar_mux_002|update_grant~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y21_N9
cycloneii_lcell_ff \u0|dma_0|rm|oRM_readaddress[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oRM_readaddress~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|oRM_readaddress [0]));

// Location: LCFF_X35_Y21_N3
cycloneii_lcell_ff \u0|dma_0|rm|oRM_readaddress[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oRM_readaddress~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|oRM_readaddress [1]));

// Location: LCCOMB_X35_Y21_N28
cycloneii_lcell_comb \u0|dma_0|rm|Equal0~0 (
// Equation(s):
// \u0|dma_0|rm|Equal0~0_combout  = (\u0|dma_0|rm|RM_lastwriteaddress [0] & (\u0|dma_0|rm|oRM_readaddress [0] & (\u0|dma_0|rm|RM_lastwriteaddress [1] $ (!\u0|dma_0|rm|oRM_readaddress [1])))) # (!\u0|dma_0|rm|RM_lastwriteaddress [0] & 
// (!\u0|dma_0|rm|oRM_readaddress [0] & (\u0|dma_0|rm|RM_lastwriteaddress [1] $ (!\u0|dma_0|rm|oRM_readaddress [1]))))

	.dataa(\u0|dma_0|rm|RM_lastwriteaddress [0]),
	.datab(\u0|dma_0|rm|oRM_readaddress [0]),
	.datac(\u0|dma_0|rm|RM_lastwriteaddress [1]),
	.datad(\u0|dma_0|rm|oRM_readaddress [1]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|Equal0~0 .lut_mask = 16'h9009;
defparam \u0|dma_0|rm|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N22
cycloneii_lcell_comb \u0|dma_0|rm|Equal0~1 (
// Equation(s):
// \u0|dma_0|rm|Equal0~1_combout  = (\u0|dma_0|rm|RM_lastwriteaddress [3] & (\u0|dma_0|rm|oRM_readaddress [3] & (\u0|dma_0|rm|RM_lastwriteaddress [2] $ (!\u0|dma_0|rm|oRM_readaddress [2])))) # (!\u0|dma_0|rm|RM_lastwriteaddress [3] & 
// (!\u0|dma_0|rm|oRM_readaddress [3] & (\u0|dma_0|rm|RM_lastwriteaddress [2] $ (!\u0|dma_0|rm|oRM_readaddress [2]))))

	.dataa(\u0|dma_0|rm|RM_lastwriteaddress [3]),
	.datab(\u0|dma_0|rm|oRM_readaddress [3]),
	.datac(\u0|dma_0|rm|RM_lastwriteaddress [2]),
	.datad(\u0|dma_0|rm|oRM_readaddress [2]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|Equal0~1 .lut_mask = 16'h9009;
defparam \u0|dma_0|rm|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N24
cycloneii_lcell_comb \u0|dma_0|rm|Equal0~2 (
// Equation(s):
// \u0|dma_0|rm|Equal0~2_combout  = (\u0|dma_0|rm|RM_lastwriteaddress [5] & (\u0|dma_0|rm|oRM_readaddress [5] & (\u0|dma_0|rm|oRM_readaddress [4] $ (!\u0|dma_0|rm|RM_lastwriteaddress [4])))) # (!\u0|dma_0|rm|RM_lastwriteaddress [5] & 
// (!\u0|dma_0|rm|oRM_readaddress [5] & (\u0|dma_0|rm|oRM_readaddress [4] $ (!\u0|dma_0|rm|RM_lastwriteaddress [4]))))

	.dataa(\u0|dma_0|rm|RM_lastwriteaddress [5]),
	.datab(\u0|dma_0|rm|oRM_readaddress [4]),
	.datac(\u0|dma_0|rm|RM_lastwriteaddress [4]),
	.datad(\u0|dma_0|rm|oRM_readaddress [5]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|Equal0~2 .lut_mask = 16'h8241;
defparam \u0|dma_0|rm|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N0
cycloneii_lcell_comb \u0|dma_0|rm|Equal0~3 (
// Equation(s):
// \u0|dma_0|rm|Equal0~3_combout  = (\u0|dma_0|rm|RM_lastwriteaddress [6] & (\u0|dma_0|rm|oRM_readaddress [6] & (\u0|dma_0|rm|RM_lastwriteaddress [7] $ (!\u0|dma_0|rm|oRM_readaddress [7])))) # (!\u0|dma_0|rm|RM_lastwriteaddress [6] & 
// (!\u0|dma_0|rm|oRM_readaddress [6] & (\u0|dma_0|rm|RM_lastwriteaddress [7] $ (!\u0|dma_0|rm|oRM_readaddress [7]))))

	.dataa(\u0|dma_0|rm|RM_lastwriteaddress [6]),
	.datab(\u0|dma_0|rm|RM_lastwriteaddress [7]),
	.datac(\u0|dma_0|rm|oRM_readaddress [7]),
	.datad(\u0|dma_0|rm|oRM_readaddress [6]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|Equal0~3 .lut_mask = 16'h8241;
defparam \u0|dma_0|rm|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N26
cycloneii_lcell_comb \u0|dma_0|rm|Equal0~4 (
// Equation(s):
// \u0|dma_0|rm|Equal0~4_combout  = (\u0|dma_0|rm|Equal0~3_combout  & (\u0|dma_0|rm|Equal0~1_combout  & (\u0|dma_0|rm|Equal0~2_combout  & \u0|dma_0|rm|Equal0~0_combout )))

	.dataa(\u0|dma_0|rm|Equal0~3_combout ),
	.datab(\u0|dma_0|rm|Equal0~1_combout ),
	.datac(\u0|dma_0|rm|Equal0~2_combout ),
	.datad(\u0|dma_0|rm|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|rm|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|Equal0~4 .lut_mask = 16'h8000;
defparam \u0|dma_0|rm|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N12
cycloneii_lcell_comb \u0|dma_0|rm|Equal0~7 (
// Equation(s):
// \u0|dma_0|rm|Equal0~7_combout  = (\u0|dma_0|rm|RM_lastwriteaddress [12] & (\u0|dma_0|rm|oRM_readaddress [12] & (\u0|dma_0|rm|oRM_readaddress [13] $ (!\u0|dma_0|rm|RM_lastwriteaddress [13])))) # (!\u0|dma_0|rm|RM_lastwriteaddress [12] & 
// (!\u0|dma_0|rm|oRM_readaddress [12] & (\u0|dma_0|rm|oRM_readaddress [13] $ (!\u0|dma_0|rm|RM_lastwriteaddress [13]))))

	.dataa(\u0|dma_0|rm|RM_lastwriteaddress [12]),
	.datab(\u0|dma_0|rm|oRM_readaddress [13]),
	.datac(\u0|dma_0|rm|RM_lastwriteaddress [13]),
	.datad(\u0|dma_0|rm|oRM_readaddress [12]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|Equal0~7 .lut_mask = 16'h8241;
defparam \u0|dma_0|rm|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N12
cycloneii_lcell_comb \u0|dma_0|rm|Equal0~13 (
// Equation(s):
// \u0|dma_0|rm|Equal0~13_combout  = (\u0|dma_0|rm|RM_lastwriteaddress [22] & (\u0|dma_0|rm|oRM_readaddress [22] & (\u0|dma_0|rm|RM_lastwriteaddress [23] $ (!\u0|dma_0|rm|oRM_readaddress [23])))) # (!\u0|dma_0|rm|RM_lastwriteaddress [22] & 
// (!\u0|dma_0|rm|oRM_readaddress [22] & (\u0|dma_0|rm|RM_lastwriteaddress [23] $ (!\u0|dma_0|rm|oRM_readaddress [23]))))

	.dataa(\u0|dma_0|rm|RM_lastwriteaddress [22]),
	.datab(\u0|dma_0|rm|RM_lastwriteaddress [23]),
	.datac(\u0|dma_0|rm|oRM_readaddress [23]),
	.datad(\u0|dma_0|rm|oRM_readaddress [22]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|Equal0~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|Equal0~13 .lut_mask = 16'h8241;
defparam \u0|dma_0|rm|Equal0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N12
cycloneii_lcell_comb \u0|dma_0|rm|Equal0~17 (
// Equation(s):
// \u0|dma_0|rm|Equal0~17_combout  = (\u0|dma_0|rm|RM_lastwriteaddress [28] & (\u0|dma_0|rm|oRM_readaddress [28] & (\u0|dma_0|rm|oRM_readaddress [29] $ (!\u0|dma_0|rm|RM_lastwriteaddress [29])))) # (!\u0|dma_0|rm|RM_lastwriteaddress [28] & 
// (!\u0|dma_0|rm|oRM_readaddress [28] & (\u0|dma_0|rm|oRM_readaddress [29] $ (!\u0|dma_0|rm|RM_lastwriteaddress [29]))))

	.dataa(\u0|dma_0|rm|RM_lastwriteaddress [28]),
	.datab(\u0|dma_0|rm|oRM_readaddress [29]),
	.datac(\u0|dma_0|rm|RM_lastwriteaddress [29]),
	.datad(\u0|dma_0|rm|oRM_readaddress [28]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|Equal0~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|Equal0~17 .lut_mask = 16'h8241;
defparam \u0|dma_0|rm|Equal0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N12
cycloneii_lcell_comb \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0 (
// Equation(s):
// \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout  = (!\u0|nios2_qsys_0|i_read~regout  & (!\u0|nios2_qsys_0_instruction_master_translator|read_accepted~regout  & \u0|cmd_xbar_mux_001|saved_grant [0]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|i_read~regout ),
	.datac(\u0|nios2_qsys_0_instruction_master_translator|read_accepted~regout ),
	.datad(\u0|cmd_xbar_mux_001|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0 .lut_mask = 16'h0300;
defparam \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N0
cycloneii_lcell_comb \u0|addr_router|Equal3~0 (
// Equation(s):
// \u0|addr_router|Equal3~0_combout  = (\u0|nios2_qsys_0|F_pc [11] & (\u0|nios2_qsys_0|F_pc [3] & (!\u0|nios2_qsys_0|F_pc [8] & !\u0|nios2_qsys_0|F_pc [9])))

	.dataa(\u0|nios2_qsys_0|F_pc [11]),
	.datab(\u0|nios2_qsys_0|F_pc [3]),
	.datac(\u0|nios2_qsys_0|F_pc [8]),
	.datad(\u0|nios2_qsys_0|F_pc [9]),
	.cin(gnd),
	.combout(\u0|addr_router|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|addr_router|Equal3~0 .lut_mask = 16'h0008;
defparam \u0|addr_router|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N16
cycloneii_lcell_comb \u0|addr_router|Equal3~1 (
// Equation(s):
// \u0|addr_router|Equal3~1_combout  = (!\u0|nios2_qsys_0|F_pc [4] & (!\u0|nios2_qsys_0|F_pc [7] & (!\u0|nios2_qsys_0|F_pc [5] & !\u0|nios2_qsys_0|F_pc [6])))

	.dataa(\u0|nios2_qsys_0|F_pc [4]),
	.datab(\u0|nios2_qsys_0|F_pc [7]),
	.datac(\u0|nios2_qsys_0|F_pc [5]),
	.datad(\u0|nios2_qsys_0|F_pc [6]),
	.cin(gnd),
	.combout(\u0|addr_router|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|addr_router|Equal3~1 .lut_mask = 16'h0001;
defparam \u0|addr_router|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N16
cycloneii_lcell_comb \u0|addr_router|Equal3~2 (
// Equation(s):
// \u0|addr_router|Equal3~2_combout  = (\u0|addr_router|Equal3~0_combout  & (\u0|addr_router|Equal3~1_combout  & (\u0|addr_router|Equal2~0_combout  & \u0|nios2_qsys_0|F_pc [10])))

	.dataa(\u0|addr_router|Equal3~0_combout ),
	.datab(\u0|addr_router|Equal3~1_combout ),
	.datac(\u0|addr_router|Equal2~0_combout ),
	.datad(\u0|nios2_qsys_0|F_pc [10]),
	.cin(gnd),
	.combout(\u0|addr_router|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|addr_router|Equal3~2 .lut_mask = 16'h8000;
defparam \u0|addr_router|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N10
cycloneii_lcell_comb \u0|addr_router_001|src_channel[1]~0 (
// Equation(s):
// \u0|addr_router_001|src_channel[1]~0_combout  = ((\u0|nios2_qsys_0|W_alu_result [13] & ((\u0|nios2_qsys_0|W_alu_result [12]) # (!\u0|nios2_qsys_0|W_alu_result [11]))) # (!\u0|nios2_qsys_0|W_alu_result [13] & ((!\u0|nios2_qsys_0|W_alu_result [12])))) # 
// (!\u0|addr_router_001|Equal2~0_combout )

	.dataa(\u0|nios2_qsys_0|W_alu_result [13]),
	.datab(\u0|nios2_qsys_0|W_alu_result [11]),
	.datac(\u0|addr_router_001|Equal2~0_combout ),
	.datad(\u0|nios2_qsys_0|W_alu_result [12]),
	.cin(gnd),
	.combout(\u0|addr_router_001|src_channel[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|addr_router_001|src_channel[1]~0 .lut_mask = 16'hAF7F;
defparam \u0|addr_router_001|src_channel[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N16
cycloneii_lcell_comb \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2 (
// Equation(s):
// \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout  = (!\u0|nios2_qsys_0_data_master_translator|write_accepted~regout  & (!\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// (\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|the_System_nios2_qsys_0_test_bench|d_write~regout )))

	.dataa(\u0|nios2_qsys_0_data_master_translator|write_accepted~regout ),
	.datab(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_test_bench|d_write~regout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2 .lut_mask = 16'h1000;
defparam \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y16_N9
cycloneii_lcell_ff \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]~regout ));

// Location: LCCOMB_X30_Y16_N8
cycloneii_lcell_comb \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3 (
// Equation(s):
// \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout  = (\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout ) # 
// ((\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]~regout ))

	.dataa(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(vcc),
	.datac(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]~regout ),
	.datad(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3 .lut_mask = 16'hFFA0;
defparam \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N12
cycloneii_lcell_comb \u0|cmd_xbar_mux_003|src_data[40] (
// Equation(s):
// \u0|cmd_xbar_mux_003|src_data [40] = (\u0|nios2_qsys_0|F_pc [2] & ((\u0|cmd_xbar_mux_003|saved_grant [0]) # ((\u0|nios2_qsys_0|W_alu_result [4] & \u0|cmd_xbar_mux_003|saved_grant [1])))) # (!\u0|nios2_qsys_0|F_pc [2] & (\u0|nios2_qsys_0|W_alu_result [4] & 
// (\u0|cmd_xbar_mux_003|saved_grant [1])))

	.dataa(\u0|nios2_qsys_0|F_pc [2]),
	.datab(\u0|nios2_qsys_0|W_alu_result [4]),
	.datac(\u0|cmd_xbar_mux_003|saved_grant [1]),
	.datad(\u0|cmd_xbar_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_003|src_data [40]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_003|src_data[40] .lut_mask = 16'hEAC0;
defparam \u0|cmd_xbar_mux_003|src_data[40] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y20_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_st_data[17]~6_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [17]));

// Location: LCFF_X31_Y21_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [2]));

// Location: LCCOMB_X32_Y21_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~16 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~16_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [2]))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [2]))

	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [2]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [2]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~16 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y22_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [1]));

// Location: LCCOMB_X31_Y21_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~1 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~1_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [1] & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36])) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout )))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [1]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~1 .lut_mask = 16'hF0D0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [4]));

// Location: LCFF_X29_Y23_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_wr (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~regout ));

// Location: LCFF_X29_Y23_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|debugaccess (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|debugaccess~regout ));

// Location: LCCOMB_X29_Y23_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_en (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_en~combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~regout ) # 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|debugaccess~regout  & (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|write~regout  & !\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8])))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|debugaccess~regout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|write~regout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_en~combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_en .lut_mask = 16'hFF08;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_en .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y23_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_data [40]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [2]));

// Location: LCCOMB_X31_Y23_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal0~1 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout  = (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [2] & (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [4] & 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [3] & !\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [1])))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [2]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [4]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [3]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal0~1 .lut_mask = 16'h0001;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y13_N5
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift [3]));

// Location: LCFF_X27_Y13_N13
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [0]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata [0]));

// Location: LCCOMB_X27_Y13_N12
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~9 (
	.dataa(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift [3]),
	.datab(vcc),
	.datac(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata [0]),
	.datad(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~9 .lut_mask = 16'hAAF0;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N12
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout ),
	.datad(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~10 .lut_mask = 16'hF850;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N6
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 (
	.dataa(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~regout ),
	.datab(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift [10]),
	.datac(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write_stalled~regout ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 .lut_mask = 16'hC4F4;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y13_N5
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|read1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|read1~regout ));

// Location: LCFF_X29_Y13_N31
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|read2 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|read1~regout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|read2~regout ));

// Location: LCFF_X28_Y13_N15
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|read_req (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|read_req~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|read_req~regout ));

// Location: LCCOMB_X29_Y13_N30
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 (
	.dataa(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|read_req~regout ),
	.datab(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|read1~regout ),
	.datac(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|read2~regout ),
	.datad(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 .lut_mask = 16'hD7FF;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N28
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 (
	.dataa(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout ),
	.datab(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout ),
	.datac(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rvalid0~regout ),
	.datad(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rst2~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 .lut_mask = 16'hC8FA;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N10
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|WideOr1~0 (
// Equation(s):
// \u0|rsp_xbar_mux_001|WideOr1~0_combout  = (!\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout ) # 
// ((!\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]) # (!\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]~regout ))))

	.dataa(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout ),
	.datab(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]~regout ),
	.datad(\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|WideOr1~0 .lut_mask = 16'h2333;
defparam \u0|rsp_xbar_mux_001|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N22
cycloneii_lcell_comb \u0|nios2_qsys_0_data_master_translator|av_waitrequest~1 (
// Equation(s):
// \u0|nios2_qsys_0_data_master_translator|av_waitrequest~1_combout  = (\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout  & ((\u0|rsp_xbar_demux_003|src1_valid~0_combout ) # ((\u0|rsp_xbar_demux_002|src1_valid~0_combout  
// & \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout )))) # (!\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout  & (\u0|rsp_xbar_demux_002|src1_valid~0_combout  & 
// (\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout )))

	.dataa(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout ),
	.datab(\u0|rsp_xbar_demux_002|src1_valid~0_combout ),
	.datac(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout ),
	.datad(\u0|rsp_xbar_demux_003|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_data_master_translator|av_waitrequest~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_data_master_translator|av_waitrequest~1 .lut_mask = 16'hEAC0;
defparam \u0|nios2_qsys_0_data_master_translator|av_waitrequest~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y15_N13
cycloneii_lcell_ff \u0|nios2_qsys_0_data_master_translator|end_begintransfer (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0_data_master_translator|end_begintransfer~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_data_master_translator|end_begintransfer~regout ));

// Location: LCCOMB_X31_Y18_N12
cycloneii_lcell_comb \u0|cmd_xbar_demux_001|sink_ready~2 (
// Equation(s):
// \u0|cmd_xbar_demux_001|sink_ready~2_combout  = (!\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & (\u0|cmd_xbar_mux_001|saved_grant [1] & ((!\u0|addr_router_001|Equal4~0_combout ) # 
// (!\u0|addr_router_001|Equal3~3_combout ))))

	.dataa(\u0|addr_router_001|Equal3~3_combout ),
	.datab(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\u0|addr_router_001|Equal4~0_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_demux_001|sink_ready~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_demux_001|sink_ready~2 .lut_mask = 16'h1030;
defparam \u0|cmd_xbar_demux_001|sink_ready~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N14
cycloneii_lcell_comb \u0|cmd_xbar_demux_001|sink_ready~3 (
// Equation(s):
// \u0|cmd_xbar_demux_001|sink_ready~3_combout  = (\u0|cmd_xbar_demux_001|sink_ready~2_combout  & (!\u0|addr_router_001|Equal3~5_combout  & (\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout  & 
// \u0|addr_router_001|src_channel[1]~0_combout )))

	.dataa(\u0|cmd_xbar_demux_001|sink_ready~2_combout ),
	.datab(\u0|addr_router_001|Equal3~5_combout ),
	.datac(\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout ),
	.datad(\u0|addr_router_001|src_channel[1]~0_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_demux_001|sink_ready~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_demux_001|sink_ready~3 .lut_mask = 16'h2000;
defparam \u0|cmd_xbar_demux_001|sink_ready~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y15_N11
cycloneii_lcell_ff \u0|jtag_uart_0|av_waitrequest (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|av_waitrequest~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|av_waitrequest~regout ));

// Location: LCCOMB_X31_Y15_N8
cycloneii_lcell_comb \u0|cmd_xbar_demux_001|sink_ready~4 (
// Equation(s):
// \u0|cmd_xbar_demux_001|sink_ready~4_combout  = (\u0|jtag_uart_0|av_waitrequest~regout  & (!\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & (\u0|addr_router_001|Equal4~0_combout  & 
// \u0|addr_router_001|Equal3~3_combout )))

	.dataa(\u0|jtag_uart_0|av_waitrequest~regout ),
	.datab(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|addr_router_001|Equal4~0_combout ),
	.datad(\u0|addr_router_001|Equal3~3_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_demux_001|sink_ready~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_demux_001|sink_ready~4 .lut_mask = 16'h2000;
defparam \u0|cmd_xbar_demux_001|sink_ready~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N8
cycloneii_lcell_comb \u0|cmd_xbar_demux_001|sink_ready~5 (
// Equation(s):
// \u0|cmd_xbar_demux_001|sink_ready~5_combout  = (\u0|cmd_xbar_mux_002|saved_grant [1] & (\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout  & 
// !\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]))

	.dataa(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datab(\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout ),
	.datac(vcc),
	.datad(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_demux_001|sink_ready~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_demux_001|sink_ready~5 .lut_mask = 16'h0088;
defparam \u0|cmd_xbar_demux_001|sink_ready~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src2_lo[5]~8_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [5]));

// Location: LCCOMB_X22_Y21_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[17]~1 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[17]~1_combout  = (\u0|nios2_qsys_0|E_src2 [17] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|R_logic_op [0] & \u0|nios2_qsys_0|E_src1 [17]))))) # (!\u0|nios2_qsys_0|E_src2 [17] & ((\u0|nios2_qsys_0|E_src1 [17] & 
// ((\u0|nios2_qsys_0|R_logic_op [1]))) # (!\u0|nios2_qsys_0|E_src1 [17] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|R_logic_op [1]))))

	.dataa(\u0|nios2_qsys_0|E_src2 [17]),
	.datab(\u0|nios2_qsys_0|R_logic_op [0]),
	.datac(\u0|nios2_qsys_0|E_src1 [17]),
	.datad(\u0|nios2_qsys_0|R_logic_op [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[17]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[17]~1 .lut_mask = 16'h7A81;
defparam \u0|nios2_qsys_0|E_logic_result[17]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N12
cycloneii_lcell_comb \u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1 (
// Equation(s):
// \u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout  = (\u0|rsp_xbar_demux|src0_valid~0_combout  & 
// (!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout  & ((!\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout ) # (!\u0|rsp_xbar_demux_001|src0_valid~0_combout 
// )))) # (!\u0|rsp_xbar_demux|src0_valid~0_combout  & (((!\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout )) # (!\u0|rsp_xbar_demux_001|src0_valid~0_combout )))

	.dataa(\u0|rsp_xbar_demux|src0_valid~0_combout ),
	.datab(\u0|rsp_xbar_demux_001|src0_valid~0_combout ),
	.datac(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout ),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1 .lut_mask = 16'h153F;
defparam \u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N28
cycloneii_lcell_comb \u0|nios2_qsys_0_instruction_master_translator|read_accepted~0 (
// Equation(s):
// \u0|nios2_qsys_0_instruction_master_translator|read_accepted~0_combout  = (!\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & (\u0|cmd_xbar_mux_001|saved_grant [0] & \u0|cmd_xbar_demux|src1_valid~2_combout ))

	.dataa(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(\u0|cmd_xbar_mux_001|saved_grant [0]),
	.datac(vcc),
	.datad(\u0|cmd_xbar_demux|src1_valid~2_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_instruction_master_translator|read_accepted~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_instruction_master_translator|read_accepted~0 .lut_mask = 16'h4400;
defparam \u0|nios2_qsys_0_instruction_master_translator|read_accepted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N6
cycloneii_lcell_comb \u0|nios2_qsys_0_instruction_master_translator|read_accepted~1 (
// Equation(s):
// \u0|nios2_qsys_0_instruction_master_translator|read_accepted~1_combout  = (\u0|addr_router|Equal3~2_combout  & (((!\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & \u0|cmd_xbar_mux_003|saved_grant [0])))) # 
// (!\u0|addr_router|Equal3~2_combout  & (\u0|nios2_qsys_0_instruction_master_translator|read_accepted~0_combout ))

	.dataa(\u0|addr_router|Equal3~2_combout ),
	.datab(\u0|nios2_qsys_0_instruction_master_translator|read_accepted~0_combout ),
	.datac(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|cmd_xbar_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_instruction_master_translator|read_accepted~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_instruction_master_translator|read_accepted~1 .lut_mask = 16'h4E44;
defparam \u0|nios2_qsys_0_instruction_master_translator|read_accepted~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N6
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|arb|adder|cout~0 (
// Equation(s):
// \u0|cmd_xbar_mux_001|arb|adder|cout~0_combout  = (!\u0|cmd_xbar_demux|src1_valid~3_combout  & ((\u0|cmd_xbar_mux_001|arb|top_priority_reg [2] & ((\u0|cmd_xbar_mux_001|arb|adder|full_adder.cout [1]) # (!\u0|dma_0|rm|oRM_read~regout ))) # 
// (!\u0|cmd_xbar_mux_001|arb|top_priority_reg [2] & (\u0|cmd_xbar_mux_001|arb|adder|full_adder.cout [1] & !\u0|dma_0|rm|oRM_read~regout ))))

	.dataa(\u0|cmd_xbar_mux_001|arb|top_priority_reg [2]),
	.datab(\u0|cmd_xbar_mux_001|arb|adder|full_adder.cout [1]),
	.datac(\u0|dma_0|rm|oRM_read~regout ),
	.datad(\u0|cmd_xbar_demux|src1_valid~3_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|arb|adder|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|arb|adder|cout~0 .lut_mask = 16'h008E;
defparam \u0|cmd_xbar_mux_001|arb|adder|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y16_N27
cycloneii_lcell_ff \u0|cmd_xbar_mux_001|packet_in_progress (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux_001|packet_in_progress~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|cmd_xbar_mux_001|packet_in_progress~regout ));

// Location: LCCOMB_X32_Y16_N10
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|always6~0 (
// Equation(s):
// \u0|cmd_xbar_mux_001|always6~0_combout  = (!\u0|cmd_xbar_mux_001|WideOr1~0_combout  & (!\u0|cmd_xbar_mux_001|packet_in_progress~regout  & ((!\u0|dma_0|rm|oRM_read~regout ) # (!\u0|cmd_xbar_mux_001|saved_grant [2]))))

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [2]),
	.datab(\u0|cmd_xbar_mux_001|WideOr1~0_combout ),
	.datac(\u0|cmd_xbar_mux_001|packet_in_progress~regout ),
	.datad(\u0|dma_0|rm|oRM_read~regout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|always6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|always6~0 .lut_mask = 16'h0103;
defparam \u0|cmd_xbar_mux_001|always6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y18_N9
cycloneii_lcell_ff \u0|dma_0|control|oRM_startaddress[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oRM_startaddress[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oRM_startaddress[25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oRM_startaddress [0]));

// Location: LCCOMB_X35_Y21_N8
cycloneii_lcell_comb \u0|dma_0|rm|oRM_readaddress~33 (
// Equation(s):
// \u0|dma_0|rm|oRM_readaddress~33_combout  = (\u0|rst_controller|r_sync_rst~regout  & \u0|dma_0|control|oRM_startaddress [0])

	.dataa(vcc),
	.datab(\u0|rst_controller|r_sync_rst~regout ),
	.datac(\u0|dma_0|control|oRM_startaddress [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oRM_readaddress~33_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oRM_readaddress~33 .lut_mask = 16'hC0C0;
defparam \u0|dma_0|rm|oRM_readaddress~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N2
cycloneii_lcell_comb \u0|dma_0|rm|oRM_readaddress~34 (
// Equation(s):
// \u0|dma_0|rm|oRM_readaddress~34_combout  = (\u0|dma_0|control|oRM_startaddress [1] & \u0|rst_controller|r_sync_rst~regout )

	.dataa(\u0|dma_0|control|oRM_startaddress [1]),
	.datab(vcc),
	.datac(\u0|rst_controller|r_sync_rst~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oRM_readaddress~34_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oRM_readaddress~34 .lut_mask = 16'hA0A0;
defparam \u0|dma_0|rm|oRM_readaddress~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y21_N1
cycloneii_lcell_ff \u0|dma_0|control|oRM_startaddress[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|dma_0|control|oWM_startaddress~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|dma_0|control|oRM_startaddress[25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oRM_startaddress [6]));

// Location: LCFF_X37_Y18_N9
cycloneii_lcell_ff \u0|dma_0|control|oRM_startaddress[23] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oWM_startaddress~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oRM_startaddress[25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oRM_startaddress [23]));

// Location: LCCOMB_X34_Y16_N12
cycloneii_lcell_comb \u0|dma_0|rm|oRM_read~0 (
// Equation(s):
// \u0|dma_0|rm|oRM_read~0_combout  = ((\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) # ((!\u0|dma_0|rm|state [1]) # (!\u0|cmd_xbar_mux_001|saved_grant [2]))) # 
// (!\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout )

	.dataa(\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout ),
	.datab(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|cmd_xbar_mux_001|saved_grant [2]),
	.datad(\u0|dma_0|rm|state [1]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oRM_read~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oRM_read~0 .lut_mask = 16'hDFFF;
defparam \u0|dma_0|rm|oRM_read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N10
cycloneii_lcell_comb \u0|dma_0|rm|oRM_read~3 (
// Equation(s):
// \u0|dma_0|rm|oRM_read~3_combout  = (\u0|dma_0|rm|oRM_read~1_combout  & (((!\u0|dma_0|fi|FF_almostfull~2_combout ) # (!\u0|dma_0|rm|oFF_writerequest~2_combout )) # (!\u0|dma_0|fi|compare~combout )))

	.dataa(\u0|dma_0|fi|compare~combout ),
	.datab(\u0|dma_0|rm|oFF_writerequest~2_combout ),
	.datac(\u0|dma_0|fi|FF_almostfull~2_combout ),
	.datad(\u0|dma_0|rm|oRM_read~1_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oRM_read~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oRM_read~3 .lut_mask = 16'h7F00;
defparam \u0|dma_0|rm|oRM_read~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N16
cycloneii_lcell_comb \u0|cmd_xbar_mux_003|update_grant~0 (
// Equation(s):
// \u0|cmd_xbar_mux_003|update_grant~0_combout  = (\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout  & ((\u0|cmd_xbar_mux_003|saved_grant [1]) # (\u0|cmd_xbar_mux_003|saved_grant [0])))

	.dataa(\u0|cmd_xbar_mux_003|saved_grant [1]),
	.datab(\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout ),
	.datac(vcc),
	.datad(\u0|cmd_xbar_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_003|update_grant~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_003|update_grant~0 .lut_mask = 16'hCC88;
defparam \u0|cmd_xbar_mux_003|update_grant~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[2]~15 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[2]~15_combout  = (\u0|nios2_qsys_0|E_src1 [2] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|E_src2 [2] & \u0|nios2_qsys_0|R_logic_op [0]))))) # (!\u0|nios2_qsys_0|E_src1 [2] & ((\u0|nios2_qsys_0|R_logic_op [1] & 
// (\u0|nios2_qsys_0|E_src2 [2])) # (!\u0|nios2_qsys_0|R_logic_op [1] & (!\u0|nios2_qsys_0|E_src2 [2] & !\u0|nios2_qsys_0|R_logic_op [0]))))

	.dataa(\u0|nios2_qsys_0|E_src1 [2]),
	.datab(\u0|nios2_qsys_0|R_logic_op [1]),
	.datac(\u0|nios2_qsys_0|E_src2 [2]),
	.datad(\u0|nios2_qsys_0|R_logic_op [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[2]~15 .lut_mask = 16'h68C9;
defparam \u0|nios2_qsys_0|E_logic_result[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y18_N11
cycloneii_lcell_ff \u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]));

// Location: LCCOMB_X29_Y20_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|E_st_data[17]~6 (
// Equation(s):
// \u0|nios2_qsys_0|E_st_data[17]~6_combout  = (\u0|nios2_qsys_0|D_iw [4] & (\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [17])) # (!\u0|nios2_qsys_0|D_iw [4] & 
// ((\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [1])))

	.dataa(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [17]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|D_iw [4]),
	.datad(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_st_data[17]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_st_data[17]~6 .lut_mask = 16'hAFA0;
defparam \u0|nios2_qsys_0|E_st_data[17]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [3]));

// Location: LCCOMB_X29_Y21_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~18 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~18_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [3]))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [3]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [3]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~18 .lut_mask = 16'hF0CC;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [2]));

// Location: LCCOMB_X31_Y21_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~2 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~2_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [2] & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36])) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout )))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [2]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~2 .lut_mask = 16'hFD00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~regout ));

// Location: LCFF_X33_Y19_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~regout ));

// Location: LCCOMB_X29_Y23_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0_combout  = (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout  & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0 .lut_mask = 16'h0F00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N12
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~0 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~0_combout  = (\u0|nios2_qsys_0|hbreak_enabled~regout  & \u0|cmd_xbar_mux|saved_grant [1])

	.dataa(\u0|nios2_qsys_0|hbreak_enabled~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|cmd_xbar_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~0 .lut_mask = 16'hAA00;
defparam \u0|cmd_xbar_mux|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N12
cycloneii_lcell_comb \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 (
// Equation(s):
// \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_test_bench|d_write~regout  & (!\u0|nios2_qsys_0_data_master_translator|write_accepted~regout  & 
// (\u0|cmd_xbar_mux|saved_grant [1] & !\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1])))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_test_bench|d_write~regout ),
	.datab(\u0|nios2_qsys_0_data_master_translator|write_accepted~regout ),
	.datac(\u0|cmd_xbar_mux|saved_grant [1]),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .lut_mask = 16'h0020;
defparam \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34] & 
// !\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [35])

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [35]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0 .lut_mask = 16'h0A0A;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N8
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_data[40] (
// Equation(s):
// \u0|cmd_xbar_mux|src_data [40] = (\u0|cmd_xbar_mux|saved_grant [1] & ((\u0|nios2_qsys_0|W_alu_result [4]) # ((\u0|cmd_xbar_mux|saved_grant [0] & \u0|nios2_qsys_0|F_pc [2])))) # (!\u0|cmd_xbar_mux|saved_grant [1] & (\u0|cmd_xbar_mux|saved_grant [0] & 
// ((\u0|nios2_qsys_0|F_pc [2]))))

	.dataa(\u0|cmd_xbar_mux|saved_grant [1]),
	.datab(\u0|cmd_xbar_mux|saved_grant [0]),
	.datac(\u0|nios2_qsys_0|W_alu_result [4]),
	.datad(\u0|nios2_qsys_0|F_pc [2]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_data [40]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_data[40] .lut_mask = 16'hECA0;
defparam \u0|cmd_xbar_mux|src_data[40] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y22_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [29]));

// Location: LCFF_X31_Y20_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|DRsize.100 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|DRsize.100~regout ));

// Location: LCCOMB_X22_Y16_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~24 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~24_combout  = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout  & 
// (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3] & (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg [0] & 
// \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout )))

	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~24 .lut_mask = 16'h4000;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[1]~1 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[1]~1_combout  = ((\u0|rsp_xbar_demux_002|src0_valid~0_combout  & \u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [1])) # (!\u0|nios2_qsys_0|D_iw[6]~0_combout )

	.dataa(\u0|rsp_xbar_demux_002|src0_valid~0_combout ),
	.datab(\u0|nios2_qsys_0|D_iw[6]~0_combout ),
	.datac(vcc),
	.datad(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[1]~1 .lut_mask = 16'hBB33;
defparam \u0|nios2_qsys_0|F_iw[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N12
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[0]~2 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[0]~2_combout  = (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout )) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[0]~2 .lut_mask = 16'h2320;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N22
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[0]~3 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[0]~3_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[0]~2_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout ))

	.dataa(vcc),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[0]~2_combout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[0]~3 .lut_mask = 16'hFFC0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[0]~4 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[0]~4_combout  = (\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [0] & ((\u0|rsp_xbar_demux_002|src0_valid~0_combout ) # ((\u0|rsp_xbar_demux_003|src0_valid~0_combout  & \u0|dma_0_control_translator|av_readdata_pre [0])))) # 
// (!\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [0] & (\u0|rsp_xbar_demux_003|src0_valid~0_combout  & (\u0|dma_0_control_translator|av_readdata_pre [0])))

	.dataa(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [0]),
	.datab(\u0|rsp_xbar_demux_003|src0_valid~0_combout ),
	.datac(\u0|dma_0_control_translator|av_readdata_pre [0]),
	.datad(\u0|rsp_xbar_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[0]~4 .lut_mask = 16'hEAC0;
defparam \u0|nios2_qsys_0|F_iw[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N12
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[4]~4 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[4]~4_combout  = (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout ))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[4]~4 .lut_mask = 16'h00E4;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N6
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[4]~5 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[4]~5_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[4]~4_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 ))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[4]~4_combout ),
	.datab(vcc),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[4]~5 .lut_mask = 16'hFAAA;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N24
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[3]~6 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[3]~6_combout  = (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout ))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[3]~6 .lut_mask = 16'h0E02;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[3]~8 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[3]~8_combout  = (\u0|rsp_xbar_demux|src0_valid~0_combout  & ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [3]) # ((\u0|rsp_xbar_demux_001|src0_valid~0_combout  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[3]~7_combout )))) # (!\u0|rsp_xbar_demux|src0_valid~0_combout  & (\u0|rsp_xbar_demux_001|src0_valid~0_combout  & 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[3]~7_combout ))))

	.dataa(\u0|rsp_xbar_demux|src0_valid~0_combout ),
	.datab(\u0|rsp_xbar_demux_001|src0_valid~0_combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [3]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[3]~7_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[3]~8 .lut_mask = 16'hECA0;
defparam \u0|nios2_qsys_0|F_iw[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N6
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[5]~8 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[5]~8_combout  = (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout ))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[5]~8 .lut_mask = 16'h0C0A;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N30
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[11]~12 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[11]~12_combout  = (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout ))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[11]~12 .lut_mask = 16'h3022;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N24
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[11]~13 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[11]~13_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[11]~12_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout ))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout ),
	.datac(vcc),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[11]~12_combout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[11]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[11]~13 .lut_mask = 16'hFF88;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[11]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[14]~16 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[14]~16_combout  = (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout ))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[14]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[14]~16 .lut_mask = 16'h5404;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[14]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[13]~17 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[13]~17_combout  = (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout ))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[13]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[13]~17 .lut_mask = 16'h0E02;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[13]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|E_stall~0 (
// Equation(s):
// \u0|nios2_qsys_0|E_stall~0_combout  = (\u0|nios2_qsys_0|E_new_inst~regout ) # ((\u0|nios2_qsys_0|E_shift_rot_cnt [0]) # ((\u0|nios2_qsys_0|E_shift_rot_cnt [1]) # (\u0|nios2_qsys_0|E_shift_rot_cnt [2])))

	.dataa(\u0|nios2_qsys_0|E_new_inst~regout ),
	.datab(\u0|nios2_qsys_0|E_shift_rot_cnt [0]),
	.datac(\u0|nios2_qsys_0|E_shift_rot_cnt [1]),
	.datad(\u0|nios2_qsys_0|E_shift_rot_cnt [2]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_stall~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_stall~0 .lut_mask = 16'hFFFE;
defparam \u0|nios2_qsys_0|E_stall~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y19_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_waiting_for_data (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_waiting_for_data~regout ));

// Location: LCCOMB_X20_Y19_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~1 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~1_combout  = (\u0|nios2_qsys_0|av_ld_waiting_for_data~regout  & (((\u0|nios2_qsys_0_data_master_translator|av_waitrequest~2_combout )) # (!\u0|nios2_qsys_0|d_read~regout ))) # 
// (!\u0|nios2_qsys_0|av_ld_waiting_for_data~regout  & (((\u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~0_combout ))))

	.dataa(\u0|nios2_qsys_0|d_read~regout ),
	.datab(\u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~0_combout ),
	.datac(\u0|nios2_qsys_0|av_ld_waiting_for_data~regout ),
	.datad(\u0|nios2_qsys_0_data_master_translator|av_waitrequest~2_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~1 .lut_mask = 16'hFC5C;
defparam \u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|E_stall~3 (
// Equation(s):
// \u0|nios2_qsys_0|E_stall~3_combout  = (\u0|nios2_qsys_0|E_valid~regout  & ((\u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~1_combout ) # ((\u0|nios2_qsys_0|av_ld_aligning_data_nxt~2_combout  & !\u0|nios2_qsys_0|D_iw [4]))))

	.dataa(\u0|nios2_qsys_0|av_ld_aligning_data_nxt~2_combout ),
	.datab(\u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~1_combout ),
	.datac(\u0|nios2_qsys_0|E_valid~regout ),
	.datad(\u0|nios2_qsys_0|D_iw [4]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_stall~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_stall~3 .lut_mask = 16'hC0E0;
defparam \u0|nios2_qsys_0|E_stall~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y13_N3
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift [4]));

// Location: LCFF_X27_Y13_N5
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata [1]));

// Location: LCCOMB_X28_Y13_N4
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~12 (
	.dataa(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout ),
	.datab(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift [4]),
	.datac(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata [1]),
	.datad(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~12 .lut_mask = 16'h88A0;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y13_N29
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|read (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|read~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|read~regout ));

// Location: LCFF_X31_Y15_N17
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]~regout ));

// Location: LCCOMB_X31_Y15_N16
cycloneii_lcell_comb \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2 (
// Equation(s):
// \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout  = (\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// (((\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]~regout )))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_test_bench|d_write~regout  & ((!\u0|nios2_qsys_0_data_master_translator|write_accepted~regout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_test_bench|d_write~regout ),
	.datab(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]~regout ),
	.datad(\u0|nios2_qsys_0_data_master_translator|write_accepted~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2 .lut_mask = 16'hC0E2;
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N12
cycloneii_lcell_comb \u0|nios2_qsys_0_data_master_translator|end_begintransfer~0 (
// Equation(s):
// \u0|nios2_qsys_0_data_master_translator|end_begintransfer~0_combout  = (!\u0|nios2_qsys_0_data_master_translator|read_accepted~0_combout  & ((\u0|nios2_qsys_0_data_master_translator|uav_write~0_combout ) # 
// ((\u0|nios2_qsys_0_data_master_translator|end_begintransfer~regout ) # (\u0|cmd_xbar_mux_003|src_payload~0_combout ))))

	.dataa(\u0|nios2_qsys_0_data_master_translator|uav_write~0_combout ),
	.datab(\u0|nios2_qsys_0_data_master_translator|read_accepted~0_combout ),
	.datac(\u0|nios2_qsys_0_data_master_translator|end_begintransfer~regout ),
	.datad(\u0|cmd_xbar_mux_003|src_payload~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_data_master_translator|end_begintransfer~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_data_master_translator|end_begintransfer~0 .lut_mask = 16'h3332;
defparam \u0|nios2_qsys_0_data_master_translator|end_begintransfer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y17_N3
cycloneii_lcell_ff \u0|cmd_xbar_mux|arb|top_priority_reg[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|cmd_xbar_mux|arb|top_priority_reg [0]));

// Location: LCCOMB_X31_Y17_N10
cycloneii_lcell_comb \u0|cmd_xbar_mux|update_grant~0 (
// Equation(s):
// \u0|cmd_xbar_mux|update_grant~0_combout  = (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|waitrequest~regout  & (!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] 
// & ((\u0|cmd_xbar_mux|saved_grant [0]) # (\u0|cmd_xbar_mux|saved_grant [1]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|waitrequest~regout ),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|cmd_xbar_mux|saved_grant [0]),
	.datad(\u0|cmd_xbar_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|update_grant~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|update_grant~0 .lut_mask = 16'h1110;
defparam \u0|cmd_xbar_mux|update_grant~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|waitrequest~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|waitrequest~0_combout  = ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|write~regout  & (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|waitrequest~regout )

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|waitrequest~regout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|write~regout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|waitrequest~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|waitrequest~0 .lut_mask = 16'h5D55;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|waitrequest~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cycloneii_lcell_comb \u0|jtag_uart_0|av_waitrequest~1 (
// Equation(s):
// \u0|jtag_uart_0|av_waitrequest~1_combout  = (\u0|jtag_uart_0|av_waitrequest~0_combout  & (!\u0|jtag_uart_0|av_waitrequest~regout  & ((\u0|cmd_xbar_mux_003|src_payload~0_combout ) # (\u0|nios2_qsys_0_data_master_translator|uav_write~0_combout ))))

	.dataa(\u0|jtag_uart_0|av_waitrequest~0_combout ),
	.datab(\u0|cmd_xbar_mux_003|src_payload~0_combout ),
	.datac(\u0|jtag_uart_0|av_waitrequest~regout ),
	.datad(\u0|nios2_qsys_0_data_master_translator|uav_write~0_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|av_waitrequest~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|av_waitrequest~1 .lut_mask = 16'h0A08;
defparam \u0|jtag_uart_0|av_waitrequest~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N22
cycloneii_lcell_comb \u0|addr_router_001|Equal4~1 (
// Equation(s):
// \u0|addr_router_001|Equal4~1_combout  = (\u0|addr_router_001|Equal3~3_combout  & \u0|addr_router_001|Equal4~0_combout )

	.dataa(\u0|addr_router_001|Equal3~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|addr_router_001|Equal4~0_combout ),
	.cin(gnd),
	.combout(\u0|addr_router_001|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|addr_router_001|Equal4~1 .lut_mask = 16'hAA00;
defparam \u0|addr_router_001|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_alu_force_xor~5 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_alu_force_xor~5_combout  = (\u0|nios2_qsys_0|D_iw [5] & ((\u0|nios2_qsys_0|D_iw [16] & (!\u0|nios2_qsys_0|D_iw [15])) # (!\u0|nios2_qsys_0|D_iw [16] & ((\u0|nios2_qsys_0|D_iw [14])))))

	.dataa(\u0|nios2_qsys_0|D_iw [15]),
	.datab(\u0|nios2_qsys_0|D_iw [5]),
	.datac(\u0|nios2_qsys_0|D_iw [14]),
	.datad(\u0|nios2_qsys_0|D_iw [16]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_alu_force_xor~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_alu_force_xor~5 .lut_mask = 16'h44C0;
defparam \u0|nios2_qsys_0|D_ctrl_alu_force_xor~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_alu_force_xor~6 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_alu_force_xor~6_combout  = (\u0|nios2_qsys_0|Equal2~0_combout  & ((\u0|nios2_qsys_0|D_iw [2]) # ((\u0|nios2_qsys_0|D_ctrl_alu_force_xor~5_combout  & \u0|nios2_qsys_0|Equal101~2_combout ))))

	.dataa(\u0|nios2_qsys_0|D_ctrl_alu_force_xor~5_combout ),
	.datab(\u0|nios2_qsys_0|Equal101~2_combout ),
	.datac(\u0|nios2_qsys_0|Equal2~0_combout ),
	.datad(\u0|nios2_qsys_0|D_iw [2]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_alu_force_xor~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_alu_force_xor~6 .lut_mask = 16'hF080;
defparam \u0|nios2_qsys_0|D_ctrl_alu_force_xor~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_alu_force_xor~7 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_alu_force_xor~7_combout  = (\u0|nios2_qsys_0|Equal2~3_combout ) # ((\u0|nios2_qsys_0|D_iw [5] & ((\u0|nios2_qsys_0|Equal2~4_combout ))) # (!\u0|nios2_qsys_0|D_iw [5] & (\u0|nios2_qsys_0|Equal2~5_combout )))

	.dataa(\u0|nios2_qsys_0|Equal2~5_combout ),
	.datab(\u0|nios2_qsys_0|Equal2~3_combout ),
	.datac(\u0|nios2_qsys_0|Equal2~4_combout ),
	.datad(\u0|nios2_qsys_0|D_iw [5]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_alu_force_xor~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_alu_force_xor~7 .lut_mask = 16'hFCEE;
defparam \u0|nios2_qsys_0|D_ctrl_alu_force_xor~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_alu_force_xor~8 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_alu_force_xor~8_combout  = (\u0|nios2_qsys_0|D_ctrl_alu_force_xor~9_combout ) # ((\u0|nios2_qsys_0|D_ctrl_alu_force_xor~6_combout ) # ((!\u0|nios2_qsys_0|D_iw [2] & \u0|nios2_qsys_0|D_ctrl_alu_force_xor~7_combout )))

	.dataa(\u0|nios2_qsys_0|D_ctrl_alu_force_xor~9_combout ),
	.datab(\u0|nios2_qsys_0|D_iw [2]),
	.datac(\u0|nios2_qsys_0|D_ctrl_alu_force_xor~7_combout ),
	.datad(\u0|nios2_qsys_0|D_ctrl_alu_force_xor~6_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_alu_force_xor~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_alu_force_xor~8 .lut_mask = 16'hFFBA;
defparam \u0|nios2_qsys_0|D_ctrl_alu_force_xor~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y18_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|R_ctrl_force_src2_zero (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_ctrl_force_src2_zero~4_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_ctrl_force_src2_zero~regout ));

// Location: LCCOMB_X27_Y20_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src2_lo[5]~8 (
// Equation(s):
// \u0|nios2_qsys_0|R_src2_lo[5]~8_combout  = (!\u0|nios2_qsys_0|R_src2_lo~0_combout  & ((\u0|nios2_qsys_0|R_src2_use_imm~regout  & ((\u0|nios2_qsys_0|D_iw [11]))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & 
// (\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [5]))))

	.dataa(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datab(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datac(\u0|nios2_qsys_0|D_iw [11]),
	.datad(\u0|nios2_qsys_0|R_src2_lo~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src2_lo[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src2_lo[5]~8 .lut_mask = 16'h00E2;
defparam \u0|nios2_qsys_0|R_src2_lo[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal2~6 (
// Equation(s):
// \u0|nios2_qsys_0|Equal2~6_combout  = (!\u0|nios2_qsys_0|D_iw [0] & (\u0|nios2_qsys_0|D_iw [4] & (!\u0|nios2_qsys_0|D_iw [3] & !\u0|nios2_qsys_0|D_iw [1])))

	.dataa(\u0|nios2_qsys_0|D_iw [0]),
	.datab(\u0|nios2_qsys_0|D_iw [4]),
	.datac(\u0|nios2_qsys_0|D_iw [3]),
	.datad(\u0|nios2_qsys_0|D_iw [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal2~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal2~6 .lut_mask = 16'h0004;
defparam \u0|nios2_qsys_0|Equal2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_br_cmp~1 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_br_cmp~1_combout  = (\u0|nios2_qsys_0|Equal2~6_combout ) # ((\u0|nios2_qsys_0|Equal2~3_combout ) # ((\u0|nios2_qsys_0|Equal2~5_combout  & !\u0|nios2_qsys_0|D_iw [5])))

	.dataa(\u0|nios2_qsys_0|Equal2~6_combout ),
	.datab(\u0|nios2_qsys_0|Equal2~3_combout ),
	.datac(\u0|nios2_qsys_0|Equal2~5_combout ),
	.datad(\u0|nios2_qsys_0|D_iw [5]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_br_cmp~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_br_cmp~1 .lut_mask = 16'hEEFE;
defparam \u0|nios2_qsys_0|D_ctrl_br_cmp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_retaddr~0 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_retaddr~0_combout  = (\u0|nios2_qsys_0|D_iw [13] & (\u0|nios2_qsys_0|D_iw [5] & (\u0|nios2_qsys_0|Equal2~0_combout  & !\u0|nios2_qsys_0|D_iw [2])))

	.dataa(\u0|nios2_qsys_0|D_iw [13]),
	.datab(\u0|nios2_qsys_0|D_iw [5]),
	.datac(\u0|nios2_qsys_0|Equal2~0_combout ),
	.datad(\u0|nios2_qsys_0|D_iw [2]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_retaddr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_retaddr~0 .lut_mask = 16'h0080;
defparam \u0|nios2_qsys_0|D_ctrl_retaddr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_exception~3 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_exception~3_combout  = (\u0|nios2_qsys_0|D_iw [14]) # (((\u0|nios2_qsys_0|D_iw [16]) # (!\u0|nios2_qsys_0|D_iw [13])) # (!\u0|nios2_qsys_0|D_iw [11]))

	.dataa(\u0|nios2_qsys_0|D_iw [14]),
	.datab(\u0|nios2_qsys_0|D_iw [11]),
	.datac(\u0|nios2_qsys_0|D_iw [16]),
	.datad(\u0|nios2_qsys_0|D_iw [13]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_exception~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_exception~3 .lut_mask = 16'hFBFF;
defparam \u0|nios2_qsys_0|D_ctrl_exception~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_uncond_cti_non_br~0 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_uncond_cti_non_br~0_combout  = (\u0|nios2_qsys_0|D_iw [15]) # ((\u0|nios2_qsys_0|D_iw [13]) # (!\u0|nios2_qsys_0|Equal101~0_combout ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|D_iw [15]),
	.datac(\u0|nios2_qsys_0|Equal101~0_combout ),
	.datad(\u0|nios2_qsys_0|D_iw [13]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_uncond_cti_non_br~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_uncond_cti_non_br~0 .lut_mask = 16'hFFCF;
defparam \u0|nios2_qsys_0|D_ctrl_uncond_cti_non_br~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal122~1 (
// Equation(s):
// \u0|nios2_qsys_0|Equal122~1_combout  = (!\u0|nios2_qsys_0|E_logic_result[2]~15_combout  & (!\u0|nios2_qsys_0|E_logic_result[12]~0_combout  & (!\u0|nios2_qsys_0|E_logic_result[3]~9_combout  & !\u0|nios2_qsys_0|E_logic_result[13]~5_combout )))

	.dataa(\u0|nios2_qsys_0|E_logic_result[2]~15_combout ),
	.datab(\u0|nios2_qsys_0|E_logic_result[12]~0_combout ),
	.datac(\u0|nios2_qsys_0|E_logic_result[3]~9_combout ),
	.datad(\u0|nios2_qsys_0|E_logic_result[13]~5_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal122~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal122~1 .lut_mask = 16'h0001;
defparam \u0|nios2_qsys_0|Equal122~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[30]~21 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[30]~21_combout  = (\u0|nios2_qsys_0|E_src2 [30] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|R_logic_op [0] & \u0|nios2_qsys_0|E_src1 [30]))))) # (!\u0|nios2_qsys_0|E_src2 [30] & ((\u0|nios2_qsys_0|E_src1 [30] & 
// ((\u0|nios2_qsys_0|R_logic_op [1]))) # (!\u0|nios2_qsys_0|E_src1 [30] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|R_logic_op [1]))))

	.dataa(\u0|nios2_qsys_0|E_src2 [30]),
	.datab(\u0|nios2_qsys_0|R_logic_op [0]),
	.datac(\u0|nios2_qsys_0|E_src1 [30]),
	.datad(\u0|nios2_qsys_0|R_logic_op [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[30]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[30]~21 .lut_mask = 16'h7A81;
defparam \u0|nios2_qsys_0|E_logic_result[30]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[24]~22 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[24]~22_combout  = (\u0|nios2_qsys_0|E_src1 [24] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|R_logic_op [0] & \u0|nios2_qsys_0|E_src2 [24]))))) # (!\u0|nios2_qsys_0|E_src1 [24] & ((\u0|nios2_qsys_0|R_logic_op 
// [1] & ((\u0|nios2_qsys_0|E_src2 [24]))) # (!\u0|nios2_qsys_0|R_logic_op [1] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|E_src2 [24]))))

	.dataa(\u0|nios2_qsys_0|R_logic_op [1]),
	.datab(\u0|nios2_qsys_0|R_logic_op [0]),
	.datac(\u0|nios2_qsys_0|E_src1 [24]),
	.datad(\u0|nios2_qsys_0|E_src2 [24]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[24]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[24]~22 .lut_mask = 16'h6AA1;
defparam \u0|nios2_qsys_0|E_logic_result[24]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[23]~23 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[23]~23_combout  = (\u0|nios2_qsys_0|E_src1 [23] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|R_logic_op [0] & \u0|nios2_qsys_0|E_src2 [23]))))) # (!\u0|nios2_qsys_0|E_src1 [23] & ((\u0|nios2_qsys_0|R_logic_op 
// [1] & ((\u0|nios2_qsys_0|E_src2 [23]))) # (!\u0|nios2_qsys_0|R_logic_op [1] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|E_src2 [23]))))

	.dataa(\u0|nios2_qsys_0|R_logic_op [1]),
	.datab(\u0|nios2_qsys_0|R_logic_op [0]),
	.datac(\u0|nios2_qsys_0|E_src1 [23]),
	.datad(\u0|nios2_qsys_0|E_src2 [23]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[23]~23 .lut_mask = 16'h6AA1;
defparam \u0|nios2_qsys_0|E_logic_result[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal122~6 (
// Equation(s):
// \u0|nios2_qsys_0|Equal122~6_combout  = (!\u0|nios2_qsys_0|E_logic_result[29]~20_combout  & (!\u0|nios2_qsys_0|E_logic_result[30]~21_combout  & (!\u0|nios2_qsys_0|E_logic_result[23]~23_combout  & !\u0|nios2_qsys_0|E_logic_result[24]~22_combout )))

	.dataa(\u0|nios2_qsys_0|E_logic_result[29]~20_combout ),
	.datab(\u0|nios2_qsys_0|E_logic_result[30]~21_combout ),
	.datac(\u0|nios2_qsys_0|E_logic_result[23]~23_combout ),
	.datad(\u0|nios2_qsys_0|E_logic_result[24]~22_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal122~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal122~6 .lut_mask = 16'h0001;
defparam \u0|nios2_qsys_0|Equal122~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[22]~24 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[22]~24_combout  = (\u0|nios2_qsys_0|E_src2 [22] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|R_logic_op [0] & \u0|nios2_qsys_0|E_src1 [22]))))) # (!\u0|nios2_qsys_0|E_src2 [22] & ((\u0|nios2_qsys_0|R_logic_op 
// [1] & ((\u0|nios2_qsys_0|E_src1 [22]))) # (!\u0|nios2_qsys_0|R_logic_op [1] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|E_src1 [22]))))

	.dataa(\u0|nios2_qsys_0|R_logic_op [1]),
	.datab(\u0|nios2_qsys_0|R_logic_op [0]),
	.datac(\u0|nios2_qsys_0|E_src2 [22]),
	.datad(\u0|nios2_qsys_0|E_src1 [22]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[22]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[22]~24 .lut_mask = 16'h6AA1;
defparam \u0|nios2_qsys_0|E_logic_result[22]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[31] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src2_hi[15]~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [31]));

// Location: LCCOMB_X21_Y23_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[0]~31 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[0]~31_combout  = (\u0|nios2_qsys_0|R_logic_op [0] & (\u0|nios2_qsys_0|E_src1 [0] & \u0|nios2_qsys_0|E_src2 [0])) # (!\u0|nios2_qsys_0|R_logic_op [0] & (!\u0|nios2_qsys_0|E_src1 [0] & !\u0|nios2_qsys_0|E_src2 [0]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|R_logic_op [0]),
	.datac(\u0|nios2_qsys_0|E_src1 [0]),
	.datad(\u0|nios2_qsys_0|E_src2 [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[0]~31 .lut_mask = 16'hC003;
defparam \u0|nios2_qsys_0|E_logic_result[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|E_arith_src2[31] (
// Equation(s):
// \u0|nios2_qsys_0|E_arith_src2 [31] = \u0|nios2_qsys_0|E_invert_arith_src_msb~regout  $ (\u0|nios2_qsys_0|E_src2 [31])

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|E_invert_arith_src_msb~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_src2 [31]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_arith_src2 [31]),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_arith_src2[31] .lut_mask = 16'h33CC;
defparam \u0|nios2_qsys_0|E_arith_src2[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|E_arith_result[32]~5 (
// Equation(s):
// \u0|nios2_qsys_0|E_arith_result[32]~5_combout  = (\u0|nios2_qsys_0|E_alu_sub~regout  & ((\u0|nios2_qsys_0|Add1~64_combout ))) # (!\u0|nios2_qsys_0|E_alu_sub~regout  & (\u0|nios2_qsys_0|Add2~64_combout ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|E_alu_sub~regout ),
	.datac(\u0|nios2_qsys_0|Add2~64_combout ),
	.datad(\u0|nios2_qsys_0|Add1~64_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_arith_result[32]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_arith_result[32]~5 .lut_mask = 16'hFC30;
defparam \u0|nios2_qsys_0|E_arith_result[32]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|R_wr_dst_reg (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_wr_dst_reg~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_wr_dst_reg~regout ));

// Location: LCCOMB_X25_Y20_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wren (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wren~combout  = ((\u0|nios2_qsys_0|W_valid~regout  & \u0|nios2_qsys_0|R_wr_dst_reg~regout )) # (!\u0|rst_controller|r_sync_rst~regout )

	.dataa(\u0|nios2_qsys_0|W_valid~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|R_wr_dst_reg~regout ),
	.datad(\u0|rst_controller|r_sync_rst~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wren~combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wren .lut_mask = 16'hA0FF;
defparam \u0|nios2_qsys_0|W_rf_wren .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y19_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte0_data[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|av_ld_byte0_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte0_data [4]));

// Location: LCCOMB_X33_Y18_N10
cycloneii_lcell_comb \u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout  = (\u0|dma_0_control_translator|read_latency_shift_reg~0_combout ) # ((\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & 
// ((\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) # (!\u0|dma_0_control_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|dma_0_control_translator|read_latency_shift_reg~0_combout ),
	.datab(\u0|dma_0_control_translator|read_latency_shift_reg [0]),
	.datac(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datad(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hFABA;
defparam \u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y19_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[27] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_alu_result[27]~57_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [27]));

// Location: LCFF_X19_Y19_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[26] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_alu_result[26]~58_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [26]));

// Location: LCFF_X24_Y19_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte0_data[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~12_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|av_ld_byte0_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte0_data [1]));

// Location: LCFF_X22_Y19_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[23] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_alu_result[23]~61_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [23]));

// Location: LCFF_X22_Y19_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[22] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_alu_result[22]~62_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [22]));

// Location: LCFF_X19_Y20_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[21] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_alu_result[21]~43_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [21]));

// Location: LCFF_X22_Y19_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[30] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_alu_result[30]~67_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [30]));

// Location: LCFF_X31_Y21_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [4]));

// Location: LCCOMB_X32_Y21_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~26 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~26_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [4]))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [4]))

	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [4]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [4]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~26 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~3 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~3_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [3] & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36])) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout )))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [3]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~3 .lut_mask = 16'hF0D0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y22_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [6]));

// Location: LCFF_X29_Y21_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [2]));

// Location: LCCOMB_X19_Y23_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|E_arith_result[1]~6 (
// Equation(s):
// \u0|nios2_qsys_0|E_arith_result[1]~6_combout  = (\u0|nios2_qsys_0|E_alu_sub~regout  & (\u0|nios2_qsys_0|Add1~2_combout )) # (!\u0|nios2_qsys_0|E_alu_sub~regout  & ((\u0|nios2_qsys_0|Add2~2_combout )))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|Add1~2_combout ),
	.datac(\u0|nios2_qsys_0|E_alu_sub~regout ),
	.datad(\u0|nios2_qsys_0|Add2~2_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_arith_result[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_arith_result[1]~6 .lut_mask = 16'hCFC0;
defparam \u0|nios2_qsys_0|E_arith_result[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg[24] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [24]));

// Location: LCFF_X27_Y22_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[24] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [24]));

// Location: LCCOMB_X27_Y22_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~30 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~30_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [24]))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [24]))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [24]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [24]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~30 .lut_mask = 16'hCCAA;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N28
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode843w[2]~0 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode843w[2]~0_combout  = (\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout  & ((\u0|cmd_xbar_mux_001|WideOr1~0_combout ) # 
// ((\u0|cmd_xbar_mux_001|saved_grant [2] & \u0|dma_0|rm|oRM_read~regout ))))

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [2]),
	.datab(\u0|cmd_xbar_mux_001|WideOr1~0_combout ),
	.datac(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout ),
	.datad(\u0|dma_0|rm|oRM_read~regout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode843w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode843w[2]~0 .lut_mask = 16'hE0C0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode843w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N22
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode835w[2]~0 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode835w[2]~0_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode843w[2]~0_combout  & (\u0|cmd_xbar_mux_001|src_data [50] & !\u0|cmd_xbar_mux_001|src_data [51]))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode843w[2]~0_combout ),
	.datab(\u0|cmd_xbar_mux_001|src_data [50]),
	.datac(\u0|cmd_xbar_mux_001|src_data [51]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode835w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode835w[2]~0 .lut_mask = 16'h0808;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode835w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N24
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_data[41]~5 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_data[41]~5_combout  = (\u0|nios2_qsys_0|W_alu_result [5] & ((\u0|cmd_xbar_mux_001|saved_grant [1]) # ((\u0|cmd_xbar_mux_001|saved_grant [0] & \u0|nios2_qsys_0|F_pc [3])))) # (!\u0|nios2_qsys_0|W_alu_result [5] & 
// (\u0|cmd_xbar_mux_001|saved_grant [0] & ((\u0|nios2_qsys_0|F_pc [3]))))

	.dataa(\u0|nios2_qsys_0|W_alu_result [5]),
	.datab(\u0|cmd_xbar_mux_001|saved_grant [0]),
	.datac(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\u0|nios2_qsys_0|F_pc [3]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_data[41]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_data[41]~5 .lut_mask = 16'hECA0;
defparam \u0|cmd_xbar_mux_001|src_data[41]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N24
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_data[44]~8 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_data[44]~8_combout  = (\u0|cmd_xbar_mux_001|saved_grant [1] & ((\u0|nios2_qsys_0|W_alu_result [8]) # ((\u0|nios2_qsys_0|F_pc [6] & \u0|cmd_xbar_mux_001|saved_grant [0])))) # (!\u0|cmd_xbar_mux_001|saved_grant [1] & 
// (((\u0|nios2_qsys_0|F_pc [6] & \u0|cmd_xbar_mux_001|saved_grant [0]))))

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(\u0|nios2_qsys_0|W_alu_result [8]),
	.datac(\u0|nios2_qsys_0|F_pc [6]),
	.datad(\u0|cmd_xbar_mux_001|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_data[44]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_data[44]~8 .lut_mask = 16'hF888;
defparam \u0|cmd_xbar_mux_001|src_data[44]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N12
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_data[48]~12 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_data[48]~12_combout  = (\u0|nios2_qsys_0|W_alu_result [12] & ((\u0|cmd_xbar_mux_001|saved_grant [1]) # ((\u0|cmd_xbar_mux_001|saved_grant [0] & \u0|nios2_qsys_0|F_pc [10])))) # (!\u0|nios2_qsys_0|W_alu_result [12] & 
// (((\u0|cmd_xbar_mux_001|saved_grant [0] & \u0|nios2_qsys_0|F_pc [10]))))

	.dataa(\u0|nios2_qsys_0|W_alu_result [12]),
	.datab(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datac(\u0|cmd_xbar_mux_001|saved_grant [0]),
	.datad(\u0|nios2_qsys_0|F_pc [10]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_data[48]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_data[48]~12 .lut_mask = 16'hF888;
defparam \u0|cmd_xbar_mux_001|src_data[48]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N20
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode822w[2]~0 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode822w[2]~0_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode843w[2]~0_combout  & (!\u0|cmd_xbar_mux_001|src_data [50] & !\u0|cmd_xbar_mux_001|src_data [51]))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode843w[2]~0_combout ),
	.datab(\u0|cmd_xbar_mux_001|src_data [50]),
	.datac(\u0|cmd_xbar_mux_001|src_data [51]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode822w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode822w[2]~0 .lut_mask = 16'h0202;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode822w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N8
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode843w[2]~1 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode843w[2]~1_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode843w[2]~0_combout  & (!\u0|cmd_xbar_mux_001|src_data [50] & \u0|cmd_xbar_mux_001|src_data [51]))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode843w[2]~0_combout ),
	.datab(\u0|cmd_xbar_mux_001|src_data [50]),
	.datac(\u0|cmd_xbar_mux_001|src_data [51]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode843w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode843w[2]~1 .lut_mask = 16'h2020;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode843w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N6
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[38]~0 (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data[38]~0_combout  = (\u0|cmd_xbar_mux_002|saved_grant [0] & ((\u0|nios2_qsys_0|F_pc [0]) # ((\u0|nios2_qsys_0|W_alu_result [2] & \u0|cmd_xbar_mux_002|saved_grant [1])))) # (!\u0|cmd_xbar_mux_002|saved_grant [0] & 
// (\u0|nios2_qsys_0|W_alu_result [2] & (\u0|cmd_xbar_mux_002|saved_grant [1])))

	.dataa(\u0|cmd_xbar_mux_002|saved_grant [0]),
	.datab(\u0|nios2_qsys_0|W_alu_result [2]),
	.datac(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datad(\u0|nios2_qsys_0|F_pc [0]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data[38]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[38]~0 .lut_mask = 16'hEAC0;
defparam \u0|cmd_xbar_mux_002|src_data[38]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N10
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[39]~1 (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data[39]~1_combout  = (\u0|cmd_xbar_mux_002|saved_grant [0] & ((\u0|nios2_qsys_0|F_pc [1]) # ((\u0|cmd_xbar_mux_002|saved_grant [1] & \u0|nios2_qsys_0|W_alu_result [3])))) # (!\u0|cmd_xbar_mux_002|saved_grant [0] & 
// (\u0|cmd_xbar_mux_002|saved_grant [1] & (\u0|nios2_qsys_0|W_alu_result [3])))

	.dataa(\u0|cmd_xbar_mux_002|saved_grant [0]),
	.datab(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datac(\u0|nios2_qsys_0|W_alu_result [3]),
	.datad(\u0|nios2_qsys_0|F_pc [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data[39]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[39]~1 .lut_mask = 16'hEAC0;
defparam \u0|cmd_xbar_mux_002|src_data[39]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N4
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[45]~7 (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data[45]~7_combout  = (\u0|cmd_xbar_mux_002|saved_grant [1] & ((\u0|nios2_qsys_0|W_alu_result [9]) # ((\u0|nios2_qsys_0|F_pc [7] & \u0|cmd_xbar_mux_002|saved_grant [0])))) # (!\u0|cmd_xbar_mux_002|saved_grant [1] & 
// (((\u0|nios2_qsys_0|F_pc [7] & \u0|cmd_xbar_mux_002|saved_grant [0]))))

	.dataa(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datab(\u0|nios2_qsys_0|W_alu_result [9]),
	.datac(\u0|nios2_qsys_0|F_pc [7]),
	.datad(\u0|cmd_xbar_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data[45]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[45]~7 .lut_mask = 16'hF888;
defparam \u0|cmd_xbar_mux_002|src_data[45]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y22_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|break_on_reset (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|break_on_reset~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|break_on_reset~regout ));

// Location: LCFF_X35_Y22_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]));

// Location: LCCOMB_X32_Y22_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|jtag_break~1 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|jtag_break~1_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [21]) # 
// ((!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [20] & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|jtag_break~regout ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [20]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [21]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|jtag_break~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|jtag_break~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|jtag_break~1 .lut_mask = 16'hF3F0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|jtag_break~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~1 (
// Equation(s):
// \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~1_combout  = (!\u0|nios2_qsys_0|R_ctrl_crst~regout  & (!\u0|nios2_qsys_0|R_ctrl_exception~regout  & !\u0|nios2_qsys_0|R_ctrl_break~regout ))

	.dataa(\u0|nios2_qsys_0|R_ctrl_crst~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|R_ctrl_exception~regout ),
	.datad(\u0|nios2_qsys_0|R_ctrl_break~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~1 .lut_mask = 16'h0005;
defparam \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal127~0 (
// Equation(s):
// \u0|nios2_qsys_0|Equal127~0_combout  = (!\u0|nios2_qsys_0|D_iw [8] & (!\u0|nios2_qsys_0|D_iw [6] & (\u0|nios2_qsys_0|R_ctrl_wrctl_inst~regout  & !\u0|nios2_qsys_0|D_iw [7])))

	.dataa(\u0|nios2_qsys_0|D_iw [8]),
	.datab(\u0|nios2_qsys_0|D_iw [6]),
	.datac(\u0|nios2_qsys_0|R_ctrl_wrctl_inst~regout ),
	.datad(\u0|nios2_qsys_0|D_iw [7]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal127~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal127~0 .lut_mask = 16'h0010;
defparam \u0|nios2_qsys_0|Equal127~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y16_N3
cycloneii_lcell_ff \u0|jtag_uart_0|fifo_AE (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|LessThan0~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|fifo_AE~regout ));

// Location: LCFF_X22_Y17_N15
cycloneii_lcell_ff \u0|jtag_uart_0|fifo_AF (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|LessThan1~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|fifo_AF~regout ));

// Location: LCCOMB_X30_Y20_N20
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~1 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~1_combout  = (\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [0])

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_writedata [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~1 .lut_mask = 16'hA0A0;
defparam \u0|cmd_xbar_mux_001|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout  = (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2]) # 
// ((\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]) # ((\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]) # 
// (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0])))

	.dataa(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2]),
	.datab(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]),
	.datac(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]),
	.datad(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 .lut_mask = 16'hFFEF;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout  = (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5]) # 
// ((\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ) # ((\u0|jtag_uart_0|wr_rfifo~combout ) # (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q 
// [4])))

	.dataa(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5]),
	.datab(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.datac(\u0|jtag_uart_0|wr_rfifo~combout ),
	.datad(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3 .lut_mask = 16'hFFFE;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y13_N23
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write_valid (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift [10]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write_valid~regout ));

// Location: LCCOMB_X28_Y13_N22
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|t_ena~0 (
	.dataa(vcc),
	.datab(\u0|jtag_uart_0|t_dav~regout ),
	.datac(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write_valid~regout ),
	.datad(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write_stalled~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|t_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|t_ena~0 .lut_mask = 16'h0030;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|t_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y13_N15
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata [2]));

// Location: LCCOMB_X28_Y13_N2
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~13 (
	.dataa(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata [2]),
	.datab(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift [5]),
	.datac(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout ),
	.datad(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~13 .lut_mask = 16'hC0A0;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5]) # 
// ((\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2]) # ((\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]) # 
// (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4])))

	.dataa(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5]),
	.datab(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2]),
	.datac(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]),
	.datad(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 16'hFFFE;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ) # 
// (((\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]) # (!\u0|jtag_uart_0|r_val~0_combout )) # 
// (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]))

	.dataa(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.datab(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]),
	.datac(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]),
	.datad(\u0|jtag_uart_0|r_val~0_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 16'hFBFF;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0_combout  = (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|write~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|read~regout  & ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8]) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|write~regout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|read~regout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0 .lut_mask = 16'h2030;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N10
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[18]~19 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[18]~19_combout  = (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout ))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[18]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[18]~19 .lut_mask = 16'h3210;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[18]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[18]~30 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[18]~30_combout  = (\u0|rsp_xbar_demux_001|src0_valid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[18]~19_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[18]~19_combout ),
	.datab(\u0|rsp_xbar_demux_001|src0_valid~0_combout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[18]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[18]~30 .lut_mask = 16'hC888;
defparam \u0|nios2_qsys_0|F_iw[18]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_b_is_dst~0 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_b_is_dst~0_combout  = (\u0|nios2_qsys_0|D_iw [1]) # ((!\u0|nios2_qsys_0|D_iw [4] & (\u0|nios2_qsys_0|D_iw [5] & !\u0|nios2_qsys_0|D_iw [3])))

	.dataa(\u0|nios2_qsys_0|D_iw [4]),
	.datab(\u0|nios2_qsys_0|D_iw [5]),
	.datac(\u0|nios2_qsys_0|D_iw [3]),
	.datad(\u0|nios2_qsys_0|D_iw [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_b_is_dst~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_b_is_dst~0 .lut_mask = 16'hFF04;
defparam \u0|nios2_qsys_0|D_ctrl_b_is_dst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal2~9 (
// Equation(s):
// \u0|nios2_qsys_0|Equal2~9_combout  = (!\u0|nios2_qsys_0|D_iw [4] & (\u0|nios2_qsys_0|D_iw [0] & (!\u0|nios2_qsys_0|D_iw [3] & !\u0|nios2_qsys_0|D_iw [1])))

	.dataa(\u0|nios2_qsys_0|D_iw [4]),
	.datab(\u0|nios2_qsys_0|D_iw [0]),
	.datac(\u0|nios2_qsys_0|D_iw [3]),
	.datad(\u0|nios2_qsys_0|D_iw [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal2~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal2~9 .lut_mask = 16'h0004;
defparam \u0|nios2_qsys_0|Equal2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_force_src2_zero~0 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_force_src2_zero~0_combout  = (\u0|nios2_qsys_0|D_iw [13] & ((\u0|nios2_qsys_0|D_iw [15] & ((!\u0|nios2_qsys_0|D_iw [14]))) # (!\u0|nios2_qsys_0|D_iw [15] & (!\u0|nios2_qsys_0|D_iw [16])))) # (!\u0|nios2_qsys_0|D_iw [13] & 
// (!\u0|nios2_qsys_0|D_iw [16] & ((\u0|nios2_qsys_0|D_iw [15]))))

	.dataa(\u0|nios2_qsys_0|D_iw [16]),
	.datab(\u0|nios2_qsys_0|D_iw [14]),
	.datac(\u0|nios2_qsys_0|D_iw [13]),
	.datad(\u0|nios2_qsys_0|D_iw [15]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_force_src2_zero~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_force_src2_zero~0 .lut_mask = 16'h3550;
defparam \u0|nios2_qsys_0|D_ctrl_force_src2_zero~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_force_src2_zero~1 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_force_src2_zero~1_combout  = (\u0|nios2_qsys_0|D_ctrl_force_src2_zero~0_combout  & ((\u0|nios2_qsys_0|D_iw [16]) # (\u0|nios2_qsys_0|D_iw [11])))

	.dataa(\u0|nios2_qsys_0|D_iw [16]),
	.datab(\u0|nios2_qsys_0|D_iw [11]),
	.datac(\u0|nios2_qsys_0|D_ctrl_force_src2_zero~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_force_src2_zero~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_force_src2_zero~1 .lut_mask = 16'hE0E0;
defparam \u0|nios2_qsys_0|D_ctrl_force_src2_zero~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_force_src2_zero~3 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_force_src2_zero~3_combout  = ((\u0|nios2_qsys_0|D_ctrl_force_src2_zero~1_combout  & (\u0|nios2_qsys_0|Equal2~1_combout  & !\u0|nios2_qsys_0|D_iw [12]))) # (!\u0|nios2_qsys_0|D_ctrl_force_src2_zero~2_combout )

	.dataa(\u0|nios2_qsys_0|D_ctrl_force_src2_zero~1_combout ),
	.datab(\u0|nios2_qsys_0|Equal2~1_combout ),
	.datac(\u0|nios2_qsys_0|D_ctrl_force_src2_zero~2_combout ),
	.datad(\u0|nios2_qsys_0|D_iw [12]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_force_src2_zero~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_force_src2_zero~3 .lut_mask = 16'h0F8F;
defparam \u0|nios2_qsys_0|D_ctrl_force_src2_zero~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal101~10 (
// Equation(s):
// \u0|nios2_qsys_0|Equal101~10_combout  = (!\u0|nios2_qsys_0|D_iw [5] & !\u0|nios2_qsys_0|D_iw [2])

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|D_iw [5]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|D_iw [2]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal101~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal101~10 .lut_mask = 16'h0033;
defparam \u0|nios2_qsys_0|Equal101~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_force_src2_zero~4 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_force_src2_zero~4_combout  = ((\u0|nios2_qsys_0|D_ctrl_force_src2_zero~3_combout ) # ((\u0|nios2_qsys_0|Equal2~9_combout  & \u0|nios2_qsys_0|Equal101~10_combout ))) # (!\u0|nios2_qsys_0|D_ctrl_uncond_cti_non_br~0_combout )

	.dataa(\u0|nios2_qsys_0|D_ctrl_uncond_cti_non_br~0_combout ),
	.datab(\u0|nios2_qsys_0|Equal2~9_combout ),
	.datac(\u0|nios2_qsys_0|Equal101~10_combout ),
	.datad(\u0|nios2_qsys_0|D_ctrl_force_src2_zero~3_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_force_src2_zero~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_force_src2_zero~4 .lut_mask = 16'hFFD5;
defparam \u0|nios2_qsys_0|D_ctrl_force_src2_zero~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[17]~33 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[17]~33_combout  = (\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [17] & (\u0|onchip_memory2_1_s1_translator|read_latency_shift_reg [0] & 
// (\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]~regout  $ (!\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout ))))

	.dataa(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]~regout ),
	.datab(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [17]),
	.datac(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout ),
	.datad(\u0|onchip_memory2_1_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[17]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[17]~33 .lut_mask = 16'h8400;
defparam \u0|nios2_qsys_0|F_iw[17]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[9]~40 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[9]~40_combout  = (\u0|rsp_xbar_demux_001|src0_valid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[9]~22_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u0|rsp_xbar_demux_001|src0_valid~0_combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[9]~22_combout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[9]~40_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[9]~40 .lut_mask = 16'hA8A0;
defparam \u0|nios2_qsys_0|F_iw[9]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[8]~23 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[8]~23_combout  = (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout )) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout )))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[8]~23 .lut_mask = 16'h2320;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y18_N13
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [7]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [7]));

// Location: LCCOMB_X23_Y18_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[7]~46 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[7]~46_combout  = (\u0|rsp_xbar_demux_001|src0_valid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[7]~25_combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [7] & 
// \u0|rsp_xbar_demux|src0_valid~0_combout )))) # (!\u0|rsp_xbar_demux_001|src0_valid~0_combout  & (((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [7] & \u0|rsp_xbar_demux|src0_valid~0_combout ))))

	.dataa(\u0|rsp_xbar_demux_001|src0_valid~0_combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[7]~25_combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [7]),
	.datad(\u0|rsp_xbar_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[7]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[7]~46 .lut_mask = 16'hF888;
defparam \u0|nios2_qsys_0|F_iw[7]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N2
cycloneii_lcell_comb \u0|rsp_xbar_mux|src_payload~3 (
// Equation(s):
// \u0|rsp_xbar_mux|src_payload~3_combout  = (\u0|rsp_xbar_demux_001|src0_valid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[21]~28_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[21]~28_combout ),
	.datac(\u0|rsp_xbar_demux_001|src0_valid~0_combout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux|src_payload~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux|src_payload~3 .lut_mask = 16'hE0C0;
defparam \u0|rsp_xbar_mux|src_payload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[21]~50 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[21]~50_combout  = (\u0|rsp_xbar_mux|src_payload~3_combout ) # ((\u0|rsp_xbar_demux|src0_valid~0_combout  & \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [21]))

	.dataa(\u0|rsp_xbar_demux|src0_valid~0_combout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [21]),
	.datad(\u0|rsp_xbar_mux|src_payload~3_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[21]~50_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[21]~50 .lut_mask = 16'hFFA0;
defparam \u0|nios2_qsys_0|F_iw[21]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N6
cycloneii_lcell_comb \u0|rsp_xbar_mux|src_payload~4 (
// Equation(s):
// \u0|rsp_xbar_mux|src_payload~4_combout  = (\u0|rsp_xbar_demux_001|src0_valid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[20]~29_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[20]~29_combout ),
	.datac(\u0|rsp_xbar_demux_001|src0_valid~0_combout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux|src_payload~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux|src_payload~4 .lut_mask = 16'hE0C0;
defparam \u0|rsp_xbar_mux|src_payload~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y14_N19
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[20] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [20]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [20]));

// Location: LCCOMB_X23_Y14_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[20]~52 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[20]~52_combout  = (\u0|rsp_xbar_mux|src_payload~4_combout ) # ((\u0|rsp_xbar_demux|src0_valid~0_combout  & \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [20]))

	.dataa(\u0|rsp_xbar_demux|src0_valid~0_combout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [20]),
	.datad(\u0|rsp_xbar_mux|src_payload~4_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[20]~52_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[20]~52 .lut_mask = 16'hFFA0;
defparam \u0|nios2_qsys_0|F_iw[20]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N24
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[19]~30 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[19]~30_combout  = (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout ))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[19]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[19]~30 .lut_mask = 16'h0C0A;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[19]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N10
cycloneii_lcell_comb \u0|rsp_xbar_mux|src_payload~5 (
// Equation(s):
// \u0|rsp_xbar_mux|src_payload~5_combout  = (\u0|rsp_xbar_demux_001|src0_valid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[19]~30_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout ))))

	.dataa(\u0|rsp_xbar_demux_001|src0_valid~0_combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[19]~30_combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux|src_payload~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux|src_payload~5 .lut_mask = 16'hAA80;
defparam \u0|rsp_xbar_mux|src_payload~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y16_N29
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [19]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [19]));

// Location: LCCOMB_X25_Y16_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[19]~54 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[19]~54_combout  = (\u0|rsp_xbar_mux|src_payload~5_combout ) # ((\u0|rsp_xbar_demux|src0_valid~0_combout  & \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [19]))

	.dataa(\u0|rsp_xbar_demux|src0_valid~0_combout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [19]),
	.datad(\u0|rsp_xbar_mux|src_payload~5_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[19]~54_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[19]~54 .lut_mask = 16'hFFA0;
defparam \u0|nios2_qsys_0|F_iw[19]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src2_hi[15]~1 (
// Equation(s):
// \u0|nios2_qsys_0|R_src2_hi[15]~1_combout  = (\u0|nios2_qsys_0|R_ctrl_hi_imm16~regout  & (((\u0|nios2_qsys_0|D_iw [21])))) # (!\u0|nios2_qsys_0|R_ctrl_hi_imm16~regout  & ((\u0|nios2_qsys_0|R_src2_use_imm~regout  & ((\u0|nios2_qsys_0|D_iw [21]))) # 
// (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & (\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [31]))))

	.dataa(\u0|nios2_qsys_0|R_ctrl_hi_imm16~regout ),
	.datab(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datac(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [31]),
	.datad(\u0|nios2_qsys_0|D_iw [21]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src2_hi[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src2_hi[15]~1 .lut_mask = 16'hFE10;
defparam \u0|nios2_qsys_0|R_src2_hi[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src2_hi[15]~2 (
// Equation(s):
// \u0|nios2_qsys_0|R_src2_hi[15]~2_combout  = (!\u0|nios2_qsys_0|R_ctrl_force_src2_zero~regout  & (!\u0|nios2_qsys_0|R_ctrl_unsigned_lo_imm16~regout  & \u0|nios2_qsys_0|R_src2_hi[15]~1_combout ))

	.dataa(\u0|nios2_qsys_0|R_ctrl_force_src2_zero~regout ),
	.datab(\u0|nios2_qsys_0|R_ctrl_unsigned_lo_imm16~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|R_src2_hi[15]~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src2_hi[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src2_hi[15]~2 .lut_mask = 16'h1100;
defparam \u0|nios2_qsys_0|R_src2_hi[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~1 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~1_combout  = (!\u0|nios2_qsys_0|D_iw [14] & (\u0|nios2_qsys_0|D_iw [13] & ((\u0|nios2_qsys_0|D_iw [11]) # (!\u0|nios2_qsys_0|D_iw [12]))))

	.dataa(\u0|nios2_qsys_0|D_iw [14]),
	.datab(\u0|nios2_qsys_0|D_iw [13]),
	.datac(\u0|nios2_qsys_0|D_iw [12]),
	.datad(\u0|nios2_qsys_0|D_iw [11]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~1 .lut_mask = 16'h4404;
defparam \u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|D_dst_regnum[4]~0 (
// Equation(s):
// \u0|nios2_qsys_0|D_dst_regnum[4]~0_combout  = (\u0|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout ) # ((\u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~1_combout  & \u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0_combout ))

	.dataa(\u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.datad(\u0|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_dst_regnum[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_dst_regnum[4]~0 .lut_mask = 16'hFFA0;
defparam \u0|nios2_qsys_0|D_dst_regnum[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal2~11 (
// Equation(s):
// \u0|nios2_qsys_0|Equal2~11_combout  = (!\u0|nios2_qsys_0|D_dst_regnum[2]~6_combout  & (!\u0|nios2_qsys_0|D_dst_regnum[3]~4_combout  & (!\u0|nios2_qsys_0|D_dst_regnum[4]~2_combout  & !\u0|nios2_qsys_0|D_dst_regnum[0]~8_combout )))

	.dataa(\u0|nios2_qsys_0|D_dst_regnum[2]~6_combout ),
	.datab(\u0|nios2_qsys_0|D_dst_regnum[3]~4_combout ),
	.datac(\u0|nios2_qsys_0|D_dst_regnum[4]~2_combout ),
	.datad(\u0|nios2_qsys_0|D_dst_regnum[0]~8_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal2~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal2~11 .lut_mask = 16'h0001;
defparam \u0|nios2_qsys_0|Equal2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|D_wr_dst_reg (
// Equation(s):
// \u0|nios2_qsys_0|D_wr_dst_reg~combout  = (\u0|nios2_qsys_0|D_wr_dst_reg~2_combout  & (!\u0|nios2_qsys_0|R_ctrl_br_nxt~0_combout  & ((\u0|nios2_qsys_0|D_dst_regnum[1]~11_combout ) # (!\u0|nios2_qsys_0|Equal2~11_combout ))))

	.dataa(\u0|nios2_qsys_0|D_wr_dst_reg~2_combout ),
	.datab(\u0|nios2_qsys_0|R_ctrl_br_nxt~0_combout ),
	.datac(\u0|nios2_qsys_0|Equal2~11_combout ),
	.datad(\u0|nios2_qsys_0|D_dst_regnum[1]~11_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_wr_dst_reg~combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_wr_dst_reg .lut_mask = 16'h2202;
defparam \u0|nios2_qsys_0|D_wr_dst_reg .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~0 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~0_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[4]~5_combout  & ((\u0|rsp_xbar_demux_001|src1_valid~0_combout ) # ((\u0|rsp_xbar_demux|src1_valid~0_combout  & 
// \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [4])))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[4]~5_combout  & (((\u0|rsp_xbar_demux|src1_valid~0_combout  & 
// \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [4]))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[4]~5_combout ),
	.datab(\u0|rsp_xbar_demux_001|src1_valid~0_combout ),
	.datac(\u0|rsp_xbar_demux|src1_valid~0_combout ),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [4]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~0 .lut_mask = 16'hF888;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y18_N1
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|av_readdata[4]~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [4]));

// Location: LCCOMB_X25_Y18_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~1 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~1_combout  = (\u0|rsp_xbar_demux_002|src1_valid~0_combout  & ((\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [4]) # ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [4] & 
// \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) # (!\u0|rsp_xbar_demux_002|src1_valid~0_combout  & (\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [4] & 
// (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))

	.dataa(\u0|rsp_xbar_demux_002|src1_valid~0_combout ),
	.datab(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [4]),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~1 .lut_mask = 16'hEAC0;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~2 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~2_combout  = (\u0|nios2_qsys_0|av_ld_rshift8~1_combout  & ((\u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~1_combout ) # ((\u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~0_combout )))) # 
// (!\u0|nios2_qsys_0|av_ld_rshift8~1_combout  & (((\u0|nios2_qsys_0|av_ld_byte1_data [4]))))

	.dataa(\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.datab(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~1_combout ),
	.datac(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~0_combout ),
	.datad(\u0|nios2_qsys_0|av_ld_byte1_data [4]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~2 .lut_mask = 16'hFDA8;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[24]~61 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[24]~61_combout  = (\u0|rsp_xbar_demux|src0_valid~0_combout  & ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [24]) # ((\u0|rsp_xbar_demux_001|src0_valid~0_combout  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~35_combout )))) # (!\u0|rsp_xbar_demux|src0_valid~0_combout  & (\u0|rsp_xbar_demux_001|src0_valid~0_combout  & 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~35_combout ))))

	.dataa(\u0|rsp_xbar_demux|src0_valid~0_combout ),
	.datab(\u0|rsp_xbar_demux_001|src0_valid~0_combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [24]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~35_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[24]~61_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[24]~61 .lut_mask = 16'hECA0;
defparam \u0|nios2_qsys_0|F_iw[24]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N20
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~36 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~36_combout  = (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout )) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout )))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~36 .lut_mask = 16'h2230;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[25]~63 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[25]~63_combout  = (\u0|rsp_xbar_demux|src0_valid~0_combout  & ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [25]) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~37_combout  & 
// \u0|rsp_xbar_demux_001|src0_valid~0_combout )))) # (!\u0|rsp_xbar_demux|src0_valid~0_combout  & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~37_combout  & ((\u0|rsp_xbar_demux_001|src0_valid~0_combout ))))

	.dataa(\u0|rsp_xbar_demux|src0_valid~0_combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~37_combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [25]),
	.datad(\u0|rsp_xbar_demux_001|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[25]~63_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[25]~63 .lut_mask = 16'hECA0;
defparam \u0|nios2_qsys_0|F_iw[25]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N26
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~38 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~38_combout  = (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout )) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout )))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~38_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~38 .lut_mask = 16'h0A0C;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N30
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~39 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~39_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~38_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90~portadataout  
// & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~38_combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90~portadataout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~39_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~39 .lut_mask = 16'hEAEA;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N6
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~1 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~1_combout  = (\u0|rsp_xbar_demux_001|src1_valid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[12]~14_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[12]~14_combout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|rsp_xbar_demux_001|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~1 .lut_mask = 16'hEC00;
defparam \u0|rsp_xbar_mux_001|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y17_N23
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [12]));

// Location: LCCOMB_X23_Y17_N22
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_data[12]~0 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_data[12]~0_combout  = (\u0|rsp_xbar_demux_002|src1_valid~0_combout  & ((\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [12]) # ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [12] & 
// \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) # (!\u0|rsp_xbar_demux_002|src1_valid~0_combout  & (((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [12] & 
// \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|rsp_xbar_demux_002|src1_valid~0_combout ),
	.datab(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [12]),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [12]),
	.datad(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_data[12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_data[12]~0 .lut_mask = 16'hF888;
defparam \u0|rsp_xbar_mux_001|src_data[12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N28
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_data[12] (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_data [12] = (\u0|rsp_xbar_mux_001|src_payload~1_combout ) # ((\u0|rsp_xbar_mux_001|src_data[12]~0_combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [12] & \u0|rsp_xbar_demux|src1_valid~0_combout )))

	.dataa(\u0|rsp_xbar_mux_001|src_payload~1_combout ),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [12]),
	.datac(\u0|rsp_xbar_demux|src1_valid~0_combout ),
	.datad(\u0|rsp_xbar_mux_001|src_data[12]~0_combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_data [12]),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_data[12] .lut_mask = 16'hFFEA;
defparam \u0|rsp_xbar_mux_001|src_data[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N6
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~40 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~40_combout  = (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout ))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~40_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~40 .lut_mask = 16'h00E2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N12
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~41 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~41_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~40_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~40_combout ),
	.datab(vcc),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~41_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~41 .lut_mask = 16'hFAAA;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y18_N5
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|av_readdata[3]~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [3]));

// Location: LCCOMB_X25_Y18_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~4 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~4_combout  = (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [3]) # ((\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a 
// [3] & \u0|rsp_xbar_demux_002|src1_valid~0_combout )))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (((\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [3] & \u0|rsp_xbar_demux_002|src1_valid~0_combout ))))

	.dataa(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [3]),
	.datac(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [3]),
	.datad(\u0|rsp_xbar_demux_002|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~4 .lut_mask = 16'hF888;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N14
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~2 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~2_combout  = (\u0|rsp_xbar_demux_001|src1_valid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[11]~13_combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [11] & 
// \u0|rsp_xbar_demux|src1_valid~0_combout )))) # (!\u0|rsp_xbar_demux_001|src1_valid~0_combout  & (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [11] & ((\u0|rsp_xbar_demux|src1_valid~0_combout ))))

	.dataa(\u0|rsp_xbar_demux_001|src1_valid~0_combout ),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [11]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[11]~13_combout ),
	.datad(\u0|rsp_xbar_demux|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~2 .lut_mask = 16'hECA0;
defparam \u0|rsp_xbar_mux_001|src_payload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N16
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~3 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~3_combout  = (\u0|rsp_xbar_mux_001|src_payload~2_combout ) # ((\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [11] & \u0|rsp_xbar_demux_002|src1_valid~0_combout ))

	.dataa(vcc),
	.datab(\u0|rsp_xbar_mux_001|src_payload~2_combout ),
	.datac(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [11]),
	.datad(\u0|rsp_xbar_demux_002|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~3 .lut_mask = 16'hFCCC;
defparam \u0|rsp_xbar_mux_001|src_payload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N10
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~43 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~43_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~42_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91~portadataout  
// & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]))

	.dataa(vcc),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~42_combout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91~portadataout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~43_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~43 .lut_mask = 16'hFCCC;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[27]~29 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[27]~29_combout  = (\u0|nios2_qsys_0|W_alu_result[30]~18_combout  & ((\u0|nios2_qsys_0|W_alu_result[30]~19_combout  & (\u0|nios2_qsys_0|E_shift_rot_result [27])) # (!\u0|nios2_qsys_0|W_alu_result[30]~19_combout  & 
// ((\u0|nios2_qsys_0|E_logic_result[27]~18_combout ))))) # (!\u0|nios2_qsys_0|W_alu_result[30]~18_combout  & (((\u0|nios2_qsys_0|W_alu_result[30]~19_combout ))))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_result [27]),
	.datab(\u0|nios2_qsys_0|W_alu_result[30]~18_combout ),
	.datac(\u0|nios2_qsys_0|E_logic_result[27]~18_combout ),
	.datad(\u0|nios2_qsys_0|W_alu_result[30]~19_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[27]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[27]~29 .lut_mask = 16'hBBC0;
defparam \u0|nios2_qsys_0|E_alu_result[27]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[27]~30 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[27]~30_combout  = (\u0|nios2_qsys_0|E_alu_result[27]~29_combout  & ((\u0|nios2_qsys_0|Add1~54_combout ) # ((\u0|nios2_qsys_0|W_alu_result[30]~18_combout )))) # (!\u0|nios2_qsys_0|E_alu_result[27]~29_combout  & 
// (((\u0|nios2_qsys_0|Add2~54_combout  & !\u0|nios2_qsys_0|W_alu_result[30]~18_combout ))))

	.dataa(\u0|nios2_qsys_0|Add1~54_combout ),
	.datab(\u0|nios2_qsys_0|Add2~54_combout ),
	.datac(\u0|nios2_qsys_0|E_alu_result[27]~29_combout ),
	.datad(\u0|nios2_qsys_0|W_alu_result[30]~18_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[27]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[27]~30 .lut_mask = 16'hF0AC;
defparam \u0|nios2_qsys_0|E_alu_result[27]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y17_N31
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|av_readdata[2]~3_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [2]));

// Location: LCCOMB_X25_Y17_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~7 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~7_combout  = (\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [2] & ((\u0|rsp_xbar_demux_002|src1_valid~0_combout ) # ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [2] & 
// \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) # (!\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [2] & (\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [2] & 
// (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))

	.dataa(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [2]),
	.datab(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [2]),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|rsp_xbar_demux_002|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~7 .lut_mask = 16'hEAC0;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~4 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~4_combout  = (\u0|rsp_xbar_demux_001|src1_valid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[10]~21_combout ) # 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74~portadataout  & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u0|rsp_xbar_demux_001|src1_valid~0_combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[10]~21_combout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74~portadataout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~4 .lut_mask = 16'hA888;
defparam \u0|rsp_xbar_mux_001|src_payload~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y14_N29
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|jtag_uart_0|ac~regout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [10]));

// Location: LCCOMB_X25_Y14_N28
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_data[10]~1 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_data[10]~1_combout  = (\u0|rsp_xbar_demux_002|src1_valid~0_combout  & ((\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [10]) # ((\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [10])))) # (!\u0|rsp_xbar_demux_002|src1_valid~0_combout  & (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// (\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [10])))

	.dataa(\u0|rsp_xbar_demux_002|src1_valid~0_combout ),
	.datab(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [10]),
	.datad(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_data[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_data[10]~1 .lut_mask = 16'hEAC0;
defparam \u0|rsp_xbar_mux_001|src_data[10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_data[10] (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_data [10] = (\u0|rsp_xbar_mux_001|src_data[10]~1_combout ) # ((\u0|rsp_xbar_mux_001|src_payload~4_combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [10] & \u0|rsp_xbar_demux|src1_valid~0_combout )))

	.dataa(\u0|rsp_xbar_mux_001|src_data[10]~1_combout ),
	.datab(\u0|rsp_xbar_mux_001|src_payload~4_combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [10]),
	.datad(\u0|rsp_xbar_demux|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_data [10]),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_data[10] .lut_mask = 16'hFEEE;
defparam \u0|rsp_xbar_mux_001|src_data[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte3_data_nxt~7 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte3_data_nxt~7_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~39_combout  & ((\u0|rsp_xbar_demux_001|src1_valid~0_combout ) # ((\u0|rsp_xbar_demux|src1_valid~0_combout  & 
// \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [26])))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~39_combout  & (\u0|rsp_xbar_demux|src1_valid~0_combout  & 
// ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [26]))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~39_combout ),
	.datab(\u0|rsp_xbar_demux|src1_valid~0_combout ),
	.datac(\u0|rsp_xbar_demux_001|src1_valid~0_combout ),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [26]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~7 .lut_mask = 16'hECA0;
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[26]~31 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[26]~31_combout  = (\u0|nios2_qsys_0|W_alu_result[30]~19_combout  & ((\u0|nios2_qsys_0|E_shift_rot_result [26]) # ((!\u0|nios2_qsys_0|W_alu_result[30]~18_combout )))) # (!\u0|nios2_qsys_0|W_alu_result[30]~19_combout  & 
// (((\u0|nios2_qsys_0|E_logic_result[26]~17_combout  & \u0|nios2_qsys_0|W_alu_result[30]~18_combout ))))

	.dataa(\u0|nios2_qsys_0|W_alu_result[30]~19_combout ),
	.datab(\u0|nios2_qsys_0|E_shift_rot_result [26]),
	.datac(\u0|nios2_qsys_0|E_logic_result[26]~17_combout ),
	.datad(\u0|nios2_qsys_0|W_alu_result[30]~18_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[26]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[26]~31 .lut_mask = 16'hD8AA;
defparam \u0|nios2_qsys_0|E_alu_result[26]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[26]~32 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[26]~32_combout  = (\u0|nios2_qsys_0|E_alu_result[26]~31_combout  & ((\u0|nios2_qsys_0|Add1~52_combout ) # ((\u0|nios2_qsys_0|W_alu_result[30]~18_combout )))) # (!\u0|nios2_qsys_0|E_alu_result[26]~31_combout  & 
// (((\u0|nios2_qsys_0|Add2~52_combout  & !\u0|nios2_qsys_0|W_alu_result[30]~18_combout ))))

	.dataa(\u0|nios2_qsys_0|Add1~52_combout ),
	.datab(\u0|nios2_qsys_0|E_alu_result[26]~31_combout ),
	.datac(\u0|nios2_qsys_0|Add2~52_combout ),
	.datad(\u0|nios2_qsys_0|W_alu_result[30]~18_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[26]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[26]~32 .lut_mask = 16'hCCB8;
defparam \u0|nios2_qsys_0|E_alu_result[26]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~9 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~9_combout  = (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [1] & ((\u0|rsp_xbar_demux|src1_valid~0_combout ) # ((\u0|rsp_xbar_demux_001|src1_valid~0_combout  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[1]~1_combout )))) # (!\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [1] & (\u0|rsp_xbar_demux_001|src1_valid~0_combout  & 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[1]~1_combout ))))

	.dataa(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [1]),
	.datab(\u0|rsp_xbar_demux_001|src1_valid~0_combout ),
	.datac(\u0|rsp_xbar_demux|src1_valid~0_combout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[1]~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~9 .lut_mask = 16'hECA0;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y18_N9
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|av_readdata[1]~4_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [1]));

// Location: LCCOMB_X25_Y18_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~10 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~10_combout  = (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [1]) # ((\u0|dma_0_control_translator|av_readdata_pre [1] & 
// \u0|rsp_xbar_demux_003|src1_valid~0_combout )))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (((\u0|dma_0_control_translator|av_readdata_pre [1] & \u0|rsp_xbar_demux_003|src1_valid~0_combout ))))

	.dataa(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [1]),
	.datac(\u0|dma_0_control_translator|av_readdata_pre [1]),
	.datad(\u0|rsp_xbar_demux_003|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~10 .lut_mask = 16'hF888;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~11 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~11_combout  = (\u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~10_combout ) # ((\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [1] & \u0|rsp_xbar_demux_002|src1_valid~0_combout ))

	.dataa(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~10_combout ),
	.datab(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [1]),
	.datac(vcc),
	.datad(\u0|rsp_xbar_demux_002|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~11 .lut_mask = 16'hEEAA;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~12 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~12_combout  = (\u0|nios2_qsys_0|av_ld_rshift8~1_combout  & ((\u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~11_combout ) # ((\u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~9_combout )))) # 
// (!\u0|nios2_qsys_0|av_ld_rshift8~1_combout  & (((\u0|nios2_qsys_0|av_ld_byte1_data [1]))))

	.dataa(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~11_combout ),
	.datab(\u0|nios2_qsys_0|av_ld_byte1_data [1]),
	.datac(\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.datad(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~9_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~12 .lut_mask = 16'hFCAC;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N24
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~5 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~5_combout  = (\u0|rsp_xbar_demux_001|src1_valid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[9]~22_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[9]~22_combout ),
	.datad(\u0|rsp_xbar_demux_001|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~5 .lut_mask = 16'hF800;
defparam \u0|rsp_xbar_mux_001|src_payload~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y20_N23
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|av_readdata [9]),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [9]));

// Location: LCCOMB_X24_Y18_N26
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_data[9]~2 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_data[9]~2_combout  = (\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [9] & ((\u0|rsp_xbar_demux_002|src1_valid~0_combout ) # ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [9] & 
// \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) # (!\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [9] & (\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [9] & 
// ((\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [9]),
	.datab(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [9]),
	.datac(\u0|rsp_xbar_demux_002|src1_valid~0_combout ),
	.datad(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_data[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_data[9]~2 .lut_mask = 16'hECA0;
defparam \u0|rsp_xbar_mux_001|src_data[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N4
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_data[9] (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_data [9] = (\u0|rsp_xbar_mux_001|src_payload~5_combout ) # ((\u0|rsp_xbar_mux_001|src_data[9]~2_combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [9] & \u0|rsp_xbar_demux|src1_valid~0_combout )))

	.dataa(\u0|rsp_xbar_mux_001|src_payload~5_combout ),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [9]),
	.datac(\u0|rsp_xbar_demux|src1_valid~0_combout ),
	.datad(\u0|rsp_xbar_mux_001|src_data[9]~2_combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_data [9]),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_data[9] .lut_mask = 16'hFFEA;
defparam \u0|rsp_xbar_mux_001|src_data[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[25]~33 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[25]~33_combout  = (\u0|nios2_qsys_0|W_alu_result[30]~19_combout  & (((\u0|nios2_qsys_0|E_shift_rot_result [25]) # (!\u0|nios2_qsys_0|W_alu_result[30]~18_combout )))) # (!\u0|nios2_qsys_0|W_alu_result[30]~19_combout  & 
// (\u0|nios2_qsys_0|E_logic_result[25]~16_combout  & ((\u0|nios2_qsys_0|W_alu_result[30]~18_combout ))))

	.dataa(\u0|nios2_qsys_0|W_alu_result[30]~19_combout ),
	.datab(\u0|nios2_qsys_0|E_logic_result[25]~16_combout ),
	.datac(\u0|nios2_qsys_0|E_shift_rot_result [25]),
	.datad(\u0|nios2_qsys_0|W_alu_result[30]~18_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[25]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[25]~33 .lut_mask = 16'hE4AA;
defparam \u0|nios2_qsys_0|E_alu_result[25]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[25]~34 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[25]~34_combout  = (\u0|nios2_qsys_0|E_alu_result[25]~33_combout  & ((\u0|nios2_qsys_0|Add1~50_combout ) # ((\u0|nios2_qsys_0|W_alu_result[30]~18_combout )))) # (!\u0|nios2_qsys_0|E_alu_result[25]~33_combout  & 
// (((\u0|nios2_qsys_0|Add2~50_combout  & !\u0|nios2_qsys_0|W_alu_result[30]~18_combout ))))

	.dataa(\u0|nios2_qsys_0|E_alu_result[25]~33_combout ),
	.datab(\u0|nios2_qsys_0|Add1~50_combout ),
	.datac(\u0|nios2_qsys_0|Add2~50_combout ),
	.datad(\u0|nios2_qsys_0|W_alu_result[30]~18_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[25]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[25]~34 .lut_mask = 16'hAAD8;
defparam \u0|nios2_qsys_0|E_alu_result[25]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~13 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~13_combout  = (\u0|rsp_xbar_demux|src1_valid~0_combout  & ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [0]) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[0]~3_combout  & 
// \u0|rsp_xbar_demux_001|src1_valid~0_combout )))) # (!\u0|rsp_xbar_demux|src1_valid~0_combout  & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[0]~3_combout  & \u0|rsp_xbar_demux_001|src1_valid~0_combout ))))

	.dataa(\u0|rsp_xbar_demux|src1_valid~0_combout ),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [0]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[0]~3_combout ),
	.datad(\u0|rsp_xbar_demux_001|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~13 .lut_mask = 16'hF888;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y14_N31
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|av_readdata[0]~5_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [0]));

// Location: LCCOMB_X24_Y17_N16
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~6 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~6_combout  = (\u0|rsp_xbar_demux_001|src1_valid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[8]~23_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout ))))

	.dataa(\u0|rsp_xbar_demux_001|src1_valid~0_combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[8]~23_combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~6 .lut_mask = 16'hAA80;
defparam \u0|rsp_xbar_mux_001|src_payload~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y14_N1
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|av_readdata[8]~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [8]));

// Location: LCCOMB_X25_Y14_N16
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_data[8]~3 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_data[8]~3_combout  = (\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [8] & ((\u0|rsp_xbar_demux_002|src1_valid~0_combout ) # ((\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [8])))) # (!\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [8] & (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [8]))))

	.dataa(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [8]),
	.datab(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|rsp_xbar_demux_002|src1_valid~0_combout ),
	.datad(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [8]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_data[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_data[8]~3 .lut_mask = 16'hECA0;
defparam \u0|rsp_xbar_mux_001|src_data[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_data[8] (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_data [8] = (\u0|rsp_xbar_mux_001|src_data[8]~3_combout ) # ((\u0|rsp_xbar_mux_001|src_payload~6_combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [8] & \u0|rsp_xbar_demux|src1_valid~0_combout )))

	.dataa(\u0|rsp_xbar_mux_001|src_data[8]~3_combout ),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [8]),
	.datac(\u0|rsp_xbar_mux_001|src_payload~6_combout ),
	.datad(\u0|rsp_xbar_demux|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_data [8]),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_data[8] .lut_mask = 16'hFEFA;
defparam \u0|rsp_xbar_mux_001|src_data[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N14
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~7 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~7_combout  = (\u0|rsp_xbar_demux|src1_valid~0_combout  & ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [23]) # ((\u0|rsp_xbar_demux_001|src1_valid~0_combout  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[23]~33_combout )))) # (!\u0|rsp_xbar_demux|src1_valid~0_combout  & (((\u0|rsp_xbar_demux_001|src1_valid~0_combout  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[23]~33_combout ))))

	.dataa(\u0|rsp_xbar_demux|src1_valid~0_combout ),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [23]),
	.datac(\u0|rsp_xbar_demux_001|src1_valid~0_combout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[23]~33_combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~7 .lut_mask = 16'hF888;
defparam \u0|rsp_xbar_mux_001|src_payload~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[23]~37 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[23]~37_combout  = (\u0|nios2_qsys_0|W_alu_result[30]~19_combout  & ((\u0|nios2_qsys_0|E_shift_rot_result [23]) # ((!\u0|nios2_qsys_0|W_alu_result[30]~18_combout )))) # (!\u0|nios2_qsys_0|W_alu_result[30]~19_combout  & 
// (((\u0|nios2_qsys_0|W_alu_result[30]~18_combout  & \u0|nios2_qsys_0|E_logic_result[23]~23_combout ))))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_result [23]),
	.datab(\u0|nios2_qsys_0|W_alu_result[30]~19_combout ),
	.datac(\u0|nios2_qsys_0|W_alu_result[30]~18_combout ),
	.datad(\u0|nios2_qsys_0|E_logic_result[23]~23_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[23]~37_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[23]~37 .lut_mask = 16'hBC8C;
defparam \u0|nios2_qsys_0|E_alu_result[23]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[23]~38 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[23]~38_combout  = (\u0|nios2_qsys_0|W_alu_result[30]~18_combout  & (((\u0|nios2_qsys_0|E_alu_result[23]~37_combout )))) # (!\u0|nios2_qsys_0|W_alu_result[30]~18_combout  & ((\u0|nios2_qsys_0|E_alu_result[23]~37_combout  & 
// ((\u0|nios2_qsys_0|Add1~46_combout ))) # (!\u0|nios2_qsys_0|E_alu_result[23]~37_combout  & (\u0|nios2_qsys_0|Add2~46_combout ))))

	.dataa(\u0|nios2_qsys_0|W_alu_result[30]~18_combout ),
	.datab(\u0|nios2_qsys_0|Add2~46_combout ),
	.datac(\u0|nios2_qsys_0|Add1~46_combout ),
	.datad(\u0|nios2_qsys_0|E_alu_result[23]~37_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[23]~38_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[23]~38 .lut_mask = 16'hFA44;
defparam \u0|nios2_qsys_0|E_alu_result[23]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y16_N1
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|av_readdata[7]~6_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [7]));

// Location: LCCOMB_X23_Y16_N4
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_data[22]~4 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_data[22]~4_combout  = (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [22]) # ((\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [22] 
// & \u0|rsp_xbar_demux_002|src1_valid~0_combout )))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [22] & ((\u0|rsp_xbar_demux_002|src1_valid~0_combout ))))

	.dataa(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [22]),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [22]),
	.datad(\u0|rsp_xbar_demux_002|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_data[22]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_data[22]~4 .lut_mask = 16'hECA0;
defparam \u0|rsp_xbar_mux_001|src_data[22]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[22]~39 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[22]~39_combout  = (\u0|nios2_qsys_0|W_alu_result[30]~18_combout  & ((\u0|nios2_qsys_0|W_alu_result[30]~19_combout  & ((\u0|nios2_qsys_0|E_shift_rot_result [22]))) # (!\u0|nios2_qsys_0|W_alu_result[30]~19_combout  & 
// (\u0|nios2_qsys_0|E_logic_result[22]~24_combout )))) # (!\u0|nios2_qsys_0|W_alu_result[30]~18_combout  & (((\u0|nios2_qsys_0|W_alu_result[30]~19_combout ))))

	.dataa(\u0|nios2_qsys_0|E_logic_result[22]~24_combout ),
	.datab(\u0|nios2_qsys_0|E_shift_rot_result [22]),
	.datac(\u0|nios2_qsys_0|W_alu_result[30]~18_combout ),
	.datad(\u0|nios2_qsys_0|W_alu_result[30]~19_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[22]~39_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[22]~39 .lut_mask = 16'hCFA0;
defparam \u0|nios2_qsys_0|E_alu_result[22]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[22]~40 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[22]~40_combout  = (\u0|nios2_qsys_0|W_alu_result[30]~18_combout  & (((\u0|nios2_qsys_0|E_alu_result[22]~39_combout )))) # (!\u0|nios2_qsys_0|W_alu_result[30]~18_combout  & ((\u0|nios2_qsys_0|E_alu_result[22]~39_combout  & 
// (\u0|nios2_qsys_0|Add1~44_combout )) # (!\u0|nios2_qsys_0|E_alu_result[22]~39_combout  & ((\u0|nios2_qsys_0|Add2~44_combout )))))

	.dataa(\u0|nios2_qsys_0|W_alu_result[30]~18_combout ),
	.datab(\u0|nios2_qsys_0|Add1~44_combout ),
	.datac(\u0|nios2_qsys_0|Add2~44_combout ),
	.datad(\u0|nios2_qsys_0|E_alu_result[22]~39_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[22]~40_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[22]~40 .lut_mask = 16'hEE50;
defparam \u0|nios2_qsys_0|E_alu_result[22]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~20 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~20_combout  = (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [6] & ((\u0|rsp_xbar_demux|src1_valid~0_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[6]~27_combout  
// & \u0|rsp_xbar_demux_001|src1_valid~0_combout )))) # (!\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [6] & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[6]~27_combout  & (\u0|rsp_xbar_demux_001|src1_valid~0_combout 
// )))

	.dataa(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [6]),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[6]~27_combout ),
	.datac(\u0|rsp_xbar_demux_001|src1_valid~0_combout ),
	.datad(\u0|rsp_xbar_demux|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~20 .lut_mask = 16'hEAC0;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_data[21]~5 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_data[21]~5_combout  = (\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [21] & ((\u0|rsp_xbar_demux_002|src1_valid~0_combout ) # ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [21] & 
// \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) # (!\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [21] & (\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [21] & 
// (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))

	.dataa(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [21]),
	.datab(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [21]),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|rsp_xbar_demux_002|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_data[21]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_data[21]~5 .lut_mask = 16'hEAC0;
defparam \u0|rsp_xbar_mux_001|src_data[21]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[21]~41 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[21]~41_combout  = (!\u0|nios2_qsys_0|E_alu_result~26_combout  & ((\u0|nios2_qsys_0|W_alu_result[30]~19_combout ) # ((\u0|nios2_qsys_0|W_alu_result[30]~18_combout ) # (\u0|nios2_qsys_0|Add2~42_combout ))))

	.dataa(\u0|nios2_qsys_0|W_alu_result[30]~19_combout ),
	.datab(\u0|nios2_qsys_0|W_alu_result[30]~18_combout ),
	.datac(\u0|nios2_qsys_0|Add2~42_combout ),
	.datad(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[21]~41_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[21]~41 .lut_mask = 16'h00FE;
defparam \u0|nios2_qsys_0|E_alu_result[21]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[21]~42 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[21]~42_combout  = (\u0|nios2_qsys_0|W_alu_result[30]~18_combout  & ((\u0|nios2_qsys_0|W_alu_result[30]~19_combout  & ((\u0|nios2_qsys_0|E_shift_rot_result [21]))) # (!\u0|nios2_qsys_0|W_alu_result[30]~19_combout  & 
// (\u0|nios2_qsys_0|E_logic_result[21]~25_combout )))) # (!\u0|nios2_qsys_0|W_alu_result[30]~18_combout  & (((!\u0|nios2_qsys_0|W_alu_result[30]~19_combout ))))

	.dataa(\u0|nios2_qsys_0|W_alu_result[30]~18_combout ),
	.datab(\u0|nios2_qsys_0|E_logic_result[21]~25_combout ),
	.datac(\u0|nios2_qsys_0|E_shift_rot_result [21]),
	.datad(\u0|nios2_qsys_0|W_alu_result[30]~19_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[21]~42_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[21]~42 .lut_mask = 16'hA0DD;
defparam \u0|nios2_qsys_0|E_alu_result[21]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[21]~43 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[21]~43_combout  = (\u0|nios2_qsys_0|E_alu_result[21]~41_combout  & ((\u0|nios2_qsys_0|E_alu_result[21]~42_combout ) # ((\u0|nios2_qsys_0|Add1~42_combout  & !\u0|nios2_qsys_0|W_alu_result[30]~18_combout ))))

	.dataa(\u0|nios2_qsys_0|E_alu_result[21]~41_combout ),
	.datab(\u0|nios2_qsys_0|Add1~42_combout ),
	.datac(\u0|nios2_qsys_0|E_alu_result[21]~42_combout ),
	.datad(\u0|nios2_qsys_0|W_alu_result[30]~18_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[21]~43_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[21]~43 .lut_mask = 16'hA0A8;
defparam \u0|nios2_qsys_0|E_alu_result[21]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~11 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~11_combout  = (\u0|rsp_xbar_demux_001|src1_valid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[20]~29_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] 
// & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[20]~29_combout ),
	.datac(\u0|rsp_xbar_demux_001|src1_valid~0_combout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~11 .lut_mask = 16'hE0C0;
defparam \u0|rsp_xbar_mux_001|src_payload~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_data[20]~6 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_data[20]~6_combout  = (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [20]) # ((\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [20] 
// & \u0|rsp_xbar_demux_002|src1_valid~0_combout )))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [20] & ((\u0|rsp_xbar_demux_002|src1_valid~0_combout ))))

	.dataa(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [20]),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [20]),
	.datad(\u0|rsp_xbar_demux_002|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_data[20]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_data[20]~6 .lut_mask = 16'hECA0;
defparam \u0|rsp_xbar_mux_001|src_data[20]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_data[20] (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_data [20] = (\u0|rsp_xbar_mux_001|src_payload~11_combout ) # ((\u0|rsp_xbar_mux_001|src_data[20]~6_combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [20] & \u0|rsp_xbar_demux|src1_valid~0_combout )))

	.dataa(\u0|rsp_xbar_mux_001|src_payload~11_combout ),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [20]),
	.datac(\u0|rsp_xbar_demux|src1_valid~0_combout ),
	.datad(\u0|rsp_xbar_mux_001|src_data[20]~6_combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_data [20]),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_data[20] .lut_mask = 16'hFFEA;
defparam \u0|rsp_xbar_mux_001|src_data[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[20]~44 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[20]~44_combout  = (\u0|nios2_qsys_0|W_alu_result[30]~18_combout  & (((\u0|nios2_qsys_0|W_alu_result[30]~19_combout ) # (\u0|nios2_qsys_0|E_logic_result[20]~29_combout )))) # (!\u0|nios2_qsys_0|W_alu_result[30]~18_combout  & 
// (\u0|nios2_qsys_0|Add2~40_combout  & (!\u0|nios2_qsys_0|W_alu_result[30]~19_combout )))

	.dataa(\u0|nios2_qsys_0|W_alu_result[30]~18_combout ),
	.datab(\u0|nios2_qsys_0|Add2~40_combout ),
	.datac(\u0|nios2_qsys_0|W_alu_result[30]~19_combout ),
	.datad(\u0|nios2_qsys_0|E_logic_result[20]~29_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[20]~44_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[20]~44 .lut_mask = 16'hAEA4;
defparam \u0|nios2_qsys_0|E_alu_result[20]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[20]~45 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[20]~45_combout  = (\u0|nios2_qsys_0|E_alu_result[20]~44_combout  & (((\u0|nios2_qsys_0|E_shift_rot_result [20]) # (!\u0|nios2_qsys_0|W_alu_result[30]~19_combout )))) # (!\u0|nios2_qsys_0|E_alu_result[20]~44_combout  & 
// (\u0|nios2_qsys_0|Add1~40_combout  & ((\u0|nios2_qsys_0|W_alu_result[30]~19_combout ))))

	.dataa(\u0|nios2_qsys_0|E_alu_result[20]~44_combout ),
	.datab(\u0|nios2_qsys_0|Add1~40_combout ),
	.datac(\u0|nios2_qsys_0|E_shift_rot_result [20]),
	.datad(\u0|nios2_qsys_0|W_alu_result[30]~19_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[20]~45_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[20]~45 .lut_mask = 16'hE4AA;
defparam \u0|nios2_qsys_0|E_alu_result[20]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N8
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~12 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~12_combout  = (\u0|rsp_xbar_demux_001|src1_valid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[19]~30_combout ) # 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout  & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[19]~30_combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|rsp_xbar_demux_001|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~12 .lut_mask = 16'hEA00;
defparam \u0|rsp_xbar_mux_001|src_payload~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_data[19]~7 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_data[19]~7_combout  = (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [19]) # ((\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [19] 
// & \u0|rsp_xbar_demux_002|src1_valid~0_combout )))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (((\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [19] & \u0|rsp_xbar_demux_002|src1_valid~0_combout ))))

	.dataa(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [19]),
	.datac(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [19]),
	.datad(\u0|rsp_xbar_demux_002|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_data[19]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_data[19]~7 .lut_mask = 16'hF888;
defparam \u0|rsp_xbar_mux_001|src_data[19]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N2
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_data[19] (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_data [19] = (\u0|rsp_xbar_mux_001|src_payload~12_combout ) # ((\u0|rsp_xbar_mux_001|src_data[19]~7_combout ) # ((\u0|rsp_xbar_demux|src1_valid~0_combout  & \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [19])))

	.dataa(\u0|rsp_xbar_demux|src1_valid~0_combout ),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [19]),
	.datac(\u0|rsp_xbar_mux_001|src_payload~12_combout ),
	.datad(\u0|rsp_xbar_mux_001|src_data[19]~7_combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_data [19]),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_data[19] .lut_mask = 16'hFFF8;
defparam \u0|rsp_xbar_mux_001|src_data[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[19]~46 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[19]~46_combout  = (\u0|nios2_qsys_0|W_alu_result[30]~18_combout  & (((\u0|nios2_qsys_0|W_alu_result[30]~19_combout )))) # (!\u0|nios2_qsys_0|W_alu_result[30]~18_combout  & ((\u0|nios2_qsys_0|W_alu_result[30]~19_combout  & 
// (\u0|nios2_qsys_0|Add1~38_combout )) # (!\u0|nios2_qsys_0|W_alu_result[30]~19_combout  & ((\u0|nios2_qsys_0|Add2~38_combout )))))

	.dataa(\u0|nios2_qsys_0|W_alu_result[30]~18_combout ),
	.datab(\u0|nios2_qsys_0|Add1~38_combout ),
	.datac(\u0|nios2_qsys_0|Add2~38_combout ),
	.datad(\u0|nios2_qsys_0|W_alu_result[30]~19_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[19]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[19]~46 .lut_mask = 16'hEE50;
defparam \u0|nios2_qsys_0|E_alu_result[19]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[19]~47 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[19]~47_combout  = (\u0|nios2_qsys_0|W_alu_result[30]~18_combout  & ((\u0|nios2_qsys_0|E_alu_result[19]~46_combout  & (\u0|nios2_qsys_0|E_shift_rot_result [19])) # (!\u0|nios2_qsys_0|E_alu_result[19]~46_combout  & 
// ((\u0|nios2_qsys_0|E_logic_result[19]~27_combout ))))) # (!\u0|nios2_qsys_0|W_alu_result[30]~18_combout  & (\u0|nios2_qsys_0|E_alu_result[19]~46_combout ))

	.dataa(\u0|nios2_qsys_0|W_alu_result[30]~18_combout ),
	.datab(\u0|nios2_qsys_0|E_alu_result[19]~46_combout ),
	.datac(\u0|nios2_qsys_0|E_shift_rot_result [19]),
	.datad(\u0|nios2_qsys_0|E_logic_result[19]~27_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[19]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[19]~47 .lut_mask = 16'hE6C4;
defparam \u0|nios2_qsys_0|E_alu_result[19]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N8
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~13 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~13_combout  = (\u0|rsp_xbar_demux_001|src1_valid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[18]~19_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[18]~19_combout ),
	.datab(\u0|rsp_xbar_demux_001|src1_valid~0_combout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~13 .lut_mask = 16'hC888;
defparam \u0|rsp_xbar_mux_001|src_payload~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N2
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_data[18]~8 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_data[18]~8_combout  = (\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [18] & ((\u0|rsp_xbar_demux_002|src1_valid~0_combout ) # ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [18] & 
// \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) # (!\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [18] & (\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [18] & 
// ((\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [18]),
	.datab(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [18]),
	.datac(\u0|rsp_xbar_demux_002|src1_valid~0_combout ),
	.datad(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_data[18]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_data[18]~8 .lut_mask = 16'hECA0;
defparam \u0|rsp_xbar_mux_001|src_data[18]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N4
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_data[18] (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_data [18] = (\u0|rsp_xbar_mux_001|src_data[18]~8_combout ) # ((\u0|rsp_xbar_mux_001|src_payload~13_combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [18] & \u0|rsp_xbar_demux|src1_valid~0_combout )))

	.dataa(\u0|rsp_xbar_mux_001|src_data[18]~8_combout ),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [18]),
	.datac(\u0|rsp_xbar_mux_001|src_payload~13_combout ),
	.datad(\u0|rsp_xbar_demux|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_data [18]),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_data[18] .lut_mask = 16'hFEFA;
defparam \u0|rsp_xbar_mux_001|src_data[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N24
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_data[17]~9 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_data[17]~9_combout  = (\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [17] & ((\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # ((\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [17] 
// & \u0|rsp_xbar_demux_002|src1_valid~0_combout )))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [17] & (\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [17] & (\u0|rsp_xbar_demux_002|src1_valid~0_combout )))

	.dataa(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [17]),
	.datab(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [17]),
	.datac(\u0|rsp_xbar_demux_002|src1_valid~0_combout ),
	.datad(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_data[17]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_data[17]~9 .lut_mask = 16'hEAC0;
defparam \u0|rsp_xbar_mux_001|src_data[17]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N10
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~15 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~15_combout  = (\u0|rsp_xbar_demux_001|src1_valid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[16]~15_combout ) # 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout  & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout ),
	.datab(\u0|rsp_xbar_demux_001|src1_valid~0_combout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[16]~15_combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~15 .lut_mask = 16'hCC80;
defparam \u0|rsp_xbar_mux_001|src_payload~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~16 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~16_combout  = (\u0|rsp_xbar_demux_001|src1_valid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[15]~18_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[15]~18_combout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|rsp_xbar_demux_001|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~16 .lut_mask = 16'hEC00;
defparam \u0|rsp_xbar_mux_001|src_payload~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y17_N29
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|jtag_uart_0|rvalid~regout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [15]));

// Location: LCCOMB_X23_Y17_N28
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_data[15]~11 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_data[15]~11_combout  = (\u0|rsp_xbar_demux_002|src1_valid~0_combout  & ((\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [15]) # ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [15] & 
// \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) # (!\u0|rsp_xbar_demux_002|src1_valid~0_combout  & (((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [15] & 
// \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|rsp_xbar_demux_002|src1_valid~0_combout ),
	.datab(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [15]),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [15]),
	.datad(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_data[15]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_data[15]~11 .lut_mask = 16'hF888;
defparam \u0|rsp_xbar_mux_001|src_data[15]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_data[15] (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_data [15] = (\u0|rsp_xbar_mux_001|src_payload~16_combout ) # ((\u0|rsp_xbar_mux_001|src_data[15]~11_combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [15] & \u0|rsp_xbar_demux|src1_valid~0_combout )))

	.dataa(\u0|rsp_xbar_mux_001|src_payload~16_combout ),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [15]),
	.datac(\u0|rsp_xbar_demux|src1_valid~0_combout ),
	.datad(\u0|rsp_xbar_mux_001|src_data[15]~11_combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_data [15]),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_data[15] .lut_mask = 16'hFFEA;
defparam \u0|rsp_xbar_mux_001|src_data[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~18 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~18_combout  = (\u0|rsp_xbar_demux_001|src1_valid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[13]~17_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] 
// & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[13]~17_combout ),
	.datab(\u0|rsp_xbar_demux_001|src1_valid~0_combout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~18 .lut_mask = 16'hC888;
defparam \u0|rsp_xbar_mux_001|src_payload~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y16_N29
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [13]));

// Location: LCCOMB_X23_Y16_N30
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_data[13]~13 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_data[13]~13_combout  = (\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [13] & ((\u0|rsp_xbar_demux_002|src1_valid~0_combout ) # ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [13] & 
// \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) # (!\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [13] & (\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [13] & 
// (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))

	.dataa(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [13]),
	.datab(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [13]),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|rsp_xbar_demux_002|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_data[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_data[13]~13 .lut_mask = 16'hEAC0;
defparam \u0|rsp_xbar_mux_001|src_data[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_data[13] (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_data [13] = (\u0|rsp_xbar_mux_001|src_payload~18_combout ) # ((\u0|rsp_xbar_mux_001|src_data[13]~13_combout ) # ((\u0|rsp_xbar_demux|src1_valid~0_combout  & \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [13])))

	.dataa(\u0|rsp_xbar_mux_001|src_payload~18_combout ),
	.datab(\u0|rsp_xbar_mux_001|src_data[13]~13_combout ),
	.datac(\u0|rsp_xbar_demux|src1_valid~0_combout ),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [13]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_data [13]),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_data[13] .lut_mask = 16'hFEEE;
defparam \u0|rsp_xbar_mux_001|src_data[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N10
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~45 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~45_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~44_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]))

	.dataa(vcc),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~44_combout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~45_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~45 .lut_mask = 16'hFCF0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte3_data_nxt~16 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte3_data_nxt~16_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~45_combout  & ((\u0|rsp_xbar_demux_001|src1_valid~0_combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre 
// [29] & \u0|rsp_xbar_demux|src1_valid~0_combout )))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~45_combout  & (((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [29] & \u0|rsp_xbar_demux|src1_valid~0_combout 
// ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~45_combout ),
	.datab(\u0|rsp_xbar_demux_001|src1_valid~0_combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [29]),
	.datad(\u0|rsp_xbar_demux|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~16 .lut_mask = 16'hF888;
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N14
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~46 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~46_combout  = (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout )) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout )))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~46 .lut_mask = 16'h4450;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N24
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~47 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~47_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~46_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94~portadataout  
// & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]))

	.dataa(vcc),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~46_combout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94~portadataout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~47 .lut_mask = 16'hFCCC;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[30]~52 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[30]~52_combout  = (\u0|nios2_qsys_0|W_alu_result[30]~18_combout  & ((\u0|nios2_qsys_0|W_alu_result[30]~19_combout  & (\u0|nios2_qsys_0|E_shift_rot_result [30])) # (!\u0|nios2_qsys_0|W_alu_result[30]~19_combout  & 
// ((\u0|nios2_qsys_0|E_logic_result[30]~21_combout ))))) # (!\u0|nios2_qsys_0|W_alu_result[30]~18_combout  & (((\u0|nios2_qsys_0|W_alu_result[30]~19_combout ))))

	.dataa(\u0|nios2_qsys_0|W_alu_result[30]~18_combout ),
	.datab(\u0|nios2_qsys_0|E_shift_rot_result [30]),
	.datac(\u0|nios2_qsys_0|E_logic_result[30]~21_combout ),
	.datad(\u0|nios2_qsys_0|W_alu_result[30]~19_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[30]~52_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[30]~52 .lut_mask = 16'hDDA0;
defparam \u0|nios2_qsys_0|E_alu_result[30]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[30]~53 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[30]~53_combout  = (\u0|nios2_qsys_0|E_alu_result[30]~52_combout  & (((\u0|nios2_qsys_0|W_alu_result[30]~18_combout ) # (\u0|nios2_qsys_0|Add1~60_combout )))) # (!\u0|nios2_qsys_0|E_alu_result[30]~52_combout  & 
// (\u0|nios2_qsys_0|Add2~60_combout  & (!\u0|nios2_qsys_0|W_alu_result[30]~18_combout )))

	.dataa(\u0|nios2_qsys_0|E_alu_result[30]~52_combout ),
	.datab(\u0|nios2_qsys_0|Add2~60_combout ),
	.datac(\u0|nios2_qsys_0|W_alu_result[30]~18_combout ),
	.datad(\u0|nios2_qsys_0|Add1~60_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[30]~53_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[30]~53 .lut_mask = 16'hAEA4;
defparam \u0|nios2_qsys_0|E_alu_result[30]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N8
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~48 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~48_combout  = (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout ))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~48 .lut_mask = 16'h3202;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N10
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~49 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~49_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~48_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]))

	.dataa(vcc),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~48_combout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~49_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~49 .lut_mask = 16'hFCCC;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y19_N11
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[31] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [31]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [31]));

// Location: LCCOMB_X28_Y19_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte3_data_nxt~22 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte3_data_nxt~22_combout  = (\u0|rsp_xbar_demux|src1_valid~0_combout  & ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [31]) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~49_combout  & 
// \u0|rsp_xbar_demux_001|src1_valid~0_combout )))) # (!\u0|rsp_xbar_demux|src1_valid~0_combout  & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~49_combout  & ((\u0|rsp_xbar_demux_001|src1_valid~0_combout ))))

	.dataa(\u0|rsp_xbar_demux|src1_valid~0_combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~49_combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [31]),
	.datad(\u0|rsp_xbar_demux_001|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~22 .lut_mask = 16'hECA0;
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [5]));

// Location: LCCOMB_X32_Y21_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~33 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~33_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [5]))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [5]))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [5]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~33_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~33 .lut_mask = 16'hF0AA;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~4 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~4_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [4] & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36])) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout )))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [4]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~4 .lut_mask = 16'hF0D0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N10
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~3 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~3_combout  = (\u0|cmd_xbar_mux|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [2])

	.dataa(\u0|cmd_xbar_mux|saved_grant [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|d_writedata [2]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~3 .lut_mask = 16'hAA00;
defparam \u0|cmd_xbar_mux|src_payload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg[27] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [27]));

// Location: LCFF_X30_Y22_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[27] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [27]));

// Location: LCCOMB_X31_Y22_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~37 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~37_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [27]))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [27]))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [27]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [27]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~37_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~37 .lut_mask = 16'hCCAA;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg[26] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [26]));

// Location: LCFF_X29_Y22_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[28] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [28]));

// Location: LCFF_X34_Y22_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg[29] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [29]));

// Location: LCCOMB_X31_Y22_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~45 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~45_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [29]))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [29]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [29]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [29]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~45_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~45 .lut_mask = 16'hF0CC;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y22_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg[30] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [30]));

// Location: LCCOMB_X32_Y21_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|Mux6~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|Mux6~0_combout  = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout  & 
// ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [30])) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [30])))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [30]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [30]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|Mux6~0 .lut_mask = 16'h0A0C;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|Mux6~1 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|Mux6~1_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|Mux6~0_combout ) # ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [31] & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout )))

	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [31]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|Mux6~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|Mux6~1 .lut_mask = 16'hFF80;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y22_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg[31] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [31]));

// Location: LCCOMB_X31_Y22_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~47 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~47_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [31]))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [31]))

	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [31]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [31]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~47_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~47 .lut_mask = 16'hFC30;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y22_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|resetlatch (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|resetlatch~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|resetlatch~regout ));

// Location: LCCOMB_X31_Y21_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~5 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~5_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [24] & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36])) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout )))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [24]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~5 .lut_mask = 16'hF0D0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~12 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~12_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [27])) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24] & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [27]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~12 .lut_mask = 16'hD888;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y16_N17
cycloneii_lcell_ff \u0|dma_0|fi|buffer_rtl_0_bypass[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|fi|buffer_rtl_0_bypass[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer_rtl_0_bypass [9]));

// Location: LCFF_X27_Y16_N1
cycloneii_lcell_ff \u0|dma_0|fi|buffer_rtl_0_bypass[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|dma_0|fi|pos_write [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer_rtl_0_bypass [13]));

// Location: LCFF_X27_Y16_N11
cycloneii_lcell_ff \u0|dma_0|fi|buffer_rtl_0_bypass[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|fi|buffer_rtl_0_bypass[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer_rtl_0_bypass [15]));

// Location: LCCOMB_X27_Y16_N0
cycloneii_lcell_comb \u0|dma_0|fi|buffer~37 (
// Equation(s):
// \u0|dma_0|fi|buffer~37_combout  = (\u0|dma_0|fi|buffer_rtl_0_bypass [15] & (\u0|dma_0|fi|pos_read [7] & (\u0|dma_0|fi|buffer_rtl_0_bypass [13] $ (!\u0|dma_0|fi|pos_read [6])))) # (!\u0|dma_0|fi|buffer_rtl_0_bypass [15] & (!\u0|dma_0|fi|pos_read [7] & 
// (\u0|dma_0|fi|buffer_rtl_0_bypass [13] $ (!\u0|dma_0|fi|pos_read [6]))))

	.dataa(\u0|dma_0|fi|buffer_rtl_0_bypass [15]),
	.datab(\u0|dma_0|fi|pos_read [7]),
	.datac(\u0|dma_0|fi|buffer_rtl_0_bypass [13]),
	.datad(\u0|dma_0|fi|pos_read [6]),
	.cin(gnd),
	.combout(\u0|dma_0|fi|buffer~37_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|buffer~37 .lut_mask = 16'h9009;
defparam \u0|dma_0|fi|buffer~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|break_on_reset~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|break_on_reset~0_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [19]) # 
// ((!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [18] & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|break_on_reset~regout ))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [18]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|break_on_reset~regout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [19]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|break_on_reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|break_on_reset~0 .lut_mask = 16'hFF50;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|break_on_reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y22_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~regout ));

// Location: LCCOMB_X23_Y20_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|W_ienable_reg_nxt~0 (
// Equation(s):
// \u0|nios2_qsys_0|W_ienable_reg_nxt~0_combout  = (!\u0|nios2_qsys_0|D_iw [8] & (\u0|nios2_qsys_0|D_iw [6] & (\u0|nios2_qsys_0|R_ctrl_wrctl_inst~regout  & \u0|nios2_qsys_0|D_iw [7])))

	.dataa(\u0|nios2_qsys_0|D_iw [8]),
	.datab(\u0|nios2_qsys_0|D_iw [6]),
	.datac(\u0|nios2_qsys_0|R_ctrl_wrctl_inst~regout ),
	.datad(\u0|nios2_qsys_0|D_iw [7]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_ienable_reg_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_ienable_reg_nxt~0 .lut_mask = 16'h4000;
defparam \u0|nios2_qsys_0|W_ienable_reg_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
cycloneii_lcell_comb \u0|jtag_uart_0|LessThan0~0 (
// Equation(s):
// \u0|jtag_uart_0|LessThan0~0_combout  = (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3] & 
// ((\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2]) # ((\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]) # 
// (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]))))

	.dataa(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]),
	.datab(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2]),
	.datac(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]),
	.datad(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|LessThan0~0 .lut_mask = 16'hAAA8;
defparam \u0|jtag_uart_0|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
cycloneii_lcell_comb \u0|jtag_uart_0|LessThan0~1 (
// Equation(s):
// \u0|jtag_uart_0|LessThan0~1_combout  = (!\u0|jtag_uart_0|LessThan0~0_combout  & (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4] & 
// (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5] & !\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout )))

	.dataa(\u0|jtag_uart_0|LessThan0~0_combout ),
	.datab(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4]),
	.datac(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5]),
	.datad(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|LessThan0~1 .lut_mask = 16'h0001;
defparam \u0|jtag_uart_0|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N16
cycloneii_lcell_comb \u0|jtag_uart_0|LessThan1~0 (
// Equation(s):
// \u0|jtag_uart_0|LessThan1~0_combout  = (\u0|jtag_uart_0|Add0~4_combout  & ((\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]) # ((\u0|jtag_uart_0|Add0~0_combout ) # 
// (\u0|jtag_uart_0|Add0~2_combout ))))

	.dataa(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]),
	.datab(\u0|jtag_uart_0|Add0~0_combout ),
	.datac(\u0|jtag_uart_0|Add0~4_combout ),
	.datad(\u0|jtag_uart_0|Add0~2_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|LessThan1~0 .lut_mask = 16'hF0E0;
defparam \u0|jtag_uart_0|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N18
cycloneii_lcell_comb \u0|jtag_uart_0|LessThan1~1 (
// Equation(s):
// \u0|jtag_uart_0|LessThan1~1_combout  = (\u0|jtag_uart_0|Add0~8_combout ) # (\u0|jtag_uart_0|Add0~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|jtag_uart_0|Add0~8_combout ),
	.datad(\u0|jtag_uart_0|Add0~6_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|LessThan1~1 .lut_mask = 16'hFFF0;
defparam \u0|jtag_uart_0|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N14
cycloneii_lcell_comb \u0|jtag_uart_0|LessThan1~2 (
// Equation(s):
// \u0|jtag_uart_0|LessThan1~2_combout  = (\u0|jtag_uart_0|Add0~12_combout  & (!\u0|jtag_uart_0|LessThan1~1_combout  & (!\u0|jtag_uart_0|LessThan1~0_combout  & !\u0|jtag_uart_0|Add0~10_combout )))

	.dataa(\u0|jtag_uart_0|Add0~12_combout ),
	.datab(\u0|jtag_uart_0|LessThan1~1_combout ),
	.datac(\u0|jtag_uart_0|LessThan1~0_combout ),
	.datad(\u0|jtag_uart_0|Add0~10_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|LessThan1~2 .lut_mask = 16'h0002;
defparam \u0|jtag_uart_0|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y22_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_go (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_go~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_go~regout ));

// Location: LCCOMB_X28_Y20_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~4 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~4_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_go~regout )) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20] & \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_go~regout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~4 .lut_mask = 16'hACA0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y15_N23
cycloneii_lcell_ff \u0|dma_0|fi|buffer~12 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oFF_data [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|fi|buffer~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer~12_regout ));

// Location: LCFF_X27_Y15_N25
cycloneii_lcell_ff \u0|dma_0|fi|buffer_rtl_0_bypass[28] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|fi|buffer_rtl_0_bypass[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer_rtl_0_bypass [28]));

// Location: LCFF_X24_Y15_N9
cycloneii_lcell_ff \u0|dma_0|fi|buffer~15 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oFF_data [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|fi|buffer~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer~15_regout ));

// Location: LCFF_X23_Y15_N21
cycloneii_lcell_ff \u0|dma_0|fi|buffer~14 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oFF_data [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|fi|buffer~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer~14_regout ));

// Location: LCFF_X23_Y15_N3
cycloneii_lcell_ff \u0|dma_0|fi|buffer_rtl_0_bypass[30] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|dma_0|rm|oFF_data [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer_rtl_0_bypass [30]));

// Location: LCCOMB_X24_Y16_N4
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  = (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5] & (\u0|jtag_uart_0|fifo_wr~regout  & 
// (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout  & \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4])))

	.dataa(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5]),
	.datab(\u0|jtag_uart_0|fifo_wr~regout ),
	.datac(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout ),
	.datad(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 16'h8000;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[27]~67 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[27]~67_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~43_combout  & ((\u0|rsp_xbar_demux_001|src0_valid~0_combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [27] & 
// \u0|rsp_xbar_demux|src0_valid~0_combout )))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~43_combout  & (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [27] & ((\u0|rsp_xbar_demux|src0_valid~0_combout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~43_combout ),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [27]),
	.datac(\u0|rsp_xbar_demux_001|src0_valid~0_combout ),
	.datad(\u0|rsp_xbar_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[27]~67_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[27]~67 .lut_mask = 16'hECA0;
defparam \u0|nios2_qsys_0|F_iw[27]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[30]~73 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[30]~73_combout  = (\u0|rsp_xbar_demux_001|src0_valid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~47_combout ) # ((\u0|rsp_xbar_demux|src0_valid~0_combout  & 
// \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [30])))) # (!\u0|rsp_xbar_demux_001|src0_valid~0_combout  & (\u0|rsp_xbar_demux|src0_valid~0_combout  & ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [30]))))

	.dataa(\u0|rsp_xbar_demux_001|src0_valid~0_combout ),
	.datab(\u0|rsp_xbar_demux|src0_valid~0_combout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~47_combout ),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [30]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[30]~73_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[30]~73 .lut_mask = 16'hECA0;
defparam \u0|nios2_qsys_0|F_iw[30]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[31]~75 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[31]~75_combout  = (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [31] & ((\u0|rsp_xbar_demux|src0_valid~0_combout ) # ((\u0|rsp_xbar_demux_001|src0_valid~0_combout  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~49_combout )))) # (!\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [31] & (\u0|rsp_xbar_demux_001|src0_valid~0_combout  & 
// (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~49_combout )))

	.dataa(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [31]),
	.datab(\u0|rsp_xbar_demux_001|src0_valid~0_combout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~49_combout ),
	.datad(\u0|rsp_xbar_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[31]~75_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[31]~75 .lut_mask = 16'hEAC0;
defparam \u0|nios2_qsys_0|F_iw[31]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y18_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [7]));

// Location: LCFF_X23_Y14_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[20] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [20]));

// Location: LCFF_X28_Y20_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [19]));

// Location: LCCOMB_X18_Y22_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[19]~18 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[19]~18_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [20])) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [18])))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_result [20]),
	.datab(\u0|nios2_qsys_0|E_shift_rot_result [18]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[19]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[19]~18 .lut_mask = 16'hAACC;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[19]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N0
cycloneii_lcell_comb \u0|jtag_uart_0|av_readdata[4]~1 (
// Equation(s):
// \u0|jtag_uart_0|av_readdata[4]~1_combout  = (\u0|jtag_uart_0|read_0~regout  & \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [4])

	.dataa(\u0|jtag_uart_0|read_0~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [4]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|av_readdata[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|av_readdata[4]~1 .lut_mask = 16'hAA00;
defparam \u0|jtag_uart_0|av_readdata[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N4
cycloneii_lcell_comb \u0|jtag_uart_0|av_readdata[3]~2 (
// Equation(s):
// \u0|jtag_uart_0|av_readdata[3]~2_combout  = (\u0|jtag_uart_0|read_0~regout  & \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [3])

	.dataa(\u0|jtag_uart_0|read_0~regout ),
	.datab(vcc),
	.datac(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|av_readdata[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|av_readdata[3]~2 .lut_mask = 16'hA0A0;
defparam \u0|jtag_uart_0|av_readdata[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N30
cycloneii_lcell_comb \u0|jtag_uart_0|av_readdata[2]~3 (
// Equation(s):
// \u0|jtag_uart_0|av_readdata[2]~3_combout  = (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [2] & \u0|jtag_uart_0|read_0~regout )

	.dataa(vcc),
	.datab(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [2]),
	.datac(\u0|jtag_uart_0|read_0~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|av_readdata[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|av_readdata[2]~3 .lut_mask = 16'hC0C0;
defparam \u0|jtag_uart_0|av_readdata[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y14_N3
cycloneii_lcell_ff \u0|jtag_uart_0|ac (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|ac~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|ac~regout ));

// Location: LCCOMB_X25_Y18_N8
cycloneii_lcell_comb \u0|jtag_uart_0|av_readdata[1]~4 (
// Equation(s):
// \u0|jtag_uart_0|av_readdata[1]~4_combout  = (\u0|jtag_uart_0|read_0~regout  & ((\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [1]))) # (!\u0|jtag_uart_0|read_0~regout  & (\u0|jtag_uart_0|ien_AE~regout 
// ))

	.dataa(\u0|jtag_uart_0|read_0~regout ),
	.datab(vcc),
	.datac(\u0|jtag_uart_0|ien_AE~regout ),
	.datad(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [1]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|av_readdata[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|av_readdata[1]~4 .lut_mask = 16'hFA50;
defparam \u0|jtag_uart_0|av_readdata[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N30
cycloneii_lcell_comb \u0|jtag_uart_0|av_readdata[0]~5 (
// Equation(s):
// \u0|jtag_uart_0|av_readdata[0]~5_combout  = (\u0|jtag_uart_0|read_0~regout  & ((\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [0]))) # (!\u0|jtag_uart_0|read_0~regout  & (\u0|jtag_uart_0|ien_AF~regout 
// ))

	.dataa(\u0|jtag_uart_0|ien_AF~regout ),
	.datab(vcc),
	.datac(\u0|jtag_uart_0|read_0~regout ),
	.datad(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [0]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|av_readdata[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|av_readdata[0]~5 .lut_mask = 16'hFA0A;
defparam \u0|jtag_uart_0|av_readdata[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
cycloneii_lcell_comb \u0|jtag_uart_0|av_readdata[7]~6 (
// Equation(s):
// \u0|jtag_uart_0|av_readdata[7]~6_combout  = (\u0|jtag_uart_0|read_0~regout  & \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [7])

	.dataa(\u0|jtag_uart_0|read_0~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [7]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|av_readdata[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|av_readdata[7]~6 .lut_mask = 16'hAA00;
defparam \u0|jtag_uart_0|av_readdata[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[21]~27 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[21]~27_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [22]))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [20]))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_result [20]),
	.datab(\u0|nios2_qsys_0|E_shift_rot_result [22]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[21]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[21]~27 .lut_mask = 16'hCCAA;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[21]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[20]~28 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[20]~28_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [21]))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [19]))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_result [19]),
	.datab(\u0|nios2_qsys_0|E_shift_rot_result [21]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[20]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[20]~28 .lut_mask = 16'hCCAA;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[20]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y17_N9
cycloneii_lcell_ff \u0|jtag_uart_0|rvalid (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|rvalid~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|rvalid~regout ));

// Location: LCCOMB_X29_Y20_N6
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~30 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~30_combout  = (\u0|nios2_qsys_0|d_writedata [30] & \u0|cmd_xbar_mux_001|saved_grant [1])

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|d_writedata [30]),
	.datac(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~30 .lut_mask = 16'hC0C0;
defparam \u0|cmd_xbar_mux_001|src_payload~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N30
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~31 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~31_combout  = (\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [31])

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_writedata [31]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~31 .lut_mask = 16'hA0A0;
defparam \u0|cmd_xbar_mux_001|src_payload~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y19_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[31] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [31]));

// Location: LCFF_X34_Y22_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [6]));

// Location: LCCOMB_X31_Y21_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~6 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~6_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [5] & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36])) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout )))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [5]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~6 .lut_mask = 16'hF0D0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|Equal0~1 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|Equal0~1_combout  = (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [4] & 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [3] & !\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [2]))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [4]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [3]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [2]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|Equal0~1 .lut_mask = 16'h0011;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [8]));

// Location: LCCOMB_X31_Y21_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~8 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~8_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [27] & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36])) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout )))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [27]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~8 .lut_mask = 16'hF0D0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~14 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~14_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [30])))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27] & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout )))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [30]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~14 .lut_mask = 16'hEC20;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~9 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~9_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [26] & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36])) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout )))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [26]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~9 .lut_mask = 16'hFD00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~18 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~18_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [31])))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28] & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [31]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~18 .lut_mask = 16'hE2C0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~12 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~12_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [29] & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]) # 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [29]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~12 .lut_mask = 16'hAA8A;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|Equal0~2 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|Equal0~2_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [4] & 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [3] & !\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [2]))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [4]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [3]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [2]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|Equal0~2 .lut_mask = 16'h0022;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~13 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~13_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [30] & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]) # 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37])) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout )))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [30]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~13 .lut_mask = 16'hF0D0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~14 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~14_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [31] & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [31]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~14 .lut_mask = 16'hEF00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|resetlatch~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|resetlatch~0_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout  & 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [24] & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|resetlatch~regout ))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|resetlatch~regout ) # (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [24]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|resetlatch~regout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|resetlatch~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|resetlatch~0 .lut_mask = 16'h7370;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|resetlatch~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_go~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_go~0_combout  = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1] & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_go~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_go~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_go~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_go~0 .lut_mask = 16'h0F00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_go~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [23]));

// Location: LCCOMB_X28_Y22_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_go~1 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_go~1_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_go~0_combout ) # 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [23] & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34] & 
// !\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout )))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [23]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_go~0_combout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_go~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_go~1 .lut_mask = 16'hCCEC;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_go~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y23_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|byteenable[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_data [33]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|byteenable [1]));

// Location: LCFF_X35_Y21_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [12]));

// Location: LCFF_X28_Y21_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|byteenable[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_data [34]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|byteenable [2]));

// Location: LCFF_X27_Y21_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [14]));

// Location: LCFF_X28_Y17_N25
cycloneii_lcell_ff \u0|dma_0|fi|buffer~19 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oFF_data [18]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|fi|buffer~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer~19_regout ));

// Location: LCFF_X28_Y17_N19
cycloneii_lcell_ff \u0|dma_0|fi|buffer_rtl_0_bypass[35] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|dma_0|rm|oFF_data [18]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer_rtl_0_bypass [35]));

// Location: LCFF_X24_Y17_N21
cycloneii_lcell_ff \u0|dma_0|fi|buffer~18 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oFF_data [17]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|fi|buffer~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer~18_regout ));

// Location: LCCOMB_X23_Y18_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~16 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~16_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20] & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout ))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~16 .lut_mask = 16'hB380;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y18_N21
cycloneii_lcell_ff \u0|dma_0|fi|buffer~8 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oFF_data [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|fi|buffer~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer~8_regout ));

// Location: LCFF_X23_Y18_N17
cycloneii_lcell_ff \u0|dma_0|fi|buffer~7 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oFF_data [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|fi|buffer~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer~7_regout ));

// Location: LCFF_X23_Y14_N13
cycloneii_lcell_ff \u0|dma_0|fi|buffer~22 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oFF_data [21]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|fi|buffer~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer~22_regout ));

// Location: LCFF_X27_Y17_N9
cycloneii_lcell_ff \u0|dma_0|fi|buffer_rtl_0_bypass[38] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|fi|buffer_rtl_0_bypass[38]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer_rtl_0_bypass [38]));

// Location: LCCOMB_X23_Y14_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~19 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~19_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20]))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~19 .lut_mask = 16'h88F0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y14_N25
cycloneii_lcell_ff \u0|dma_0|fi|buffer~21 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oFF_data [20]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|fi|buffer~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer~21_regout ));

// Location: LCCOMB_X28_Y20_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~20 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~20_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20] & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout )))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~20 .lut_mask = 16'hAC0C;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y16_N17
cycloneii_lcell_ff \u0|dma_0|fi|buffer~23 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oFF_data [22]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|fi|buffer~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer~23_regout ));

// Location: LCFF_X29_Y15_N19
cycloneii_lcell_ff \u0|dma_0|fi|buffer~27 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oFF_data [26]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|fi|buffer~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer~27_regout ));

// Location: LCFF_X28_Y15_N31
cycloneii_lcell_ff \u0|dma_0|fi|buffer~28 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oFF_data [27]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|fi|buffer~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer~28_regout ));

// Location: LCFF_X28_Y15_N15
cycloneii_lcell_ff \u0|dma_0|fi|buffer_rtl_0_bypass[44] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|fi|buffer_rtl_0_bypass[44]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer_rtl_0_bypass [44]));

// Location: LCCOMB_X25_Y14_N24
cycloneii_lcell_comb \u0|jtag_uart_0|ac~0 (
// Equation(s):
// \u0|jtag_uart_0|ac~0_combout  = (\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout ) # (\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout )

	.dataa(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|ac~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|ac~0 .lut_mask = 16'hFFAA;
defparam \u0|jtag_uart_0|ac~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N2
cycloneii_lcell_comb \u0|jtag_uart_0|ac~1 (
// Equation(s):
// \u0|jtag_uart_0|ac~1_combout  = (\u0|jtag_uart_0|ac~0_combout ) # ((\u0|jtag_uart_0|ac~regout  & ((!\u0|nios2_qsys_0|d_writedata [10]) # (!\u0|jtag_uart_0|ien_AE~0_combout ))))

	.dataa(\u0|jtag_uart_0|ien_AE~0_combout ),
	.datab(\u0|jtag_uart_0|ac~0_combout ),
	.datac(\u0|jtag_uart_0|ac~regout ),
	.datad(\u0|nios2_qsys_0|d_writedata [10]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|ac~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|ac~1 .lut_mask = 16'hDCFC;
defparam \u0|jtag_uart_0|ac~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
cycloneii_lcell_comb \u0|jtag_uart_0|rvalid~0 (
// Equation(s):
// \u0|jtag_uart_0|rvalid~0_combout  = (\u0|jtag_uart_0|fifo_rd~0_combout  & (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout )) # (!\u0|jtag_uart_0|fifo_rd~0_combout  & 
// ((\u0|jtag_uart_0|rvalid~regout )))

	.dataa(vcc),
	.datab(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout ),
	.datac(\u0|jtag_uart_0|rvalid~regout ),
	.datad(\u0|jtag_uart_0|fifo_rd~0_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|rvalid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|rvalid~0 .lut_mask = 16'hCCF0;
defparam \u0|jtag_uart_0|rvalid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y17_N31
cycloneii_lcell_ff \u0|dma_0|fi|buffer~32 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oFF_data [31]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|fi|buffer~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer~32_regout ));

// Location: LCFF_X28_Y17_N1
cycloneii_lcell_ff \u0|dma_0|fi|buffer_rtl_0_bypass[48] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|fi|buffer_rtl_0_bypass[48]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer_rtl_0_bypass [48]));

// Location: LCCOMB_X28_Y19_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~30 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~30_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20]))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~30 .lut_mask = 16'h8F80;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~15 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~15_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [6] & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [6]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~15 .lut_mask = 16'hCC8C;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y21_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [7]));

// Location: LCFF_X34_Y22_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg[23] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [23]));

// Location: LCFF_X29_Y21_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[23] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [23]));

// Location: LCCOMB_X29_Y21_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~60 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~60_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [23]))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [23]))

	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [23]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [23]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~60_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~60 .lut_mask = 16'hFA50;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y22_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg[21] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [21]));

// Location: LCCOMB_X27_Y22_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~62 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~62_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [21]))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [21]))

	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [21]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [21]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~62_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~62 .lut_mask = 16'hFA50;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N20
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[0]~2 (
// Equation(s):
// \u0|dma_0|rm|oFF_data[0]~2_combout  = (\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[0]~2_combout ) # 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout ))))

	.dataa(\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[0]~2_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[0]~2 .lut_mask = 16'hAA80;
defparam \u0|dma_0|rm|oFF_data[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N10
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[3]~4 (
// Equation(s):
// \u0|dma_0|rm|oFF_data[3]~4_combout  = (\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[3]~6_combout ) # 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout  & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[3]~6_combout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[3]~4 .lut_mask = 16'hA8A0;
defparam \u0|dma_0|rm|oFF_data[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N10
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_data[33] (
// Equation(s):
// \u0|cmd_xbar_mux|src_data [33] = (\u0|cmd_xbar_mux|saved_grant [0]) # ((\u0|cmd_xbar_mux|saved_grant [1] & \u0|nios2_qsys_0|d_byteenable [1]))

	.dataa(\u0|cmd_xbar_mux|saved_grant [1]),
	.datab(\u0|nios2_qsys_0|d_byteenable [1]),
	.datac(vcc),
	.datad(\u0|cmd_xbar_mux|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_data [33]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_data[33] .lut_mask = 16'hFF88;
defparam \u0|cmd_xbar_mux|src_data[33] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N10
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[11]~7 (
// Equation(s):
// \u0|dma_0|rm|oFF_data[11]~7_combout  = (\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[11]~12_combout ) # 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout ))))

	.dataa(\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[11]~12_combout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout ),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data[11]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[11]~7 .lut_mask = 16'hA888;
defparam \u0|dma_0|rm|oFF_data[11]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N20
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~9 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~9_combout  = (\u0|cmd_xbar_mux|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [12])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux|saved_grant [1]),
	.datad(\u0|nios2_qsys_0|d_writedata [12]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~9 .lut_mask = 16'hF000;
defparam \u0|cmd_xbar_mux|src_payload~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N4
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[12]~8 (
// Equation(s):
// \u0|dma_0|rm|oFF_data[12]~8_combout  = (\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[12]~14_combout ) # 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[12]~14_combout ),
	.datac(\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 ),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data[12]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[12]~8 .lut_mask = 16'hE0C0;
defparam \u0|dma_0|rm|oFF_data[12]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N30
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_data[34] (
// Equation(s):
// \u0|cmd_xbar_mux|src_data [34] = (\u0|cmd_xbar_mux|saved_grant [0]) # ((\u0|nios2_qsys_0|d_byteenable [2] & \u0|cmd_xbar_mux|saved_grant [1]))

	.dataa(\u0|nios2_qsys_0|d_byteenable [2]),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux|saved_grant [1]),
	.datad(\u0|cmd_xbar_mux|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_data [34]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_data[34] .lut_mask = 16'hFFA0;
defparam \u0|cmd_xbar_mux|src_data[34] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N12
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~11 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~11_combout  = (\u0|cmd_xbar_mux|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [14])

	.dataa(\u0|cmd_xbar_mux|saved_grant [1]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_writedata [14]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~11 .lut_mask = 16'hA0A0;
defparam \u0|cmd_xbar_mux|src_payload~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[13]~11 (
// Equation(s):
// \u0|dma_0|rm|oFF_data[13]~11_combout  = (\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[13]~17_combout ) # 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout  & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[13]~17_combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[13]~11 .lut_mask = 16'hEA00;
defparam \u0|dma_0|rm|oFF_data[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[15]~12 (
// Equation(s):
// \u0|dma_0|rm|oFF_data[15]~12_combout  = (\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[15]~18_combout ) # 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79  & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[15]~18_combout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data[15]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[15]~12 .lut_mask = 16'hEC00;
defparam \u0|dma_0|rm|oFF_data[15]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y20_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [17]));

// Location: LCFF_X27_Y21_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [6]));

// Location: LCFF_X28_Y22_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata[20] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [20]));

// Location: LCFF_X33_Y22_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [19]));

// Location: LCFF_X34_Y22_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [8]));

// Location: LCCOMB_X30_Y21_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~29 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~29_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [10])))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7])))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [10]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~29 .lut_mask = 16'hF808;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~21 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~21_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [23] & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [23]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~21 .lut_mask = 16'hCC8C;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~30 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~30_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [26])) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout  & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [26]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~30 .lut_mask = 16'hAAC0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y21_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg[22] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [22]));

// Location: LCCOMB_X30_Y21_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~68 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~68_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [22])) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [22])))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [22]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [22]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~68_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~68 .lut_mask = 16'hAFA0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~22 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~22_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [21] & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [21]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~22 .lut_mask = 16'hCC8C;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y13_N7
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata [6]));

// Location: LCCOMB_X30_Y19_N28
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[18]~13 (
// Equation(s):
// \u0|dma_0|rm|oFF_data[18]~13_combout  = (\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[18]~19_combout ) # 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82  & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[18]~19_combout ),
	.datab(\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[18]~13 .lut_mask = 16'hC888;
defparam \u0|dma_0|rm|oFF_data[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N6
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[17]~14 (
// Equation(s):
// \u0|dma_0|rm|oFF_data[17]~14_combout  = (\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[17]~20_combout ) # 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout  & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[17]~20_combout ),
	.datac(\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data[17]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[17]~14 .lut_mask = 16'hE0C0;
defparam \u0|dma_0|rm|oFF_data[17]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N30
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~22 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~22_combout  = (\u0|nios2_qsys_0|d_writedata [17] & \u0|cmd_xbar_mux|saved_grant [1])

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|d_writedata [17]),
	.datac(\u0|cmd_xbar_mux|saved_grant [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~22 .lut_mask = 16'hC0C0;
defparam \u0|cmd_xbar_mux|src_payload~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[10]~15 (
// Equation(s):
// \u0|dma_0|rm|oFF_data[10]~15_combout  = (\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[10]~21_combout ) # 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74~portadataout  & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[10]~21_combout ),
	.datac(\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data[10]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[10]~15 .lut_mask = 16'hE0C0;
defparam \u0|dma_0|rm|oFF_data[10]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N28
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~27 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~27_combout  = (\u0|nios2_qsys_0|d_writedata [6] & \u0|cmd_xbar_mux|saved_grant [1])

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|d_writedata [6]),
	.datac(\u0|cmd_xbar_mux|saved_grant [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~27 .lut_mask = 16'hC0C0;
defparam \u0|cmd_xbar_mux|src_payload~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[21]~20 (
// Equation(s):
// \u0|dma_0|rm|oFF_data[21]~20_combout  = (\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[21]~28_combout ) # 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[21]~28_combout ),
	.datac(\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 ),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data[21]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[21]~20 .lut_mask = 16'hE0C0;
defparam \u0|dma_0|rm|oFF_data[21]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N6
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~29 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~29_combout  = (\u0|nios2_qsys_0|d_writedata [20] & \u0|cmd_xbar_mux|saved_grant [1])

	.dataa(\u0|nios2_qsys_0|d_writedata [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|cmd_xbar_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~29 .lut_mask = 16'hAA00;
defparam \u0|cmd_xbar_mux|src_payload~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N10
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~30 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~30_combout  = (\u0|nios2_qsys_0|d_writedata [19] & \u0|cmd_xbar_mux|saved_grant [1])

	.dataa(\u0|nios2_qsys_0|d_writedata [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|cmd_xbar_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~30 .lut_mask = 16'hAA00;
defparam \u0|cmd_xbar_mux|src_payload~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N12
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[22]~23 (
// Equation(s):
// \u0|dma_0|rm|oFF_data[22]~23_combout  = (\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[22]~31_combout ) # 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86~portadataout  & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[22]~31_combout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data[22]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[22]~23 .lut_mask = 16'hEC00;
defparam \u0|dma_0|rm|oFF_data[22]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N20
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[28]~28 (
// Equation(s):
// \u0|dma_0|rm|oFF_data[28]~28_combout  = (\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~40_combout ) # 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92  & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~40_combout ),
	.datab(\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[28]~28 .lut_mask = 16'hC888;
defparam \u0|dma_0|rm|oFF_data[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N20
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[30]~31 (
// Equation(s):
// \u0|dma_0|rm|oFF_data[30]~31_combout  = (\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~46_combout ) # 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94~portadataout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~46_combout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94~portadataout ),
	.datad(\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data[30]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[30]~31 .lut_mask = 16'hEC00;
defparam \u0|dma_0|rm|oFF_data[30]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N6
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[31]~32 (
// Equation(s):
// \u0|dma_0|rm|oFF_data[31]~32_combout  = (\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~48_combout ) # 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95  & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~48_combout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data[31]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[31]~32 .lut_mask = 16'hA888;
defparam \u0|dma_0|rm|oFF_data[31]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~23 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~23_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [8] & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [8]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~23 .lut_mask = 16'hEF00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~25 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~25_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [22] & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]) # 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [22]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~25 .lut_mask = 16'hEF00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y21_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [13]));

// Location: LCCOMB_X29_Y22_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~72 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~72_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [13]))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [13]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [13]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [13]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~72_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~72 .lut_mask = 16'hF0CC;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y21_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [14]));

// Location: LCCOMB_X31_Y20_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~74 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~74_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [14])) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [14])))

	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [14]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [14]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~74_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~74 .lut_mask = 16'hF3C0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~27 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~27_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [13] & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]) # 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [13]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~27 .lut_mask = 16'hF0B0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~28 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~28_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [14] & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]) # 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [14]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~28 .lut_mask = 16'hEF00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y22_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [12]));

// Location: LCCOMB_X34_Y21_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~79 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~79_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [12]))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [12]))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [12]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [12]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~79_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~79 .lut_mask = 16'hF0AA;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~30 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~30_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [12] & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [12]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~30 .lut_mask = 16'hEF00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N8
cycloneii_lcell_comb \u0|dma_0|wm|oWM_done~4 (
// Equation(s):
// \u0|dma_0|wm|oWM_done~4_combout  = (\u0|dma_0|wm|Equal0~20_combout  & ((\u0|dma_0|fi|FF_empty~combout ) # ((\u0|dma_0|wm|state [0]) # (\u0|dma_0|wm|state [1]))))

	.dataa(\u0|dma_0|fi|FF_empty~combout ),
	.datab(\u0|dma_0|wm|state [0]),
	.datac(\u0|dma_0|wm|state [1]),
	.datad(\u0|dma_0|wm|Equal0~20_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_done~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_done~4 .lut_mask = 16'hFE00;
defparam \u0|dma_0|wm|oWM_done~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N14
cycloneii_lcell_comb \u0|cmd_xbar_mux_003|src_valid~4 (
// Equation(s):
// \u0|cmd_xbar_mux_003|src_valid~4_combout  = (\u0|addr_router|Equal3~2_combout  & (!\u0|nios2_qsys_0|i_read~regout  & (!\u0|nios2_qsys_0_instruction_master_translator|read_accepted~regout  & \u0|cmd_xbar_mux_003|saved_grant [0])))

	.dataa(\u0|addr_router|Equal3~2_combout ),
	.datab(\u0|nios2_qsys_0|i_read~regout ),
	.datac(\u0|nios2_qsys_0_instruction_master_translator|read_accepted~regout ),
	.datad(\u0|cmd_xbar_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_003|src_valid~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_003|src_valid~4 .lut_mask = 16'h0200;
defparam \u0|cmd_xbar_mux_003|src_valid~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N4
cycloneii_lcell_comb \u0|onchip_memory2_1|wren~3 (
// Equation(s):
// \u0|onchip_memory2_1|wren~3_combout  = (\u0|onchip_memory2_1|wren~2_combout  & ((\u0|cmd_xbar_mux_002|WideOr1~0_combout ) # ((\u0|dma_0|wm|oWM_write~regout  & \u0|cmd_xbar_mux_002|saved_grant [2]))))

	.dataa(\u0|onchip_memory2_1|wren~2_combout ),
	.datab(\u0|cmd_xbar_mux_002|WideOr1~0_combout ),
	.datac(\u0|dma_0|wm|oWM_write~regout ),
	.datad(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_1|wren~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_1|wren~3 .lut_mask = 16'hA888;
defparam \u0|onchip_memory2_1|wren~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[27]~57 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[27]~57_combout  = (\u0|nios2_qsys_0|E_alu_result[27]~30_combout  & (!\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout  & !\u0|nios2_qsys_0|R_ctrl_br_cmp~regout ))

	.dataa(\u0|nios2_qsys_0|E_alu_result[27]~30_combout ),
	.datab(\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout ),
	.datac(\u0|nios2_qsys_0|R_ctrl_br_cmp~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[27]~57_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[27]~57 .lut_mask = 16'h0202;
defparam \u0|nios2_qsys_0|E_alu_result[27]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[26]~58 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[26]~58_combout  = (!\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout  & (!\u0|nios2_qsys_0|R_ctrl_br_cmp~regout  & \u0|nios2_qsys_0|E_alu_result[26]~32_combout ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout ),
	.datac(\u0|nios2_qsys_0|R_ctrl_br_cmp~regout ),
	.datad(\u0|nios2_qsys_0|E_alu_result[26]~32_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[26]~58_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[26]~58 .lut_mask = 16'h0300;
defparam \u0|nios2_qsys_0|E_alu_result[26]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[23]~61 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[23]~61_combout  = (!\u0|nios2_qsys_0|R_ctrl_br_cmp~regout  & (!\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout  & \u0|nios2_qsys_0|E_alu_result[23]~38_combout ))

	.dataa(\u0|nios2_qsys_0|R_ctrl_br_cmp~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout ),
	.datad(\u0|nios2_qsys_0|E_alu_result[23]~38_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[23]~61_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[23]~61 .lut_mask = 16'h0500;
defparam \u0|nios2_qsys_0|E_alu_result[23]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[22]~62 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[22]~62_combout  = (\u0|nios2_qsys_0|E_alu_result[22]~40_combout  & (!\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout  & !\u0|nios2_qsys_0|R_ctrl_br_cmp~regout ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|E_alu_result[22]~40_combout ),
	.datac(\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout ),
	.datad(\u0|nios2_qsys_0|R_ctrl_br_cmp~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[22]~62_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[22]~62 .lut_mask = 16'h000C;
defparam \u0|nios2_qsys_0|E_alu_result[22]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[30]~67 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[30]~67_combout  = (!\u0|nios2_qsys_0|R_ctrl_br_cmp~regout  & (!\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout  & \u0|nios2_qsys_0|E_alu_result[30]~53_combout ))

	.dataa(\u0|nios2_qsys_0|R_ctrl_br_cmp~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout ),
	.datad(\u0|nios2_qsys_0|E_alu_result[30]~53_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[30]~67_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[30]~67 .lut_mask = 16'h0500;
defparam \u0|nios2_qsys_0|E_alu_result[30]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_alu_force_xor~9 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_alu_force_xor~9_combout  = (!\u0|nios2_qsys_0|D_iw [0] & (!\u0|nios2_qsys_0|D_iw [4] & \u0|nios2_qsys_0|D_iw [1]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|D_iw [0]),
	.datac(\u0|nios2_qsys_0|D_iw [4]),
	.datad(\u0|nios2_qsys_0|D_iw [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_alu_force_xor~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_alu_force_xor~9 .lut_mask = 16'h0300;
defparam \u0|nios2_qsys_0|D_ctrl_alu_force_xor~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|D_wr_dst_reg~2 (
// Equation(s):
// \u0|nios2_qsys_0|D_wr_dst_reg~2_combout  = (\u0|nios2_qsys_0|D_iw [1]) # (!\u0|nios2_qsys_0|D_iw [0])

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|D_iw [0]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|D_iw [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_wr_dst_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_wr_dst_reg~2 .lut_mask = 16'hFF33;
defparam \u0|nios2_qsys_0|D_wr_dst_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_alu_subtract~2 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_alu_subtract~2_combout  = (\u0|nios2_qsys_0|D_iw [4] & (!\u0|nios2_qsys_0|D_iw [3] & (\u0|nios2_qsys_0|D_iw [2] $ (!\u0|nios2_qsys_0|D_iw [1])))) # (!\u0|nios2_qsys_0|D_iw [4] & (\u0|nios2_qsys_0|D_iw [3] & ((\u0|nios2_qsys_0|D_iw 
// [1]) # (!\u0|nios2_qsys_0|D_iw [2]))))

	.dataa(\u0|nios2_qsys_0|D_iw [4]),
	.datab(\u0|nios2_qsys_0|D_iw [2]),
	.datac(\u0|nios2_qsys_0|D_iw [3]),
	.datad(\u0|nios2_qsys_0|D_iw [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_alu_subtract~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_alu_subtract~2 .lut_mask = 16'h5812;
defparam \u0|nios2_qsys_0|D_ctrl_alu_subtract~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_alu_subtract~6 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_alu_subtract~6_combout  = (\u0|nios2_qsys_0|D_ctrl_alu_subtract~2_combout  & !\u0|nios2_qsys_0|D_iw [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|D_ctrl_alu_subtract~2_combout ),
	.datad(\u0|nios2_qsys_0|D_iw [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_alu_subtract~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_alu_subtract~6 .lut_mask = 16'h00F0;
defparam \u0|nios2_qsys_0|D_ctrl_alu_subtract~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N30
cycloneii_lcell_comb \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout  = ((\u0|jtag_uart_0|av_waitrequest~regout  & (\u0|addr_router_001|Equal4~1_combout  & \u0|cmd_xbar_mux_003|src_payload~0_combout ))) # 
// (!\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0])

	.dataa(\u0|jtag_uart_0|av_waitrequest~regout ),
	.datab(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datac(\u0|addr_router_001|Equal4~1_combout ),
	.datad(\u0|cmd_xbar_mux_003|src_payload~0_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'hB333;
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N0
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|jtag_uart_0|t_dav~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 .lut_mask = 16'h0F0F;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N26
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|packet_in_progress~0 (
// Equation(s):
// \u0|cmd_xbar_mux_001|packet_in_progress~0_combout  = !\u0|cmd_xbar_mux_001|update_grant~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|cmd_xbar_mux_001|update_grant~1_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|packet_in_progress~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|packet_in_progress~0 .lut_mask = 16'h00FF;
defparam \u0|cmd_xbar_mux_001|packet_in_progress~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N28
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|read~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|read~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|read~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|read~0 .lut_mask = 16'h0F0F;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N2
cycloneii_lcell_comb \u0|cmd_xbar_mux|arb|top_priority_reg[0]~1 (
// Equation(s):
// \u0|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout  = !\u0|cmd_xbar_mux|arb|grant[1]~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|cmd_xbar_mux|arb|grant[1]~0_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|arb|top_priority_reg[0]~1 .lut_mask = 16'h00FF;
defparam \u0|cmd_xbar_mux|arb|top_priority_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N28
cycloneii_lcell_comb \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21 (
// Equation(s):
// \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout  = !\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21 .lut_mask = 16'h0F0F;
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0_combout  = !\u0|rst_controller|r_sync_rst~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|rst_controller|r_sync_rst~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0 .lut_mask = 16'h00FF;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: JTAG_X1_Y19_N0
cycloneii_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~combout ),
	.tck(\altera_reserved_tck~combout ),
	.tdi(\altera_reserved_tdi~combout ),
	.ntrst(gnd),
	.tdoutap(gnd),
	.tdouser(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LCFF_X16_Y19_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~feeder_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]));

// Location: LCFF_X14_Y19_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~11_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]));

// Location: LCFF_X14_Y19_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]));

// Location: LCFF_X14_Y19_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]));

// Location: LCFF_X14_Y19_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]));

// Location: LCFF_X14_Y19_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]));

// Location: LCCOMB_X15_Y19_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~4_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~7_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .lut_mask = 16'hE2C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y19_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]));

// Location: LCFF_X18_Y14_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]));

// Location: LCFF_X18_Y14_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]));

// Location: LCFF_X18_Y14_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]));

// Location: LCFF_X18_Y14_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]));

// Location: LCFF_X18_Y14_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]));

// Location: LCCOMB_X14_Y19_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 .lut_mask = 16'h55AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7 .lut_mask = 16'hC303;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9 .lut_mask = 16'h5AAF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~11 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~11_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~12 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~11 .lut_mask = 16'hC303;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~12 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 .lut_mask = 16'h0FF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .lut_mask = 16'hBB88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y19_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]));

// Location: LCCOMB_X18_Y14_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 .lut_mask = 16'h55AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~15 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 .lut_mask = 16'h3C3F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~15 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 .lut_mask = 16'hA50A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h5A5F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hC3C3;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .lut_mask = 16'hBB88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y19_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]));

// Location: LCCOMB_X16_Y19_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~16_combout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .lut_mask = 16'hBB88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ));

// Location: LCFF_X18_Y18_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ));

// Location: LCFF_X18_Y18_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ));

// Location: LCFF_X18_Y17_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout ));

// Location: LCFF_X18_Y17_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout ));

// Location: LCFF_X18_Y17_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout ));

// Location: LCFF_X18_Y17_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~regout ));

// Location: LCFF_X16_Y17_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]));

// Location: LCFF_X16_Y17_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]));

// Location: LCFF_X16_Y17_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]));

// Location: LCFF_X17_Y18_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]));

// Location: LCCOMB_X17_Y18_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .lut_mask = 16'h8B88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .lut_mask = 16'h0004;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .lut_mask = 16'hF888;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y14_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]));

// Location: LCCOMB_X17_Y18_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .lut_mask = 16'h0100;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1 .lut_mask = 16'h0F3C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2 .lut_mask = 16'h4000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~regout ));

// Location: LCCOMB_X18_Y18_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7 .lut_mask = 16'hFA50;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~regout ));

// Location: LCCOMB_X18_Y18_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8 .lut_mask = 16'hE4E4;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~regout ));

// Location: LCCOMB_X18_Y18_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9 .lut_mask = 16'hFA50;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y17_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~regout ));

// Location: LCCOMB_X18_Y17_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13 .lut_mask = 16'hACAC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y17_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~regout ));

// Location: LCCOMB_X18_Y17_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14 .lut_mask = 16'hFA0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y17_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~regout ));

// Location: LCCOMB_X18_Y17_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15 .lut_mask = 16'hCACA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y17_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~regout ));

// Location: LCCOMB_X18_Y17_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16 .lut_mask = 16'hFA0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .lut_mask = 16'hFAFB;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .lut_mask = 16'h0010;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .lut_mask = 16'hF0E0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .lut_mask = 16'hF0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~4 .lut_mask = 16'hCEFA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y19_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]));

// Location: LCCOMB_X15_Y19_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~5 .lut_mask = 16'hF077;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~6 .lut_mask = 16'h8000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~4_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~5_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~7 .lut_mask = 16'hCC0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .lut_mask = 16'h0FFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .lut_mask = 16'hF0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 .lut_mask = 16'h3A0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y18_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]));

// Location: LCCOMB_X17_Y18_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4 .lut_mask = 16'hF003;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5 .lut_mask = 16'h0105;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .lut_mask = 16'h0A00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .lut_mask = 16'h1050;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .lut_mask = 16'h4000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y14_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]));

// Location: LCCOMB_X17_Y14_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .lut_mask = 16'h0AAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .lut_mask = 16'hFFEA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4 .lut_mask = 16'hFA50;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5 .lut_mask = 16'hFA50;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6 .lut_mask = 16'hD8D8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10 .lut_mask = 16'hFA50;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11 .lut_mask = 16'hFA50;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12 .lut_mask = 16'hDD88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13 .lut_mask = 16'hF5A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y16_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout ));

// Location: LCCOMB_X15_Y19_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 .lut_mask = 16'h0003;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13 .lut_mask = 16'hAABA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~14 .lut_mask = 16'hEAC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y17_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]));

// Location: LCCOMB_X17_Y18_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2 .lut_mask = 16'h0008;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3 .lut_mask = 16'h00CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .lut_mask = 16'h2000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 .lut_mask = 16'h01EB;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y19_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]));

// Location: LCCOMB_X15_Y19_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 .lut_mask = 16'hF111;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y18_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]));

// Location: LCCOMB_X17_Y18_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .lut_mask = 16'h0F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~13 .lut_mask = 16'hFFF7;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .lut_mask = 16'h030F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y14_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]));

// Location: LCCOMB_X17_Y14_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .lut_mask = 16'hEAC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y17_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]));

// Location: LCCOMB_X15_Y19_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 .lut_mask = 16'h2031;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y19_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]));

// Location: LCCOMB_X15_Y19_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 .lut_mask = 16'h8033;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 .lut_mask = 16'hF3F1;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y18_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]));

// Location: LCCOMB_X17_Y18_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .lut_mask = 16'h0002;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .lut_mask = 16'h4F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y14_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]));

// Location: LCCOMB_X17_Y14_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 .lut_mask = 16'hFFF8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y17_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]));

// Location: LCCOMB_X15_Y19_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 .lut_mask = 16'h2F32;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 .lut_mask = 16'h3300;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y19_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]));

// Location: LCCOMB_X15_Y19_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~16 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~16 .lut_mask = 16'hCC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .lut_mask = 16'h5050;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 .lut_mask = 16'h00A2;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17 .lut_mask = 16'h5404;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y17_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]));

// Location: LCCOMB_X17_Y16_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~18 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~18 .lut_mask = 16'hFFA8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8 .lut_mask = 16'h0008;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~13_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22 .lut_mask = 16'hCD05;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23 .lut_mask = 16'hFF08;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4 .lut_mask = 16'h0080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N10
cycloneii_lcell_comb \u0|dma_0|fi|buffer_rtl_0_bypass[15]~feeder (
// Equation(s):
// \u0|dma_0|fi|buffer_rtl_0_bypass[15]~feeder_combout  = \u0|dma_0|fi|pos_write [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|fi|pos_write [7]),
	.cin(gnd),
	.combout(\u0|dma_0|fi|buffer_rtl_0_bypass[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[15]~feeder .lut_mask = 16'hFF00;
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N16
cycloneii_lcell_comb \u0|dma_0|fi|buffer_rtl_0_bypass[9]~feeder (
// Equation(s):
// \u0|dma_0|fi|buffer_rtl_0_bypass[9]~feeder_combout  = \u0|dma_0|fi|pos_write [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|fi|pos_write [4]),
	.cin(gnd),
	.combout(\u0|dma_0|fi|buffer_rtl_0_bypass[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[9]~feeder .lut_mask = 16'hFF00;
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N14
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|read_req~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift [9]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|read_req~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|read_req~feeder .lut_mask = 16'hFF00;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|read_req~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N4
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [1]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata[1]~feeder .lut_mask = 16'hFF00;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N14
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [2]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata[2]~feeder .lut_mask = 16'hFF00;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N6
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata[6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [6]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata[6]~feeder .lut_mask = 16'hFF00;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout  = 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]~feeder_combout  = 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]~feeder_combout  = 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout  = 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [2]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N18
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress[21]~feeder (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress[21]~feeder_combout  = \u0|dma_0|control|oWM_startaddress~9_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|control|oWM_startaddress~9_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress[21]~feeder .lut_mask = 16'hFF00;
defparam \u0|dma_0|control|oWM_startaddress[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N16
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress[18]~feeder (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress[18]~feeder_combout  = \u0|dma_0|control|oWM_startaddress~12_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|control|oWM_startaddress~12_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress[18]~feeder .lut_mask = 16'hFF00;
defparam \u0|dma_0|control|oWM_startaddress[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N0
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress[17]~feeder (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress[17]~feeder_combout  = \u0|dma_0|control|oWM_startaddress~13_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|control|oWM_startaddress~13_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress[17]~feeder .lut_mask = 16'hFF00;
defparam \u0|dma_0|control|oWM_startaddress[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N2
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress[12]~feeder (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress[12]~feeder_combout  = \u0|dma_0|control|oWM_startaddress~18_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|dma_0|control|oWM_startaddress~18_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress[12]~feeder .lut_mask = 16'hF0F0;
defparam \u0|dma_0|control|oWM_startaddress[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N30
cycloneii_lcell_comb \u0|dma_0|control|oLength[11]~feeder (
// Equation(s):
// \u0|dma_0|control|oLength[11]~feeder_combout  = \u0|dma_0|control|oWM_startaddress~19_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|control|oWM_startaddress~19_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|control|oLength[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oLength[11]~feeder .lut_mask = 16'hFF00;
defparam \u0|dma_0|control|oLength[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N4
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress[9]~feeder (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress[9]~feeder_combout  = \u0|dma_0|control|oWM_startaddress~21_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|control|oWM_startaddress~21_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress[9]~feeder .lut_mask = 16'hFF00;
defparam \u0|dma_0|control|oWM_startaddress[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N8
cycloneii_lcell_comb \u0|dma_0|control|oRM_startaddress[0]~feeder (
// Equation(s):
// \u0|dma_0|control|oRM_startaddress[0]~feeder_combout  = \u0|dma_0|control|oWM_startaddress~31_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|control|oWM_startaddress~31_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|control|oRM_startaddress[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oRM_startaddress[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|dma_0|control|oRM_startaddress[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]~feeder_combout  = 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [4]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cycloneii_lcell_comb \u0|jtag_uart_0|t_dav~feeder (
// Equation(s):
// \u0|jtag_uart_0|t_dav~feeder_combout  = \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|t_dav~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|t_dav~feeder .lut_mask = 16'hFF00;
defparam \u0|jtag_uart_0|t_dav~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~feeder_combout  = 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~feeder_combout  = 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N4
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|read1~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|read~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|read1~feeder .lut_mask = 16'hFF00;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|read1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6]~feeder_combout  = 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [6]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder_combout  = 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [29]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [29]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout  = 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23]~feeder_combout  = 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [23]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [23]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N24
cycloneii_lcell_comb \u0|dma_0|fi|buffer_rtl_0_bypass[28]~feeder (
// Equation(s):
// \u0|dma_0|fi|buffer_rtl_0_bypass[28]~feeder_combout  = \u0|dma_0|rm|oFF_data [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|dma_0|rm|oFF_data [11]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|dma_0|fi|buffer_rtl_0_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[28]~feeder .lut_mask = 16'hF0F0;
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N8
cycloneii_lcell_comb \u0|dma_0|fi|buffer_rtl_0_bypass[38]~feeder (
// Equation(s):
// \u0|dma_0|fi|buffer_rtl_0_bypass[38]~feeder_combout  = \u0|dma_0|rm|oFF_data [21]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|rm|oFF_data [21]),
	.cin(gnd),
	.combout(\u0|dma_0|fi|buffer_rtl_0_bypass[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[38]~feeder .lut_mask = 16'hFF00;
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N14
cycloneii_lcell_comb \u0|dma_0|fi|buffer_rtl_0_bypass[44]~feeder (
// Equation(s):
// \u0|dma_0|fi|buffer_rtl_0_bypass[44]~feeder_combout  = \u0|dma_0|rm|oFF_data [27]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|rm|oFF_data [27]),
	.cin(gnd),
	.combout(\u0|dma_0|fi|buffer_rtl_0_bypass[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[44]~feeder .lut_mask = 16'hFF00;
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N0
cycloneii_lcell_comb \u0|dma_0|fi|buffer_rtl_0_bypass[48]~feeder (
// Equation(s):
// \u0|dma_0|fi|buffer_rtl_0_bypass[48]~feeder_combout  = \u0|dma_0|rm|oFF_data [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|rm|oFF_data [31]),
	.cin(gnd),
	.combout(\u0|dma_0|fi|buffer_rtl_0_bypass[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[48]~feeder .lut_mask = 16'hFF00;
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~feeder (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~feeder .lut_mask = 16'hAAAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_50~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK_50~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_50));
// synopsys translate_off
defparam \CLOCK_50~I .input_async_reset = "none";
defparam \CLOCK_50~I .input_power_up = "low";
defparam \CLOCK_50~I .input_register_mode = "none";
defparam \CLOCK_50~I .input_sync_reset = "none";
defparam \CLOCK_50~I .oe_async_reset = "none";
defparam \CLOCK_50~I .oe_power_up = "low";
defparam \CLOCK_50~I .oe_register_mode = "none";
defparam \CLOCK_50~I .oe_sync_reset = "none";
defparam \CLOCK_50~I .operation_mode = "input";
defparam \CLOCK_50~I .output_async_reset = "none";
defparam \CLOCK_50~I .output_power_up = "low";
defparam \CLOCK_50~I .output_register_mode = "none";
defparam \CLOCK_50~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \CLOCK_50~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLOCK_50~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~clkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~clkctrl .clock_type = "global clock";
defparam \CLOCK_50~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N2
cycloneii_lcell_comb \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 16'hFFFF;
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \altera_reserved_tck~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tck~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tck));
// synopsys translate_off
defparam \altera_reserved_tck~I .input_async_reset = "none";
defparam \altera_reserved_tck~I .input_power_up = "low";
defparam \altera_reserved_tck~I .input_register_mode = "none";
defparam \altera_reserved_tck~I .input_sync_reset = "none";
defparam \altera_reserved_tck~I .oe_async_reset = "none";
defparam \altera_reserved_tck~I .oe_power_up = "low";
defparam \altera_reserved_tck~I .oe_register_mode = "none";
defparam \altera_reserved_tck~I .oe_sync_reset = "none";
defparam \altera_reserved_tck~I .operation_mode = "input";
defparam \altera_reserved_tck~I .output_async_reset = "none";
defparam \altera_reserved_tck~I .output_power_up = "low";
defparam \altera_reserved_tck~I .output_register_mode = "none";
defparam \altera_reserved_tck~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \altera_reserved_tdi~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tdi~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tdi));
// synopsys translate_off
defparam \altera_reserved_tdi~I .input_async_reset = "none";
defparam \altera_reserved_tdi~I .input_power_up = "low";
defparam \altera_reserved_tdi~I .input_register_mode = "none";
defparam \altera_reserved_tdi~I .input_sync_reset = "none";
defparam \altera_reserved_tdi~I .oe_async_reset = "none";
defparam \altera_reserved_tdi~I .oe_power_up = "low";
defparam \altera_reserved_tdi~I .oe_register_mode = "none";
defparam \altera_reserved_tdi~I .oe_sync_reset = "none";
defparam \altera_reserved_tdi~I .operation_mode = "input";
defparam \altera_reserved_tdi~I .output_async_reset = "none";
defparam \altera_reserved_tdi~I .output_power_up = "low";
defparam \altera_reserved_tdi~I .output_register_mode = "none";
defparam \altera_reserved_tdi~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N0
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3 .lut_mask = 16'hCC18;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 .lut_mask = 16'h8080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 .lut_mask = 16'hF878;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0A0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y17_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]));

// Location: LCCOMB_X14_Y17_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y17_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]));

// Location: LCCOMB_X14_Y17_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .lut_mask = 16'h5AF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y17_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]));

// Location: LCCOMB_X16_Y17_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .lut_mask = 16'hA0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y17_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]));

// Location: LCCOMB_X14_Y17_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .lut_mask = 16'h5575;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y17_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]));

// Location: LCCOMB_X17_Y16_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .lut_mask = 16'hE0E0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y16_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]));

// Location: LCCOMB_X17_Y16_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y16_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]));

// Location: LCCOMB_X17_Y16_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y16_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]));

// Location: LCCOMB_X17_Y16_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .lut_mask = 16'hF0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y16_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]));

// Location: LCCOMB_X16_Y17_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .lut_mask = 16'hFFFB;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y17_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]));

// Location: CLKCTRL_G3
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .lut_mask = 16'h0F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y17_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]));

// Location: LCCOMB_X16_Y17_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .lut_mask = 16'hFFFA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y17_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]));

// Location: LCFF_X15_Y17_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]));

// Location: LCFF_X15_Y17_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]));

// Location: LCCOMB_X15_Y17_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y17_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]));

// Location: LCCOMB_X15_Y17_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y17_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]));

// Location: LCFF_X15_Y17_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]));

// Location: LCCOMB_X15_Y17_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y17_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]));

// Location: LCFF_X15_Y17_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]));

// Location: LCCOMB_X15_Y17_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .lut_mask = 16'h0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y17_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]));

// Location: LCCOMB_X15_Y17_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y17_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]));

// Location: LCCOMB_X15_Y17_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .lut_mask = 16'h0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y17_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]));

// Location: LCCOMB_X16_Y17_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .lut_mask = 16'h0020;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .lut_mask = 16'hFAFA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y17_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]));

// Location: LCCOMB_X16_Y17_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y17_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]));

// Location: LCCOMB_X16_Y17_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hF0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y17_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ));

// Location: LCCOMB_X18_Y16_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~9 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~9 .lut_mask = 16'h0C00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8 .lut_mask = 16'h3700;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\~GND~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7 .lut_mask = 16'hA080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~9_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10 .lut_mask = 16'hFFF8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y16_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]));

// Location: LCCOMB_X18_Y16_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~11 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~9_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~11 .lut_mask = 16'hFC30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y16_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~11_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]));

// Location: LCCOMB_X17_Y17_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 .lut_mask = 16'h0003;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 .lut_mask = 16'hD850;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y19_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]));

// Location: LCCOMB_X31_Y19_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .lut_mask = 16'hCC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y19_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ));

// Location: CLKCTRL_G8
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X17_Y17_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]));

// Location: LCCOMB_X18_Y17_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7 .lut_mask = 16'hDD88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11 .lut_mask = 16'h00F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8 .lut_mask = 16'h007F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9 .lut_mask = 16'h020A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y17_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~regout ));

// Location: LCCOMB_X18_Y17_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10 .lut_mask = 16'hFA0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 (
	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|ir_out [1]),
	.datab(\~GND~combout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 .lut_mask = 16'hCCAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12 (
	.dataa(\~GND~combout ),
	.datab(\~GND~combout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12 .lut_mask = 16'hCCAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13 .lut_mask = 16'h0F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14 (
	.dataa(\~GND~combout ),
	.datab(\~GND~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14 .lut_mask = 16'hC0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15 .lut_mask = 16'hFAD8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y16_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]));

// Location: LCFF_X18_Y16_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]));

// Location: LCCOMB_X18_Y16_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~2 .lut_mask = 16'hFBC8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4 .lut_mask = 16'hC888;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y16_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]));

// Location: LCCOMB_X18_Y17_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3 .lut_mask = 16'h0040;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12 .lut_mask = 16'hAA08;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y17_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout ));

// Location: LCCOMB_X18_Y16_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~1 (
	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|ir_out [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~1 .lut_mask = 16'hEE22;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y16_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~1_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]));

// Location: LCCOMB_X17_Y18_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .lut_mask = 16'h2020;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .lut_mask = 16'hA080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7 .lut_mask = 16'h44F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y16_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]));

// Location: LCCOMB_X18_Y16_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0 .lut_mask = 16'hF3C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 (
	.dataa(\~GND~combout ),
	.datab(\~GND~combout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .lut_mask = 16'hAACC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y16_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]));

// Location: LCCOMB_X16_Y19_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .lut_mask = 16'hCCF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y19_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ));

// Location: LCCOMB_X17_Y18_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .lut_mask = 16'hBA00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .lut_mask = 16'h000E;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder .lut_mask = 16'hFFFF;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .lut_mask = 16'hC0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .lut_mask = 16'h1055;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .lut_mask = 16'h0080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y17_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ));

// Location: LCCOMB_X16_Y17_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .lut_mask = 16'h6A40;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .lut_mask = 16'hFEF8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y17_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ));

// Location: LCCOMB_X31_Y19_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8] & 
// (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout  & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ))

	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0 .lut_mask = 16'hA000;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|DRsize.000 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~regout ));

// Location: LCCOMB_X31_Y20_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [1])) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~regout  & ((\altera_internal_jtag~TDIUTAP )))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [1]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5 .lut_mask = 16'hAACC;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3 .lut_mask = 16'hEE44;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4 .lut_mask = 16'h0F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1 .lut_mask = 16'h1555;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2 .lut_mask = 16'h004C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~regout ));

// Location: LCCOMB_X18_Y18_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6 .lut_mask = 16'hEE44;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5 .lut_mask = 16'hAA08;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ));

// Location: LCCOMB_X18_Y18_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0 .lut_mask = 16'hDD88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~regout ));

// Location: LCCOMB_X18_Y18_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~regout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0 .lut_mask = 16'hDD88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ));

// Location: LCCOMB_X31_Y20_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|Mux37~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout  = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|Mux37~0 .lut_mask = 16'h000F;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~20 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~20_combout  = (\altera_internal_jtag~TDIUTAP  & 
// (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout  & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout  & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4])))

	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~20 .lut_mask = 16'h2000;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ) # 
// ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ))

	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr .lut_mask = 16'hAFFF;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[37]~21 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[37]~21_combout  = 
// ((!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout  & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  $ 
// (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout )))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout )

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[37]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[37]~21 .lut_mask = 16'h575D;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[37]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y22_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[37] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[37]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [37]));

// Location: LCCOMB_X32_Y22_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~22 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout  & 
// (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4] & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout  & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [37])))

	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [37]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~22 .lut_mask = 16'h0800;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y22_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[36] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[37]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [36]));

// Location: LCCOMB_X31_Y20_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|DRsize.100~regout  & (\altera_internal_jtag~TDIUTAP )) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|DRsize.100~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [36])))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|DRsize.100~regout ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [36]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~23 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~23_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [35] & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout ) # ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [35]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~23 .lut_mask = 16'hA8A0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~25 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~25_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~23_combout ) # 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~24_combout  & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout  & 
// !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout )))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~24_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~23_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~25 .lut_mask = 16'hFF02;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[35] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6_combout ),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [35]));

// Location: LCCOMB_X31_Y22_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~28 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~28_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_error~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout ))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [35]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_error~regout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [35]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~28 .lut_mask = 16'hB380;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29_combout  = 
// ((!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout  & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ) # 
// (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout )))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout )

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29 .lut_mask = 16'h575F;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y22_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[34] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [34]));

// Location: LCCOMB_X31_Y19_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8] & 
// (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout  & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ))

	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0 .lut_mask = 16'h00A0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y19_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~regout ));

// Location: LCCOMB_X31_Y24_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout  = 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg [0]));

// Location: LCCOMB_X31_Y24_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout  = 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~regout  & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg [0])

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0 .lut_mask = 16'h5500;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ));

// Location: LCFF_X30_Y23_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[34] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [34]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34]));

// Location: LCCOMB_X31_Y20_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~31 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout  = ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout  & 
// !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout )) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout )

	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~31 .lut_mask = 16'h0CFF;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout  = 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [28]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [28]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y22_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [28]));

// Location: LCFF_X31_Y19_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~regout ));

// Location: LCCOMB_X33_Y19_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout  = 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y19_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg [0]));

// Location: LCCOMB_X33_Y19_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0_combout  = 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~regout  & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg [0])

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0 .lut_mask = 16'h5500;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y19_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jxuir (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~regout ));

// Location: LCFF_X33_Y19_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|ir[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|ir [0]));

// Location: LCFF_X33_Y19_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|ir[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|ir [1]));

// Location: LCFF_X33_Y19_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~regout ));

// Location: LCCOMB_X33_Y19_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout  = 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|ir [0] & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|ir [1] & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~regout ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|ir [0]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|ir [1]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0 .lut_mask = 16'h3000;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y22_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [36]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]));

// Location: LCCOMB_X34_Y22_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~11 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~11_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [28] & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [28]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~11 .lut_mask = 16'hCC8C;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y22_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg[28] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [28]));

// Location: LCCOMB_X30_Y23_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~43 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~43_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [28]))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [28]))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [28]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [28]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~43_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~43 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~44 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~44_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [30] & 
// (((!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout  & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~43_combout )) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [30] & 
// (((!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout  & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~43_combout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [30]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~43_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~44_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~44 .lut_mask = 16'h2F22;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y22_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[29] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [29]));

// Location: LCCOMB_X31_Y22_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~38 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~38_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~37_combout  & 
// (((!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [29])) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout ))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~37_combout  & 
// (((!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [29]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~37_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [29]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~38_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~38 .lut_mask = 16'h2F22;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y22_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[28] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [28]));

// Location: LCFF_X33_Y23_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[35] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [35]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [35]));

// Location: LCCOMB_X33_Y19_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  = 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|ir [1] & 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|ir [0] & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~regout  & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [35])))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|ir [1]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|ir [0]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~regout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [35]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b .lut_mask = 16'h1000;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout  = 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|ir [0] & 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|ir [1] & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~regout ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|ir [0]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|ir [1]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1 .lut_mask = 16'h0300;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~8 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~8_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout )))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34] & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [17])) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34] & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout )))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [17]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~8 .lut_mask = 16'hFB40;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y23_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [10]));

// Location: LCCOMB_X31_Y22_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~49 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~49_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|resetlatch~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout ))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [34]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|resetlatch~regout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [34]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~49_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~49 .lut_mask = 16'h88F0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y22_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[33] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~49_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [33]));

// Location: LCCOMB_X31_Y22_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~48 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~48_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~47_combout  & 
// (((!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [33])) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout ))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~47_combout  & 
// (((!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [33]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~47_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [33]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~48_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~48 .lut_mask = 16'h2F22;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y22_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[32] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [32]));

// Location: LCFF_X31_Y24_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [32]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [32]));

// Location: LCCOMB_X33_Y23_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0_combout  = \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [2] $ (VCC)
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~1  = CARRY(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [2])

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0_combout ),
	.cout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~1 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0 .lut_mask = 16'h55AA;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [3] & 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~1 )) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [3] & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~1 ) # (GND)))
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~3  = CARRY((!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~1 ) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [3]))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~1 ),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2_combout ),
	.cout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~3 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2 .lut_mask = 16'h5A5F;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [4] & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~3  $ (GND))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [4] & 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~3  & VCC))
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~5  = CARRY((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [4] & 
// !\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~3 ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~3 ),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4_combout ),
	.cout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~5 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4 .lut_mask = 16'hC30C;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|ir [1]) # 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [35]) # 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|ir [0]) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~regout )))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|ir [1]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [35]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|ir [0]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0 .lut_mask = 16'hFEFF;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~1 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~1_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34] & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4_combout ))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [28])))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34] & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4_combout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [28]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4_combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~1 .lut_mask = 16'hF0B8;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y23_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [4]));

// Location: LCCOMB_X33_Y23_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [5] & 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~5 )) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [5] & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~5 ) # (GND)))
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~7  = CARRY((!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~5 ) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [5]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~5 ),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6_combout ),
	.cout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~7 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6 .lut_mask = 16'h3C3F;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~3 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~3_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34] & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6_combout ))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [29])))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34] & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6_combout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [29]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6_combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~3 .lut_mask = 16'hF0B8;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y23_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [5]));

// Location: LCCOMB_X33_Y23_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [6] & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~7  $ (GND))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [6] & 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~7  & VCC))
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~9  = CARRY((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [6] & 
// !\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~7 ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~7 ),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8_combout ),
	.cout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~9 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8 .lut_mask = 16'hC30C;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [31]))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|Mux6~1_combout ))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|Mux6~1_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [31]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7 .lut_mask = 16'hE2E2;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y21_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[31] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7_combout ),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [32]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [31]));

// Location: LCCOMB_X31_Y22_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~46 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~46_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~45_combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [31] & 
// !\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout )) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout ))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~45_combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [31] & 
// !\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~45_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [31]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~46_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~46 .lut_mask = 16'h22F2;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y22_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[30] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [30]));

// Location: LCCOMB_X33_Y21_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]~feeder_combout  = 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [30]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [30]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [30]));

// Location: LCCOMB_X32_Y23_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~4 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~4_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8_combout )))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34] & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [30]))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34] & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8_combout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8_combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [30]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~4 .lut_mask = 16'hF4B0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y23_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [6]));

// Location: LCCOMB_X33_Y23_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [7] & 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~9 )) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [7] & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~9 ) # (GND)))
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~11  = CARRY((!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~9 ) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [7]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~9 ),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10_combout ),
	.cout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~11 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10 .lut_mask = 16'h3C3F;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]~feeder_combout  = 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [31]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [31]));

// Location: LCCOMB_X32_Y23_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~5 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~5_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10_combout )))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34] & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [31]))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34] & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10_combout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10_combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [31]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~5 .lut_mask = 16'hF4B0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y23_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [7]));

// Location: LCCOMB_X33_Y23_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [8] & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~11  $ (GND))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [8] & 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~11  & VCC))
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~13  = CARRY((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [8] & 
// !\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~11 ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~11 ),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12_combout ),
	.cout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~13 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12 .lut_mask = 16'hC30C;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~6 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~6_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12_combout )))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34] & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [32])) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34] & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12_combout )))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [32]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~6 .lut_mask = 16'hFB40;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y23_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [8]));

// Location: LCCOMB_X33_Y23_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [9] & 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~13 )) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [9] & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~13 ) # (GND)))
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~15  = CARRY((!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~13 ) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [9]))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~13 ),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14_combout ),
	.cout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~15 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14 .lut_mask = 16'h5A5F;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout  = \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~15  $ 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [10])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [10]),
	.cin(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~15 ),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16 .lut_mask = 16'hF00F;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0_combout  = 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34] & 
// ((!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [17]))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34] & 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [17]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0 .lut_mask = 16'h001B;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~1 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~1_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0_combout ) # 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~regout ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~regout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~1 .lut_mask = 16'hFFC0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y23_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~regout ));

// Location: LCFF_X33_Y23_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ));

// Location: LCCOMB_X32_Y22_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]~feeder_combout  = 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [27]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [27]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y22_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [27]));

// Location: LCCOMB_X32_Y23_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~2 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~2_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2_combout )))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34] & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [27]))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34] & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2_combout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2_combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [27]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~2 .lut_mask = 16'hF4B0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y23_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [3]));

// Location: LCCOMB_X27_Y16_N8
cycloneii_lcell_comb \u0|dma_0|fi|pos_read[0]~0 (
// Equation(s):
// \u0|dma_0|fi|pos_read[0]~0_combout  = !\u0|dma_0|fi|pos_read [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|dma_0|fi|pos_read [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|dma_0|fi|pos_read[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|pos_read[0]~0 .lut_mask = 16'h0F0F;
defparam \u0|dma_0|fi|pos_read[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneii_clkctrl \u0|rst_controller|r_sync_rst~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\u0|rst_controller|r_sync_rst~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u0|rst_controller|r_sync_rst~clkctrl_outclk ));
// synopsys translate_off
defparam \u0|rst_controller|r_sync_rst~clkctrl .clock_type = "global clock";
defparam \u0|rst_controller|r_sync_rst~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X27_Y16_N9
cycloneii_lcell_ff \u0|dma_0|fi|pos_read[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|fi|pos_read[0]~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|dma_0|fi|fifo_rd~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|pos_read [0]));

// Location: LCCOMB_X27_Y16_N16
cycloneii_lcell_comb \u0|dma_0|fi|Add1~0 (
// Equation(s):
// \u0|dma_0|fi|Add1~0_combout  = (\u0|dma_0|fi|pos_read [1] & (\u0|dma_0|fi|pos_read [0] $ (VCC))) # (!\u0|dma_0|fi|pos_read [1] & (\u0|dma_0|fi|pos_read [0] & VCC))
// \u0|dma_0|fi|Add1~1  = CARRY((\u0|dma_0|fi|pos_read [1] & \u0|dma_0|fi|pos_read [0]))

	.dataa(\u0|dma_0|fi|pos_read [1]),
	.datab(\u0|dma_0|fi|pos_read [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|dma_0|fi|Add1~0_combout ),
	.cout(\u0|dma_0|fi|Add1~1 ));
// synopsys translate_off
defparam \u0|dma_0|fi|Add1~0 .lut_mask = 16'h6688;
defparam \u0|dma_0|fi|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N18
cycloneii_lcell_comb \u0|dma_0|fi|Add1~2 (
// Equation(s):
// \u0|dma_0|fi|Add1~2_combout  = (\u0|dma_0|fi|pos_read [2] & (!\u0|dma_0|fi|Add1~1 )) # (!\u0|dma_0|fi|pos_read [2] & ((\u0|dma_0|fi|Add1~1 ) # (GND)))
// \u0|dma_0|fi|Add1~3  = CARRY((!\u0|dma_0|fi|Add1~1 ) # (!\u0|dma_0|fi|pos_read [2]))

	.dataa(vcc),
	.datab(\u0|dma_0|fi|pos_read [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|fi|Add1~1 ),
	.combout(\u0|dma_0|fi|Add1~2_combout ),
	.cout(\u0|dma_0|fi|Add1~3 ));
// synopsys translate_off
defparam \u0|dma_0|fi|Add1~2 .lut_mask = 16'h3C3F;
defparam \u0|dma_0|fi|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y16_N19
cycloneii_lcell_ff \u0|dma_0|fi|pos_read[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|fi|Add1~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|dma_0|fi|fifo_rd~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|pos_read [2]));

// Location: LCCOMB_X27_Y16_N20
cycloneii_lcell_comb \u0|dma_0|fi|Add1~4 (
// Equation(s):
// \u0|dma_0|fi|Add1~4_combout  = (\u0|dma_0|fi|pos_read [3] & (\u0|dma_0|fi|Add1~3  $ (GND))) # (!\u0|dma_0|fi|pos_read [3] & (!\u0|dma_0|fi|Add1~3  & VCC))
// \u0|dma_0|fi|Add1~5  = CARRY((\u0|dma_0|fi|pos_read [3] & !\u0|dma_0|fi|Add1~3 ))

	.dataa(\u0|dma_0|fi|pos_read [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|fi|Add1~3 ),
	.combout(\u0|dma_0|fi|Add1~4_combout ),
	.cout(\u0|dma_0|fi|Add1~5 ));
// synopsys translate_off
defparam \u0|dma_0|fi|Add1~4 .lut_mask = 16'hA50A;
defparam \u0|dma_0|fi|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N22
cycloneii_lcell_comb \u0|dma_0|fi|Add1~6 (
// Equation(s):
// \u0|dma_0|fi|Add1~6_combout  = (\u0|dma_0|fi|pos_read [4] & (!\u0|dma_0|fi|Add1~5 )) # (!\u0|dma_0|fi|pos_read [4] & ((\u0|dma_0|fi|Add1~5 ) # (GND)))
// \u0|dma_0|fi|Add1~7  = CARRY((!\u0|dma_0|fi|Add1~5 ) # (!\u0|dma_0|fi|pos_read [4]))

	.dataa(vcc),
	.datab(\u0|dma_0|fi|pos_read [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|fi|Add1~5 ),
	.combout(\u0|dma_0|fi|Add1~6_combout ),
	.cout(\u0|dma_0|fi|Add1~7 ));
// synopsys translate_off
defparam \u0|dma_0|fi|Add1~6 .lut_mask = 16'h3C3F;
defparam \u0|dma_0|fi|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y16_N23
cycloneii_lcell_ff \u0|dma_0|fi|pos_read[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|fi|Add1~6_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|dma_0|fi|fifo_rd~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|pos_read [4]));

// Location: LCCOMB_X27_Y16_N24
cycloneii_lcell_comb \u0|dma_0|fi|Add1~8 (
// Equation(s):
// \u0|dma_0|fi|Add1~8_combout  = (\u0|dma_0|fi|pos_read [5] & (\u0|dma_0|fi|Add1~7  $ (GND))) # (!\u0|dma_0|fi|pos_read [5] & (!\u0|dma_0|fi|Add1~7  & VCC))
// \u0|dma_0|fi|Add1~9  = CARRY((\u0|dma_0|fi|pos_read [5] & !\u0|dma_0|fi|Add1~7 ))

	.dataa(\u0|dma_0|fi|pos_read [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|fi|Add1~7 ),
	.combout(\u0|dma_0|fi|Add1~8_combout ),
	.cout(\u0|dma_0|fi|Add1~9 ));
// synopsys translate_off
defparam \u0|dma_0|fi|Add1~8 .lut_mask = 16'hA50A;
defparam \u0|dma_0|fi|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N26
cycloneii_lcell_comb \u0|dma_0|fi|Add1~10 (
// Equation(s):
// \u0|dma_0|fi|Add1~10_combout  = (\u0|dma_0|fi|pos_read [6] & (!\u0|dma_0|fi|Add1~9 )) # (!\u0|dma_0|fi|pos_read [6] & ((\u0|dma_0|fi|Add1~9 ) # (GND)))
// \u0|dma_0|fi|Add1~11  = CARRY((!\u0|dma_0|fi|Add1~9 ) # (!\u0|dma_0|fi|pos_read [6]))

	.dataa(vcc),
	.datab(\u0|dma_0|fi|pos_read [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|fi|Add1~9 ),
	.combout(\u0|dma_0|fi|Add1~10_combout ),
	.cout(\u0|dma_0|fi|Add1~11 ));
// synopsys translate_off
defparam \u0|dma_0|fi|Add1~10 .lut_mask = 16'h3C3F;
defparam \u0|dma_0|fi|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y16_N27
cycloneii_lcell_ff \u0|dma_0|fi|pos_read[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|fi|Add1~10_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|dma_0|fi|fifo_rd~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|pos_read [6]));

// Location: LCCOMB_X27_Y16_N28
cycloneii_lcell_comb \u0|dma_0|fi|Add1~12 (
// Equation(s):
// \u0|dma_0|fi|Add1~12_combout  = \u0|dma_0|fi|Add1~11  $ (!\u0|dma_0|fi|pos_read [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|fi|pos_read [7]),
	.cin(\u0|dma_0|fi|Add1~11 ),
	.combout(\u0|dma_0|fi|Add1~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|Add1~12 .lut_mask = 16'hF00F;
defparam \u0|dma_0|fi|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y16_N29
cycloneii_lcell_ff \u0|dma_0|fi|pos_read[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|fi|Add1~12_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|dma_0|fi|fifo_rd~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|pos_read [7]));

// Location: LCCOMB_X29_Y16_N2
cycloneii_lcell_comb \u0|dma_0|fi|pos_write[1]~7 (
// Equation(s):
// \u0|dma_0|fi|pos_write[1]~7_combout  = (\u0|dma_0|fi|pos_write [0] & (\u0|dma_0|fi|pos_write [1] $ (VCC))) # (!\u0|dma_0|fi|pos_write [0] & (\u0|dma_0|fi|pos_write [1] & VCC))
// \u0|dma_0|fi|pos_write[1]~8  = CARRY((\u0|dma_0|fi|pos_write [0] & \u0|dma_0|fi|pos_write [1]))

	.dataa(\u0|dma_0|fi|pos_write [0]),
	.datab(\u0|dma_0|fi|pos_write [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|dma_0|fi|pos_write[1]~7_combout ),
	.cout(\u0|dma_0|fi|pos_write[1]~8 ));
// synopsys translate_off
defparam \u0|dma_0|fi|pos_write[1]~7 .lut_mask = 16'h6688;
defparam \u0|dma_0|fi|pos_write[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N18
cycloneii_lcell_comb \u0|dma_0|fi|Add2~0 (
// Equation(s):
// \u0|dma_0|fi|Add2~0_combout  = (\u0|dma_0|fi|pos_write [0] & ((GND) # (!\u0|dma_0|fi|pos_read [0]))) # (!\u0|dma_0|fi|pos_write [0] & (\u0|dma_0|fi|pos_read [0] $ (GND)))
// \u0|dma_0|fi|Add2~1  = CARRY((\u0|dma_0|fi|pos_write [0]) # (!\u0|dma_0|fi|pos_read [0]))

	.dataa(\u0|dma_0|fi|pos_write [0]),
	.datab(\u0|dma_0|fi|pos_read [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|dma_0|fi|Add2~0_combout ),
	.cout(\u0|dma_0|fi|Add2~1 ));
// synopsys translate_off
defparam \u0|dma_0|fi|Add2~0 .lut_mask = 16'h66BB;
defparam \u0|dma_0|fi|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y16_N17
cycloneii_lcell_ff \u0|dma_0|fi|pos_read[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|fi|Add1~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|dma_0|fi|fifo_rd~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|pos_read [1]));

// Location: LCCOMB_X28_Y16_N20
cycloneii_lcell_comb \u0|dma_0|fi|Add2~2 (
// Equation(s):
// \u0|dma_0|fi|Add2~2_combout  = (\u0|dma_0|fi|pos_write [1] & ((\u0|dma_0|fi|pos_read [1] & (!\u0|dma_0|fi|Add2~1 )) # (!\u0|dma_0|fi|pos_read [1] & (\u0|dma_0|fi|Add2~1  & VCC)))) # (!\u0|dma_0|fi|pos_write [1] & ((\u0|dma_0|fi|pos_read [1] & 
// ((\u0|dma_0|fi|Add2~1 ) # (GND))) # (!\u0|dma_0|fi|pos_read [1] & (!\u0|dma_0|fi|Add2~1 ))))
// \u0|dma_0|fi|Add2~3  = CARRY((\u0|dma_0|fi|pos_write [1] & (\u0|dma_0|fi|pos_read [1] & !\u0|dma_0|fi|Add2~1 )) # (!\u0|dma_0|fi|pos_write [1] & ((\u0|dma_0|fi|pos_read [1]) # (!\u0|dma_0|fi|Add2~1 ))))

	.dataa(\u0|dma_0|fi|pos_write [1]),
	.datab(\u0|dma_0|fi|pos_read [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|fi|Add2~1 ),
	.combout(\u0|dma_0|fi|Add2~2_combout ),
	.cout(\u0|dma_0|fi|Add2~3 ));
// synopsys translate_off
defparam \u0|dma_0|fi|Add2~2 .lut_mask = 16'h694D;
defparam \u0|dma_0|fi|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N22
cycloneii_lcell_comb \u0|dma_0|fi|Add2~4 (
// Equation(s):
// \u0|dma_0|fi|Add2~4_combout  = ((\u0|dma_0|fi|pos_write [2] $ (\u0|dma_0|fi|pos_read [2] $ (\u0|dma_0|fi|Add2~3 )))) # (GND)
// \u0|dma_0|fi|Add2~5  = CARRY((\u0|dma_0|fi|pos_write [2] & ((!\u0|dma_0|fi|Add2~3 ) # (!\u0|dma_0|fi|pos_read [2]))) # (!\u0|dma_0|fi|pos_write [2] & (!\u0|dma_0|fi|pos_read [2] & !\u0|dma_0|fi|Add2~3 )))

	.dataa(\u0|dma_0|fi|pos_write [2]),
	.datab(\u0|dma_0|fi|pos_read [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|fi|Add2~3 ),
	.combout(\u0|dma_0|fi|Add2~4_combout ),
	.cout(\u0|dma_0|fi|Add2~5 ));
// synopsys translate_off
defparam \u0|dma_0|fi|Add2~4 .lut_mask = 16'h962B;
defparam \u0|dma_0|fi|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N0
cycloneii_lcell_comb \u0|dma_0|fi|FF_almostfull~0 (
// Equation(s):
// \u0|dma_0|fi|FF_almostfull~0_combout  = (!\u0|dma_0|fi|Add2~6_combout  & (!\u0|dma_0|fi|Add2~0_combout  & (!\u0|dma_0|fi|Add2~2_combout  & !\u0|dma_0|fi|Add2~4_combout )))

	.dataa(\u0|dma_0|fi|Add2~6_combout ),
	.datab(\u0|dma_0|fi|Add2~0_combout ),
	.datac(\u0|dma_0|fi|Add2~2_combout ),
	.datad(\u0|dma_0|fi|Add2~4_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|fi|FF_almostfull~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|FF_almostfull~0 .lut_mask = 16'h0001;
defparam \u0|dma_0|fi|FF_almostfull~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N6
cycloneii_lcell_comb \u0|dma_0|fi|pos_write[3]~11 (
// Equation(s):
// \u0|dma_0|fi|pos_write[3]~11_combout  = (\u0|dma_0|fi|pos_write [3] & (\u0|dma_0|fi|pos_write[2]~10  $ (GND))) # (!\u0|dma_0|fi|pos_write [3] & (!\u0|dma_0|fi|pos_write[2]~10  & VCC))
// \u0|dma_0|fi|pos_write[3]~12  = CARRY((\u0|dma_0|fi|pos_write [3] & !\u0|dma_0|fi|pos_write[2]~10 ))

	.dataa(\u0|dma_0|fi|pos_write [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|fi|pos_write[2]~10 ),
	.combout(\u0|dma_0|fi|pos_write[3]~11_combout ),
	.cout(\u0|dma_0|fi|pos_write[3]~12 ));
// synopsys translate_off
defparam \u0|dma_0|fi|pos_write[3]~11 .lut_mask = 16'hA50A;
defparam \u0|dma_0|fi|pos_write[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y16_N7
cycloneii_lcell_ff \u0|dma_0|fi|pos_write[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|fi|pos_write[3]~11_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oFF_writerequest~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|pos_write [3]));

// Location: LCCOMB_X28_Y16_N26
cycloneii_lcell_comb \u0|dma_0|fi|Add2~8 (
// Equation(s):
// \u0|dma_0|fi|Add2~8_combout  = ((\u0|dma_0|fi|pos_write [4] $ (\u0|dma_0|fi|pos_read [4] $ (\u0|dma_0|fi|Add2~7 )))) # (GND)
// \u0|dma_0|fi|Add2~9  = CARRY((\u0|dma_0|fi|pos_write [4] & ((!\u0|dma_0|fi|Add2~7 ) # (!\u0|dma_0|fi|pos_read [4]))) # (!\u0|dma_0|fi|pos_write [4] & (!\u0|dma_0|fi|pos_read [4] & !\u0|dma_0|fi|Add2~7 )))

	.dataa(\u0|dma_0|fi|pos_write [4]),
	.datab(\u0|dma_0|fi|pos_read [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|fi|Add2~7 ),
	.combout(\u0|dma_0|fi|Add2~8_combout ),
	.cout(\u0|dma_0|fi|Add2~9 ));
// synopsys translate_off
defparam \u0|dma_0|fi|Add2~8 .lut_mask = 16'h962B;
defparam \u0|dma_0|fi|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N28
cycloneii_lcell_comb \u0|dma_0|fi|Add2~10 (
// Equation(s):
// \u0|dma_0|fi|Add2~10_combout  = (\u0|dma_0|fi|pos_read [5] & ((\u0|dma_0|fi|pos_write [5] & (!\u0|dma_0|fi|Add2~9 )) # (!\u0|dma_0|fi|pos_write [5] & ((\u0|dma_0|fi|Add2~9 ) # (GND))))) # (!\u0|dma_0|fi|pos_read [5] & ((\u0|dma_0|fi|pos_write [5] & 
// (\u0|dma_0|fi|Add2~9  & VCC)) # (!\u0|dma_0|fi|pos_write [5] & (!\u0|dma_0|fi|Add2~9 ))))
// \u0|dma_0|fi|Add2~11  = CARRY((\u0|dma_0|fi|pos_read [5] & ((!\u0|dma_0|fi|Add2~9 ) # (!\u0|dma_0|fi|pos_write [5]))) # (!\u0|dma_0|fi|pos_read [5] & (!\u0|dma_0|fi|pos_write [5] & !\u0|dma_0|fi|Add2~9 )))

	.dataa(\u0|dma_0|fi|pos_read [5]),
	.datab(\u0|dma_0|fi|pos_write [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|fi|Add2~9 ),
	.combout(\u0|dma_0|fi|Add2~10_combout ),
	.cout(\u0|dma_0|fi|Add2~11 ));
// synopsys translate_off
defparam \u0|dma_0|fi|Add2~10 .lut_mask = 16'h692B;
defparam \u0|dma_0|fi|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N12
cycloneii_lcell_comb \u0|dma_0|fi|pos_write[6]~17 (
// Equation(s):
// \u0|dma_0|fi|pos_write[6]~17_combout  = (\u0|dma_0|fi|pos_write [6] & (!\u0|dma_0|fi|pos_write[5]~16 )) # (!\u0|dma_0|fi|pos_write [6] & ((\u0|dma_0|fi|pos_write[5]~16 ) # (GND)))
// \u0|dma_0|fi|pos_write[6]~18  = CARRY((!\u0|dma_0|fi|pos_write[5]~16 ) # (!\u0|dma_0|fi|pos_write [6]))

	.dataa(\u0|dma_0|fi|pos_write [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|fi|pos_write[5]~16 ),
	.combout(\u0|dma_0|fi|pos_write[6]~17_combout ),
	.cout(\u0|dma_0|fi|pos_write[6]~18 ));
// synopsys translate_off
defparam \u0|dma_0|fi|pos_write[6]~17 .lut_mask = 16'h5A5F;
defparam \u0|dma_0|fi|pos_write[6]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y16_N13
cycloneii_lcell_ff \u0|dma_0|fi|pos_write[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|fi|pos_write[6]~17_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oFF_writerequest~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|pos_write [6]));

// Location: LCCOMB_X28_Y16_N30
cycloneii_lcell_comb \u0|dma_0|fi|Add2~12 (
// Equation(s):
// \u0|dma_0|fi|Add2~12_combout  = \u0|dma_0|fi|pos_read [6] $ (\u0|dma_0|fi|Add2~11  $ (\u0|dma_0|fi|pos_write [6]))

	.dataa(vcc),
	.datab(\u0|dma_0|fi|pos_read [6]),
	.datac(vcc),
	.datad(\u0|dma_0|fi|pos_write [6]),
	.cin(\u0|dma_0|fi|Add2~11 ),
	.combout(\u0|dma_0|fi|Add2~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|Add2~12 .lut_mask = 16'hC33C;
defparam \u0|dma_0|fi|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N2
cycloneii_lcell_comb \u0|dma_0|fi|FF_almostfull~1 (
// Equation(s):
// \u0|dma_0|fi|FF_almostfull~1_combout  = (!\u0|dma_0|fi|Add2~10_combout  & (!\u0|dma_0|fi|Add2~8_combout  & !\u0|dma_0|fi|Add2~12_combout ))

	.dataa(vcc),
	.datab(\u0|dma_0|fi|Add2~10_combout ),
	.datac(\u0|dma_0|fi|Add2~8_combout ),
	.datad(\u0|dma_0|fi|Add2~12_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|fi|FF_almostfull~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|FF_almostfull~1 .lut_mask = 16'h0003;
defparam \u0|dma_0|fi|FF_almostfull~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y16_N15
cycloneii_lcell_ff \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~regout ));

// Location: LCCOMB_X25_Y22_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|hbreak_pending_nxt~0 (
// Equation(s):
// \u0|nios2_qsys_0|hbreak_pending_nxt~0_combout  = (!\u0|nios2_qsys_0|hbreak_enabled~regout  & ((\u0|nios2_qsys_0|hbreak_pending~regout ) # (\u0|nios2_qsys_0|hbreak_req~0_combout )))

	.dataa(\u0|nios2_qsys_0|hbreak_enabled~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|hbreak_pending~regout ),
	.datad(\u0|nios2_qsys_0|hbreak_req~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|hbreak_pending_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|hbreak_pending_nxt~0 .lut_mask = 16'h5550;
defparam \u0|nios2_qsys_0|hbreak_pending_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|hbreak_pending (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|hbreak_pending_nxt~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|hbreak_pending~regout ));

// Location: LCCOMB_X31_Y15_N4
cycloneii_lcell_comb \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0 (
// Equation(s):
// \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout  = (\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & 
// ((\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))

	.dataa(vcc),
	.datab(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0 .lut_mask = 16'hCF00;
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N26
cycloneii_lcell_comb \u0|cmd_xbar_demux_001|src0_valid~0 (
// Equation(s):
// \u0|cmd_xbar_demux_001|src0_valid~0_combout  = (\u0|addr_router_001|Equal2~1_combout  & (\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout  & \u0|addr_router_001|Equal2~0_combout ))

	.dataa(\u0|addr_router_001|Equal2~1_combout ),
	.datab(\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout ),
	.datac(\u0|addr_router_001|Equal2~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_demux_001|src0_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_demux_001|src0_valid~0 .lut_mask = 16'h8080;
defparam \u0|cmd_xbar_demux_001|src0_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N2
cycloneii_lcell_comb \u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder (
// Equation(s):
// \u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder .lut_mask = 16'hFFFF;
defparam \u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y13_N3
cycloneii_lcell_ff \u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout ));

// Location: LCCOMB_X30_Y18_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|i_read_nxt~0 (
// Equation(s):
// \u0|nios2_qsys_0|i_read_nxt~0_combout  = (!\u0|nios2_qsys_0|W_valid~regout  & ((\u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout ) # (\u0|nios2_qsys_0|i_read~regout )))

	.dataa(\u0|nios2_qsys_0|W_valid~regout ),
	.datab(\u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout ),
	.datac(\u0|nios2_qsys_0|i_read~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|i_read_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|i_read_nxt~0 .lut_mask = 16'h5454;
defparam \u0|nios2_qsys_0|i_read_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y18_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|i_read (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|i_read_nxt~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|i_read~regout ));

// Location: LCCOMB_X32_Y18_N8
cycloneii_lcell_comb \u0|nios2_qsys_0_instruction_master_translator|uav_read (
// Equation(s):
// \u0|nios2_qsys_0_instruction_master_translator|uav_read~combout  = (!\u0|nios2_qsys_0_instruction_master_translator|read_accepted~regout  & !\u0|nios2_qsys_0|i_read~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0_instruction_master_translator|read_accepted~regout ),
	.datad(\u0|nios2_qsys_0|i_read~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_instruction_master_translator|uav_read~combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_instruction_master_translator|uav_read .lut_mask = 16'h000F;
defparam \u0|nios2_qsys_0_instruction_master_translator|uav_read .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [4]))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [2]))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [2]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [4]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2 .lut_mask = 16'hFA0A;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N26
cycloneii_lcell_comb \u0|cmd_xbar_mux_003|src_valid~5 (
// Equation(s):
// \u0|cmd_xbar_mux_003|src_valid~5_combout  = (\u0|addr_router|Equal3~2_combout  & (!\u0|nios2_qsys_0_instruction_master_translator|read_accepted~regout  & !\u0|nios2_qsys_0|i_read~regout ))

	.dataa(\u0|addr_router|Equal3~2_combout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0_instruction_master_translator|read_accepted~regout ),
	.datad(\u0|nios2_qsys_0|i_read~regout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_003|src_valid~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_003|src_valid~5 .lut_mask = 16'h000A;
defparam \u0|cmd_xbar_mux_003|src_valid~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N0
cycloneii_lcell_comb \u0|cmd_xbar_mux_003|arb|top_priority_reg[0]~1 (
// Equation(s):
// \u0|cmd_xbar_mux_003|arb|top_priority_reg[0]~1_combout  = !\u0|cmd_xbar_mux_003|arb|grant[1]~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux_003|arb|grant[1]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_003|arb|top_priority_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_003|arb|top_priority_reg[0]~1 .lut_mask = 16'h0F0F;
defparam \u0|cmd_xbar_mux_003|arb|top_priority_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src1[15]~2 (
// Equation(s):
// \u0|nios2_qsys_0|E_src1[15]~2_combout  = (\u0|nios2_qsys_0|R_src1~32_combout  & (\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [15])) # (!\u0|nios2_qsys_0|R_src1~32_combout  & ((\u0|nios2_qsys_0|D_iw [19])))

	.dataa(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [15]),
	.datab(\u0|nios2_qsys_0|D_iw [19]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|R_src1~32_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src1[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src1[15]~2 .lut_mask = 16'hAACC;
defparam \u0|nios2_qsys_0|E_src1[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_plus_one[10]~20 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_plus_one[10]~20_combout  = (\u0|nios2_qsys_0|F_pc [10] & (\u0|nios2_qsys_0|F_pc_plus_one[9]~19  $ (GND))) # (!\u0|nios2_qsys_0|F_pc [10] & (!\u0|nios2_qsys_0|F_pc_plus_one[9]~19  & VCC))
// \u0|nios2_qsys_0|F_pc_plus_one[10]~21  = CARRY((\u0|nios2_qsys_0|F_pc [10] & !\u0|nios2_qsys_0|F_pc_plus_one[9]~19 ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|F_pc [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|F_pc_plus_one[9]~19 ),
	.combout(\u0|nios2_qsys_0|F_pc_plus_one[10]~20_combout ),
	.cout(\u0|nios2_qsys_0|F_pc_plus_one[10]~21 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_plus_one[10]~20 .lut_mask = 16'hC30C;
defparam \u0|nios2_qsys_0|F_pc_plus_one[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_plus_one[11]~22 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_plus_one[11]~22_combout  = (\u0|nios2_qsys_0|F_pc [11] & (!\u0|nios2_qsys_0|F_pc_plus_one[10]~21 )) # (!\u0|nios2_qsys_0|F_pc [11] & ((\u0|nios2_qsys_0|F_pc_plus_one[10]~21 ) # (GND)))
// \u0|nios2_qsys_0|F_pc_plus_one[11]~23  = CARRY((!\u0|nios2_qsys_0|F_pc_plus_one[10]~21 ) # (!\u0|nios2_qsys_0|F_pc [11]))

	.dataa(\u0|nios2_qsys_0|F_pc [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|F_pc_plus_one[10]~21 ),
	.combout(\u0|nios2_qsys_0|F_pc_plus_one[11]~22_combout ),
	.cout(\u0|nios2_qsys_0|F_pc_plus_one[11]~23 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_plus_one[11]~22 .lut_mask = 16'h5A5F;
defparam \u0|nios2_qsys_0|F_pc_plus_one[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_plus_one[12]~24 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_plus_one[12]~24_combout  = (\u0|nios2_qsys_0|F_pc [12] & (\u0|nios2_qsys_0|F_pc_plus_one[11]~23  $ (GND))) # (!\u0|nios2_qsys_0|F_pc [12] & (!\u0|nios2_qsys_0|F_pc_plus_one[11]~23  & VCC))
// \u0|nios2_qsys_0|F_pc_plus_one[12]~25  = CARRY((\u0|nios2_qsys_0|F_pc [12] & !\u0|nios2_qsys_0|F_pc_plus_one[11]~23 ))

	.dataa(\u0|nios2_qsys_0|F_pc [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|F_pc_plus_one[11]~23 ),
	.combout(\u0|nios2_qsys_0|F_pc_plus_one[12]~24_combout ),
	.cout(\u0|nios2_qsys_0|F_pc_plus_one[12]~25 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_plus_one[12]~24 .lut_mask = 16'hA50A;
defparam \u0|nios2_qsys_0|F_pc_plus_one[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_plus_one[13]~26 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_plus_one[13]~26_combout  = (\u0|nios2_qsys_0|F_pc [13] & (!\u0|nios2_qsys_0|F_pc_plus_one[12]~25 )) # (!\u0|nios2_qsys_0|F_pc [13] & ((\u0|nios2_qsys_0|F_pc_plus_one[12]~25 ) # (GND)))
// \u0|nios2_qsys_0|F_pc_plus_one[13]~27  = CARRY((!\u0|nios2_qsys_0|F_pc_plus_one[12]~25 ) # (!\u0|nios2_qsys_0|F_pc [13]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|F_pc [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|F_pc_plus_one[12]~25 ),
	.combout(\u0|nios2_qsys_0|F_pc_plus_one[13]~26_combout ),
	.cout(\u0|nios2_qsys_0|F_pc_plus_one[13]~27 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_plus_one[13]~26 .lut_mask = 16'h3C3F;
defparam \u0|nios2_qsys_0|F_pc_plus_one[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_st~0 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_st~0_combout  = (!\u0|nios2_qsys_0|D_iw [1] & (\u0|nios2_qsys_0|D_iw [2] & \u0|nios2_qsys_0|D_iw [0]))

	.dataa(\u0|nios2_qsys_0|D_iw [1]),
	.datab(\u0|nios2_qsys_0|D_iw [2]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|D_iw [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_st~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_st~0 .lut_mask = 16'h4400;
defparam \u0|nios2_qsys_0|D_ctrl_st~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y18_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|R_ctrl_st (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_ctrl_st~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_ctrl_st~regout ));

// Location: LCFF_X34_Y18_N31
cycloneii_lcell_ff \u0|cmd_xbar_mux_003|arb|top_priority_reg[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux_003|arb|grant[0]~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cmd_xbar_mux_003|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|cmd_xbar_mux_003|arb|top_priority_reg [1]));

// Location: LCCOMB_X34_Y18_N30
cycloneii_lcell_comb \u0|cmd_xbar_mux_003|arb|grant[0]~1 (
// Equation(s):
// \u0|cmd_xbar_mux_003|arb|grant[0]~1_combout  = (\u0|cmd_xbar_mux_003|src_valid~5_combout  & (((!\u0|cmd_xbar_demux_001|src3_valid~0_combout  & \u0|cmd_xbar_mux_003|arb|top_priority_reg [1])) # (!\u0|cmd_xbar_mux_003|arb|top_priority_reg [0])))

	.dataa(\u0|cmd_xbar_demux_001|src3_valid~0_combout ),
	.datab(\u0|cmd_xbar_mux_003|src_valid~5_combout ),
	.datac(\u0|cmd_xbar_mux_003|arb|top_priority_reg [1]),
	.datad(\u0|cmd_xbar_mux_003|arb|top_priority_reg [0]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_003|arb|grant[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_003|arb|grant[0]~1 .lut_mask = 16'h40CC;
defparam \u0|cmd_xbar_mux_003|arb|grant[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y18_N29
cycloneii_lcell_ff \u0|cmd_xbar_mux_003|saved_grant[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|cmd_xbar_mux_003|arb|grant[0]~1_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cmd_xbar_mux_003|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|cmd_xbar_mux_003|saved_grant [0]));

// Location: LCCOMB_X33_Y18_N24
cycloneii_lcell_comb \u0|cmd_xbar_mux_003|src_data[71] (
// Equation(s):
// \u0|cmd_xbar_mux_003|src_data [71] = (\u0|cmd_xbar_mux_003|src_payload~0_combout  & ((\u0|cmd_xbar_mux_003|saved_grant [1]) # ((\u0|cmd_xbar_mux_003|saved_grant [0] & \u0|nios2_qsys_0_instruction_master_translator|uav_read~combout )))) # 
// (!\u0|cmd_xbar_mux_003|src_payload~0_combout  & (\u0|cmd_xbar_mux_003|saved_grant [0] & (\u0|nios2_qsys_0_instruction_master_translator|uav_read~combout )))

	.dataa(\u0|cmd_xbar_mux_003|src_payload~0_combout ),
	.datab(\u0|cmd_xbar_mux_003|saved_grant [0]),
	.datac(\u0|nios2_qsys_0_instruction_master_translator|uav_read~combout ),
	.datad(\u0|cmd_xbar_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_003|src_data [71]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_003|src_data[71] .lut_mask = 16'hEAC0;
defparam \u0|cmd_xbar_mux_003|src_data[71] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N18
cycloneii_lcell_comb \u0|dma_0_control_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u0|dma_0_control_translator|read_latency_shift_reg~0_combout  = (\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout  & (\u0|cmd_xbar_mux_003|WideOr1~combout  & (\u0|cmd_xbar_mux_003|src_data [71] & 
// !\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1])))

	.dataa(\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout ),
	.datab(\u0|cmd_xbar_mux_003|WideOr1~combout ),
	.datac(\u0|cmd_xbar_mux_003|src_data [71]),
	.datad(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|dma_0_control_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0_control_translator|read_latency_shift_reg~0 .lut_mask = 16'h0080;
defparam \u0|dma_0_control_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y18_N19
cycloneii_lcell_ff \u0|dma_0_control_translator|read_latency_shift_reg[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0_control_translator|read_latency_shift_reg~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0_control_translator|read_latency_shift_reg [0]));

// Location: LCCOMB_X33_Y18_N28
cycloneii_lcell_comb \u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout  = (\u0|dma_0_control_translator|read_latency_shift_reg [0]) # (!\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0])

	.dataa(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0_control_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'hFF55;
defparam \u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N14
cycloneii_lcell_comb \u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout  = (\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout  & (\u0|cmd_xbar_mux_003|WideOr1~combout  & 
// (\u0|cmd_xbar_mux_003|src_data [71] & !\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout )))

	.dataa(\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout ),
	.datab(\u0|cmd_xbar_mux_003|WideOr1~combout ),
	.datac(\u0|cmd_xbar_mux_003|src_data [71]),
	.datad(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cin(gnd),
	.combout(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h0080;
defparam \u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N0
cycloneii_lcell_comb \u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout  = (\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ) # 
// ((\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ((!\u0|dma_0_control_translator|read_latency_shift_reg [0]) # (!\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]))))

	.dataa(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datab(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datac(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|dma_0_control_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'hDCFC;
defparam \u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y18_N1
cycloneii_lcell_ff \u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]));

// Location: LCFF_X33_Y18_N3
cycloneii_lcell_ff \u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]~regout ));

// Location: LCCOMB_X33_Y18_N2
cycloneii_lcell_comb \u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3 (
// Equation(s):
// \u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout  = (\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// (\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]~regout )) # (!\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ((\u0|cmd_xbar_mux_003|saved_grant [0])))

	.dataa(vcc),
	.datab(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]~regout ),
	.datad(\u0|cmd_xbar_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3 .lut_mask = 16'hF3C0;
defparam \u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y18_N7
cycloneii_lcell_ff \u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout ));

// Location: LCCOMB_X33_Y18_N6
cycloneii_lcell_comb \u0|rsp_xbar_demux_003|src0_valid~0 (
// Equation(s):
// \u0|rsp_xbar_demux_003|src0_valid~0_combout  = (\u0|dma_0_control_translator|read_latency_shift_reg [0] & ((\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout ) # 
// (!\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout )))

	.dataa(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ),
	.datab(vcc),
	.datac(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout ),
	.datad(\u0|dma_0_control_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_demux_003|src0_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_demux_003|src0_valid~0 .lut_mask = 16'hF500;
defparam \u0|rsp_xbar_demux_003|src0_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N14
cycloneii_lcell_comb \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0 (
// Equation(s):
// \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout  = (!\u0|nios2_qsys_0_instruction_master_translator|read_accepted~regout  & (!\u0|nios2_qsys_0|i_read~regout  & \u0|cmd_xbar_mux|saved_grant [0]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0_instruction_master_translator|read_accepted~regout ),
	.datac(\u0|nios2_qsys_0|i_read~regout ),
	.datad(\u0|cmd_xbar_mux|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0 .lut_mask = 16'h0300;
defparam \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N22
cycloneii_lcell_comb \u0|cmd_xbar_mux|packet_in_progress~0 (
// Equation(s):
// \u0|cmd_xbar_mux|packet_in_progress~0_combout  = !\u0|cmd_xbar_mux|update_grant~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux|update_grant~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|packet_in_progress~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|packet_in_progress~0 .lut_mask = 16'h0F0F;
defparam \u0|cmd_xbar_mux|packet_in_progress~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y17_N23
cycloneii_lcell_ff \u0|cmd_xbar_mux|packet_in_progress (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|packet_in_progress~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|cmd_xbar_mux|packet_in_progress~regout ));

// Location: LCCOMB_X25_Y17_N24
cycloneii_lcell_comb \u0|cmd_xbar_mux|update_grant~1 (
// Equation(s):
// \u0|cmd_xbar_mux|update_grant~1_combout  = (\u0|cmd_xbar_mux|WideOr1~combout  & (\u0|cmd_xbar_mux|update_grant~0_combout )) # (!\u0|cmd_xbar_mux|WideOr1~combout  & ((!\u0|cmd_xbar_mux|packet_in_progress~regout )))

	.dataa(\u0|cmd_xbar_mux|update_grant~0_combout ),
	.datab(\u0|cmd_xbar_mux|packet_in_progress~regout ),
	.datac(vcc),
	.datad(\u0|cmd_xbar_mux|WideOr1~combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|update_grant~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|update_grant~1 .lut_mask = 16'hAA33;
defparam \u0|cmd_xbar_mux|update_grant~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N2
cycloneii_lcell_comb \u0|cmd_xbar_mux|arb|top_priority_reg[0]~0 (
// Equation(s):
// \u0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout  = (\u0|cmd_xbar_mux|update_grant~1_combout  & ((\u0|cmd_xbar_mux|src_valid~2_combout ) # (\u0|cmd_xbar_demux_001|src0_valid~0_combout )))

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux|src_valid~2_combout ),
	.datac(\u0|cmd_xbar_mux|update_grant~1_combout ),
	.datad(\u0|cmd_xbar_demux_001|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|arb|top_priority_reg[0]~0 .lut_mask = 16'hF0C0;
defparam \u0|cmd_xbar_mux|arb|top_priority_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y17_N25
cycloneii_lcell_ff \u0|cmd_xbar_mux|arb|top_priority_reg[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|cmd_xbar_mux|arb|grant[0]~1_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|cmd_xbar_mux|arb|top_priority_reg [1]));

// Location: LCCOMB_X31_Y17_N18
cycloneii_lcell_comb \u0|cmd_xbar_mux|arb|grant[1]~0 (
// Equation(s):
// \u0|cmd_xbar_mux|arb|grant[1]~0_combout  = (\u0|cmd_xbar_demux_001|src0_valid~0_combout  & ((\u0|cmd_xbar_mux|arb|top_priority_reg [1]) # ((!\u0|cmd_xbar_mux|arb|top_priority_reg [0] & !\u0|cmd_xbar_mux|src_valid~2_combout ))))

	.dataa(\u0|cmd_xbar_mux|arb|top_priority_reg [0]),
	.datab(\u0|cmd_xbar_demux_001|src0_valid~0_combout ),
	.datac(\u0|cmd_xbar_mux|src_valid~2_combout ),
	.datad(\u0|cmd_xbar_mux|arb|top_priority_reg [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|arb|grant[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|arb|grant[1]~0 .lut_mask = 16'hCC04;
defparam \u0|cmd_xbar_mux|arb|grant[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y17_N19
cycloneii_lcell_ff \u0|cmd_xbar_mux|saved_grant[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|arb|grant[1]~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cmd_xbar_mux|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|cmd_xbar_mux|saved_grant [1]));

// Location: LCCOMB_X31_Y17_N16
cycloneii_lcell_comb \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1 (
// Equation(s):
// \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout  = (\u0|cmd_xbar_mux|WideOr1~combout  & ((\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout ) # 
// ((\u0|cmd_xbar_mux_003|src_payload~0_combout  & \u0|cmd_xbar_mux|saved_grant [1]))))

	.dataa(\u0|cmd_xbar_mux_003|src_payload~0_combout ),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout ),
	.datac(\u0|cmd_xbar_mux|WideOr1~combout ),
	.datad(\u0|cmd_xbar_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1 .lut_mask = 16'hE0C0;
defparam \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N26
cycloneii_lcell_comb \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout  = (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & 
// ((\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) # (!\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0])))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hF030;
defparam \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N24
cycloneii_lcell_comb \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4 (
// Equation(s):
// \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout  = (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ) # 
// ((!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|waitrequest~regout  & (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout  & 
// !\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1])))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|waitrequest~regout ),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout ),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4 .lut_mask = 16'hCCDC;
defparam \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y16_N25
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]));

// Location: LCCOMB_X31_Y16_N16
cycloneii_lcell_comb \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout  = (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// ((!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]) # (!\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0])))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h3F00;
defparam \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|read~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|read~0_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|read~regout  & (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|waitrequest~regout )))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|read~regout  & (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout  & 
// (!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1])))

	.dataa(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout ),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|read~regout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|waitrequest~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|read~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|read~0 .lut_mask = 16'hF202;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y17_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|read (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|read~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|read~regout ));

// Location: LCCOMB_X31_Y17_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~1 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~1_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|waitrequest~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ) # ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|write~regout  & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~regout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|write~regout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~regout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|waitrequest~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~1 .lut_mask = 16'hEA00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y17_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~regout ));

// Location: LCCOMB_X31_Y17_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|waitrequest~1 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|waitrequest~1_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|waitrequest~0_combout ) # 
// ((!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|write~regout  & ((!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~regout ) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|read~regout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|waitrequest~0_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|read~regout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|write~regout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|waitrequest~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|waitrequest~1 .lut_mask = 16'hABAF;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|waitrequest~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y17_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|waitrequest (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|waitrequest~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|waitrequest~regout ));

// Location: LCCOMB_X31_Y16_N0
cycloneii_lcell_comb \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout  = (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ) # 
// ((!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout  & (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout  & 
// !\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|waitrequest~regout )))

	.dataa(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|waitrequest~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'hCCDC;
defparam \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y16_N1
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]));

// Location: LCCOMB_X31_Y16_N8
cycloneii_lcell_comb \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~0_combout  = (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|waitrequest~regout  & 
// (\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout  & (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout  & 
// !\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1])))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|waitrequest~regout ),
	.datab(\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout ),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~0 .lut_mask = 16'h0040;
defparam \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y16_N9
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]));

// Location: LCFF_X31_Y16_N21
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]~regout ));

// Location: LCCOMB_X31_Y16_N20
cycloneii_lcell_comb \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2 (
// Equation(s):
// \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout  = (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]~regout )) # (!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ((\u0|cmd_xbar_mux|saved_grant [0])))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]~regout ),
	.datad(\u0|cmd_xbar_mux|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2 .lut_mask = 16'hF3C0;
defparam \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N10
cycloneii_lcell_comb \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout  = (\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]) # 
// (!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0])

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'hCFCF;
defparam \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y16_N29
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout ));

// Location: LCFF_X31_Y16_N23
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~regout ));

// Location: LCCOMB_X31_Y16_N22
cycloneii_lcell_comb \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 (
// Equation(s):
// \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout  = (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// (((\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~regout )))) # (!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ((\u0|cmd_xbar_mux|saved_grant [0]) # 
// ((\u0|cmd_xbar_mux|saved_grant [1]))))

	.dataa(\u0|cmd_xbar_mux|saved_grant [0]),
	.datab(\u0|cmd_xbar_mux|saved_grant [1]),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~regout ),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 .lut_mask = 16'hF0EE;
defparam \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y16_N19
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ));

// Location: LCCOMB_X31_Y16_N28
cycloneii_lcell_comb \u0|rsp_xbar_demux|src0_valid~0 (
// Equation(s):
// \u0|rsp_xbar_demux|src0_valid~0_combout  = (\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0] & ((\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout ) # 
// (!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout )))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout ),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_demux|src0_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_demux|src0_valid~0 .lut_mask = 16'hC0CC;
defparam \u0|rsp_xbar_demux|src0_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N2
cycloneii_lcell_comb \u0|rsp_xbar_mux|WideOr1~0 (
// Equation(s):
// \u0|rsp_xbar_mux|WideOr1~0_combout  = (\u0|rsp_xbar_demux_002|src0_valid~0_combout ) # ((\u0|rsp_xbar_demux_003|src0_valid~0_combout ) # ((\u0|rsp_xbar_demux_001|src0_valid~0_combout ) # (\u0|rsp_xbar_demux|src0_valid~0_combout )))

	.dataa(\u0|rsp_xbar_demux_002|src0_valid~0_combout ),
	.datab(\u0|rsp_xbar_demux_003|src0_valid~0_combout ),
	.datac(\u0|rsp_xbar_demux_001|src0_valid~0_combout ),
	.datad(\u0|rsp_xbar_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux|WideOr1~0 .lut_mask = 16'hFFFE;
defparam \u0|rsp_xbar_mux|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|F_valid~0 (
// Equation(s):
// \u0|nios2_qsys_0|F_valid~0_combout  = (\u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout  & (\u0|rsp_xbar_mux|WideOr1~0_combout  & 
// (\u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout  & !\u0|nios2_qsys_0|i_read~regout )))

	.dataa(\u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout ),
	.datab(\u0|rsp_xbar_mux|WideOr1~0_combout ),
	.datac(\u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout ),
	.datad(\u0|nios2_qsys_0|i_read~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_valid~0 .lut_mask = 16'h0080;
defparam \u0|nios2_qsys_0|F_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y18_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|D_valid (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_valid~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_valid~regout ));

// Location: LCFF_X30_Y18_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|R_valid (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|D_valid~regout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_valid~regout ));

// Location: LCFF_X19_Y20_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|E_new_inst (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|R_valid~regout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_new_inst~regout ));

// Location: LCCOMB_X30_Y18_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|d_write_nxt (
// Equation(s):
// \u0|nios2_qsys_0|d_write_nxt~combout  = (\u0|nios2_qsys_0_data_master_translator|av_waitrequest~4_combout  & ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_test_bench|d_write~regout ) # ((\u0|nios2_qsys_0|R_ctrl_st~regout  & \u0|nios2_qsys_0|E_new_inst~regout 
// )))) # (!\u0|nios2_qsys_0_data_master_translator|av_waitrequest~4_combout  & (\u0|nios2_qsys_0|R_ctrl_st~regout  & ((\u0|nios2_qsys_0|E_new_inst~regout ))))

	.dataa(\u0|nios2_qsys_0_data_master_translator|av_waitrequest~4_combout ),
	.datab(\u0|nios2_qsys_0|R_ctrl_st~regout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_test_bench|d_write~regout ),
	.datad(\u0|nios2_qsys_0|E_new_inst~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|d_write_nxt~combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|d_write_nxt .lut_mask = 16'hECA0;
defparam \u0|nios2_qsys_0|d_write_nxt .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y18_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_test_bench|d_write (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|d_write_nxt~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_test_bench|d_write~regout ));

// Location: LCCOMB_X31_Y16_N18
cycloneii_lcell_comb \u0|rsp_xbar_demux|src1_valid~0 (
// Equation(s):
// \u0|rsp_xbar_demux|src1_valid~0_combout  = (\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0] & (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout  & 
// !\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_demux|src1_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_demux|src1_valid~0 .lut_mask = 16'h00C0;
defparam \u0|rsp_xbar_demux|src1_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y17_N19
cycloneii_lcell_ff \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~regout ));

// Location: LCCOMB_X30_Y17_N18
cycloneii_lcell_comb \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 (
// Equation(s):
// \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout  = (\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// (((\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~regout )))) # (!\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ((\u0|cmd_xbar_mux_002|saved_grant [1]) # 
// ((\u0|cmd_xbar_mux_002|saved_grant [0]))))

	.dataa(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datab(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~regout ),
	.datad(\u0|cmd_xbar_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .lut_mask = 16'hF3E2;
defparam \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y17_N31
cycloneii_lcell_ff \u0|onchip_memory2_1_s1_translator|read_latency_shift_reg[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|onchip_memory2_1_s1_translator|read_latency_shift_reg~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|onchip_memory2_1_s1_translator|read_latency_shift_reg [0]));

// Location: LCCOMB_X30_Y17_N28
cycloneii_lcell_comb \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0 (
// Equation(s):
// \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout  = (\u0|onchip_memory2_1_s1_translator|read_latency_shift_reg [0]) # (!\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0])

	.dataa(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datab(vcc),
	.datac(\u0|onchip_memory2_1_s1_translator|read_latency_shift_reg [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0 .lut_mask = 16'hF5F5;
defparam \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y17_N27
cycloneii_lcell_ff \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]~regout ));

// Location: LCCOMB_X30_Y17_N26
cycloneii_lcell_comb \u0|rsp_xbar_demux_002|src1_valid~0 (
// Equation(s):
// \u0|rsp_xbar_demux_002|src1_valid~0_combout  = (!\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout  & (\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]~regout  & 
// \u0|onchip_memory2_1_s1_translator|read_latency_shift_reg [0]))

	.dataa(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout ),
	.datab(vcc),
	.datac(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]~regout ),
	.datad(\u0|onchip_memory2_1_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_demux_002|src1_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_demux_002|src1_valid~0 .lut_mask = 16'h5000;
defparam \u0|rsp_xbar_demux_002|src1_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y18_N9
cycloneii_lcell_ff \u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~regout ));

// Location: LCCOMB_X33_Y18_N8
cycloneii_lcell_comb \u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2 (
// Equation(s):
// \u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout  = (\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// (((\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~regout )))) # (!\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ((\u0|cmd_xbar_mux_003|saved_grant [1]) # 
// ((\u0|cmd_xbar_mux_003|saved_grant [0]))))

	.dataa(\u0|cmd_xbar_mux_003|saved_grant [1]),
	.datab(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~regout ),
	.datad(\u0|cmd_xbar_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2 .lut_mask = 16'hF3E2;
defparam \u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y18_N13
cycloneii_lcell_ff \u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ));

// Location: LCCOMB_X33_Y18_N12
cycloneii_lcell_comb \u0|rsp_xbar_demux_003|src1_valid~0 (
// Equation(s):
// \u0|rsp_xbar_demux_003|src1_valid~0_combout  = (!\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout  & (\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout  & 
// \u0|dma_0_control_translator|read_latency_shift_reg [0]))

	.dataa(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout ),
	.datab(vcc),
	.datac(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ),
	.datad(\u0|dma_0_control_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_demux_003|src1_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_demux_003|src1_valid~0 .lut_mask = 16'h5000;
defparam \u0|rsp_xbar_demux_003|src1_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N18
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|WideOr1~1 (
// Equation(s):
// \u0|rsp_xbar_mux_001|WideOr1~1_combout  = (\u0|rsp_xbar_mux_001|WideOr1~0_combout  & (!\u0|rsp_xbar_demux|src1_valid~0_combout  & (!\u0|rsp_xbar_demux_002|src1_valid~0_combout  & !\u0|rsp_xbar_demux_003|src1_valid~0_combout )))

	.dataa(\u0|rsp_xbar_mux_001|WideOr1~0_combout ),
	.datab(\u0|rsp_xbar_demux|src1_valid~0_combout ),
	.datac(\u0|rsp_xbar_demux_002|src1_valid~0_combout ),
	.datad(\u0|rsp_xbar_demux_003|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|WideOr1~1 .lut_mask = 16'h0002;
defparam \u0|rsp_xbar_mux_001|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N4
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~0 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~0_combout  = (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout )

	.dataa(vcc),
	.datab(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(vcc),
	.datad(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~0 .lut_mask = 16'hCC00;
defparam \u0|rsp_xbar_mux_001|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|d_writedata[27]~3 (
// Equation(s):
// \u0|nios2_qsys_0|d_writedata[27]~3_combout  = (\u0|nios2_qsys_0|Equal133~0_combout  & ((\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [3]))) # (!\u0|nios2_qsys_0|Equal133~0_combout  & 
// (\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [11]))

	.dataa(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.datab(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|Equal133~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|d_writedata[27]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|d_writedata[27]~3 .lut_mask = 16'hCCAA;
defparam \u0|nios2_qsys_0|d_writedata[27]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|d_writedata[27]~3_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [11]));

// Location: LCCOMB_X33_Y17_N20
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|arb|top_priority_reg[0]~1 (
// Equation(s):
// \u0|cmd_xbar_mux_002|arb|top_priority_reg[0]~1_combout  = !\u0|cmd_xbar_mux_002|arb|grant[2]~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux_002|arb|grant[2]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|arb|top_priority_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|arb|top_priority_reg[0]~1 .lut_mask = 16'h0F0F;
defparam \u0|cmd_xbar_mux_002|arb|top_priority_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N10
cycloneii_lcell_comb \u0|dma_0_write_translator_avalon_universal_master_0_agent|av_waitrequest~0 (
// Equation(s):
// \u0|dma_0_write_translator_avalon_universal_master_0_agent|av_waitrequest~0_combout  = ((\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) # (!\u0|cmd_xbar_mux_002|saved_grant [2])) # 
// (!\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout )

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout ),
	.datac(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.datad(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|dma_0_write_translator_avalon_universal_master_0_agent|av_waitrequest~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0_write_translator_avalon_universal_master_0_agent|av_waitrequest~0 .lut_mask = 16'hFF3F;
defparam \u0|dma_0_write_translator_avalon_universal_master_0_agent|av_waitrequest~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N28
cycloneii_lcell_comb \u0|dma_0|wm|oWM_write~2 (
// Equation(s):
// \u0|dma_0|wm|oWM_write~2_combout  = (\u0|dma_0|wm|oWM_write~regout  & ((\u0|dma_0|wm|state [1]) # ((\u0|dma_0_write_translator_avalon_universal_master_0_agent|av_waitrequest~0_combout ) # (!\u0|dma_0|wm|state[0]~5_combout ))))

	.dataa(\u0|dma_0|wm|state [1]),
	.datab(\u0|dma_0_write_translator_avalon_universal_master_0_agent|av_waitrequest~0_combout ),
	.datac(\u0|dma_0|wm|state[0]~5_combout ),
	.datad(\u0|dma_0|wm|oWM_write~regout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_write~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_write~2 .lut_mask = 16'hEF00;
defparam \u0|dma_0|wm|oWM_write~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N18
cycloneii_lcell_comb \u0|dma_0|wm|oWM_write~3 (
// Equation(s):
// \u0|dma_0|wm|oWM_write~3_combout  = (\u0|dma_0|wm|oWM_write~2_combout ) # ((!\u0|dma_0|wm|state [1] & (!\u0|dma_0|wm|state [0] & \u0|dma_0|wm|state[0]~5_combout )))

	.dataa(\u0|dma_0|wm|state [1]),
	.datab(\u0|dma_0|wm|state [0]),
	.datac(\u0|dma_0|wm|state[0]~5_combout ),
	.datad(\u0|dma_0|wm|oWM_write~2_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_write~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_write~3 .lut_mask = 16'hFF10;
defparam \u0|dma_0|wm|oWM_write~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y16_N19
cycloneii_lcell_ff \u0|dma_0|wm|oWM_write (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_write~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_write~regout ));

// Location: LCCOMB_X33_Y17_N2
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|arb|top_priority_reg[1]~0 (
// Equation(s):
// \u0|cmd_xbar_mux_002|arb|top_priority_reg[1]~0_combout  = (\u0|cmd_xbar_mux_002|update_grant~2_combout  & ((\u0|cmd_xbar_demux_001|src2_valid~0_combout ) # ((\u0|dma_0|wm|oWM_write~regout ) # (\u0|cmd_xbar_demux|src2_valid~combout ))))

	.dataa(\u0|cmd_xbar_mux_002|update_grant~2_combout ),
	.datab(\u0|cmd_xbar_demux_001|src2_valid~0_combout ),
	.datac(\u0|dma_0|wm|oWM_write~regout ),
	.datad(\u0|cmd_xbar_demux|src2_valid~combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|arb|top_priority_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|arb|top_priority_reg[1]~0 .lut_mask = 16'hAAA8;
defparam \u0|cmd_xbar_mux_002|arb|top_priority_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y17_N21
cycloneii_lcell_ff \u0|cmd_xbar_mux_002|arb|top_priority_reg[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux_002|arb|top_priority_reg[0]~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cmd_xbar_mux_002|arb|top_priority_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|cmd_xbar_mux_002|arb|top_priority_reg [0]));

// Location: LCCOMB_X33_Y17_N0
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|arb|adder|full_adder.cout[0] (
// Equation(s):
// \u0|cmd_xbar_mux_002|arb|adder|full_adder.cout [0] = (!\u0|cmd_xbar_demux|src2_valid~combout  & !\u0|cmd_xbar_mux_002|arb|top_priority_reg [0])

	.dataa(vcc),
	.datab(\u0|cmd_xbar_demux|src2_valid~combout ),
	.datac(vcc),
	.datad(\u0|cmd_xbar_mux_002|arb|top_priority_reg [0]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|arb|adder|full_adder.cout [0]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|arb|adder|full_adder.cout[0] .lut_mask = 16'h0033;
defparam \u0|cmd_xbar_mux_002|arb|adder|full_adder.cout[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y17_N9
cycloneii_lcell_ff \u0|cmd_xbar_mux_002|arb|top_priority_reg[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux_002|arb|grant[1]~3_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cmd_xbar_mux_002|arb|top_priority_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|cmd_xbar_mux_002|arb|top_priority_reg [2]));

// Location: LCCOMB_X33_Y17_N26
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|arb|adder|cout~0 (
// Equation(s):
// \u0|cmd_xbar_mux_002|arb|adder|cout~0_combout  = (!\u0|cmd_xbar_demux|src2_valid~combout  & ((\u0|cmd_xbar_mux_002|arb|adder|full_adder.cout [1] & ((\u0|cmd_xbar_mux_002|arb|top_priority_reg [2]) # (!\u0|dma_0|wm|oWM_write~regout ))) # 
// (!\u0|cmd_xbar_mux_002|arb|adder|full_adder.cout [1] & (!\u0|dma_0|wm|oWM_write~regout  & \u0|cmd_xbar_mux_002|arb|top_priority_reg [2]))))

	.dataa(\u0|cmd_xbar_mux_002|arb|adder|full_adder.cout [1]),
	.datab(\u0|cmd_xbar_demux|src2_valid~combout ),
	.datac(\u0|dma_0|wm|oWM_write~regout ),
	.datad(\u0|cmd_xbar_mux_002|arb|top_priority_reg [2]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|arb|adder|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|arb|adder|cout~0 .lut_mask = 16'h2302;
defparam \u0|cmd_xbar_mux_002|arb|adder|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N8
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|arb|grant[1]~3 (
// Equation(s):
// \u0|cmd_xbar_mux_002|arb|grant[1]~3_combout  = (\u0|cmd_xbar_demux_001|src2_valid~0_combout  & ((\u0|cmd_xbar_mux_002|arb|adder|cout~0_combout ) # (\u0|cmd_xbar_mux_002|arb|top_priority_reg [1] $ (\u0|cmd_xbar_mux_002|arb|adder|full_adder.cout [0]))))

	.dataa(\u0|cmd_xbar_mux_002|arb|top_priority_reg [1]),
	.datab(\u0|cmd_xbar_mux_002|arb|adder|full_adder.cout [0]),
	.datac(\u0|cmd_xbar_demux_001|src2_valid~0_combout ),
	.datad(\u0|cmd_xbar_mux_002|arb|adder|cout~0_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|arb|grant[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|arb|grant[1]~3 .lut_mask = 16'hF060;
defparam \u0|cmd_xbar_mux_002|arb|grant[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N24
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|packet_in_progress~0 (
// Equation(s):
// \u0|cmd_xbar_mux_002|packet_in_progress~0_combout  = !\u0|cmd_xbar_mux_002|update_grant~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|cmd_xbar_mux_002|update_grant~2_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|packet_in_progress~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|packet_in_progress~0 .lut_mask = 16'h00FF;
defparam \u0|cmd_xbar_mux_002|packet_in_progress~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y13_N25
cycloneii_lcell_ff \u0|cmd_xbar_mux_002|packet_in_progress (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux_002|packet_in_progress~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|cmd_xbar_mux_002|packet_in_progress~regout ));

// Location: LCCOMB_X33_Y17_N18
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_valid~0 (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_valid~0_combout  = (\u0|dma_0|wm|oWM_write~regout  & \u0|cmd_xbar_mux_002|saved_grant [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|dma_0|wm|oWM_write~regout ),
	.datad(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_valid~0 .lut_mask = 16'hF000;
defparam \u0|cmd_xbar_mux_002|src_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N10
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|update_grant~2 (
// Equation(s):
// \u0|cmd_xbar_mux_002|update_grant~2_combout  = (\u0|cmd_xbar_mux_002|WideOr1~0_combout  & (\u0|cmd_xbar_mux_002|update_grant~1_combout )) # (!\u0|cmd_xbar_mux_002|WideOr1~0_combout  & ((\u0|cmd_xbar_mux_002|src_valid~0_combout  & 
// (\u0|cmd_xbar_mux_002|update_grant~1_combout )) # (!\u0|cmd_xbar_mux_002|src_valid~0_combout  & ((!\u0|cmd_xbar_mux_002|packet_in_progress~regout )))))

	.dataa(\u0|cmd_xbar_mux_002|update_grant~1_combout ),
	.datab(\u0|cmd_xbar_mux_002|WideOr1~0_combout ),
	.datac(\u0|cmd_xbar_mux_002|packet_in_progress~regout ),
	.datad(\u0|cmd_xbar_mux_002|src_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|update_grant~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|update_grant~2 .lut_mask = 16'hAA8B;
defparam \u0|cmd_xbar_mux_002|update_grant~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y17_N15
cycloneii_lcell_ff \u0|cmd_xbar_mux_002|saved_grant[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|cmd_xbar_mux_002|arb|grant[1]~3_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cmd_xbar_mux_002|update_grant~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|cmd_xbar_mux_002|saved_grant [1]));

// Location: LCCOMB_X30_Y20_N18
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[11] (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data [11] = (\u0|dma_0|wm|oWM_writedata [11] & ((\u0|cmd_xbar_mux_002|saved_grant [2]) # ((\u0|nios2_qsys_0|d_writedata [11] & \u0|cmd_xbar_mux_002|saved_grant [1])))) # (!\u0|dma_0|wm|oWM_writedata [11] & 
// (\u0|nios2_qsys_0|d_writedata [11] & (\u0|cmd_xbar_mux_002|saved_grant [1])))

	.dataa(\u0|dma_0|wm|oWM_writedata [11]),
	.datab(\u0|nios2_qsys_0|d_writedata [11]),
	.datac(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datad(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data [11]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[11] .lut_mask = 16'hEAC0;
defparam \u0|cmd_xbar_mux_002|src_data[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N4
cycloneii_lcell_comb \u0|dma_0|wm|Add1~2 (
// Equation(s):
// \u0|dma_0|wm|Add1~2_combout  = (\u0|dma_0|wm|oWM_writeaddress [3] & (!\u0|dma_0|wm|Add1~1 )) # (!\u0|dma_0|wm|oWM_writeaddress [3] & ((\u0|dma_0|wm|Add1~1 ) # (GND)))
// \u0|dma_0|wm|Add1~3  = CARRY((!\u0|dma_0|wm|Add1~1 ) # (!\u0|dma_0|wm|oWM_writeaddress [3]))

	.dataa(vcc),
	.datab(\u0|dma_0|wm|oWM_writeaddress [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|Add1~1 ),
	.combout(\u0|dma_0|wm|Add1~2_combout ),
	.cout(\u0|dma_0|wm|Add1~3 ));
// synopsys translate_off
defparam \u0|dma_0|wm|Add1~2 .lut_mask = 16'h3C3F;
defparam \u0|dma_0|wm|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N20
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress~27 (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress~27_combout  = (\u0|rst_controller|r_sync_rst~regout  & (\u0|nios2_qsys_0|d_writedata [3] & \u0|cmd_xbar_mux_003|saved_grant [1]))

	.dataa(\u0|rst_controller|r_sync_rst~regout ),
	.datab(\u0|nios2_qsys_0|d_writedata [3]),
	.datac(vcc),
	.datad(\u0|cmd_xbar_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress~27 .lut_mask = 16'h8800;
defparam \u0|dma_0|control|oWM_startaddress~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N8
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress[3]~feeder (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress[3]~feeder_combout  = \u0|dma_0|control|oWM_startaddress~27_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|control|oWM_startaddress~27_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress[3]~feeder .lut_mask = 16'hFF00;
defparam \u0|dma_0|control|oWM_startaddress[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|W_alu_result[2]~15 (
// Equation(s):
// \u0|nios2_qsys_0|W_alu_result[2]~15_combout  = (\u0|nios2_qsys_0|R_ctrl_logic~regout  & (\u0|nios2_qsys_0|E_logic_result[2]~15_combout )) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout  & ((\u0|nios2_qsys_0|F_pc[0]~8_combout )))

	.dataa(\u0|nios2_qsys_0|E_logic_result[2]~15_combout ),
	.datab(\u0|nios2_qsys_0|F_pc[0]~8_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|R_ctrl_logic~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_alu_result[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_alu_result[2]~15 .lut_mask = 16'hAACC;
defparam \u0|nios2_qsys_0|W_alu_result[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal2~2 (
// Equation(s):
// \u0|nios2_qsys_0|Equal2~2_combout  = (\u0|nios2_qsys_0|D_iw [5] & !\u0|nios2_qsys_0|D_iw [2])

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|D_iw [5]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|D_iw [2]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal2~2 .lut_mask = 16'h00CC;
defparam \u0|nios2_qsys_0|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_shift_logical~0 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_shift_logical~0_combout  = (\u0|nios2_qsys_0|Equal2~0_combout  & (!\u0|nios2_qsys_0|D_iw [13] & (\u0|nios2_qsys_0|Equal2~2_combout  & \u0|nios2_qsys_0|D_iw [12])))

	.dataa(\u0|nios2_qsys_0|Equal2~0_combout ),
	.datab(\u0|nios2_qsys_0|D_iw [13]),
	.datac(\u0|nios2_qsys_0|Equal2~2_combout ),
	.datad(\u0|nios2_qsys_0|D_iw [12]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_shift_logical~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_shift_logical~0 .lut_mask = 16'h2000;
defparam \u0|nios2_qsys_0|D_ctrl_shift_logical~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_rot_right~0 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_rot_right~0_combout  = (\u0|nios2_qsys_0|D_ctrl_shift_logical~0_combout  & (!\u0|nios2_qsys_0|D_iw [15] & \u0|nios2_qsys_0|D_iw [14]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|D_ctrl_shift_logical~0_combout ),
	.datac(\u0|nios2_qsys_0|D_iw [15]),
	.datad(\u0|nios2_qsys_0|D_iw [14]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_rot_right~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_rot_right~0 .lut_mask = 16'h0C00;
defparam \u0|nios2_qsys_0|D_ctrl_rot_right~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y21_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|R_ctrl_rot_right (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_ctrl_rot_right~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_ctrl_rot_right~regout ));

// Location: LCCOMB_X32_Y19_N0
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode835w[2] (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode835w [2] = (!\u0|cmd_xbar_mux_001|src_data [51] & (\u0|rst_controller|r_sync_rst_dly~regout  & \u0|cmd_xbar_mux_001|src_data [50]))

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux_001|src_data [51]),
	.datac(\u0|rst_controller|r_sync_rst_dly~regout ),
	.datad(\u0|cmd_xbar_mux_001|src_data [50]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode835w [2]),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode835w[2] .lut_mask = 16'h3000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode835w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N6
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~8 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~8_combout  = (\u0|nios2_qsys_0|d_writedata [16] & \u0|cmd_xbar_mux_001|saved_grant [1])

	.dataa(\u0|nios2_qsys_0|d_writedata [16]),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~8 .lut_mask = 16'hA0A0;
defparam \u0|cmd_xbar_mux_001|src_payload~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N28
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_data[38]~2 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_data[38]~2_combout  = (\u0|nios2_qsys_0|W_alu_result [2] & ((\u0|cmd_xbar_mux_001|saved_grant [1]) # ((\u0|nios2_qsys_0|F_pc [0] & \u0|cmd_xbar_mux_001|saved_grant [0])))) # (!\u0|nios2_qsys_0|W_alu_result [2] & 
// (\u0|nios2_qsys_0|F_pc [0] & ((\u0|cmd_xbar_mux_001|saved_grant [0]))))

	.dataa(\u0|nios2_qsys_0|W_alu_result [2]),
	.datab(\u0|nios2_qsys_0|F_pc [0]),
	.datac(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\u0|cmd_xbar_mux_001|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_data[38]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_data[38]~2 .lut_mask = 16'hECA0;
defparam \u0|cmd_xbar_mux_001|src_data[38]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N30
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_data[38] (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_data [38] = (\u0|cmd_xbar_mux_001|src_data[38]~2_combout ) # ((\u0|dma_0|rm|oRM_readaddress [2] & \u0|cmd_xbar_mux_001|saved_grant [2]))

	.dataa(\u0|dma_0|rm|oRM_readaddress [2]),
	.datab(\u0|cmd_xbar_mux_001|src_data[38]~2_combout ),
	.datac(vcc),
	.datad(\u0|cmd_xbar_mux_001|saved_grant [2]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_data [38]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_data[38] .lut_mask = 16'hEECC;
defparam \u0|cmd_xbar_mux_001|src_data[38] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N28
cycloneii_lcell_comb \u0|cmd_xbar_mux_003|src_data[39] (
// Equation(s):
// \u0|cmd_xbar_mux_003|src_data [39] = (\u0|nios2_qsys_0|F_pc [1] & ((\u0|cmd_xbar_mux_003|saved_grant [0]) # ((\u0|cmd_xbar_mux_003|saved_grant [1] & \u0|nios2_qsys_0|W_alu_result [3])))) # (!\u0|nios2_qsys_0|F_pc [1] & (\u0|cmd_xbar_mux_003|saved_grant 
// [1] & ((\u0|nios2_qsys_0|W_alu_result [3]))))

	.dataa(\u0|nios2_qsys_0|F_pc [1]),
	.datab(\u0|cmd_xbar_mux_003|saved_grant [1]),
	.datac(\u0|cmd_xbar_mux_003|saved_grant [0]),
	.datad(\u0|nios2_qsys_0|W_alu_result [3]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_003|src_data [39]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_003|src_data[39] .lut_mask = 16'hECA0;
defparam \u0|cmd_xbar_mux_003|src_data[39] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N24
cycloneii_lcell_comb \u0|nios2_qsys_0_data_master_translator|uav_write~0 (
// Equation(s):
// \u0|nios2_qsys_0_data_master_translator|uav_write~0_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_test_bench|d_write~regout  & !\u0|nios2_qsys_0_data_master_translator|write_accepted~regout )

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_test_bench|d_write~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0_data_master_translator|write_accepted~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_data_master_translator|uav_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_data_master_translator|uav_write~0 .lut_mask = 16'h00AA;
defparam \u0|nios2_qsys_0_data_master_translator|uav_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N22
cycloneii_lcell_comb \u0|dma_0|control|control~2 (
// Equation(s):
// \u0|dma_0|control|control~2_combout  = (\u0|nios2_qsys_0_data_master_translator|uav_write~0_combout  & (\u0|cmd_xbar_mux_003|saved_grant [1] & ((\u0|cmd_xbar_mux_003|src_valid~4_combout ) # (\u0|cmd_xbar_demux_001|src3_valid~0_combout ))))

	.dataa(\u0|cmd_xbar_mux_003|src_valid~4_combout ),
	.datab(\u0|cmd_xbar_demux_001|src3_valid~0_combout ),
	.datac(\u0|nios2_qsys_0_data_master_translator|uav_write~0_combout ),
	.datad(\u0|cmd_xbar_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|dma_0|control|control~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|control~2 .lut_mask = 16'hE000;
defparam \u0|dma_0|control|control~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N30
cycloneii_lcell_comb \u0|dma_0|control|control~3 (
// Equation(s):
// \u0|dma_0|control|control~3_combout  = (!\u0|cmd_xbar_mux_003|src_data [40] & (\u0|dma_0|control|control~2_combout  & (!\u0|dma_0|control|status [1] & !\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1])))

	.dataa(\u0|cmd_xbar_mux_003|src_data [40]),
	.datab(\u0|dma_0|control|control~2_combout ),
	.datac(\u0|dma_0|control|status [1]),
	.datad(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|dma_0|control|control~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|control~3 .lut_mask = 16'h0004;
defparam \u0|dma_0|control|control~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N18
cycloneii_lcell_comb \u0|dma_0|control|control~0 (
// Equation(s):
// \u0|dma_0|control|control~0_combout  = (\u0|cmd_xbar_mux_003|src_data [38] & (\u0|cmd_xbar_mux_003|src_data [39] & \u0|dma_0|control|control~3_combout ))

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux_003|src_data [38]),
	.datac(\u0|cmd_xbar_mux_003|src_data [39]),
	.datad(\u0|dma_0|control|control~3_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|control|control~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|control~0 .lut_mask = 16'hC000;
defparam \u0|dma_0|control|control~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N30
cycloneii_lcell_comb \u0|dma_0|control|Selector31~1 (
// Equation(s):
// \u0|dma_0|control|Selector31~1_combout  = (\u0|dma_0|control|status [0] & ((\u0|dma_0|control|Selector31~0_combout ) # ((\u0|dma_0|control|state.01~regout )))) # (!\u0|dma_0|control|status [0] & (((\u0|dma_0|wm|oWM_done~regout  & 
// \u0|dma_0|control|state.01~regout ))))

	.dataa(\u0|dma_0|control|Selector31~0_combout ),
	.datab(\u0|dma_0|wm|oWM_done~regout ),
	.datac(\u0|dma_0|control|status [0]),
	.datad(\u0|dma_0|control|state.01~regout ),
	.cin(gnd),
	.combout(\u0|dma_0|control|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|Selector31~1 .lut_mask = 16'hFCA0;
defparam \u0|dma_0|control|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y18_N31
cycloneii_lcell_ff \u0|dma_0|control|status[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|Selector31~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|status [0]));

// Location: LCCOMB_X36_Y18_N18
cycloneii_lcell_comb \u0|dma_0|control|control~1 (
// Equation(s):
// \u0|dma_0|control|control~1_combout  = (!\u0|dma_0|control|status [0] & ((\u0|dma_0|control|control~0_combout  & (\u0|nios2_qsys_0|d_writedata [3])) # (!\u0|dma_0|control|control~0_combout  & ((\u0|dma_0|control|control [3])))))

	.dataa(\u0|nios2_qsys_0|d_writedata [3]),
	.datab(\u0|dma_0|control|control~0_combout ),
	.datac(\u0|dma_0|control|control [3]),
	.datad(\u0|dma_0|control|status [0]),
	.cin(gnd),
	.combout(\u0|dma_0|control|control~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|control~1 .lut_mask = 16'h00B8;
defparam \u0|dma_0|control|control~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y18_N19
cycloneii_lcell_ff \u0|dma_0|control|control[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|control~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|control [3]));

// Location: LCCOMB_X36_Y18_N28
cycloneii_lcell_comb \u0|dma_0|control|enable~0 (
// Equation(s):
// \u0|dma_0|control|enable~0_combout  = (\u0|dma_0|control|enable~regout ) # (\u0|dma_0|control|state.01~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|dma_0|control|enable~regout ),
	.datad(\u0|dma_0|control|state.01~regout ),
	.cin(gnd),
	.combout(\u0|dma_0|control|enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|enable~0 .lut_mask = 16'hFFF0;
defparam \u0|dma_0|control|enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y18_N29
cycloneii_lcell_ff \u0|dma_0|control|enable (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|enable~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|enable~regout ));

// Location: LCCOMB_X36_Y18_N12
cycloneii_lcell_comb \u0|dma_0|control|Selector31~0 (
// Equation(s):
// \u0|dma_0|control|Selector31~0_combout  = (!\u0|dma_0|control|state.00~regout  & ((\u0|dma_0|control|enable~regout ) # (!\u0|dma_0|control|control [3])))

	.dataa(vcc),
	.datab(\u0|dma_0|control|state.00~regout ),
	.datac(\u0|dma_0|control|control [3]),
	.datad(\u0|dma_0|control|enable~regout ),
	.cin(gnd),
	.combout(\u0|dma_0|control|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|Selector31~0 .lut_mask = 16'h3303;
defparam \u0|dma_0|control|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N26
cycloneii_lcell_comb \u0|dma_0|control|state~9 (
// Equation(s):
// \u0|dma_0|control|state~9_combout  = (!\u0|dma_0|control|state.10~regout  & (\u0|rst_controller|r_sync_rst~regout  & !\u0|dma_0|control|Selector31~0_combout ))

	.dataa(vcc),
	.datab(\u0|dma_0|control|state.10~regout ),
	.datac(\u0|rst_controller|r_sync_rst~regout ),
	.datad(\u0|dma_0|control|Selector31~0_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|control|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|state~9 .lut_mask = 16'h0030;
defparam \u0|dma_0|control|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y18_N27
cycloneii_lcell_ff \u0|dma_0|control|state.00 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|state~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|state.00~regout ));

// Location: LCCOMB_X36_Y18_N2
cycloneii_lcell_comb \u0|dma_0|control|Selector34~5 (
// Equation(s):
// \u0|dma_0|control|Selector34~5_combout  = (\u0|dma_0|control|always1~0_combout  & (((!\u0|dma_0|wm|oWM_done~regout  & \u0|dma_0|control|state.01~regout )) # (!\u0|dma_0|control|state.00~regout ))) # (!\u0|dma_0|control|always1~0_combout  & 
// (!\u0|dma_0|wm|oWM_done~regout  & (\u0|dma_0|control|state.01~regout )))

	.dataa(\u0|dma_0|control|always1~0_combout ),
	.datab(\u0|dma_0|wm|oWM_done~regout ),
	.datac(\u0|dma_0|control|state.01~regout ),
	.datad(\u0|dma_0|control|state.00~regout ),
	.cin(gnd),
	.combout(\u0|dma_0|control|Selector34~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|Selector34~5 .lut_mask = 16'h30BA;
defparam \u0|dma_0|control|Selector34~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y18_N3
cycloneii_lcell_ff \u0|dma_0|control|state.01 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|Selector34~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|state.01~regout ));

// Location: LCCOMB_X36_Y18_N14
cycloneii_lcell_comb \u0|dma_0|control|Selector34~4 (
// Equation(s):
// \u0|dma_0|control|Selector34~4_combout  = (!\u0|dma_0|wm|oWM_done~regout  & \u0|dma_0|control|state.01~regout )

	.dataa(vcc),
	.datab(\u0|dma_0|wm|oWM_done~regout ),
	.datac(vcc),
	.datad(\u0|dma_0|control|state.01~regout ),
	.cin(gnd),
	.combout(\u0|dma_0|control|Selector34~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|Selector34~4 .lut_mask = 16'h3300;
defparam \u0|dma_0|control|Selector34~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N8
cycloneii_lcell_comb \u0|dma_0|control|Selector30~0 (
// Equation(s):
// \u0|dma_0|control|Selector30~0_combout  = (\u0|dma_0|control|status [1] & (((\u0|dma_0|control|Selector34~4_combout ) # (!\u0|dma_0|control|state.00~regout )))) # (!\u0|dma_0|control|status [1] & (\u0|dma_0|control|always1~0_combout  & 
// ((!\u0|dma_0|control|state.00~regout ))))

	.dataa(\u0|dma_0|control|always1~0_combout ),
	.datab(\u0|dma_0|control|Selector34~4_combout ),
	.datac(\u0|dma_0|control|status [1]),
	.datad(\u0|dma_0|control|state.00~regout ),
	.cin(gnd),
	.combout(\u0|dma_0|control|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|Selector30~0 .lut_mask = 16'hC0FA;
defparam \u0|dma_0|control|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y18_N9
cycloneii_lcell_ff \u0|dma_0|control|status[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|Selector30~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|status [1]));

// Location: LCCOMB_X35_Y18_N20
cycloneii_lcell_comb \u0|dma_0|control|oReaddata~0 (
// Equation(s):
// \u0|dma_0|control|oReaddata~0_combout  = (\u0|dma_0|control|status [1] & \u0|rst_controller|r_sync_rst~regout )

	.dataa(vcc),
	.datab(\u0|dma_0|control|status [1]),
	.datac(\u0|rst_controller|r_sync_rst~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|dma_0|control|oReaddata~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oReaddata~0 .lut_mask = 16'hC0C0;
defparam \u0|dma_0|control|oReaddata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N0
cycloneii_lcell_comb \u0|dma_0|control|always0~0 (
// Equation(s):
// \u0|dma_0|control|always0~0_combout  = (\u0|cmd_xbar_mux_003|saved_grant [1] & (!\u0|nios2_qsys_0_data_master_translator|write_accepted~regout  & (!\u0|dma_0|control|status [1] & \u0|nios2_qsys_0|the_System_nios2_qsys_0_test_bench|d_write~regout )))

	.dataa(\u0|cmd_xbar_mux_003|saved_grant [1]),
	.datab(\u0|nios2_qsys_0_data_master_translator|write_accepted~regout ),
	.datac(\u0|dma_0|control|status [1]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_test_bench|d_write~regout ),
	.cin(gnd),
	.combout(\u0|dma_0|control|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|always0~0 .lut_mask = 16'h0200;
defparam \u0|dma_0|control|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N2
cycloneii_lcell_comb \u0|dma_0|control|oReaddata[0]~1 (
// Equation(s):
// \u0|dma_0|control|oReaddata[0]~1_combout  = (((\u0|dma_0|control|always0~0_combout ) # (!\u0|cmd_xbar_mux_003|src_data [39])) # (!\u0|cmd_xbar_mux_003|src_data [38])) # (!\u0|cmd_xbar_mux_003|src_data [40])

	.dataa(\u0|cmd_xbar_mux_003|src_data [40]),
	.datab(\u0|cmd_xbar_mux_003|src_data [38]),
	.datac(\u0|cmd_xbar_mux_003|src_data [39]),
	.datad(\u0|dma_0|control|always0~0_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|control|oReaddata[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oReaddata[0]~1 .lut_mask = 16'hFF7F;
defparam \u0|dma_0|control|oReaddata[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N20
cycloneii_lcell_comb \u0|dma_0_control_translator|read_latency_shift_reg~1 (
// Equation(s):
// \u0|dma_0_control_translator|read_latency_shift_reg~1_combout  = (\u0|cmd_xbar_mux_003|WideOr1~combout  & (\u0|cmd_xbar_mux_003|src_data [71] & !\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]))

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux_003|WideOr1~combout ),
	.datac(\u0|cmd_xbar_mux_003|src_data [71]),
	.datad(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|dma_0_control_translator|read_latency_shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0_control_translator|read_latency_shift_reg~1 .lut_mask = 16'h00C0;
defparam \u0|dma_0_control_translator|read_latency_shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N4
cycloneii_lcell_comb \u0|dma_0|control|oReaddata[0]~2 (
// Equation(s):
// \u0|dma_0|control|oReaddata[0]~2_combout  = ((!\u0|dma_0|control|oReaddata[0]~1_combout  & (\u0|dma_0_control_translator|read_latency_shift_reg~1_combout  & !\u0|dma_0|control|status [0]))) # (!\u0|rst_controller|r_sync_rst~regout )

	.dataa(\u0|rst_controller|r_sync_rst~regout ),
	.datab(\u0|dma_0|control|oReaddata[0]~1_combout ),
	.datac(\u0|dma_0_control_translator|read_latency_shift_reg~1_combout ),
	.datad(\u0|dma_0|control|status [0]),
	.cin(gnd),
	.combout(\u0|dma_0|control|oReaddata[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oReaddata[0]~2 .lut_mask = 16'h5575;
defparam \u0|dma_0|control|oReaddata[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y18_N21
cycloneii_lcell_ff \u0|dma_0|control|oReaddata[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oReaddata~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oReaddata[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oReaddata [1]));

// Location: LCFF_X25_Y18_N11
cycloneii_lcell_ff \u0|dma_0_control_translator|av_readdata_pre[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|dma_0|control|oReaddata [1]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0_control_translator|av_readdata_pre [1]));

// Location: LCCOMB_X31_Y23_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal0~2 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout  & 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [0] & \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout ))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [0]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal0~2 .lut_mask = 16'h2020;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~0_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_ready~regout )))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20] & ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_ready~regout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~0 .lut_mask = 16'hCAC0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[1]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[1]~feeder_combout  = \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[1]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_exception~4 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_exception~4_combout  = (\u0|nios2_qsys_0|D_ctrl_exception~3_combout ) # (((!\u0|nios2_qsys_0|D_iw [12]) # (!\u0|nios2_qsys_0|Equal2~0_combout )) # (!\u0|nios2_qsys_0|Equal2~2_combout ))

	.dataa(\u0|nios2_qsys_0|D_ctrl_exception~3_combout ),
	.datab(\u0|nios2_qsys_0|Equal2~2_combout ),
	.datac(\u0|nios2_qsys_0|Equal2~0_combout ),
	.datad(\u0|nios2_qsys_0|D_iw [12]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_exception~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_exception~4 .lut_mask = 16'hBFFF;
defparam \u0|nios2_qsys_0|D_ctrl_exception~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal2~4 (
// Equation(s):
// \u0|nios2_qsys_0|Equal2~4_combout  = (!\u0|nios2_qsys_0|D_iw [4] & (!\u0|nios2_qsys_0|D_iw [0] & (!\u0|nios2_qsys_0|D_iw [3] & !\u0|nios2_qsys_0|D_iw [1])))

	.dataa(\u0|nios2_qsys_0|D_iw [4]),
	.datab(\u0|nios2_qsys_0|D_iw [0]),
	.datac(\u0|nios2_qsys_0|D_iw [3]),
	.datad(\u0|nios2_qsys_0|D_iw [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal2~4 .lut_mask = 16'h0001;
defparam \u0|nios2_qsys_0|Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal2~8 (
// Equation(s):
// \u0|nios2_qsys_0|Equal2~8_combout  = (\u0|nios2_qsys_0|D_iw [5] & (\u0|nios2_qsys_0|Equal2~4_combout  & \u0|nios2_qsys_0|D_iw [2]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|D_iw [5]),
	.datac(\u0|nios2_qsys_0|Equal2~4_combout ),
	.datad(\u0|nios2_qsys_0|D_iw [2]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal2~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal2~8 .lut_mask = 16'hC000;
defparam \u0|nios2_qsys_0|Equal2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|D_dst_regnum[4]~10 (
// Equation(s):
// \u0|nios2_qsys_0|D_dst_regnum[4]~10_combout  = (\u0|nios2_qsys_0|D_dst_regnum[4]~0_combout ) # (((\u0|nios2_qsys_0|Equal101~7_combout ) # (\u0|nios2_qsys_0|Equal2~8_combout )) # (!\u0|nios2_qsys_0|D_ctrl_exception~4_combout ))

	.dataa(\u0|nios2_qsys_0|D_dst_regnum[4]~0_combout ),
	.datab(\u0|nios2_qsys_0|D_ctrl_exception~4_combout ),
	.datac(\u0|nios2_qsys_0|Equal101~7_combout ),
	.datad(\u0|nios2_qsys_0|Equal2~8_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_dst_regnum[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_dst_regnum[4]~10 .lut_mask = 16'hFFFB;
defparam \u0|nios2_qsys_0|D_dst_regnum[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout  = (\u0|nios2_qsys_0|Equal133~0_combout  & (!\u0|nios2_qsys_0|D_iw [2] & (!\u0|nios2_qsys_0|D_iw [0] & !\u0|nios2_qsys_0|D_iw [5])))

	.dataa(\u0|nios2_qsys_0|Equal133~0_combout ),
	.datab(\u0|nios2_qsys_0|D_iw [2]),
	.datac(\u0|nios2_qsys_0|D_iw [0]),
	.datad(\u0|nios2_qsys_0|D_iw [5]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0 .lut_mask = 16'h0002;
defparam \u0|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_b_is_dst~1 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout  = (\u0|nios2_qsys_0|D_iw [2] & ((\u0|nios2_qsys_0|D_iw [0] & ((\u0|nios2_qsys_0|D_iw [1]))) # (!\u0|nios2_qsys_0|D_iw [0] & (!\u0|nios2_qsys_0|D_ctrl_b_is_dst~0_combout )))) # (!\u0|nios2_qsys_0|D_iw [2] & 
// (((\u0|nios2_qsys_0|D_iw [0]) # (!\u0|nios2_qsys_0|D_iw [1]))))

	.dataa(\u0|nios2_qsys_0|D_ctrl_b_is_dst~0_combout ),
	.datab(\u0|nios2_qsys_0|D_iw [2]),
	.datac(\u0|nios2_qsys_0|D_iw [0]),
	.datad(\u0|nios2_qsys_0|D_iw [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_b_is_dst~1 .lut_mask = 16'hF437;
defparam \u0|nios2_qsys_0|D_ctrl_b_is_dst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|D_dst_regnum[1]~9 (
// Equation(s):
// \u0|nios2_qsys_0|D_dst_regnum[1]~9_combout  = (\u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout  & (\u0|nios2_qsys_0|D_iw [23])) # (!\u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout  & ((\u0|nios2_qsys_0|D_iw [18])))

	.dataa(\u0|nios2_qsys_0|D_iw [23]),
	.datab(\u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|D_iw [18]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_dst_regnum[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_dst_regnum[1]~9 .lut_mask = 16'hBB88;
defparam \u0|nios2_qsys_0|D_dst_regnum[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|D_dst_regnum[1]~11 (
// Equation(s):
// \u0|nios2_qsys_0|D_dst_regnum[1]~11_combout  = (\u0|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout ) # ((!\u0|nios2_qsys_0|D_dst_regnum[4]~10_combout  & \u0|nios2_qsys_0|D_dst_regnum[1]~9_combout ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|D_dst_regnum[4]~10_combout ),
	.datac(\u0|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout ),
	.datad(\u0|nios2_qsys_0|D_dst_regnum[1]~9_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_dst_regnum[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_dst_regnum[1]~11 .lut_mask = 16'hF3F0;
defparam \u0|nios2_qsys_0|D_dst_regnum[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|R_dst_regnum[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_dst_regnum[1]~11_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_dst_regnum [1]));

// Location: LCCOMB_X25_Y20_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|D_dst_regnum[2]~5 (
// Equation(s):
// \u0|nios2_qsys_0|D_dst_regnum[2]~5_combout  = ((\u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout  & (\u0|nios2_qsys_0|D_iw [24])) # (!\u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout  & ((\u0|nios2_qsys_0|D_iw [19])))) # (!\u0|nios2_qsys_0|D_ctrl_exception~4_combout 
// )

	.dataa(\u0|nios2_qsys_0|D_iw [24]),
	.datab(\u0|nios2_qsys_0|D_ctrl_exception~4_combout ),
	.datac(\u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout ),
	.datad(\u0|nios2_qsys_0|D_iw [19]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_dst_regnum[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_dst_regnum[2]~5 .lut_mask = 16'hBFB3;
defparam \u0|nios2_qsys_0|D_dst_regnum[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|D_dst_regnum[2]~6 (
// Equation(s):
// \u0|nios2_qsys_0|D_dst_regnum[2]~6_combout  = (\u0|nios2_qsys_0|D_dst_regnum[4]~0_combout ) # ((\u0|nios2_qsys_0|Equal101~7_combout ) # ((\u0|nios2_qsys_0|D_dst_regnum[2]~5_combout ) # (\u0|nios2_qsys_0|Equal2~8_combout )))

	.dataa(\u0|nios2_qsys_0|D_dst_regnum[4]~0_combout ),
	.datab(\u0|nios2_qsys_0|Equal101~7_combout ),
	.datac(\u0|nios2_qsys_0|D_dst_regnum[2]~5_combout ),
	.datad(\u0|nios2_qsys_0|Equal2~8_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_dst_regnum[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_dst_regnum[2]~6 .lut_mask = 16'hFFFE;
defparam \u0|nios2_qsys_0|D_dst_regnum[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|R_dst_regnum[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_dst_regnum[2]~6_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_dst_regnum [2]));

// Location: LCCOMB_X35_Y20_N6
cycloneii_lcell_comb \u0|dma_0|wm|Add1~4 (
// Equation(s):
// \u0|dma_0|wm|Add1~4_combout  = (\u0|dma_0|wm|oWM_writeaddress [4] & (\u0|dma_0|wm|Add1~3  $ (GND))) # (!\u0|dma_0|wm|oWM_writeaddress [4] & (!\u0|dma_0|wm|Add1~3  & VCC))
// \u0|dma_0|wm|Add1~5  = CARRY((\u0|dma_0|wm|oWM_writeaddress [4] & !\u0|dma_0|wm|Add1~3 ))

	.dataa(\u0|dma_0|wm|oWM_writeaddress [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|Add1~3 ),
	.combout(\u0|dma_0|wm|Add1~4_combout ),
	.cout(\u0|dma_0|wm|Add1~5 ));
// synopsys translate_off
defparam \u0|dma_0|wm|Add1~4 .lut_mask = 16'hA50A;
defparam \u0|dma_0|wm|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X30_Y17_N15
cycloneii_lcell_ff \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]~regout ));

// Location: LCCOMB_X30_Y17_N14
cycloneii_lcell_comb \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 (
// Equation(s):
// \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout  = (\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// (((\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]~regout )))) # (!\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ((\u0|cmd_xbar_mux_002|saved_grant [2]) # 
// ((\u0|cmd_xbar_mux_002|saved_grant [0]))))

	.dataa(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.datab(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]~regout ),
	.datad(\u0|cmd_xbar_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 .lut_mask = 16'hF3E2;
defparam \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y17_N21
cycloneii_lcell_ff \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout ));

// Location: LCCOMB_X30_Y17_N20
cycloneii_lcell_comb \u0|rsp_xbar_demux_002|src0_valid~0 (
// Equation(s):
// \u0|rsp_xbar_demux_002|src0_valid~0_combout  = (\u0|onchip_memory2_1_s1_translator|read_latency_shift_reg [0] & (\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]~regout  $ 
// (!\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout )))

	.dataa(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]~regout ),
	.datab(vcc),
	.datac(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout ),
	.datad(\u0|onchip_memory2_1_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_demux_002|src0_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_demux_002|src0_valid~0 .lut_mask = 16'hA500;
defparam \u0|rsp_xbar_demux_002|src0_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N22
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[31]~1 (
// Equation(s):
// \u0|dma_0|rm|oFF_data[31]~1_combout  = (\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout ) # (!\u0|rst_controller|r_sync_rst~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout ),
	.datad(\u0|rst_controller|r_sync_rst~regout ),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[31]~1 .lut_mask = 16'hF0FF;
defparam \u0|dma_0|rm|oFF_data[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneii_clkctrl \u0|dma_0|rm|oFF_data[31]~1clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\u0|dma_0|rm|oFF_data[31]~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ));
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[31]~1clkctrl .clock_type = "global clock";
defparam \u0|dma_0|rm|oFF_data[31]~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N14
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[0] (
// Equation(s):
// \u0|dma_0|rm|oFF_data [0] = (GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & (\u0|dma_0|rm|oFF_data[0]~2_combout )) # (!GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & ((\u0|dma_0|rm|oFF_data [0])))

	.dataa(\u0|dma_0|rm|oFF_data[0]~2_combout ),
	.datab(vcc),
	.datac(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ),
	.datad(\u0|dma_0|rm|oFF_data [0]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data [0]),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[0] .lut_mask = 16'hAFA0;
defparam \u0|dma_0|rm|oFF_data[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N6
cycloneii_lcell_comb \u0|dma_0|fi|FF_almostfull~2 (
// Equation(s):
// \u0|dma_0|fi|FF_almostfull~2_combout  = (!\u0|dma_0|fi|Add2~8_combout  & (!\u0|dma_0|fi|Add2~10_combout  & (\u0|dma_0|fi|FF_almostfull~0_combout  & !\u0|dma_0|fi|Add2~12_combout )))

	.dataa(\u0|dma_0|fi|Add2~8_combout ),
	.datab(\u0|dma_0|fi|Add2~10_combout ),
	.datac(\u0|dma_0|fi|FF_almostfull~0_combout ),
	.datad(\u0|dma_0|fi|Add2~12_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|fi|FF_almostfull~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|FF_almostfull~2 .lut_mask = 16'h0010;
defparam \u0|dma_0|fi|FF_almostfull~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N16
cycloneii_lcell_comb \u0|dma_0|rm|state~0 (
// Equation(s):
// \u0|dma_0|rm|state~0_combout  = (\u0|dma_0|rm|state [0] & (((\u0|dma_0|rm|state [1])))) # (!\u0|dma_0|rm|state [0] & (!\u0|dma_0|rm|state [1] & ((!\u0|dma_0|fi|FF_almostfull~2_combout ) # (!\u0|dma_0|fi|compare~combout ))))

	.dataa(\u0|dma_0|fi|compare~combout ),
	.datab(\u0|dma_0|fi|FF_almostfull~2_combout ),
	.datac(\u0|dma_0|rm|state [0]),
	.datad(\u0|dma_0|rm|state [1]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|state~0 .lut_mask = 16'hF007;
defparam \u0|dma_0|rm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N22
cycloneii_lcell_comb \u0|dma_0|rm|state[1]~1 (
// Equation(s):
// \u0|dma_0|rm|state[1]~1_combout  = (!\u0|dma_0|control|oStart~regout ) # (!\u0|rst_controller|r_sync_rst~regout )

	.dataa(vcc),
	.datab(\u0|rst_controller|r_sync_rst~regout ),
	.datac(vcc),
	.datad(\u0|dma_0|control|oStart~regout ),
	.cin(gnd),
	.combout(\u0|dma_0|rm|state[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|state[1]~1 .lut_mask = 16'h33FF;
defparam \u0|dma_0|rm|state[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y16_N17
cycloneii_lcell_ff \u0|dma_0|rm|state[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|state~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|state[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|state [0]));

// Location: LCCOMB_X34_Y16_N8
cycloneii_lcell_comb \u0|dma_0|rm|oFF_writerequest~2 (
// Equation(s):
// \u0|dma_0|rm|oFF_writerequest~2_combout  = (!\u0|dma_0|rm|state [0] & !\u0|dma_0|rm|state [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|dma_0|rm|state [0]),
	.datad(\u0|dma_0|rm|state [1]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_writerequest~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_writerequest~2 .lut_mask = 16'h000F;
defparam \u0|dma_0|rm|oFF_writerequest~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N22
cycloneii_lcell_comb \u0|dma_0|fi|pos_write[0]~21 (
// Equation(s):
// \u0|dma_0|fi|pos_write[0]~21_combout  = \u0|dma_0|fi|pos_write [0] $ (((\u0|rst_controller|r_sync_rst~regout  & (\u0|dma_0|rm|oFF_writerequest~2_combout  & \u0|dma_0|rm|oFF_writerequest~3_combout ))))

	.dataa(\u0|rst_controller|r_sync_rst~regout ),
	.datab(\u0|dma_0|rm|oFF_writerequest~2_combout ),
	.datac(\u0|dma_0|fi|pos_write [0]),
	.datad(\u0|dma_0|rm|oFF_writerequest~3_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|fi|pos_write[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|pos_write[0]~21 .lut_mask = 16'h78F0;
defparam \u0|dma_0|fi|pos_write[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y16_N23
cycloneii_lcell_ff \u0|dma_0|fi|pos_write[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|fi|pos_write[0]~21_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|pos_write [0]));

// Location: LCCOMB_X27_Y16_N30
cycloneii_lcell_comb \u0|dma_0|fi|pos_read[0]~_wirecell (
// Equation(s):
// \u0|dma_0|fi|pos_read[0]~_wirecell_combout  = !\u0|dma_0|fi|pos_read [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|dma_0|fi|pos_read [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|dma_0|fi|pos_read[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|pos_read[0]~_wirecell .lut_mask = 16'h0F0F;
defparam \u0|dma_0|fi|pos_read[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N28
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode822w[2] (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode822w [2] = (!\u0|cmd_xbar_mux_001|src_data [50] & (!\u0|cmd_xbar_mux_001|src_data [51] & \u0|rst_controller|r_sync_rst_dly~regout ))

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux_001|src_data [50]),
	.datac(\u0|cmd_xbar_mux_001|src_data [51]),
	.datad(\u0|rst_controller|r_sync_rst_dly~regout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode822w [2]),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode822w[2] .lut_mask = 16'h0300;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode822w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal101~0 (
// Equation(s):
// \u0|nios2_qsys_0|Equal101~0_combout  = (!\u0|nios2_qsys_0|D_iw [16] & (\u0|nios2_qsys_0|Equal2~1_combout  & (\u0|nios2_qsys_0|D_iw [11] & !\u0|nios2_qsys_0|D_iw [12])))

	.dataa(\u0|nios2_qsys_0|D_iw [16]),
	.datab(\u0|nios2_qsys_0|Equal2~1_combout ),
	.datac(\u0|nios2_qsys_0|D_iw [11]),
	.datad(\u0|nios2_qsys_0|D_iw [12]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal101~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal101~0 .lut_mask = 16'h0040;
defparam \u0|nios2_qsys_0|Equal101~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal101~8 (
// Equation(s):
// \u0|nios2_qsys_0|Equal101~8_combout  = (!\u0|nios2_qsys_0|D_iw [15] & !\u0|nios2_qsys_0|D_iw [13])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|D_iw [15]),
	.datad(\u0|nios2_qsys_0|D_iw [13]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal101~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal101~8 .lut_mask = 16'h000F;
defparam \u0|nios2_qsys_0|Equal101~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_uncond_cti_non_br~1 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_uncond_cti_non_br~1_combout  = ((\u0|nios2_qsys_0|D_ctrl_jmp_direct~0_combout ) # ((\u0|nios2_qsys_0|Equal101~0_combout  & !\u0|nios2_qsys_0|Equal101~8_combout ))) # (!\u0|nios2_qsys_0|D_ctrl_uncond_cti_non_br~0_combout )

	.dataa(\u0|nios2_qsys_0|D_ctrl_uncond_cti_non_br~0_combout ),
	.datab(\u0|nios2_qsys_0|D_ctrl_jmp_direct~0_combout ),
	.datac(\u0|nios2_qsys_0|Equal101~0_combout ),
	.datad(\u0|nios2_qsys_0|Equal101~8_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_uncond_cti_non_br~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_uncond_cti_non_br~1 .lut_mask = 16'hDDFD;
defparam \u0|nios2_qsys_0|D_ctrl_uncond_cti_non_br~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y18_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|R_ctrl_uncond_cti_non_br (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_ctrl_uncond_cti_non_br~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_ctrl_uncond_cti_non_br~regout ));

// Location: LCFF_X20_Y18_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|R_ctrl_br (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_ctrl_br_nxt~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_ctrl_br~regout ));

// Location: LCCOMB_X20_Y20_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_sel_nxt~0 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_sel_nxt~0_combout  = (\u0|nios2_qsys_0|R_ctrl_uncond_cti_non_br~regout ) # ((\u0|nios2_qsys_0|W_cmp_result~regout  & \u0|nios2_qsys_0|R_ctrl_br~regout ))

	.dataa(\u0|nios2_qsys_0|W_cmp_result~regout ),
	.datab(\u0|nios2_qsys_0|R_ctrl_uncond_cti_non_br~regout ),
	.datac(\u0|nios2_qsys_0|R_ctrl_br~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_pc_sel_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_sel_nxt~0 .lut_mask = 16'hECEC;
defparam \u0|nios2_qsys_0|F_pc_sel_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0_combout  = (\u0|nios2_qsys_0|Equal2~0_combout  & (!\u0|nios2_qsys_0|D_iw [15] & (\u0|nios2_qsys_0|D_iw [16] & \u0|nios2_qsys_0|Equal2~2_combout )))

	.dataa(\u0|nios2_qsys_0|Equal2~0_combout ),
	.datab(\u0|nios2_qsys_0|D_iw [15]),
	.datac(\u0|nios2_qsys_0|D_iw [16]),
	.datad(\u0|nios2_qsys_0|Equal2~2_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0 .lut_mask = 16'h2000;
defparam \u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_exception~2 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_exception~2_combout  = (\u0|nios2_qsys_0|D_iw [13] & (((!\u0|nios2_qsys_0|D_iw [14] & \u0|nios2_qsys_0|D_iw [11])) # (!\u0|nios2_qsys_0|D_iw [12])))

	.dataa(\u0|nios2_qsys_0|D_iw [14]),
	.datab(\u0|nios2_qsys_0|D_iw [13]),
	.datac(\u0|nios2_qsys_0|D_iw [12]),
	.datad(\u0|nios2_qsys_0|D_iw [11]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_exception~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_exception~2 .lut_mask = 16'h4C0C;
defparam \u0|nios2_qsys_0|D_ctrl_exception~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_exception~5 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_exception~5_combout  = (\u0|nios2_qsys_0|D_ctrl_exception~4_combout  & (!\u0|nios2_qsys_0|Equal101~7_combout  & !\u0|nios2_qsys_0|Equal2~8_combout ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|D_ctrl_exception~4_combout ),
	.datac(\u0|nios2_qsys_0|Equal101~7_combout ),
	.datad(\u0|nios2_qsys_0|Equal2~8_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_exception~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_exception~5 .lut_mask = 16'h000C;
defparam \u0|nios2_qsys_0|D_ctrl_exception~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_exception (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_exception~combout  = (((\u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0_combout  & \u0|nios2_qsys_0|D_ctrl_exception~2_combout )) # (!\u0|nios2_qsys_0|D_ctrl_exception~5_combout )) # (!\u0|nios2_qsys_0|D_ctrl_exception~6_combout )

	.dataa(\u0|nios2_qsys_0|D_ctrl_exception~6_combout ),
	.datab(\u0|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.datac(\u0|nios2_qsys_0|D_ctrl_exception~2_combout ),
	.datad(\u0|nios2_qsys_0|D_ctrl_exception~5_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_exception~combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_exception .lut_mask = 16'hD5FF;
defparam \u0|nios2_qsys_0|D_ctrl_exception .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y20_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|R_ctrl_exception (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_ctrl_exception~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_ctrl_exception~regout ));

// Location: LCCOMB_X21_Y18_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_break~2 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_break~2_combout  = (\u0|nios2_qsys_0|Equal2~0_combout  & (\u0|nios2_qsys_0|Equal2~2_combout  & (\u0|nios2_qsys_0|D_iw [16] & \u0|nios2_qsys_0|D_iw [13])))

	.dataa(\u0|nios2_qsys_0|Equal2~0_combout ),
	.datab(\u0|nios2_qsys_0|Equal2~2_combout ),
	.datac(\u0|nios2_qsys_0|D_iw [16]),
	.datad(\u0|nios2_qsys_0|D_iw [13]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_break~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_break~2 .lut_mask = 16'h8000;
defparam \u0|nios2_qsys_0|D_ctrl_break~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_break~3 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_break~3_combout  = (!\u0|nios2_qsys_0|D_iw [14] & (\u0|nios2_qsys_0|D_iw [15] & (!\u0|nios2_qsys_0|D_iw [12] & \u0|nios2_qsys_0|D_ctrl_break~2_combout )))

	.dataa(\u0|nios2_qsys_0|D_iw [14]),
	.datab(\u0|nios2_qsys_0|D_iw [15]),
	.datac(\u0|nios2_qsys_0|D_iw [12]),
	.datad(\u0|nios2_qsys_0|D_ctrl_break~2_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_break~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_break~3 .lut_mask = 16'h0400;
defparam \u0|nios2_qsys_0|D_ctrl_break~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y20_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|R_ctrl_break (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_ctrl_break~3_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_ctrl_break~regout ));

// Location: LCCOMB_X22_Y23_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_sel_nxt.10~0 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout  = ((\u0|nios2_qsys_0|R_ctrl_exception~regout ) # (\u0|nios2_qsys_0|R_ctrl_break~regout )) # (!\u0|nios2_qsys_0|F_pc_sel_nxt~0_combout )

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|F_pc_sel_nxt~0_combout ),
	.datac(\u0|nios2_qsys_0|R_ctrl_exception~regout ),
	.datad(\u0|nios2_qsys_0|R_ctrl_break~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_sel_nxt.10~0 .lut_mask = 16'hFFF3;
defparam \u0|nios2_qsys_0|F_pc_sel_nxt.10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_plus_one[0]~0 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_plus_one[0]~0_combout  = \u0|nios2_qsys_0|F_pc [0] $ (VCC)
// \u0|nios2_qsys_0|F_pc_plus_one[0]~1  = CARRY(\u0|nios2_qsys_0|F_pc [0])

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|F_pc [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_pc_plus_one[0]~0_combout ),
	.cout(\u0|nios2_qsys_0|F_pc_plus_one[0]~1 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_plus_one[0]~0 .lut_mask = 16'h33CC;
defparam \u0|nios2_qsys_0|F_pc_plus_one[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_plus_one[1]~2 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_plus_one[1]~2_combout  = (\u0|nios2_qsys_0|F_pc [1] & (!\u0|nios2_qsys_0|F_pc_plus_one[0]~1 )) # (!\u0|nios2_qsys_0|F_pc [1] & ((\u0|nios2_qsys_0|F_pc_plus_one[0]~1 ) # (GND)))
// \u0|nios2_qsys_0|F_pc_plus_one[1]~3  = CARRY((!\u0|nios2_qsys_0|F_pc_plus_one[0]~1 ) # (!\u0|nios2_qsys_0|F_pc [1]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|F_pc [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|F_pc_plus_one[0]~1 ),
	.combout(\u0|nios2_qsys_0|F_pc_plus_one[1]~2_combout ),
	.cout(\u0|nios2_qsys_0|F_pc_plus_one[1]~3 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_plus_one[1]~2 .lut_mask = 16'h3C3F;
defparam \u0|nios2_qsys_0|F_pc_plus_one[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_plus_one[2]~4 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_plus_one[2]~4_combout  = (\u0|nios2_qsys_0|F_pc [2] & (\u0|nios2_qsys_0|F_pc_plus_one[1]~3  $ (GND))) # (!\u0|nios2_qsys_0|F_pc [2] & (!\u0|nios2_qsys_0|F_pc_plus_one[1]~3  & VCC))
// \u0|nios2_qsys_0|F_pc_plus_one[2]~5  = CARRY((\u0|nios2_qsys_0|F_pc [2] & !\u0|nios2_qsys_0|F_pc_plus_one[1]~3 ))

	.dataa(\u0|nios2_qsys_0|F_pc [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|F_pc_plus_one[1]~3 ),
	.combout(\u0|nios2_qsys_0|F_pc_plus_one[2]~4_combout ),
	.cout(\u0|nios2_qsys_0|F_pc_plus_one[2]~5 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_plus_one[2]~4 .lut_mask = 16'hA50A;
defparam \u0|nios2_qsys_0|F_pc_plus_one[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_plus_one[3]~6 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_plus_one[3]~6_combout  = (\u0|nios2_qsys_0|F_pc [3] & (!\u0|nios2_qsys_0|F_pc_plus_one[2]~5 )) # (!\u0|nios2_qsys_0|F_pc [3] & ((\u0|nios2_qsys_0|F_pc_plus_one[2]~5 ) # (GND)))
// \u0|nios2_qsys_0|F_pc_plus_one[3]~7  = CARRY((!\u0|nios2_qsys_0|F_pc_plus_one[2]~5 ) # (!\u0|nios2_qsys_0|F_pc [3]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|F_pc [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|F_pc_plus_one[2]~5 ),
	.combout(\u0|nios2_qsys_0|F_pc_plus_one[3]~6_combout ),
	.cout(\u0|nios2_qsys_0|F_pc_plus_one[3]~7 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_plus_one[3]~6 .lut_mask = 16'h3C3F;
defparam \u0|nios2_qsys_0|F_pc_plus_one[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_no_crst_nxt[3]~9 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_no_crst_nxt[3]~9_combout  = (\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout ) # ((\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout  & ((\u0|nios2_qsys_0|F_pc_plus_one[3]~6_combout ))) # (!\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout  & 
// (\u0|nios2_qsys_0|E_arith_result[5]~4_combout )))

	.dataa(\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout ),
	.datab(\u0|nios2_qsys_0|E_arith_result[5]~4_combout ),
	.datac(\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout ),
	.datad(\u0|nios2_qsys_0|F_pc_plus_one[3]~6_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_pc_no_crst_nxt[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_no_crst_nxt[3]~9 .lut_mask = 16'hFEAE;
defparam \u0|nios2_qsys_0|F_pc_no_crst_nxt[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|W_valid~0 (
// Equation(s):
// \u0|nios2_qsys_0|W_valid~0_combout  = (\u0|nios2_qsys_0|E_valid~regout  & ((!\u0|nios2_qsys_0|E_new_inst~regout ) # (!\u0|nios2_qsys_0|R_ctrl_st~regout )))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|R_ctrl_st~regout ),
	.datac(\u0|nios2_qsys_0|E_new_inst~regout ),
	.datad(\u0|nios2_qsys_0|E_valid~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_valid~0 .lut_mask = 16'h3F00;
defparam \u0|nios2_qsys_0|W_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_cnt[0]~5 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_cnt[0]~5_combout  = \u0|nios2_qsys_0|E_shift_rot_cnt [0] $ (VCC)
// \u0|nios2_qsys_0|E_shift_rot_cnt[0]~6  = CARRY(\u0|nios2_qsys_0|E_shift_rot_cnt [0])

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|E_shift_rot_cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_cnt[0]~5_combout ),
	.cout(\u0|nios2_qsys_0|E_shift_rot_cnt[0]~6 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_cnt[0]~5 .lut_mask = 16'h33CC;
defparam \u0|nios2_qsys_0|E_shift_rot_cnt[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y19_N31
cycloneii_lcell_ff \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux_001|src_data [50]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|rst_controller|r_sync_rst_dly~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]));

// Location: LCCOMB_X27_Y20_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|d_writedata[24]~0 (
// Equation(s):
// \u0|nios2_qsys_0|d_writedata[24]~0_combout  = (\u0|nios2_qsys_0|Equal133~0_combout  & ((\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [0]))) # (!\u0|nios2_qsys_0|Equal133~0_combout  & 
// (\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [8]))

	.dataa(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.datab(\u0|nios2_qsys_0|Equal133~0_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|d_writedata[24]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|d_writedata[24]~0 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|d_writedata[24]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N24
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[42]~4 (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data[42]~4_combout  = (\u0|nios2_qsys_0|W_alu_result [6] & ((\u0|cmd_xbar_mux_002|saved_grant [1]) # ((\u0|nios2_qsys_0|F_pc [4] & \u0|cmd_xbar_mux_002|saved_grant [0])))) # (!\u0|nios2_qsys_0|W_alu_result [6] & 
// (((\u0|nios2_qsys_0|F_pc [4] & \u0|cmd_xbar_mux_002|saved_grant [0]))))

	.dataa(\u0|nios2_qsys_0|W_alu_result [6]),
	.datab(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datac(\u0|nios2_qsys_0|F_pc [4]),
	.datad(\u0|cmd_xbar_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data[42]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[42]~4 .lut_mask = 16'hF888;
defparam \u0|cmd_xbar_mux_002|src_data[42]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N8
cycloneii_lcell_comb \u0|dma_0|wm|Add1~6 (
// Equation(s):
// \u0|dma_0|wm|Add1~6_combout  = (\u0|dma_0|wm|oWM_writeaddress [5] & (!\u0|dma_0|wm|Add1~5 )) # (!\u0|dma_0|wm|oWM_writeaddress [5] & ((\u0|dma_0|wm|Add1~5 ) # (GND)))
// \u0|dma_0|wm|Add1~7  = CARRY((!\u0|dma_0|wm|Add1~5 ) # (!\u0|dma_0|wm|oWM_writeaddress [5]))

	.dataa(vcc),
	.datab(\u0|dma_0|wm|oWM_writeaddress [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|Add1~5 ),
	.combout(\u0|dma_0|wm|Add1~6_combout ),
	.cout(\u0|dma_0|wm|Add1~7 ));
// synopsys translate_off
defparam \u0|dma_0|wm|Add1~6 .lut_mask = 16'h3C3F;
defparam \u0|dma_0|wm|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable[20]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable[20]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable[20]~feeder .lut_mask = 16'hFFFF;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|debugaccess~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|write~regout  & \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout ))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|debugaccess~regout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|write~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 .lut_mask = 16'h8800;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y20_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable[20] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20]));

// Location: LCCOMB_X29_Y15_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~25 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~25_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout  & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20])))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26]))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~25 .lut_mask = 16'hC0AA;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y15_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[26] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [26]));

// Location: LCFF_X29_Y15_N9
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[26] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [26]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [26]));

// Location: LCCOMB_X29_Y15_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[26]~65 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[26]~65_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~39_combout  & ((\u0|rsp_xbar_demux_001|src0_valid~0_combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [26] & 
// \u0|rsp_xbar_demux|src0_valid~0_combout )))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~39_combout  & (((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [26] & \u0|rsp_xbar_demux|src0_valid~0_combout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~39_combout ),
	.datab(\u0|rsp_xbar_demux_001|src0_valid~0_combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [26]),
	.datad(\u0|rsp_xbar_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[26]~65_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[26]~65 .lut_mask = 16'hF888;
defparam \u0|nios2_qsys_0|F_iw[26]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[26]~66 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[26]~66_combout  = (\u0|nios2_qsys_0|D_iw[6]~0_combout  & ((\u0|nios2_qsys_0|F_iw[26]~65_combout ) # ((\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [26] & \u0|rsp_xbar_demux_002|src0_valid~0_combout ))))

	.dataa(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [26]),
	.datab(\u0|nios2_qsys_0|D_iw[6]~0_combout ),
	.datac(\u0|nios2_qsys_0|F_iw[26]~65_combout ),
	.datad(\u0|rsp_xbar_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[26]~66_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[26]~66 .lut_mask = 16'hC8C0;
defparam \u0|nios2_qsys_0|F_iw[26]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y19_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[26] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[26]~66_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [26]));

// Location: LCCOMB_X23_Y22_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_plus_one[4]~8 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_plus_one[4]~8_combout  = (\u0|nios2_qsys_0|F_pc [4] & (\u0|nios2_qsys_0|F_pc_plus_one[3]~7  $ (GND))) # (!\u0|nios2_qsys_0|F_pc [4] & (!\u0|nios2_qsys_0|F_pc_plus_one[3]~7  & VCC))
// \u0|nios2_qsys_0|F_pc_plus_one[4]~9  = CARRY((\u0|nios2_qsys_0|F_pc [4] & !\u0|nios2_qsys_0|F_pc_plus_one[3]~7 ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|F_pc [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|F_pc_plus_one[3]~7 ),
	.combout(\u0|nios2_qsys_0|F_pc_plus_one[4]~8_combout ),
	.cout(\u0|nios2_qsys_0|F_pc_plus_one[4]~9 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_plus_one[4]~8 .lut_mask = 16'hC30C;
defparam \u0|nios2_qsys_0|F_pc_plus_one[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_plus_one[5]~10 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_plus_one[5]~10_combout  = (\u0|nios2_qsys_0|F_pc [5] & (!\u0|nios2_qsys_0|F_pc_plus_one[4]~9 )) # (!\u0|nios2_qsys_0|F_pc [5] & ((\u0|nios2_qsys_0|F_pc_plus_one[4]~9 ) # (GND)))
// \u0|nios2_qsys_0|F_pc_plus_one[5]~11  = CARRY((!\u0|nios2_qsys_0|F_pc_plus_one[4]~9 ) # (!\u0|nios2_qsys_0|F_pc [5]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|F_pc [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|F_pc_plus_one[4]~9 ),
	.combout(\u0|nios2_qsys_0|F_pc_plus_one[5]~10_combout ),
	.cout(\u0|nios2_qsys_0|F_pc_plus_one[5]~11 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_plus_one[5]~10 .lut_mask = 16'h3C3F;
defparam \u0|nios2_qsys_0|F_pc_plus_one[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0 (
// Equation(s):
// \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout  = (\u0|nios2_qsys_0|R_ctrl_exception~regout ) # (\u0|nios2_qsys_0|R_ctrl_break~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|R_ctrl_exception~regout ),
	.datad(\u0|nios2_qsys_0|R_ctrl_break~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0 .lut_mask = 16'hFFF0;
defparam \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y23_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|F_pc[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_pc[5]~6_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[5]~10_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout ),
	.sload(\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout ),
	.ena(\u0|nios2_qsys_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|F_pc [5]));

// Location: LCCOMB_X33_Y20_N26
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[43]~5 (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data[43]~5_combout  = (\u0|cmd_xbar_mux_002|saved_grant [1] & ((\u0|nios2_qsys_0|W_alu_result [7]) # ((\u0|nios2_qsys_0|F_pc [5] & \u0|cmd_xbar_mux_002|saved_grant [0])))) # (!\u0|cmd_xbar_mux_002|saved_grant [1] & 
// (((\u0|nios2_qsys_0|F_pc [5] & \u0|cmd_xbar_mux_002|saved_grant [0]))))

	.dataa(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datab(\u0|nios2_qsys_0|W_alu_result [7]),
	.datac(\u0|nios2_qsys_0|F_pc [5]),
	.datad(\u0|cmd_xbar_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data[43]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[43]~5 .lut_mask = 16'hF888;
defparam \u0|cmd_xbar_mux_002|src_data[43]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N6
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[43] (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data [43] = (\u0|cmd_xbar_mux_002|src_data[43]~5_combout ) # ((\u0|dma_0|wm|oWM_writeaddress [7] & \u0|cmd_xbar_mux_002|saved_grant [2]))

	.dataa(\u0|dma_0|wm|oWM_writeaddress [7]),
	.datab(\u0|cmd_xbar_mux_002|src_data[43]~5_combout ),
	.datac(vcc),
	.datad(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data [43]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[43] .lut_mask = 16'hEECC;
defparam \u0|cmd_xbar_mux_002|src_data[43] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src2_lo[8]~5 (
// Equation(s):
// \u0|nios2_qsys_0|R_src2_lo[8]~5_combout  = (!\u0|nios2_qsys_0|R_src2_lo~0_combout  & ((\u0|nios2_qsys_0|R_src2_use_imm~regout  & ((\u0|nios2_qsys_0|D_iw [14]))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & 
// (\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [8]))))

	.dataa(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.datab(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datac(\u0|nios2_qsys_0|D_iw [14]),
	.datad(\u0|nios2_qsys_0|R_src2_lo~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src2_lo[8]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src2_lo[8]~5 .lut_mask = 16'h00E2;
defparam \u0|nios2_qsys_0|R_src2_lo[8]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src2_lo[8]~5_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [8]));

// Location: LCCOMB_X35_Y21_N16
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[27] (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data [27] = (\u0|dma_0|wm|oWM_writedata [27] & ((\u0|cmd_xbar_mux_002|saved_grant [2]) # ((\u0|cmd_xbar_mux_002|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [27])))) # (!\u0|dma_0|wm|oWM_writedata [27] & 
// (\u0|cmd_xbar_mux_002|saved_grant [1] & (\u0|nios2_qsys_0|d_writedata [27])))

	.dataa(\u0|dma_0|wm|oWM_writedata [27]),
	.datab(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datac(\u0|nios2_qsys_0|d_writedata [27]),
	.datad(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data [27]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[27] .lut_mask = 16'hEAC0;
defparam \u0|cmd_xbar_mux_002|src_data[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y21_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|d_writedata[24]~0_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [8]));

// Location: LCCOMB_X37_Y21_N4
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress~22 (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress~22_combout  = (\u0|rst_controller|r_sync_rst~regout  & (\u0|nios2_qsys_0|d_writedata [8] & \u0|cmd_xbar_mux_003|saved_grant [1]))

	.dataa(\u0|rst_controller|r_sync_rst~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_writedata [8]),
	.datad(\u0|cmd_xbar_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress~22 .lut_mask = 16'hA000;
defparam \u0|dma_0|control|oWM_startaddress~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N22
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress[8]~feeder (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress[8]~feeder_combout  = \u0|dma_0|control|oWM_startaddress~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|control|oWM_startaddress~22_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress[8]~feeder .lut_mask = 16'hFF00;
defparam \u0|dma_0|control|oWM_startaddress[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N23
cycloneii_lcell_ff \u0|dma_0|control|oWM_startaddress[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oWM_startaddress[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oWM_startaddress[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oWM_startaddress [8]));

// Location: LCCOMB_X36_Y20_N20
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writeaddress~24 (
// Equation(s):
// \u0|dma_0|wm|oWM_writeaddress~24_combout  = (\u0|dma_0|control|oStart~regout  & ((\u0|dma_0|control|oWM_startaddress [8]))) # (!\u0|dma_0|control|oStart~regout  & (\u0|dma_0|wm|Add1~12_combout ))

	.dataa(\u0|dma_0|wm|Add1~12_combout ),
	.datab(\u0|dma_0|control|oStart~regout ),
	.datac(\u0|dma_0|control|oWM_startaddress [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writeaddress~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writeaddress~24 .lut_mask = 16'hE2E2;
defparam \u0|dma_0|wm|oWM_writeaddress~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N12
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writeaddress[14]~36 (
// Equation(s):
// \u0|dma_0|wm|oWM_writeaddress[14]~36_combout  = (\u0|dma_0|control|oStart~regout ) # (((\u0|dma_0|wm|state[0]~6_combout  & !\u0|dma_0_write_translator_avalon_universal_master_0_agent|av_waitrequest~0_combout )) # (!\u0|rst_controller|r_sync_rst~regout ))

	.dataa(\u0|dma_0|wm|state[0]~6_combout ),
	.datab(\u0|dma_0_write_translator_avalon_universal_master_0_agent|av_waitrequest~0_combout ),
	.datac(\u0|dma_0|control|oStart~regout ),
	.datad(\u0|rst_controller|r_sync_rst~regout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writeaddress[14]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writeaddress[14]~36 .lut_mask = 16'hF2FF;
defparam \u0|dma_0|wm|oWM_writeaddress[14]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y20_N21
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writeaddress[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writeaddress~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|wm|oWM_writeaddress[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writeaddress [8]));

// Location: LCCOMB_X35_Y20_N10
cycloneii_lcell_comb \u0|dma_0|wm|Add1~8 (
// Equation(s):
// \u0|dma_0|wm|Add1~8_combout  = (\u0|dma_0|wm|oWM_writeaddress [6] & (\u0|dma_0|wm|Add1~7  $ (GND))) # (!\u0|dma_0|wm|oWM_writeaddress [6] & (!\u0|dma_0|wm|Add1~7  & VCC))
// \u0|dma_0|wm|Add1~9  = CARRY((\u0|dma_0|wm|oWM_writeaddress [6] & !\u0|dma_0|wm|Add1~7 ))

	.dataa(vcc),
	.datab(\u0|dma_0|wm|oWM_writeaddress [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|Add1~7 ),
	.combout(\u0|dma_0|wm|Add1~8_combout ),
	.cout(\u0|dma_0|wm|Add1~9 ));
// synopsys translate_off
defparam \u0|dma_0|wm|Add1~8 .lut_mask = 16'hC30C;
defparam \u0|dma_0|wm|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N12
cycloneii_lcell_comb \u0|dma_0|wm|Add1~10 (
// Equation(s):
// \u0|dma_0|wm|Add1~10_combout  = (\u0|dma_0|wm|oWM_writeaddress [7] & (!\u0|dma_0|wm|Add1~9 )) # (!\u0|dma_0|wm|oWM_writeaddress [7] & ((\u0|dma_0|wm|Add1~9 ) # (GND)))
// \u0|dma_0|wm|Add1~11  = CARRY((!\u0|dma_0|wm|Add1~9 ) # (!\u0|dma_0|wm|oWM_writeaddress [7]))

	.dataa(vcc),
	.datab(\u0|dma_0|wm|oWM_writeaddress [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|Add1~9 ),
	.combout(\u0|dma_0|wm|Add1~10_combout ),
	.cout(\u0|dma_0|wm|Add1~11 ));
// synopsys translate_off
defparam \u0|dma_0|wm|Add1~10 .lut_mask = 16'h3C3F;
defparam \u0|dma_0|wm|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_ld_signed~0 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_ld_signed~0_combout  = (\u0|nios2_qsys_0|D_iw [1] & (\u0|nios2_qsys_0|D_iw [2] & \u0|nios2_qsys_0|D_iw [0]))

	.dataa(\u0|nios2_qsys_0|D_iw [1]),
	.datab(\u0|nios2_qsys_0|D_iw [2]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|D_iw [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_ld_signed~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_ld_signed~0 .lut_mask = 16'h8800;
defparam \u0|nios2_qsys_0|D_ctrl_ld_signed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y18_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|R_ctrl_ld_signed (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_ctrl_ld_signed~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_ctrl_ld_signed~regout ));

// Location: LCCOMB_X23_Y19_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte1_data[7]~0 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte1_data[7]~0_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((\u0|nios2_qsys_0|av_fill_bit~0_combout ))) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (\u0|rsp_xbar_mux_001|src_data [15]))

	.dataa(\u0|rsp_xbar_mux_001|src_data [15]),
	.datab(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte1_data[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte1_data[7]~0 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|av_ld_byte1_data[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~8 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~8_combout  = (\u0|rsp_xbar_mux_001|src_payload~7_combout ) # ((\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [23] & \u0|rsp_xbar_demux_002|src1_valid~0_combout ))

	.dataa(\u0|rsp_xbar_mux_001|src_payload~7_combout ),
	.datab(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [23]),
	.datac(\u0|rsp_xbar_demux_002|src1_valid~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~8 .lut_mask = 16'hEAEA;
defparam \u0|rsp_xbar_mux_001|src_payload~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte2_data[7]~7 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte2_data[7]~7_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (\u0|nios2_qsys_0|av_fill_bit~0_combout )) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((\u0|rsp_xbar_mux_001|src_payload~8_combout )))

	.dataa(\u0|nios2_qsys_0|av_fill_bit~0_combout ),
	.datab(\u0|rsp_xbar_mux_001|src_payload~8_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte2_data[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte2_data[7]~7 .lut_mask = 16'hAACC;
defparam \u0|nios2_qsys_0|av_ld_byte2_data[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N12
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[47]~9 (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data[47]~9_combout  = (\u0|nios2_qsys_0|W_alu_result [11] & ((\u0|cmd_xbar_mux_002|saved_grant [1]) # ((\u0|cmd_xbar_mux_002|saved_grant [0] & \u0|nios2_qsys_0|F_pc [9])))) # (!\u0|nios2_qsys_0|W_alu_result [11] & 
// (((\u0|cmd_xbar_mux_002|saved_grant [0] & \u0|nios2_qsys_0|F_pc [9]))))

	.dataa(\u0|nios2_qsys_0|W_alu_result [11]),
	.datab(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datac(\u0|cmd_xbar_mux_002|saved_grant [0]),
	.datad(\u0|nios2_qsys_0|F_pc [9]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data[47]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[47]~9 .lut_mask = 16'hF888;
defparam \u0|cmd_xbar_mux_002|src_data[47]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N22
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress~19 (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress~19_combout  = (\u0|rst_controller|r_sync_rst~regout  & (\u0|nios2_qsys_0|d_writedata [11] & \u0|cmd_xbar_mux_003|saved_grant [1]))

	.dataa(vcc),
	.datab(\u0|rst_controller|r_sync_rst~regout ),
	.datac(\u0|nios2_qsys_0|d_writedata [11]),
	.datad(\u0|cmd_xbar_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress~19 .lut_mask = 16'hC000;
defparam \u0|dma_0|control|oWM_startaddress~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N23
cycloneii_lcell_ff \u0|dma_0|control|oWM_startaddress[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oWM_startaddress~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oWM_startaddress[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oWM_startaddress [11]));

// Location: LCCOMB_X35_Y20_N16
cycloneii_lcell_comb \u0|dma_0|wm|Add1~14 (
// Equation(s):
// \u0|dma_0|wm|Add1~14_combout  = (\u0|dma_0|wm|oWM_writeaddress [9] & (!\u0|dma_0|wm|Add1~13 )) # (!\u0|dma_0|wm|oWM_writeaddress [9] & ((\u0|dma_0|wm|Add1~13 ) # (GND)))
// \u0|dma_0|wm|Add1~15  = CARRY((!\u0|dma_0|wm|Add1~13 ) # (!\u0|dma_0|wm|oWM_writeaddress [9]))

	.dataa(vcc),
	.datab(\u0|dma_0|wm|oWM_writeaddress [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|Add1~13 ),
	.combout(\u0|dma_0|wm|Add1~14_combout ),
	.cout(\u0|dma_0|wm|Add1~15 ));
// synopsys translate_off
defparam \u0|dma_0|wm|Add1~14 .lut_mask = 16'h3C3F;
defparam \u0|dma_0|wm|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N18
cycloneii_lcell_comb \u0|dma_0|wm|Add1~16 (
// Equation(s):
// \u0|dma_0|wm|Add1~16_combout  = (\u0|dma_0|wm|oWM_writeaddress [10] & (\u0|dma_0|wm|Add1~15  $ (GND))) # (!\u0|dma_0|wm|oWM_writeaddress [10] & (!\u0|dma_0|wm|Add1~15  & VCC))
// \u0|dma_0|wm|Add1~17  = CARRY((\u0|dma_0|wm|oWM_writeaddress [10] & !\u0|dma_0|wm|Add1~15 ))

	.dataa(vcc),
	.datab(\u0|dma_0|wm|oWM_writeaddress [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|Add1~15 ),
	.combout(\u0|dma_0|wm|Add1~16_combout ),
	.cout(\u0|dma_0|wm|Add1~17 ));
// synopsys translate_off
defparam \u0|dma_0|wm|Add1~16 .lut_mask = 16'hC30C;
defparam \u0|dma_0|wm|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N24
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writeaddress~22 (
// Equation(s):
// \u0|dma_0|wm|oWM_writeaddress~22_combout  = (\u0|dma_0|control|oStart~regout  & (\u0|dma_0|control|oWM_startaddress [10])) # (!\u0|dma_0|control|oStart~regout  & ((\u0|dma_0|wm|Add1~16_combout )))

	.dataa(\u0|dma_0|control|oWM_startaddress [10]),
	.datab(\u0|dma_0|wm|Add1~16_combout ),
	.datac(vcc),
	.datad(\u0|dma_0|control|oStart~regout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writeaddress~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writeaddress~22 .lut_mask = 16'hAACC;
defparam \u0|dma_0|wm|oWM_writeaddress~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y20_N25
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writeaddress[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writeaddress~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|wm|oWM_writeaddress[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writeaddress [10]));

// Location: LCCOMB_X35_Y20_N20
cycloneii_lcell_comb \u0|dma_0|wm|Add1~18 (
// Equation(s):
// \u0|dma_0|wm|Add1~18_combout  = (\u0|dma_0|wm|oWM_writeaddress [11] & (!\u0|dma_0|wm|Add1~17 )) # (!\u0|dma_0|wm|oWM_writeaddress [11] & ((\u0|dma_0|wm|Add1~17 ) # (GND)))
// \u0|dma_0|wm|Add1~19  = CARRY((!\u0|dma_0|wm|Add1~17 ) # (!\u0|dma_0|wm|oWM_writeaddress [11]))

	.dataa(\u0|dma_0|wm|oWM_writeaddress [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|Add1~17 ),
	.combout(\u0|dma_0|wm|Add1~18_combout ),
	.cout(\u0|dma_0|wm|Add1~19 ));
// synopsys translate_off
defparam \u0|dma_0|wm|Add1~18 .lut_mask = 16'h5A5F;
defparam \u0|dma_0|wm|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N6
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writeaddress~21 (
// Equation(s):
// \u0|dma_0|wm|oWM_writeaddress~21_combout  = (\u0|dma_0|control|oStart~regout  & (\u0|dma_0|control|oWM_startaddress [11])) # (!\u0|dma_0|control|oStart~regout  & ((\u0|dma_0|wm|Add1~18_combout )))

	.dataa(vcc),
	.datab(\u0|dma_0|control|oWM_startaddress [11]),
	.datac(\u0|dma_0|wm|Add1~18_combout ),
	.datad(\u0|dma_0|control|oStart~regout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writeaddress~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writeaddress~21 .lut_mask = 16'hCCF0;
defparam \u0|dma_0|wm|oWM_writeaddress~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y20_N7
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writeaddress[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writeaddress~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|wm|oWM_writeaddress[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writeaddress [11]));

// Location: LCCOMB_X36_Y20_N28
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[47] (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data [47] = (\u0|cmd_xbar_mux_002|src_data[47]~9_combout ) # ((\u0|cmd_xbar_mux_002|saved_grant [2] & \u0|dma_0|wm|oWM_writeaddress [11]))

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.datac(\u0|cmd_xbar_mux_002|src_data[47]~9_combout ),
	.datad(\u0|dma_0|wm|oWM_writeaddress [11]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data [47]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[47] .lut_mask = 16'hFCF0;
defparam \u0|cmd_xbar_mux_002|src_data[47] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|d_writedata[29]~5 (
// Equation(s):
// \u0|nios2_qsys_0|d_writedata[29]~5_combout  = (\u0|nios2_qsys_0|Equal133~0_combout  & ((\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [5]))) # (!\u0|nios2_qsys_0|Equal133~0_combout  & 
// (\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [13]))

	.dataa(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.datab(\u0|nios2_qsys_0|Equal133~0_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|d_writedata[29]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|d_writedata[29]~5 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|d_writedata[29]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|d_writedata[26]~2 (
// Equation(s):
// \u0|nios2_qsys_0|d_writedata[26]~2_combout  = (\u0|nios2_qsys_0|Equal133~0_combout  & ((\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [2]))) # (!\u0|nios2_qsys_0|Equal133~0_combout  & 
// (\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [10]))

	.dataa(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.datab(\u0|nios2_qsys_0|Equal133~0_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|d_writedata[26]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|d_writedata[26]~2 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|d_writedata[26]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|d_writedata[26]~2_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [10]));

// Location: LCCOMB_X30_Y20_N8
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~14 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~14_combout  = (\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [10])

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_writedata [10]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~14 .lut_mask = 16'hA0A0;
defparam \u0|cmd_xbar_mux_001|src_payload~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src2_lo[2]~11 (
// Equation(s):
// \u0|nios2_qsys_0|R_src2_lo[2]~11_combout  = (!\u0|nios2_qsys_0|R_src2_lo~0_combout  & ((\u0|nios2_qsys_0|R_src2_use_imm~regout  & (\u0|nios2_qsys_0|D_iw [8])) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & 
// ((\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [2])))))

	.dataa(\u0|nios2_qsys_0|D_iw [8]),
	.datab(\u0|nios2_qsys_0|R_src2_lo~0_combout ),
	.datac(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datad(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src2_lo[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src2_lo[2]~11 .lut_mask = 16'h2320;
defparam \u0|nios2_qsys_0|R_src2_lo[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src2_lo[2]~11_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [2]));

// Location: LCCOMB_X19_Y23_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~4 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~4_combout  = ((\u0|nios2_qsys_0|E_src1 [2] $ (\u0|nios2_qsys_0|E_src2 [2] $ (\u0|nios2_qsys_0|Add1~3 )))) # (GND)
// \u0|nios2_qsys_0|Add1~5  = CARRY((\u0|nios2_qsys_0|E_src1 [2] & ((!\u0|nios2_qsys_0|Add1~3 ) # (!\u0|nios2_qsys_0|E_src2 [2]))) # (!\u0|nios2_qsys_0|E_src1 [2] & (!\u0|nios2_qsys_0|E_src2 [2] & !\u0|nios2_qsys_0|Add1~3 )))

	.dataa(\u0|nios2_qsys_0|E_src1 [2]),
	.datab(\u0|nios2_qsys_0|E_src2 [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~3 ),
	.combout(\u0|nios2_qsys_0|Add1~4_combout ),
	.cout(\u0|nios2_qsys_0|Add1~5 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~4 .lut_mask = 16'h962B;
defparam \u0|nios2_qsys_0|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~6 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~6_combout  = (\u0|nios2_qsys_0|E_src2 [3] & ((\u0|nios2_qsys_0|E_src1 [3] & (!\u0|nios2_qsys_0|Add1~5 )) # (!\u0|nios2_qsys_0|E_src1 [3] & ((\u0|nios2_qsys_0|Add1~5 ) # (GND))))) # (!\u0|nios2_qsys_0|E_src2 [3] & 
// ((\u0|nios2_qsys_0|E_src1 [3] & (\u0|nios2_qsys_0|Add1~5  & VCC)) # (!\u0|nios2_qsys_0|E_src1 [3] & (!\u0|nios2_qsys_0|Add1~5 ))))
// \u0|nios2_qsys_0|Add1~7  = CARRY((\u0|nios2_qsys_0|E_src2 [3] & ((!\u0|nios2_qsys_0|Add1~5 ) # (!\u0|nios2_qsys_0|E_src1 [3]))) # (!\u0|nios2_qsys_0|E_src2 [3] & (!\u0|nios2_qsys_0|E_src1 [3] & !\u0|nios2_qsys_0|Add1~5 )))

	.dataa(\u0|nios2_qsys_0|E_src2 [3]),
	.datab(\u0|nios2_qsys_0|E_src1 [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~5 ),
	.combout(\u0|nios2_qsys_0|Add1~6_combout ),
	.cout(\u0|nios2_qsys_0|Add1~7 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~6 .lut_mask = 16'h692B;
defparam \u0|nios2_qsys_0|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~8 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~8_combout  = ((\u0|nios2_qsys_0|E_src2 [4] $ (\u0|nios2_qsys_0|E_src1 [4] $ (\u0|nios2_qsys_0|Add1~7 )))) # (GND)
// \u0|nios2_qsys_0|Add1~9  = CARRY((\u0|nios2_qsys_0|E_src2 [4] & (\u0|nios2_qsys_0|E_src1 [4] & !\u0|nios2_qsys_0|Add1~7 )) # (!\u0|nios2_qsys_0|E_src2 [4] & ((\u0|nios2_qsys_0|E_src1 [4]) # (!\u0|nios2_qsys_0|Add1~7 ))))

	.dataa(\u0|nios2_qsys_0|E_src2 [4]),
	.datab(\u0|nios2_qsys_0|E_src1 [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~7 ),
	.combout(\u0|nios2_qsys_0|Add1~8_combout ),
	.cout(\u0|nios2_qsys_0|Add1~9 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~8 .lut_mask = 16'h964D;
defparam \u0|nios2_qsys_0|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|d_writedata[30]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|d_writedata[30]~feeder_combout  = \u0|nios2_qsys_0|d_writedata[30]~6_combout 

	.dataa(\u0|nios2_qsys_0|d_writedata[30]~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|d_writedata[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|d_writedata[30]~feeder .lut_mask = 16'hAAAA;
defparam \u0|nios2_qsys_0|d_writedata[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
cycloneii_lcell_comb \u0|jtag_uart_0|fifo_rd~0 (
// Equation(s):
// \u0|jtag_uart_0|fifo_rd~0_combout  = (!\u0|jtag_uart_0|av_waitrequest~regout  & (\u0|jtag_uart_0|av_waitrequest~0_combout  & (\u0|cmd_xbar_mux_003|src_payload~0_combout  & !\u0|nios2_qsys_0|W_alu_result [2])))

	.dataa(\u0|jtag_uart_0|av_waitrequest~regout ),
	.datab(\u0|jtag_uart_0|av_waitrequest~0_combout ),
	.datac(\u0|cmd_xbar_mux_003|src_payload~0_combout ),
	.datad(\u0|nios2_qsys_0|W_alu_result [2]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|fifo_rd~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|fifo_rd~0 .lut_mask = 16'h0040;
defparam \u0|jtag_uart_0|fifo_rd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y15_N3
cycloneii_lcell_ff \u0|jtag_uart_0|read_0 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|fifo_rd~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|read_0~regout ));

// Location: LCCOMB_X22_Y17_N20
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout  = \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0] $ (((VCC) # 
// (!\u0|jtag_uart_0|wr_rfifo~combout )))
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(\u0|jtag_uart_0|wr_rfifo~combout  $ 
// (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]))

	.dataa(\u0|jtag_uart_0|wr_rfifo~combout ),
	.datab(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.cout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 16'h3399;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout ) # 
// ((\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout  & !\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout ))

	.dataa(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout ),
	.datab(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout ),
	.datac(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 16'hCECE;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ) # 
// ((\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout  & ((\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout ) # (!\u0|jtag_uart_0|fifo_rd~0_combout 
// ))))

	.dataa(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout ),
	.datab(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.datac(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout ),
	.datad(\u0|jtag_uart_0|fifo_rd~0_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 16'hECFC;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y17_N5
cycloneii_lcell_ff \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout ));

// Location: LCCOMB_X25_Y13_N2
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write~0 .lut_mask = 16'h0F0F;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4 .lut_mask = 16'hFAFB;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5 .lut_mask = 16'h005D;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y17_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout ));

// Location: LCCOMB_X24_Y13_N26
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|state~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|state~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|state~0 .lut_mask = 16'hBF00;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N6
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|jupdate~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|jupdate~0 .lut_mask = 16'h1010;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|jupdate~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N22
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|state~2 (
	.dataa(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|state~1_combout ),
	.datab(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|state~0_combout ),
	.datac(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|state~regout ),
	.datad(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|state~2 .lut_mask = 16'hCECC;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y13_N23
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|state (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|state~2_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|state~regout ));

// Location: LCCOMB_X28_Y13_N10
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count[9]~0 (
	.dataa(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count [8]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout ),
	.datad(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|state~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count[9]~0 .lut_mask = 16'hAAAE;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N18
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count[9]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count[9]~1 .lut_mask = 16'h55FF;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N30
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4 .lut_mask = 16'h5400;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y13_N19
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count[9]~1_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count [9]));

// Location: LCCOMB_X24_Y13_N8
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~4 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~4 .lut_mask = 16'h00F0;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y13_N9
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~4_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count [0]));

// Location: LCCOMB_X24_Y13_N0
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~2 (
	.dataa(vcc),
	.datab(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~2 .lut_mask = 16'hC0C0;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y13_N1
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~2_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count [1]));

// Location: LCCOMB_X23_Y13_N28
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~10 (
	.dataa(vcc),
	.datab(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~10 .lut_mask = 16'hC0C0;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y13_N29
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~10_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count [2]));

// Location: LCCOMB_X23_Y13_N2
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~9 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count [2]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~9 .lut_mask = 16'hF000;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y13_N3
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~9_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count [3]));

// Location: LCCOMB_X23_Y13_N0
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~8 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count [3]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~8 .lut_mask = 16'hF000;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y13_N1
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~8_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count [4]));

// Location: LCCOMB_X23_Y13_N6
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~7 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count [4]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~7 .lut_mask = 16'hF000;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y13_N7
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~7_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count [5]));

// Location: LCCOMB_X23_Y13_N12
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~6 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count [5]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~6 .lut_mask = 16'hF000;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y13_N13
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~6_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count [6]));

// Location: LCCOMB_X23_Y13_N26
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~5 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count [6]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~5 .lut_mask = 16'hF000;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y13_N27
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~5_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count [7]));

// Location: LCCOMB_X23_Y13_N16
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~3 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count [7]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~3 .lut_mask = 16'hF000;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y13_N17
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count~3_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count [8]));

// Location: LCCOMB_X24_Y13_N14
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[3]~0 (
	.dataa(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout ),
	.datab(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|state~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[3]~0 .lut_mask = 16'h8000;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y13_N3
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write~regout ));

// Location: LCCOMB_X25_Y13_N24
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write1~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write1~feeder .lut_mask = 16'hFF00;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y13_N25
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write1~regout ));

// Location: LCFF_X25_Y14_N19
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write2 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write1~regout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write2~regout ));

// Location: LCCOMB_X25_Y14_N18
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|always2~0 (
	.dataa(vcc),
	.datab(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write1~regout ),
	.datac(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write2~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|always2~0 .lut_mask = 16'h3C3C;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N0
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rst2~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rst2~feeder .lut_mask = 16'hFF00;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rst2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y13_N1
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rst2 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rst2~regout ));

// Location: LCCOMB_X25_Y14_N22
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|t_ena~1 (
	.dataa(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|t_ena~0_combout ),
	.datab(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|always2~0_combout ),
	.datac(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout ),
	.datad(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rst2~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|t_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|t_ena~1 .lut_mask = 16'hC800;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|t_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y14_N23
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|t_ena~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout ));

// Location: LCCOMB_X23_Y17_N14
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout  = (\u0|jtag_uart_0|fifo_rd~0_combout  & (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout  $ 
// (((\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout  & !\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout ))))) # (!\u0|jtag_uart_0|fifo_rd~0_combout  & 
// (((\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout  & !\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout ))))

	.dataa(\u0|jtag_uart_0|fifo_rd~0_combout ),
	.datab(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout ),
	.datac(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout ),
	.datad(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4 .lut_mask = 16'h8878;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N21
cycloneii_lcell_ff \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]));

// Location: LCCOMB_X22_Y17_N22
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout  = (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & 
// (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1] $ (((\u0|jtag_uart_0|wr_rfifo~combout ) # (VCC))))) # 
// (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & (((\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]) # (GND))))
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY((\u0|jtag_uart_0|wr_rfifo~combout  $ 
// (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1])) # (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ))

	.dataa(\u0|jtag_uart_0|wr_rfifo~combout ),
	.datab(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.cout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 16'h3C6F;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X22_Y17_N23
cycloneii_lcell_ff \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]));

// Location: LCCOMB_X22_Y17_N24
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout  = (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (((\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2] & VCC)))) # (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2] $ (((VCC) # (!\u0|jtag_uart_0|wr_rfifo~combout )))))
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = 
// CARRY((!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & (\u0|jtag_uart_0|wr_rfifo~combout  $ 
// (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2]))))

	.dataa(\u0|jtag_uart_0|wr_rfifo~combout ),
	.datab(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.cout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 16'hC309;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X22_Y17_N25
cycloneii_lcell_ff \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2]));

// Location: LCCOMB_X23_Y17_N30
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  = (\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout  & 
// (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2] & (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0] & 
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1])))

	.dataa(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout ),
	.datab(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2]),
	.datac(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]),
	.datad(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 16'h8000;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N26
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout  = (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & 
// (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3] $ (((\u0|jtag_uart_0|wr_rfifo~combout ) # (VCC))))) # 
// (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & (((\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]) # (GND))))
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY((\u0|jtag_uart_0|wr_rfifo~combout  $ 
// (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3])) # (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ))

	.dataa(\u0|jtag_uart_0|wr_rfifo~combout ),
	.datab(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.cout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 16'h3C6F;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X22_Y17_N27
cycloneii_lcell_ff \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]));

// Location: LCFF_X22_Y17_N29
cycloneii_lcell_ff \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4]));

// Location: LCCOMB_X23_Y17_N12
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  = (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5] & 
// (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3] & (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout  & 
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4])))

	.dataa(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5]),
	.datab(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]),
	.datac(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout ),
	.datad(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 16'h8000;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout  = (!\u0|jtag_uart_0|fifo_rd~1_combout  & ((\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout ) # 
// ((\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  & \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ))))

	.dataa(\u0|jtag_uart_0|fifo_rd~1_combout ),
	.datab(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.datac(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout ),
	.datad(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 16'h5450;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y17_N19
cycloneii_lcell_ff \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout ));

// Location: LCCOMB_X23_Y17_N16
cycloneii_lcell_comb \u0|jtag_uart_0|wr_rfifo (
// Equation(s):
// \u0|jtag_uart_0|wr_rfifo~combout  = (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout  & \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout )

	.dataa(vcc),
	.datab(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout ),
	.datac(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|wr_rfifo~combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|wr_rfifo .lut_mask = 16'h3030;
defparam \u0|jtag_uart_0|wr_rfifo .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
cycloneii_lcell_comb \u0|jtag_uart_0|fifo_rd~1 (
// Equation(s):
// \u0|jtag_uart_0|fifo_rd~1_combout  = (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout  & \u0|jtag_uart_0|fifo_rd~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout ),
	.datad(\u0|jtag_uart_0|fifo_rd~0_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|fifo_rd~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|fifo_rd~1 .lut_mask = 16'hF000;
defparam \u0|jtag_uart_0|fifo_rd~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N30
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N4
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 (
	.dataa(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout ),
	.datab(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|state~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 .lut_mask = 16'h8000;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y13_N31
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata [0]));

// Location: LCCOMB_X25_Y11_N8
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [0] $ (VCC)
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [0])

	.dataa(vcc),
	.datab(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y11_N9
cycloneii_lcell_ff \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [0]));

// Location: LCCOMB_X25_Y11_N10
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [1] & 
// (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [1] & 
// ((\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [1]))

	.dataa(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y11_N11
cycloneii_lcell_ff \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [1]));

// Location: LCCOMB_X25_Y11_N12
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [2] & 
// (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [2] & 
// (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [2] & 
// !\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y11_N13
cycloneii_lcell_ff \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [2]));

// Location: LCCOMB_X25_Y11_N14
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [3] & 
// (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [3] & 
// ((\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [3]))

	.dataa(vcc),
	.datab(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y11_N15
cycloneii_lcell_ff \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [3]));

// Location: LCCOMB_X25_Y11_N16
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [4] & 
// (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [4] & 
// (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [4] & 
// !\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y11_N17
cycloneii_lcell_ff \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [4]));

// Location: LCCOMB_X25_Y11_N18
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  $ 
// (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [5]),
	.cin(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y11_N19
cycloneii_lcell_ff \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [5]));

// Location: LCCOMB_X28_Y14_N2
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout  = \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [0] $ (VCC)
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [0])

	.dataa(vcc),
	.datab(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.cout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y14_N3
cycloneii_lcell_ff \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|fifo_rd~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [0]));

// Location: LCCOMB_X28_Y14_N4
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout  = (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [1] & 
// (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT )) # (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [1] & 
// ((\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # (GND)))
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY((!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # 
// (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [1]))

	.dataa(vcc),
	.datab(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.cout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y14_N5
cycloneii_lcell_ff \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|fifo_rd~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [1]));

// Location: LCCOMB_X28_Y14_N6
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout  = (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [2] & 
// (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  $ (GND))) # (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [2] & 
// (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  & VCC))
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY((\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [2] & 
// !\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ))

	.dataa(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.cout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y14_N7
cycloneii_lcell_ff \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|fifo_rd~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [2]));

// Location: LCCOMB_X28_Y14_N8
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout  = (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [3] & 
// (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT )) # (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [3] & 
// ((\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # (GND)))
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY((!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # 
// (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [3]))

	.dataa(vcc),
	.datab(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.cout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y14_N9
cycloneii_lcell_ff \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|fifo_rd~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [3]));

// Location: LCCOMB_X28_Y14_N10
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout  = (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [4] & 
// (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  $ (GND))) # (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [4] & 
// (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  & VCC))
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY((\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [4] & 
// !\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ))

	.dataa(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.cout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y14_N11
cycloneii_lcell_ff \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|fifo_rd~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [4]));

// Location: LCCOMB_X28_Y14_N12
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout  = \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  $ 
// (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [5]),
	.cin(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y14_N13
cycloneii_lcell_ff \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|fifo_rd~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [5]));

// Location: LCCOMB_X24_Y13_N12
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|state~1 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|state~1 .lut_mask = 16'hC0C0;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y13_N13
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|state~1_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift [10]));

// Location: LCCOMB_X24_Y15_N30
cycloneii_lcell_comb \u0|jtag_uart_0|woverflow~0 (
// Equation(s):
// \u0|jtag_uart_0|woverflow~0_combout  = (!\u0|jtag_uart_0|av_waitrequest~regout  & (\u0|jtag_uart_0|av_waitrequest~0_combout  & (!\u0|nios2_qsys_0|W_alu_result [2] & \u0|nios2_qsys_0_data_master_translator|uav_write~0_combout )))

	.dataa(\u0|jtag_uart_0|av_waitrequest~regout ),
	.datab(\u0|jtag_uart_0|av_waitrequest~0_combout ),
	.datac(\u0|nios2_qsys_0|W_alu_result [2]),
	.datad(\u0|nios2_qsys_0_data_master_translator|uav_write~0_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|woverflow~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|woverflow~0 .lut_mask = 16'h0400;
defparam \u0|jtag_uart_0|woverflow~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout  = \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0] $ (((VCC) # 
// (!\u0|jtag_uart_0|fifo_wr~regout )))
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(\u0|jtag_uart_0|fifo_wr~regout  $ 
// (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]))

	.dataa(\u0|jtag_uart_0|fifo_wr~regout ),
	.datab(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.cout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 16'h3399;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y13_N23
cycloneii_lcell_ff \u0|jtag_uart_0|r_val (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|r_val~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|r_val~regout ));

// Location: LCCOMB_X27_Y13_N0
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rvalid0~2 (
	.dataa(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rvalid0~regout ),
	.datab(\u0|jtag_uart_0|r_val~regout ),
	.datac(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|r_ena1~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rvalid0~2 .lut_mask = 16'h1515;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rvalid0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y13_N1
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|r_ena1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|r_ena1~regout ));

// Location: LCCOMB_X24_Y16_N0
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout  = (\u0|jtag_uart_0|fifo_wr~regout ) # ((\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout ) # 
// ((\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  & \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout )))

	.dataa(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.datab(\u0|jtag_uart_0|fifo_wr~regout ),
	.datac(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout ),
	.datad(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 .lut_mask = 16'hFFEC;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y16_N1
cycloneii_lcell_ff \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout ));

// Location: LCCOMB_X27_Y13_N22
cycloneii_lcell_comb \u0|jtag_uart_0|r_val~0 (
// Equation(s):
// \u0|jtag_uart_0|r_val~0_combout  = (!\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rvalid0~regout  & (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout  & ((!\u0|jtag_uart_0|r_val~regout ) # 
// (!\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|r_ena1~regout ))))

	.dataa(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rvalid0~regout ),
	.datab(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|r_ena1~regout ),
	.datac(\u0|jtag_uart_0|r_val~regout ),
	.datad(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|r_val~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|r_val~0 .lut_mask = 16'h1500;
defparam \u0|jtag_uart_0|r_val~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout  = \u0|jtag_uart_0|fifo_wr~regout  $ (\u0|jtag_uart_0|r_val~0_combout )

	.dataa(vcc),
	.datab(\u0|jtag_uart_0|fifo_wr~regout ),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|r_val~0_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 .lut_mask = 16'h33CC;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y16_N19
cycloneii_lcell_ff \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]));

// Location: LCCOMB_X24_Y16_N20
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout  = (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & 
// (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1] $ (((\u0|jtag_uart_0|fifo_wr~regout ) # (VCC))))) # 
// (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & ((\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]) # ((GND))))
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY((\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1] $ 
// (\u0|jtag_uart_0|fifo_wr~regout )) # (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ))

	.dataa(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]),
	.datab(\u0|jtag_uart_0|fifo_wr~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.cout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 16'h5A6F;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X24_Y16_N23
cycloneii_lcell_ff \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2]));

// Location: LCFF_X24_Y16_N21
cycloneii_lcell_ff \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]));

// Location: LCCOMB_X24_Y16_N30
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  = (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3] & 
// (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2] & (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1] & 
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0])))

	.dataa(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]),
	.datab(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2]),
	.datac(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]),
	.datad(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 16'h8000;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout  = (!\u0|jtag_uart_0|r_val~0_combout  & ((\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout ) # 
// ((\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  & \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ))))

	.dataa(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.datab(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.datac(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout ),
	.datad(\u0|jtag_uart_0|r_val~0_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 16'h00F8;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y16_N13
cycloneii_lcell_ff \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout ));

// Location: LCCOMB_X24_Y15_N20
cycloneii_lcell_comb \u0|jtag_uart_0|fifo_wr~0 (
// Equation(s):
// \u0|jtag_uart_0|fifo_wr~0_combout  = (\u0|jtag_uart_0|woverflow~0_combout  & !\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout )

	.dataa(vcc),
	.datab(\u0|jtag_uart_0|woverflow~0_combout ),
	.datac(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|fifo_wr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|fifo_wr~0 .lut_mask = 16'h0C0C;
defparam \u0|jtag_uart_0|fifo_wr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y15_N21
cycloneii_lcell_ff \u0|jtag_uart_0|fifo_wr (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|fifo_wr~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|fifo_wr~regout ));

// Location: LCFF_X30_Y20_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [0]));

// Location: LCCOMB_X25_Y12_N0
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [0] $ (VCC)
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [0])

	.dataa(vcc),
	.datab(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y12_N1
cycloneii_lcell_ff \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|fifo_wr~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [0]));

// Location: LCCOMB_X25_Y12_N2
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [1] & 
// (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [1] & 
// ((\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [1]))

	.dataa(vcc),
	.datab(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y12_N3
cycloneii_lcell_ff \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|fifo_wr~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [1]));

// Location: LCCOMB_X25_Y12_N4
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [2] & 
// (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [2] & 
// (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [2] & 
// !\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(vcc),
	.datab(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y12_N5
cycloneii_lcell_ff \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|fifo_wr~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [2]));

// Location: LCCOMB_X25_Y12_N6
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [3] & 
// (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [3] & 
// ((\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [3]))

	.dataa(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y12_N7
cycloneii_lcell_ff \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|fifo_wr~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [3]));

// Location: LCCOMB_X25_Y12_N8
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [4] & 
// (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [4] & 
// (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [4] & 
// !\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(vcc),
	.datab(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y12_N9
cycloneii_lcell_ff \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|fifo_wr~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [4]));

// Location: LCCOMB_X25_Y12_N10
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  $ 
// (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [5]),
	.cin(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y12_N11
cycloneii_lcell_ff \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|fifo_wr~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [5]));

// Location: LCCOMB_X27_Y12_N4
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout  = \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [0] $ (VCC)
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [0])

	.dataa(vcc),
	.datab(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.cout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y12_N5
cycloneii_lcell_ff \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [0]));

// Location: LCCOMB_X27_Y12_N6
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout  = (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [1] & 
// (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT )) # (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [1] & 
// ((\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # (GND)))
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY((!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # 
// (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [1]))

	.dataa(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.cout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y12_N7
cycloneii_lcell_ff \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [1]));

// Location: LCCOMB_X27_Y12_N8
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout  = (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [2] & 
// (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  $ (GND))) # (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [2] & 
// (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  & VCC))
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY((\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [2] & 
// !\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ))

	.dataa(vcc),
	.datab(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.cout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y12_N9
cycloneii_lcell_ff \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [2]));

// Location: LCCOMB_X27_Y12_N10
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout  = (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [3] & 
// (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT )) # (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [3] & 
// ((\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # (GND)))
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY((!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # 
// (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [3]))

	.dataa(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.cout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y12_N11
cycloneii_lcell_ff \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [3]));

// Location: LCCOMB_X27_Y12_N12
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout  = (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [4] & 
// (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  $ (GND))) # (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [4] & 
// (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  & VCC))
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY((\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [4] & 
// !\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ))

	.dataa(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.cout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y12_N13
cycloneii_lcell_ff \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [4]));

// Location: LCCOMB_X27_Y12_N14
cycloneii_lcell_comb \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout  = \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [5] $ 
// (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT )

	.dataa(vcc),
	.datab(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.combout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 16'h3C3C;
defparam \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y12_N15
cycloneii_lcell_ff \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [5]));

// Location: LCFF_X27_Y21_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [6]));

// Location: LCCOMB_X27_Y13_N18
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata[7]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [7]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata[7]~feeder .lut_mask = 16'hFF00;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N10
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|r_ena~0 (
	.dataa(vcc),
	.datab(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|r_ena1~regout ),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|r_val~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|r_ena~0 .lut_mask = 16'hCC00;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|r_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y13_N19
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata [7]));

// Location: LCCOMB_X24_Y13_N2
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~8 (
	.dataa(vcc),
	.datab(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift [10]),
	.datac(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata [7]),
	.datad(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~8 .lut_mask = 16'hCCF0;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y13_N3
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift [9]));

// Location: LCCOMB_X24_Y13_N24
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~6 (
	.dataa(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~regout ),
	.datab(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|state~regout ),
	.datac(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count [1]),
	.datad(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift [9]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~6 .lut_mask = 16'hBF3F;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y13_N17
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [3]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata [3]));

// Location: LCCOMB_X27_Y13_N16
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~14 (
	.dataa(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift [6]),
	.datab(vcc),
	.datac(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata [3]),
	.datad(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~14 .lut_mask = 16'hAAF0;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N0
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout ),
	.datad(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~15 .lut_mask = 16'hF850;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y13_N1
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift [5]));

// Location: LCCOMB_X25_Y13_N18
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift [5]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder .lut_mask = 16'hFF00;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y13_N19
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata [1]));

// Location: LCCOMB_X27_Y13_N28
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata[5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [5]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata[5]~feeder .lut_mask = 16'hFF00;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y13_N29
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata [5]));

// Location: LCCOMB_X28_Y13_N16
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout ),
	.datad(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~11 .lut_mask = 16'hAAA0;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N20
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~18 (
	.dataa(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift [8]),
	.datab(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata [5]),
	.datac(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout ),
	.datad(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~18 .lut_mask = 16'hA0C0;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y13_N21
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift [7]));

// Location: LCFF_X27_Y13_N27
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [4]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata [4]));

// Location: LCCOMB_X27_Y13_N26
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~16 (
	.dataa(vcc),
	.datab(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift [7]),
	.datac(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata [4]),
	.datad(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~16 .lut_mask = 16'hCCF0;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N26
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout ),
	.datad(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~17 .lut_mask = 16'hD8D0;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y13_N27
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift [6]));

// Location: LCCOMB_X25_Y13_N0
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift [6]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder .lut_mask = 16'hFF00;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y13_N1
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata [2]));

// Location: LCFF_X25_Y13_N23
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift [7]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata [3]));

// Location: LCCOMB_X24_Y13_N20
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~19 (
	.dataa(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rdata [6]),
	.datab(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift [9]),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~19 .lut_mask = 16'hCCAA;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y13_N21
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift [8]));

// Location: LCFF_X25_Y13_N13
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift [8]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata [4]));

// Location: LCCOMB_X25_Y13_N8
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift [9]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder .lut_mask = 16'hFF00;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y13_N9
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata [5]));

// Location: LCCOMB_X25_Y13_N14
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|td_shift [10]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder .lut_mask = 16'hFF00;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y13_N15
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata [6]));

// Location: LCFF_X25_Y13_N29
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|wdata [7]));

// Location: LCCOMB_X25_Y17_N26
cycloneii_lcell_comb \u0|jtag_uart_0|av_readdata[5]~8 (
// Equation(s):
// \u0|jtag_uart_0|av_readdata[5]~8_combout  = (\u0|jtag_uart_0|read_0~regout  & \u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|jtag_uart_0|read_0~regout ),
	.datad(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [5]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|av_readdata[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|av_readdata[5]~8 .lut_mask = 16'hF000;
defparam \u0|jtag_uart_0|av_readdata[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y17_N27
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|av_readdata[5]~8_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [5]));

// Location: LCCOMB_X25_Y17_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~24 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~24_combout  = (\u0|rsp_xbar_demux_002|src1_valid~0_combout  & ((\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [5]) # ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [5] & 
// \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) # (!\u0|rsp_xbar_demux_002|src1_valid~0_combout  & (\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [5] & 
// (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))

	.dataa(\u0|rsp_xbar_demux_002|src1_valid~0_combout ),
	.datab(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [5]),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~24 .lut_mask = 16'hEAC0;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N2
cycloneii_lcell_comb \u0|dma_0|rm|oRM_readaddress[2]~35 (
// Equation(s):
// \u0|dma_0|rm|oRM_readaddress[2]~35_combout  = \u0|dma_0|rm|oRM_readaddress [2] $ (VCC)
// \u0|dma_0|rm|oRM_readaddress[2]~36  = CARRY(\u0|dma_0|rm|oRM_readaddress [2])

	.dataa(vcc),
	.datab(\u0|dma_0|rm|oRM_readaddress [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oRM_readaddress[2]~35_combout ),
	.cout(\u0|dma_0|rm|oRM_readaddress[2]~36 ));
// synopsys translate_off
defparam \u0|dma_0|rm|oRM_readaddress[2]~35 .lut_mask = 16'h33CC;
defparam \u0|dma_0|rm|oRM_readaddress[2]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N16
cycloneii_lcell_comb \u0|dma_0|control|oRM_startaddress[2]~feeder (
// Equation(s):
// \u0|dma_0|control|oRM_startaddress[2]~feeder_combout  = \u0|dma_0|control|oWM_startaddress~28_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|control|oWM_startaddress~28_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|control|oRM_startaddress[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oRM_startaddress[2]~feeder .lut_mask = 16'hFF00;
defparam \u0|dma_0|control|oRM_startaddress[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N16
cycloneii_lcell_comb \u0|dma_0|control|oRM_startaddress[25]~0 (
// Equation(s):
// \u0|dma_0|control|oRM_startaddress[25]~0_combout  = (!\u0|dma_0|control|status [0] & (\u0|dma_0|control|control~3_combout  & !\u0|cmd_xbar_mux_003|src_data [38]))

	.dataa(\u0|dma_0|control|status [0]),
	.datab(\u0|dma_0|control|control~3_combout ),
	.datac(vcc),
	.datad(\u0|cmd_xbar_mux_003|src_data [38]),
	.cin(gnd),
	.combout(\u0|dma_0|control|oRM_startaddress[25]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oRM_startaddress[25]~0 .lut_mask = 16'h0044;
defparam \u0|dma_0|control|oRM_startaddress[25]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N22
cycloneii_lcell_comb \u0|dma_0|control|oRM_startaddress[25]~1 (
// Equation(s):
// \u0|dma_0|control|oRM_startaddress[25]~1_combout  = ((!\u0|cmd_xbar_mux_003|src_data [39] & \u0|dma_0|control|oRM_startaddress[25]~0_combout )) # (!\u0|rst_controller|r_sync_rst~regout )

	.dataa(\u0|cmd_xbar_mux_003|src_data [39]),
	.datab(vcc),
	.datac(\u0|dma_0|control|oRM_startaddress[25]~0_combout ),
	.datad(\u0|rst_controller|r_sync_rst~regout ),
	.cin(gnd),
	.combout(\u0|dma_0|control|oRM_startaddress[25]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oRM_startaddress[25]~1 .lut_mask = 16'h50FF;
defparam \u0|dma_0|control|oRM_startaddress[25]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y21_N17
cycloneii_lcell_ff \u0|dma_0|control|oRM_startaddress[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oRM_startaddress[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oRM_startaddress[25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oRM_startaddress [2]));

// Location: LCCOMB_X30_Y16_N26
cycloneii_lcell_comb \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout  = (\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg~5_combout ) # 
// ((\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & ((\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) # (!\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datad(\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg~5_combout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 16'hFFB0;
defparam \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y16_N27
cycloneii_lcell_ff \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]));

// Location: LCCOMB_X30_Y16_N6
cycloneii_lcell_comb \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout  = (\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg~5_combout  & 
// (\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & ((\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) # (!\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0])))) # 
// (!\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg~5_combout  & (\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ((!\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]) # 
// (!\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]))))

	.dataa(\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg~5_combout ),
	.datab(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datac(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h90D8;
defparam \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y16_N7
cycloneii_lcell_ff \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]));

// Location: LCCOMB_X34_Y16_N2
cycloneii_lcell_comb \u0|dma_0|rm|oRM_readaddress[22]~37 (
// Equation(s):
// \u0|dma_0|rm|oRM_readaddress[22]~37_combout  = (\u0|cmd_xbar_mux_001|saved_grant [2] & (!\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & (!\u0|dma_0|rm|state [0] & 
// \u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout )))

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [2]),
	.datab(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|dma_0|rm|state [0]),
	.datad(\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout ),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oRM_readaddress[22]~37_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oRM_readaddress[22]~37 .lut_mask = 16'h0200;
defparam \u0|dma_0|rm|oRM_readaddress[22]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N14
cycloneii_lcell_comb \u0|dma_0|rm|oRM_readaddress[22]~96 (
// Equation(s):
// \u0|dma_0|rm|oRM_readaddress[22]~96_combout  = (\u0|dma_0|control|oStart~regout ) # (((\u0|dma_0|rm|state [1] & \u0|dma_0|rm|oRM_readaddress[22]~37_combout )) # (!\u0|rst_controller|r_sync_rst~regout ))

	.dataa(\u0|dma_0|control|oStart~regout ),
	.datab(\u0|dma_0|rm|state [1]),
	.datac(\u0|rst_controller|r_sync_rst~regout ),
	.datad(\u0|dma_0|rm|oRM_readaddress[22]~37_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oRM_readaddress[22]~96_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oRM_readaddress[22]~96 .lut_mask = 16'hEFAF;
defparam \u0|dma_0|rm|oRM_readaddress[22]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N3
cycloneii_lcell_ff \u0|dma_0|rm|oRM_readaddress[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oRM_readaddress[2]~35_combout ),
	.sdata(\u0|dma_0|control|oRM_startaddress [2]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|control|oStart~regout ),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|oRM_readaddress [2]));

// Location: LCCOMB_X40_Y21_N4
cycloneii_lcell_comb \u0|dma_0|rm|oRM_readaddress[3]~38 (
// Equation(s):
// \u0|dma_0|rm|oRM_readaddress[3]~38_combout  = (\u0|dma_0|rm|oRM_readaddress [3] & (!\u0|dma_0|rm|oRM_readaddress[2]~36 )) # (!\u0|dma_0|rm|oRM_readaddress [3] & ((\u0|dma_0|rm|oRM_readaddress[2]~36 ) # (GND)))
// \u0|dma_0|rm|oRM_readaddress[3]~39  = CARRY((!\u0|dma_0|rm|oRM_readaddress[2]~36 ) # (!\u0|dma_0|rm|oRM_readaddress [3]))

	.dataa(vcc),
	.datab(\u0|dma_0|rm|oRM_readaddress [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|oRM_readaddress[2]~36 ),
	.combout(\u0|dma_0|rm|oRM_readaddress[3]~38_combout ),
	.cout(\u0|dma_0|rm|oRM_readaddress[3]~39 ));
// synopsys translate_off
defparam \u0|dma_0|rm|oRM_readaddress[3]~38 .lut_mask = 16'h3C3F;
defparam \u0|dma_0|rm|oRM_readaddress[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X37_Y21_N27
cycloneii_lcell_ff \u0|dma_0|control|oRM_startaddress[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|dma_0|control|oWM_startaddress~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|dma_0|control|oRM_startaddress[25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oRM_startaddress [3]));

// Location: LCFF_X40_Y21_N5
cycloneii_lcell_ff \u0|dma_0|rm|oRM_readaddress[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oRM_readaddress[3]~38_combout ),
	.sdata(\u0|dma_0|control|oRM_startaddress [3]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|control|oStart~regout ),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|oRM_readaddress [3]));

// Location: LCCOMB_X40_Y21_N6
cycloneii_lcell_comb \u0|dma_0|rm|oRM_readaddress[4]~40 (
// Equation(s):
// \u0|dma_0|rm|oRM_readaddress[4]~40_combout  = (\u0|dma_0|rm|oRM_readaddress [4] & (\u0|dma_0|rm|oRM_readaddress[3]~39  $ (GND))) # (!\u0|dma_0|rm|oRM_readaddress [4] & (!\u0|dma_0|rm|oRM_readaddress[3]~39  & VCC))
// \u0|dma_0|rm|oRM_readaddress[4]~41  = CARRY((\u0|dma_0|rm|oRM_readaddress [4] & !\u0|dma_0|rm|oRM_readaddress[3]~39 ))

	.dataa(\u0|dma_0|rm|oRM_readaddress [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|oRM_readaddress[3]~39 ),
	.combout(\u0|dma_0|rm|oRM_readaddress[4]~40_combout ),
	.cout(\u0|dma_0|rm|oRM_readaddress[4]~41 ));
// synopsys translate_off
defparam \u0|dma_0|rm|oRM_readaddress[4]~40 .lut_mask = 16'hA50A;
defparam \u0|dma_0|rm|oRM_readaddress[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N8
cycloneii_lcell_comb \u0|dma_0|rm|oRM_readaddress[5]~42 (
// Equation(s):
// \u0|dma_0|rm|oRM_readaddress[5]~42_combout  = (\u0|dma_0|rm|oRM_readaddress [5] & (!\u0|dma_0|rm|oRM_readaddress[4]~41 )) # (!\u0|dma_0|rm|oRM_readaddress [5] & ((\u0|dma_0|rm|oRM_readaddress[4]~41 ) # (GND)))
// \u0|dma_0|rm|oRM_readaddress[5]~43  = CARRY((!\u0|dma_0|rm|oRM_readaddress[4]~41 ) # (!\u0|dma_0|rm|oRM_readaddress [5]))

	.dataa(vcc),
	.datab(\u0|dma_0|rm|oRM_readaddress [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|oRM_readaddress[4]~41 ),
	.combout(\u0|dma_0|rm|oRM_readaddress[5]~42_combout ),
	.cout(\u0|dma_0|rm|oRM_readaddress[5]~43 ));
// synopsys translate_off
defparam \u0|dma_0|rm|oRM_readaddress[5]~42 .lut_mask = 16'h3C3F;
defparam \u0|dma_0|rm|oRM_readaddress[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X37_Y21_N31
cycloneii_lcell_ff \u0|dma_0|control|oRM_startaddress[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|dma_0|control|oWM_startaddress~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|dma_0|control|oRM_startaddress[25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oRM_startaddress [5]));

// Location: LCFF_X40_Y21_N9
cycloneii_lcell_ff \u0|dma_0|rm|oRM_readaddress[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oRM_readaddress[5]~42_combout ),
	.sdata(\u0|dma_0|control|oRM_startaddress [5]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|control|oStart~regout ),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|oRM_readaddress [5]));

// Location: LCCOMB_X32_Y20_N2
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_data[41] (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_data [41] = (\u0|cmd_xbar_mux_001|src_data[41]~5_combout ) # ((\u0|cmd_xbar_mux_001|saved_grant [2] & \u0|dma_0|rm|oRM_readaddress [5]))

	.dataa(\u0|cmd_xbar_mux_001|src_data[41]~5_combout ),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux_001|saved_grant [2]),
	.datad(\u0|dma_0|rm|oRM_readaddress [5]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_data [41]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_data[41] .lut_mask = 16'hFAAA;
defparam \u0|cmd_xbar_mux_001|src_data[41] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src1[6]~11 (
// Equation(s):
// \u0|nios2_qsys_0|E_src1[6]~11_combout  = (\u0|nios2_qsys_0|R_src1~32_combout  & (\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [6])) # (!\u0|nios2_qsys_0|R_src1~32_combout  & ((\u0|nios2_qsys_0|D_iw [10])))

	.dataa(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [6]),
	.datab(\u0|nios2_qsys_0|D_iw [10]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|R_src1~32_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src1[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src1[6]~11 .lut_mask = 16'hAACC;
defparam \u0|nios2_qsys_0|E_src1[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y22_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src1[6]~11_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[4]~8_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [6]));

// Location: LCCOMB_X20_Y23_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[6]~8 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[6]~8_combout  = (\u0|nios2_qsys_0|E_src2 [6] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|R_logic_op [0] & \u0|nios2_qsys_0|E_src1 [6]))))) # (!\u0|nios2_qsys_0|E_src2 [6] & ((\u0|nios2_qsys_0|R_logic_op [1] & 
// ((\u0|nios2_qsys_0|E_src1 [6]))) # (!\u0|nios2_qsys_0|R_logic_op [1] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|E_src1 [6]))))

	.dataa(\u0|nios2_qsys_0|E_src2 [6]),
	.datab(\u0|nios2_qsys_0|R_logic_op [1]),
	.datac(\u0|nios2_qsys_0|R_logic_op [0]),
	.datad(\u0|nios2_qsys_0|E_src1 [6]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[6]~8 .lut_mask = 16'h6C89;
defparam \u0|nios2_qsys_0|E_logic_result[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|W_alu_result[6]~11 (
// Equation(s):
// \u0|nios2_qsys_0|W_alu_result[6]~11_combout  = (\u0|nios2_qsys_0|R_ctrl_logic~regout  & ((\u0|nios2_qsys_0|E_logic_result[6]~8_combout ))) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout  & (\u0|nios2_qsys_0|F_pc[4]~7_combout ))

	.dataa(\u0|nios2_qsys_0|R_ctrl_logic~regout ),
	.datab(\u0|nios2_qsys_0|F_pc[4]~7_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_logic_result[6]~8_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_alu_result[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_alu_result[6]~11 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|W_alu_result[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_shift_rot_right~0 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_shift_rot_right~0_combout  = (!\u0|nios2_qsys_0|D_iw [13] & (\u0|nios2_qsys_0|D_iw [14] & (\u0|nios2_qsys_0|Equal2~1_combout  & \u0|nios2_qsys_0|D_iw [12])))

	.dataa(\u0|nios2_qsys_0|D_iw [13]),
	.datab(\u0|nios2_qsys_0|D_iw [14]),
	.datac(\u0|nios2_qsys_0|Equal2~1_combout ),
	.datad(\u0|nios2_qsys_0|D_iw [12]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_shift_rot_right~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_shift_rot_right~0 .lut_mask = 16'h4000;
defparam \u0|nios2_qsys_0|D_ctrl_shift_rot_right~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y18_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|R_ctrl_shift_rot_right (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_ctrl_shift_rot_right~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ));

// Location: LCCOMB_X21_Y21_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[8]~13 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[8]~13_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [9])) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [7])))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_result [9]),
	.datab(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [7]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[8]~13 .lut_mask = 16'hBB88;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[31]~76 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[31]~76_combout  = (\u0|nios2_qsys_0|D_iw[6]~0_combout  & ((\u0|nios2_qsys_0|F_iw[31]~75_combout ) # ((\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [31] & \u0|rsp_xbar_demux_002|src0_valid~0_combout ))))

	.dataa(\u0|nios2_qsys_0|F_iw[31]~75_combout ),
	.datab(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [31]),
	.datac(\u0|nios2_qsys_0|D_iw[6]~0_combout ),
	.datad(\u0|rsp_xbar_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[31]~76_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[31]~76 .lut_mask = 16'hE0A0;
defparam \u0|nios2_qsys_0|F_iw[31]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y19_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[31] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[31]~76_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [31]));

// Location: LCCOMB_X24_Y15_N18
cycloneii_lcell_comb \u0|jtag_uart_0|woverflow~1 (
// Equation(s):
// \u0|jtag_uart_0|woverflow~1_combout  = (\u0|jtag_uart_0|woverflow~0_combout  & (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout )) # (!\u0|jtag_uart_0|woverflow~0_combout  & 
// ((\u0|jtag_uart_0|woverflow~regout )))

	.dataa(vcc),
	.datab(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout ),
	.datac(\u0|jtag_uart_0|woverflow~regout ),
	.datad(\u0|jtag_uart_0|woverflow~0_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|woverflow~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|woverflow~1 .lut_mask = 16'hCCF0;
defparam \u0|jtag_uart_0|woverflow~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y15_N19
cycloneii_lcell_ff \u0|jtag_uart_0|woverflow (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|woverflow~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|woverflow~regout ));

// Location: LCFF_X24_Y15_N27
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|jtag_uart_0|woverflow~regout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [14]));

// Location: LCCOMB_X20_Y19_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|E_mem_byte_en[1]~7 (
// Equation(s):
// \u0|nios2_qsys_0|E_mem_byte_en[1]~7_combout  = (\u0|nios2_qsys_0|D_iw [4]) # ((!\u0|nios2_qsys_0|E_arith_result[1]~6_combout  & ((\u0|nios2_qsys_0|D_iw [3]) # (\u0|nios2_qsys_0|E_arith_result[0]~7_combout ))))

	.dataa(\u0|nios2_qsys_0|E_arith_result[1]~6_combout ),
	.datab(\u0|nios2_qsys_0|D_iw [4]),
	.datac(\u0|nios2_qsys_0|D_iw [3]),
	.datad(\u0|nios2_qsys_0|E_arith_result[0]~7_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_mem_byte_en[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_mem_byte_en[1]~7 .lut_mask = 16'hDDDC;
defparam \u0|nios2_qsys_0|E_mem_byte_en[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y19_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|d_byteenable[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_mem_byte_en[1]~7_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_byteenable [1]));

// Location: LCCOMB_X28_Y23_N20
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[33] (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data [33] = (\u0|cmd_xbar_mux_002|saved_grant [0]) # ((\u0|cmd_xbar_mux_002|saved_grant [2]) # ((\u0|cmd_xbar_mux_002|saved_grant [1] & \u0|nios2_qsys_0|d_byteenable [1])))

	.dataa(\u0|cmd_xbar_mux_002|saved_grant [0]),
	.datab(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datac(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.datad(\u0|nios2_qsys_0|d_byteenable [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data [33]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[33] .lut_mask = 16'hFEFA;
defparam \u0|cmd_xbar_mux_002|src_data[33] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|d_writedata[28]~4 (
// Equation(s):
// \u0|nios2_qsys_0|d_writedata[28]~4_combout  = (\u0|nios2_qsys_0|Equal133~0_combout  & ((\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [4]))) # (!\u0|nios2_qsys_0|Equal133~0_combout  & 
// (\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [12]))

	.dataa(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.datab(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|Equal133~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|d_writedata[28]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|d_writedata[28]~4 .lut_mask = 16'hCCAA;
defparam \u0|nios2_qsys_0|d_writedata[28]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y21_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|d_writedata[28]~4_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [12]));

// Location: LCCOMB_X29_Y19_N12
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[12] (
// Equation(s):
// \u0|dma_0|rm|oFF_data [12] = (GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & (\u0|dma_0|rm|oFF_data[12]~8_combout )) # (!GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & ((\u0|dma_0|rm|oFF_data [12])))

	.dataa(\u0|dma_0|rm|oFF_data[12]~8_combout ),
	.datab(vcc),
	.datac(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ),
	.datad(\u0|dma_0|rm|oFF_data [12]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data [12]),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[12] .lut_mask = 16'hAFA0;
defparam \u0|dma_0|rm|oFF_data[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N26
cycloneii_lcell_comb \u0|dma_0|fi|buffer~40 (
// Equation(s):
// \u0|dma_0|fi|buffer~40_combout  = (!\u0|dma_0|fi|pos_write [6] & (!\u0|dma_0|fi|pos_write [5] & (!\u0|dma_0|fi|pos_write [4] & !\u0|dma_0|fi|pos_write [3])))

	.dataa(\u0|dma_0|fi|pos_write [6]),
	.datab(\u0|dma_0|fi|pos_write [5]),
	.datac(\u0|dma_0|fi|pos_write [4]),
	.datad(\u0|dma_0|fi|pos_write [3]),
	.cin(gnd),
	.combout(\u0|dma_0|fi|buffer~40_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|buffer~40 .lut_mask = 16'h0001;
defparam \u0|dma_0|fi|buffer~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N0
cycloneii_lcell_comb \u0|dma_0|fi|buffer~39 (
// Equation(s):
// \u0|dma_0|fi|buffer~39_combout  = (!\u0|dma_0|fi|pos_write [7] & (!\u0|dma_0|fi|pos_write [2] & (!\u0|dma_0|fi|pos_write [0] & !\u0|dma_0|fi|pos_write [1])))

	.dataa(\u0|dma_0|fi|pos_write [7]),
	.datab(\u0|dma_0|fi|pos_write [2]),
	.datac(\u0|dma_0|fi|pos_write [0]),
	.datad(\u0|dma_0|fi|pos_write [1]),
	.cin(gnd),
	.combout(\u0|dma_0|fi|buffer~39_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|buffer~39 .lut_mask = 16'h0001;
defparam \u0|dma_0|fi|buffer~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N20
cycloneii_lcell_comb \u0|dma_0|fi|buffer~41 (
// Equation(s):
// \u0|dma_0|fi|buffer~41_combout  = (\u0|dma_0|rm|oFF_writerequest~4_combout  & (\u0|dma_0|fi|buffer~40_combout  & \u0|dma_0|fi|buffer~39_combout ))

	.dataa(\u0|dma_0|rm|oFF_writerequest~4_combout ),
	.datab(\u0|dma_0|fi|buffer~40_combout ),
	.datac(vcc),
	.datad(\u0|dma_0|fi|buffer~39_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|fi|buffer~41_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|buffer~41 .lut_mask = 16'h8800;
defparam \u0|dma_0|fi|buffer~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y19_N13
cycloneii_lcell_ff \u0|dma_0|fi|buffer~13 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oFF_data [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|fi|buffer~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer~13_regout ));

// Location: LCCOMB_X27_Y16_N14
cycloneii_lcell_comb \u0|dma_0|fi|buffer~0feeder (
// Equation(s):
// \u0|dma_0|fi|buffer~0feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|dma_0|fi|buffer~0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|buffer~0feeder .lut_mask = 16'hFFFF;
defparam \u0|dma_0|fi|buffer~0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y16_N15
cycloneii_lcell_ff \u0|dma_0|fi|buffer~0 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|fi|buffer~0feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|dma_0|fi|fifo_rd~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer~0_regout ));

// Location: LCCOMB_X27_Y18_N6
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writedata[12]~9 (
// Equation(s):
// \u0|dma_0|wm|oWM_writedata[12]~9_combout  = (\u0|dma_0|fi|buffer~0_regout  & (\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a12 )) # (!\u0|dma_0|fi|buffer~0_regout  & ((\u0|dma_0|fi|buffer~13_regout )))

	.dataa(\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a12 ),
	.datab(\u0|dma_0|fi|buffer~13_regout ),
	.datac(vcc),
	.datad(\u0|dma_0|fi|buffer~0_regout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writedata[12]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writedata[12]~9 .lut_mask = 16'hAACC;
defparam \u0|dma_0|wm|oWM_writedata[12]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N20
cycloneii_lcell_comb \u0|dma_0|fi|buffer_rtl_0_bypass[29]~feeder (
// Equation(s):
// \u0|dma_0|fi|buffer_rtl_0_bypass[29]~feeder_combout  = \u0|dma_0|rm|oFF_data [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|rm|oFF_data [12]),
	.cin(gnd),
	.combout(\u0|dma_0|fi|buffer_rtl_0_bypass[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[29]~feeder .lut_mask = 16'hFF00;
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y19_N21
cycloneii_lcell_ff \u0|dma_0|fi|buffer_rtl_0_bypass[29] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|fi|buffer_rtl_0_bypass[29]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer_rtl_0_bypass [29]));

// Location: LCFF_X28_Y16_N15
cycloneii_lcell_ff \u0|dma_0|fi|buffer_rtl_0_bypass[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|dma_0|fi|pos_write [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer_rtl_0_bypass [11]));

// Location: LCFF_X27_Y16_N25
cycloneii_lcell_ff \u0|dma_0|fi|pos_read[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|fi|Add1~8_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|dma_0|fi|fifo_rd~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|pos_read [5]));

// Location: LCCOMB_X28_Y16_N14
cycloneii_lcell_comb \u0|dma_0|fi|buffer~36 (
// Equation(s):
// \u0|dma_0|fi|buffer~36_combout  = (\u0|dma_0|fi|buffer_rtl_0_bypass [9] & (\u0|dma_0|fi|pos_read [4] & (\u0|dma_0|fi|buffer_rtl_0_bypass [11] $ (!\u0|dma_0|fi|pos_read [5])))) # (!\u0|dma_0|fi|buffer_rtl_0_bypass [9] & (!\u0|dma_0|fi|pos_read [4] & 
// (\u0|dma_0|fi|buffer_rtl_0_bypass [11] $ (!\u0|dma_0|fi|pos_read [5]))))

	.dataa(\u0|dma_0|fi|buffer_rtl_0_bypass [9]),
	.datab(\u0|dma_0|fi|pos_read [4]),
	.datac(\u0|dma_0|fi|buffer_rtl_0_bypass [11]),
	.datad(\u0|dma_0|fi|pos_read [5]),
	.cin(gnd),
	.combout(\u0|dma_0|fi|buffer~36_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|buffer~36 .lut_mask = 16'h9009;
defparam \u0|dma_0|fi|buffer~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y16_N5
cycloneii_lcell_ff \u0|dma_0|fi|buffer_rtl_0_bypass[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|dma_0|fi|pos_write [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer_rtl_0_bypass [3]));

// Location: LCCOMB_X28_Y16_N4
cycloneii_lcell_comb \u0|dma_0|fi|buffer~34 (
// Equation(s):
// \u0|dma_0|fi|buffer~34_combout  = \u0|dma_0|fi|buffer_rtl_0_bypass [3] $ (\u0|dma_0|fi|pos_read [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|dma_0|fi|buffer_rtl_0_bypass [3]),
	.datad(\u0|dma_0|fi|pos_read [1]),
	.cin(gnd),
	.combout(\u0|dma_0|fi|buffer~34_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|buffer~34 .lut_mask = 16'h0FF0;
defparam \u0|dma_0|fi|buffer~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y16_N11
cycloneii_lcell_ff \u0|dma_0|fi|buffer_rtl_0_bypass[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|dma_0|fi|pos_write [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer_rtl_0_bypass [1]));

// Location: LCFF_X28_Y16_N9
cycloneii_lcell_ff \u0|dma_0|fi|buffer_rtl_0_bypass[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|dma_0|fi|pos_write [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer_rtl_0_bypass [7]));

// Location: LCFF_X29_Y16_N25
cycloneii_lcell_ff \u0|dma_0|fi|buffer_rtl_0_bypass[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|dma_0|fi|pos_write [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer_rtl_0_bypass [5]));

// Location: LCCOMB_X28_Y16_N8
cycloneii_lcell_comb \u0|dma_0|fi|buffer~33 (
// Equation(s):
// \u0|dma_0|fi|buffer~33_combout  = (\u0|dma_0|fi|pos_read [3] & (\u0|dma_0|fi|buffer_rtl_0_bypass [7] & (\u0|dma_0|fi|pos_read [2] $ (!\u0|dma_0|fi|buffer_rtl_0_bypass [5])))) # (!\u0|dma_0|fi|pos_read [3] & (!\u0|dma_0|fi|buffer_rtl_0_bypass [7] & 
// (\u0|dma_0|fi|pos_read [2] $ (!\u0|dma_0|fi|buffer_rtl_0_bypass [5]))))

	.dataa(\u0|dma_0|fi|pos_read [3]),
	.datab(\u0|dma_0|fi|pos_read [2]),
	.datac(\u0|dma_0|fi|buffer_rtl_0_bypass [7]),
	.datad(\u0|dma_0|fi|buffer_rtl_0_bypass [5]),
	.cin(gnd),
	.combout(\u0|dma_0|fi|buffer~33_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|buffer~33 .lut_mask = 16'h8421;
defparam \u0|dma_0|fi|buffer~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N10
cycloneii_lcell_comb \u0|dma_0|fi|buffer~35 (
// Equation(s):
// \u0|dma_0|fi|buffer~35_combout  = (!\u0|dma_0|fi|buffer~34_combout  & (\u0|dma_0|fi|buffer~33_combout  & (\u0|dma_0|fi|pos_read [0] $ (!\u0|dma_0|fi|buffer_rtl_0_bypass [1]))))

	.dataa(\u0|dma_0|fi|pos_read [0]),
	.datab(\u0|dma_0|fi|buffer~34_combout ),
	.datac(\u0|dma_0|fi|buffer_rtl_0_bypass [1]),
	.datad(\u0|dma_0|fi|buffer~33_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|fi|buffer~35_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|buffer~35 .lut_mask = 16'h2100;
defparam \u0|dma_0|fi|buffer~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y16_N5
cycloneii_lcell_ff \u0|dma_0|fi|buffer_rtl_0_bypass[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oFF_writerequest~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer_rtl_0_bypass [0]));

// Location: LCCOMB_X27_Y16_N12
cycloneii_lcell_comb \u0|dma_0|fi|buffer~38 (
// Equation(s):
// \u0|dma_0|fi|buffer~38_combout  = (\u0|dma_0|fi|buffer~37_combout  & (\u0|dma_0|fi|buffer~36_combout  & (\u0|dma_0|fi|buffer~35_combout  & \u0|dma_0|fi|buffer_rtl_0_bypass [0])))

	.dataa(\u0|dma_0|fi|buffer~37_combout ),
	.datab(\u0|dma_0|fi|buffer~36_combout ),
	.datac(\u0|dma_0|fi|buffer~35_combout ),
	.datad(\u0|dma_0|fi|buffer_rtl_0_bypass [0]),
	.cin(gnd),
	.combout(\u0|dma_0|fi|buffer~38_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|buffer~38 .lut_mask = 16'h8000;
defparam \u0|dma_0|fi|buffer~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N2
cycloneii_lcell_comb \u0|dma_0|fi|FF_empty (
// Equation(s):
// \u0|dma_0|fi|FF_empty~combout  = ((\u0|dma_0|fi|pos_write [7] $ (\u0|dma_0|fi|pos_read [7])) # (!\u0|dma_0|fi|FF_almostfull~0_combout )) # (!\u0|dma_0|fi|FF_almostfull~1_combout )

	.dataa(\u0|dma_0|fi|pos_write [7]),
	.datab(\u0|dma_0|fi|FF_almostfull~1_combout ),
	.datac(\u0|dma_0|fi|FF_almostfull~0_combout ),
	.datad(\u0|dma_0|fi|pos_read [7]),
	.cin(gnd),
	.combout(\u0|dma_0|fi|FF_empty~combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|FF_empty .lut_mask = 16'h7FBF;
defparam \u0|dma_0|fi|FF_empty .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N22
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writedata[1]~32 (
// Equation(s):
// \u0|dma_0|wm|oWM_writedata[1]~32_combout  = ((\u0|dma_0|fi|FF_empty~combout  & (!\u0|dma_0|control|oStart~regout  & \u0|dma_0|wm|always0~0_combout ))) # (!\u0|rst_controller|r_sync_rst~regout )

	.dataa(\u0|rst_controller|r_sync_rst~regout ),
	.datab(\u0|dma_0|fi|FF_empty~combout ),
	.datac(\u0|dma_0|control|oStart~regout ),
	.datad(\u0|dma_0|wm|always0~0_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writedata[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writedata[1]~32 .lut_mask = 16'h5D55;
defparam \u0|dma_0|wm|oWM_writedata[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y18_N7
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writedata[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writedata[12]~9_combout ),
	.sdata(\u0|dma_0|fi|buffer_rtl_0_bypass [29]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|fi|buffer~38_combout ),
	.ena(\u0|dma_0|wm|oWM_writedata[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writedata [12]));

// Location: LCCOMB_X27_Y18_N16
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[12] (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data [12] = (\u0|cmd_xbar_mux_002|saved_grant [1] & ((\u0|nios2_qsys_0|d_writedata [12]) # ((\u0|cmd_xbar_mux_002|saved_grant [2] & \u0|dma_0|wm|oWM_writedata [12])))) # (!\u0|cmd_xbar_mux_002|saved_grant [1] & 
// (\u0|cmd_xbar_mux_002|saved_grant [2] & ((\u0|dma_0|wm|oWM_writedata [12]))))

	.dataa(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datab(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.datac(\u0|nios2_qsys_0|d_writedata [12]),
	.datad(\u0|dma_0|wm|oWM_writedata [12]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data [12]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[12] .lut_mask = 16'hECA0;
defparam \u0|cmd_xbar_mux_002|src_data[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y22_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|d_writedata[29]~5_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [13]));

// Location: LCCOMB_X29_Y22_N16
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[13] (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data [13] = (\u0|dma_0|wm|oWM_writedata [13] & ((\u0|cmd_xbar_mux_002|saved_grant [2]) # ((\u0|nios2_qsys_0|d_writedata [13] & \u0|cmd_xbar_mux_002|saved_grant [1])))) # (!\u0|dma_0|wm|oWM_writedata [13] & 
// (\u0|nios2_qsys_0|d_writedata [13] & ((\u0|cmd_xbar_mux_002|saved_grant [1]))))

	.dataa(\u0|dma_0|wm|oWM_writedata [13]),
	.datab(\u0|nios2_qsys_0|d_writedata [13]),
	.datac(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.datad(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data [13]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[13] .lut_mask = 16'hECA0;
defparam \u0|cmd_xbar_mux_002|src_data[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N20
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_data[43]~7 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_data[43]~7_combout  = (\u0|cmd_xbar_mux_001|saved_grant [0] & ((\u0|nios2_qsys_0|F_pc [5]) # ((\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|W_alu_result [7])))) # (!\u0|cmd_xbar_mux_001|saved_grant [0] & 
// (\u0|cmd_xbar_mux_001|saved_grant [1] & ((\u0|nios2_qsys_0|W_alu_result [7]))))

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [0]),
	.datab(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datac(\u0|nios2_qsys_0|F_pc [5]),
	.datad(\u0|nios2_qsys_0|W_alu_result [7]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_data[43]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_data[43]~7 .lut_mask = 16'hECA0;
defparam \u0|cmd_xbar_mux_001|src_data[43]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N12
cycloneii_lcell_comb \u0|dma_0|rm|oRM_readaddress[7]~46 (
// Equation(s):
// \u0|dma_0|rm|oRM_readaddress[7]~46_combout  = (\u0|dma_0|rm|oRM_readaddress [7] & (!\u0|dma_0|rm|oRM_readaddress[6]~45 )) # (!\u0|dma_0|rm|oRM_readaddress [7] & ((\u0|dma_0|rm|oRM_readaddress[6]~45 ) # (GND)))
// \u0|dma_0|rm|oRM_readaddress[7]~47  = CARRY((!\u0|dma_0|rm|oRM_readaddress[6]~45 ) # (!\u0|dma_0|rm|oRM_readaddress [7]))

	.dataa(vcc),
	.datab(\u0|dma_0|rm|oRM_readaddress [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|oRM_readaddress[6]~45 ),
	.combout(\u0|dma_0|rm|oRM_readaddress[7]~46_combout ),
	.cout(\u0|dma_0|rm|oRM_readaddress[7]~47 ));
// synopsys translate_off
defparam \u0|dma_0|rm|oRM_readaddress[7]~46 .lut_mask = 16'h3C3F;
defparam \u0|dma_0|rm|oRM_readaddress[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N18
cycloneii_lcell_comb \u0|dma_0|control|oRM_startaddress[7]~feeder (
// Equation(s):
// \u0|dma_0|control|oRM_startaddress[7]~feeder_combout  = \u0|dma_0|control|oWM_startaddress~23_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|control|oWM_startaddress~23_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|control|oRM_startaddress[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oRM_startaddress[7]~feeder .lut_mask = 16'hFF00;
defparam \u0|dma_0|control|oRM_startaddress[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y22_N19
cycloneii_lcell_ff \u0|dma_0|control|oRM_startaddress[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oRM_startaddress[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oRM_startaddress[25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oRM_startaddress [7]));

// Location: LCFF_X40_Y21_N13
cycloneii_lcell_ff \u0|dma_0|rm|oRM_readaddress[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oRM_readaddress[7]~46_combout ),
	.sdata(\u0|dma_0|control|oRM_startaddress [7]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|control|oStart~regout ),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|oRM_readaddress [7]));

// Location: LCCOMB_X33_Y20_N6
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_data[43] (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_data [43] = (\u0|cmd_xbar_mux_001|src_data[43]~7_combout ) # ((\u0|cmd_xbar_mux_001|saved_grant [2] & \u0|dma_0|rm|oRM_readaddress [7]))

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux_001|saved_grant [2]),
	.datac(\u0|cmd_xbar_mux_001|src_data[43]~7_combout ),
	.datad(\u0|dma_0|rm|oRM_readaddress [7]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_data [43]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_data[43] .lut_mask = 16'hFCF0;
defparam \u0|cmd_xbar_mux_001|src_data[43] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N14
cycloneii_lcell_comb \u0|dma_0|rm|oRM_readaddress[8]~48 (
// Equation(s):
// \u0|dma_0|rm|oRM_readaddress[8]~48_combout  = (\u0|dma_0|rm|oRM_readaddress [8] & (\u0|dma_0|rm|oRM_readaddress[7]~47  $ (GND))) # (!\u0|dma_0|rm|oRM_readaddress [8] & (!\u0|dma_0|rm|oRM_readaddress[7]~47  & VCC))
// \u0|dma_0|rm|oRM_readaddress[8]~49  = CARRY((\u0|dma_0|rm|oRM_readaddress [8] & !\u0|dma_0|rm|oRM_readaddress[7]~47 ))

	.dataa(vcc),
	.datab(\u0|dma_0|rm|oRM_readaddress [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|oRM_readaddress[7]~47 ),
	.combout(\u0|dma_0|rm|oRM_readaddress[8]~48_combout ),
	.cout(\u0|dma_0|rm|oRM_readaddress[8]~49 ));
// synopsys translate_off
defparam \u0|dma_0|rm|oRM_readaddress[8]~48 .lut_mask = 16'hC30C;
defparam \u0|dma_0|rm|oRM_readaddress[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X37_Y21_N19
cycloneii_lcell_ff \u0|dma_0|control|oRM_startaddress[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|dma_0|control|oWM_startaddress~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|dma_0|control|oRM_startaddress[25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oRM_startaddress [8]));

// Location: LCFF_X40_Y21_N15
cycloneii_lcell_ff \u0|dma_0|rm|oRM_readaddress[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oRM_readaddress[8]~48_combout ),
	.sdata(\u0|dma_0|control|oRM_startaddress [8]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|control|oStart~regout ),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|oRM_readaddress [8]));

// Location: LCCOMB_X28_Y23_N2
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_data[44] (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_data [44] = (\u0|cmd_xbar_mux_001|src_data[44]~8_combout ) # ((\u0|dma_0|rm|oRM_readaddress [8] & \u0|cmd_xbar_mux_001|saved_grant [2]))

	.dataa(\u0|cmd_xbar_mux_001|src_data[44]~8_combout ),
	.datab(vcc),
	.datac(\u0|dma_0|rm|oRM_readaddress [8]),
	.datad(\u0|cmd_xbar_mux_001|saved_grant [2]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_data [44]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_data[44] .lut_mask = 16'hFAAA;
defparam \u0|cmd_xbar_mux_001|src_data[44] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src2_lo[9]~4 (
// Equation(s):
// \u0|nios2_qsys_0|R_src2_lo[9]~4_combout  = (!\u0|nios2_qsys_0|R_src2_lo~0_combout  & ((\u0|nios2_qsys_0|R_src2_use_imm~regout  & ((\u0|nios2_qsys_0|D_iw [15]))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & 
// (\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [9]))))

	.dataa(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.datab(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datac(\u0|nios2_qsys_0|D_iw [15]),
	.datad(\u0|nios2_qsys_0|R_src2_lo~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src2_lo[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src2_lo[9]~4 .lut_mask = 16'h00E2;
defparam \u0|nios2_qsys_0|R_src2_lo[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src2_lo[9]~4_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [9]));

// Location: LCCOMB_X27_Y20_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src2_lo[7]~6 (
// Equation(s):
// \u0|nios2_qsys_0|R_src2_lo[7]~6_combout  = (!\u0|nios2_qsys_0|R_src2_lo~0_combout  & ((\u0|nios2_qsys_0|R_src2_use_imm~regout  & ((\u0|nios2_qsys_0|D_iw [13]))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & 
// (\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [7]))))

	.dataa(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datab(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datac(\u0|nios2_qsys_0|D_iw [13]),
	.datad(\u0|nios2_qsys_0|R_src2_lo~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src2_lo[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src2_lo[7]~6 .lut_mask = 16'h00E2;
defparam \u0|nios2_qsys_0|R_src2_lo[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src2_lo[7]~6_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [7]));

// Location: LCCOMB_X20_Y23_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~8 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~8_combout  = ((\u0|nios2_qsys_0|E_src1 [4] $ (\u0|nios2_qsys_0|E_src2 [4] $ (!\u0|nios2_qsys_0|Add2~7 )))) # (GND)
// \u0|nios2_qsys_0|Add2~9  = CARRY((\u0|nios2_qsys_0|E_src1 [4] & ((\u0|nios2_qsys_0|E_src2 [4]) # (!\u0|nios2_qsys_0|Add2~7 ))) # (!\u0|nios2_qsys_0|E_src1 [4] & (\u0|nios2_qsys_0|E_src2 [4] & !\u0|nios2_qsys_0|Add2~7 )))

	.dataa(\u0|nios2_qsys_0|E_src1 [4]),
	.datab(\u0|nios2_qsys_0|E_src2 [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~7 ),
	.combout(\u0|nios2_qsys_0|Add2~8_combout ),
	.cout(\u0|nios2_qsys_0|Add2~9 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~8 .lut_mask = 16'h698E;
defparam \u0|nios2_qsys_0|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~10 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~10_combout  = (\u0|nios2_qsys_0|E_src2 [5] & ((\u0|nios2_qsys_0|E_src1 [5] & (\u0|nios2_qsys_0|Add2~9  & VCC)) # (!\u0|nios2_qsys_0|E_src1 [5] & (!\u0|nios2_qsys_0|Add2~9 )))) # (!\u0|nios2_qsys_0|E_src2 [5] & 
// ((\u0|nios2_qsys_0|E_src1 [5] & (!\u0|nios2_qsys_0|Add2~9 )) # (!\u0|nios2_qsys_0|E_src1 [5] & ((\u0|nios2_qsys_0|Add2~9 ) # (GND)))))
// \u0|nios2_qsys_0|Add2~11  = CARRY((\u0|nios2_qsys_0|E_src2 [5] & (!\u0|nios2_qsys_0|E_src1 [5] & !\u0|nios2_qsys_0|Add2~9 )) # (!\u0|nios2_qsys_0|E_src2 [5] & ((!\u0|nios2_qsys_0|Add2~9 ) # (!\u0|nios2_qsys_0|E_src1 [5]))))

	.dataa(\u0|nios2_qsys_0|E_src2 [5]),
	.datab(\u0|nios2_qsys_0|E_src1 [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~9 ),
	.combout(\u0|nios2_qsys_0|Add2~10_combout ),
	.cout(\u0|nios2_qsys_0|Add2~11 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~10 .lut_mask = 16'h9617;
defparam \u0|nios2_qsys_0|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~12 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~12_combout  = ((\u0|nios2_qsys_0|E_src1 [6] $ (\u0|nios2_qsys_0|E_src2 [6] $ (!\u0|nios2_qsys_0|Add2~11 )))) # (GND)
// \u0|nios2_qsys_0|Add2~13  = CARRY((\u0|nios2_qsys_0|E_src1 [6] & ((\u0|nios2_qsys_0|E_src2 [6]) # (!\u0|nios2_qsys_0|Add2~11 ))) # (!\u0|nios2_qsys_0|E_src1 [6] & (\u0|nios2_qsys_0|E_src2 [6] & !\u0|nios2_qsys_0|Add2~11 )))

	.dataa(\u0|nios2_qsys_0|E_src1 [6]),
	.datab(\u0|nios2_qsys_0|E_src2 [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~11 ),
	.combout(\u0|nios2_qsys_0|Add2~12_combout ),
	.cout(\u0|nios2_qsys_0|Add2~13 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~12 .lut_mask = 16'h698E;
defparam \u0|nios2_qsys_0|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~14 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~14_combout  = (\u0|nios2_qsys_0|E_src1 [7] & ((\u0|nios2_qsys_0|E_src2 [7] & (\u0|nios2_qsys_0|Add2~13  & VCC)) # (!\u0|nios2_qsys_0|E_src2 [7] & (!\u0|nios2_qsys_0|Add2~13 )))) # (!\u0|nios2_qsys_0|E_src1 [7] & 
// ((\u0|nios2_qsys_0|E_src2 [7] & (!\u0|nios2_qsys_0|Add2~13 )) # (!\u0|nios2_qsys_0|E_src2 [7] & ((\u0|nios2_qsys_0|Add2~13 ) # (GND)))))
// \u0|nios2_qsys_0|Add2~15  = CARRY((\u0|nios2_qsys_0|E_src1 [7] & (!\u0|nios2_qsys_0|E_src2 [7] & !\u0|nios2_qsys_0|Add2~13 )) # (!\u0|nios2_qsys_0|E_src1 [7] & ((!\u0|nios2_qsys_0|Add2~13 ) # (!\u0|nios2_qsys_0|E_src2 [7]))))

	.dataa(\u0|nios2_qsys_0|E_src1 [7]),
	.datab(\u0|nios2_qsys_0|E_src2 [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~13 ),
	.combout(\u0|nios2_qsys_0|Add2~14_combout ),
	.cout(\u0|nios2_qsys_0|Add2~15 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~14 .lut_mask = 16'h9617;
defparam \u0|nios2_qsys_0|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~18 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~18_combout  = (\u0|nios2_qsys_0|E_src1 [9] & ((\u0|nios2_qsys_0|E_src2 [9] & (\u0|nios2_qsys_0|Add2~17  & VCC)) # (!\u0|nios2_qsys_0|E_src2 [9] & (!\u0|nios2_qsys_0|Add2~17 )))) # (!\u0|nios2_qsys_0|E_src1 [9] & 
// ((\u0|nios2_qsys_0|E_src2 [9] & (!\u0|nios2_qsys_0|Add2~17 )) # (!\u0|nios2_qsys_0|E_src2 [9] & ((\u0|nios2_qsys_0|Add2~17 ) # (GND)))))
// \u0|nios2_qsys_0|Add2~19  = CARRY((\u0|nios2_qsys_0|E_src1 [9] & (!\u0|nios2_qsys_0|E_src2 [9] & !\u0|nios2_qsys_0|Add2~17 )) # (!\u0|nios2_qsys_0|E_src1 [9] & ((!\u0|nios2_qsys_0|Add2~17 ) # (!\u0|nios2_qsys_0|E_src2 [9]))))

	.dataa(\u0|nios2_qsys_0|E_src1 [9]),
	.datab(\u0|nios2_qsys_0|E_src2 [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~17 ),
	.combout(\u0|nios2_qsys_0|Add2~18_combout ),
	.cout(\u0|nios2_qsys_0|Add2~19 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~18 .lut_mask = 16'h9617;
defparam \u0|nios2_qsys_0|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc[7]~4 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc[7]~4_combout  = (\u0|nios2_qsys_0|E_alu_sub~regout  & (\u0|nios2_qsys_0|Add1~18_combout )) # (!\u0|nios2_qsys_0|E_alu_sub~regout  & ((\u0|nios2_qsys_0|Add2~18_combout )))

	.dataa(\u0|nios2_qsys_0|Add1~18_combout ),
	.datab(\u0|nios2_qsys_0|E_alu_sub~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|Add2~18_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_pc[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc[7]~4 .lut_mask = 16'hBB88;
defparam \u0|nios2_qsys_0|F_pc[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_plus_one[6]~12 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_plus_one[6]~12_combout  = (\u0|nios2_qsys_0|F_pc [6] & (\u0|nios2_qsys_0|F_pc_plus_one[5]~11  $ (GND))) # (!\u0|nios2_qsys_0|F_pc [6] & (!\u0|nios2_qsys_0|F_pc_plus_one[5]~11  & VCC))
// \u0|nios2_qsys_0|F_pc_plus_one[6]~13  = CARRY((\u0|nios2_qsys_0|F_pc [6] & !\u0|nios2_qsys_0|F_pc_plus_one[5]~11 ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|F_pc [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|F_pc_plus_one[5]~11 ),
	.combout(\u0|nios2_qsys_0|F_pc_plus_one[6]~12_combout ),
	.cout(\u0|nios2_qsys_0|F_pc_plus_one[6]~13 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_plus_one[6]~12 .lut_mask = 16'hC30C;
defparam \u0|nios2_qsys_0|F_pc_plus_one[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_plus_one[7]~14 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_plus_one[7]~14_combout  = (\u0|nios2_qsys_0|F_pc [7] & (!\u0|nios2_qsys_0|F_pc_plus_one[6]~13 )) # (!\u0|nios2_qsys_0|F_pc [7] & ((\u0|nios2_qsys_0|F_pc_plus_one[6]~13 ) # (GND)))
// \u0|nios2_qsys_0|F_pc_plus_one[7]~15  = CARRY((!\u0|nios2_qsys_0|F_pc_plus_one[6]~13 ) # (!\u0|nios2_qsys_0|F_pc [7]))

	.dataa(\u0|nios2_qsys_0|F_pc [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|F_pc_plus_one[6]~13 ),
	.combout(\u0|nios2_qsys_0|F_pc_plus_one[7]~14_combout ),
	.cout(\u0|nios2_qsys_0|F_pc_plus_one[7]~15 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_plus_one[7]~14 .lut_mask = 16'h5A5F;
defparam \u0|nios2_qsys_0|F_pc_plus_one[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y22_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|F_pc[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_pc[7]~4_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[7]~14_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout ),
	.sload(\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout ),
	.ena(\u0|nios2_qsys_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|F_pc [7]));

// Location: LCCOMB_X22_Y20_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|W_alu_result[9]~8 (
// Equation(s):
// \u0|nios2_qsys_0|W_alu_result[9]~8_combout  = (\u0|nios2_qsys_0|R_ctrl_logic~regout  & (\u0|nios2_qsys_0|E_logic_result[9]~12_combout )) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout  & ((\u0|nios2_qsys_0|F_pc[7]~4_combout )))

	.dataa(\u0|nios2_qsys_0|E_logic_result[9]~12_combout ),
	.datab(\u0|nios2_qsys_0|F_pc[7]~4_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|R_ctrl_logic~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_alu_result[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_alu_result[9]~8 .lut_mask = 16'hAACC;
defparam \u0|nios2_qsys_0|W_alu_result[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[9]~12 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[9]~12_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [10])) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [8])))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_result [10]),
	.datab(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [8]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[9]~12 .lut_mask = 16'hBB88;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal2~7 (
// Equation(s):
// \u0|nios2_qsys_0|Equal2~7_combout  = (\u0|nios2_qsys_0|D_ctrl_retaddr~0_combout  & (!\u0|nios2_qsys_0|D_iw [11] & \u0|nios2_qsys_0|D_iw [12]))

	.dataa(\u0|nios2_qsys_0|D_ctrl_retaddr~0_combout ),
	.datab(\u0|nios2_qsys_0|D_iw [11]),
	.datac(\u0|nios2_qsys_0|D_iw [12]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal2~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal2~7 .lut_mask = 16'h2020;
defparam \u0|nios2_qsys_0|Equal2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal101~4 (
// Equation(s):
// \u0|nios2_qsys_0|Equal101~4_combout  = (!\u0|nios2_qsys_0|D_iw [14] & (\u0|nios2_qsys_0|Equal2~7_combout  & (!\u0|nios2_qsys_0|D_iw [15] & \u0|nios2_qsys_0|D_iw [16])))

	.dataa(\u0|nios2_qsys_0|D_iw [14]),
	.datab(\u0|nios2_qsys_0|Equal2~7_combout ),
	.datac(\u0|nios2_qsys_0|D_iw [15]),
	.datad(\u0|nios2_qsys_0|D_iw [16]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal101~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal101~4 .lut_mask = 16'h0400;
defparam \u0|nios2_qsys_0|Equal101~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y20_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|R_ctrl_rdctl_inst (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|Equal101~4_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout ));

// Location: LCCOMB_X19_Y18_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal101~2 (
// Equation(s):
// \u0|nios2_qsys_0|Equal101~2_combout  = (!\u0|nios2_qsys_0|D_iw [11] & (!\u0|nios2_qsys_0|D_iw [13] & !\u0|nios2_qsys_0|D_iw [12]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|D_iw [11]),
	.datac(\u0|nios2_qsys_0|D_iw [13]),
	.datad(\u0|nios2_qsys_0|D_iw [12]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal101~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal101~2 .lut_mask = 16'h0003;
defparam \u0|nios2_qsys_0|Equal101~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_br_cmp~0 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_br_cmp~0_combout  = (\u0|nios2_qsys_0|D_iw [5] & ((\u0|nios2_qsys_0|Equal2~4_combout ) # ((\u0|nios2_qsys_0|Equal2~0_combout  & \u0|nios2_qsys_0|Equal101~2_combout ))))

	.dataa(\u0|nios2_qsys_0|Equal2~4_combout ),
	.datab(\u0|nios2_qsys_0|Equal2~0_combout ),
	.datac(\u0|nios2_qsys_0|Equal101~2_combout ),
	.datad(\u0|nios2_qsys_0|D_iw [5]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_br_cmp~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_br_cmp~0 .lut_mask = 16'hEA00;
defparam \u0|nios2_qsys_0|D_ctrl_br_cmp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_br_cmp~2 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_br_cmp~2_combout  = (\u0|nios2_qsys_0|R_ctrl_br_nxt~0_combout ) # ((!\u0|nios2_qsys_0|D_iw [2] & ((\u0|nios2_qsys_0|D_ctrl_br_cmp~1_combout ) # (\u0|nios2_qsys_0|D_ctrl_br_cmp~0_combout ))))

	.dataa(\u0|nios2_qsys_0|D_ctrl_br_cmp~1_combout ),
	.datab(\u0|nios2_qsys_0|R_ctrl_br_nxt~0_combout ),
	.datac(\u0|nios2_qsys_0|D_ctrl_br_cmp~0_combout ),
	.datad(\u0|nios2_qsys_0|D_iw [2]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_br_cmp~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_br_cmp~2 .lut_mask = 16'hCCFE;
defparam \u0|nios2_qsys_0|D_ctrl_br_cmp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y18_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|R_ctrl_br_cmp (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_ctrl_br_cmp~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_ctrl_br_cmp~regout ));

// Location: LCCOMB_X24_Y19_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result~26 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result~26_combout  = (\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout ) # (\u0|nios2_qsys_0|R_ctrl_br_cmp~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout ),
	.datad(\u0|nios2_qsys_0|R_ctrl_br_cmp~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result~26 .lut_mask = 16'hFFF0;
defparam \u0|nios2_qsys_0|E_alu_result~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[7]~18 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[7]~18_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (\u0|nios2_qsys_0|av_ld_byte0_data [7])) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|W_alu_result [7] & !\u0|nios2_qsys_0|E_alu_result~26_combout ))))

	.dataa(\u0|nios2_qsys_0|av_ld_byte0_data [7]),
	.datab(\u0|nios2_qsys_0|W_alu_result [7]),
	.datac(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datad(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[7]~18 .lut_mask = 16'hA0AC;
defparam \u0|nios2_qsys_0|W_rf_wr_data[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[8]~13 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[8]~13_combout  = (\u0|nios2_qsys_0|E_src1 [8] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|R_logic_op [0] & \u0|nios2_qsys_0|E_src2 [8]))))) # (!\u0|nios2_qsys_0|E_src1 [8] & ((\u0|nios2_qsys_0|R_logic_op [1] & 
// ((\u0|nios2_qsys_0|E_src2 [8]))) # (!\u0|nios2_qsys_0|R_logic_op [1] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|E_src2 [8]))))

	.dataa(\u0|nios2_qsys_0|E_src1 [8]),
	.datab(\u0|nios2_qsys_0|R_logic_op [0]),
	.datac(\u0|nios2_qsys_0|R_logic_op [1]),
	.datad(\u0|nios2_qsys_0|E_src2 [8]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[8]~13 .lut_mask = 16'h78A1;
defparam \u0|nios2_qsys_0|E_logic_result[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|W_alu_result[8]~9 (
// Equation(s):
// \u0|nios2_qsys_0|W_alu_result[8]~9_combout  = (\u0|nios2_qsys_0|R_ctrl_logic~regout  & (\u0|nios2_qsys_0|E_logic_result[8]~13_combout )) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout  & ((\u0|nios2_qsys_0|F_pc[6]~5_combout )))

	.dataa(\u0|nios2_qsys_0|R_ctrl_logic~regout ),
	.datab(\u0|nios2_qsys_0|E_logic_result[8]~13_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|F_pc[6]~5_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_alu_result[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_alu_result[8]~9 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|W_alu_result[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y18_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|R_ctrl_shift_rot (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_ctrl_shift_logical~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_ctrl_shift_rot~regout ));

// Location: LCFF_X21_Y19_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|W_alu_result[8]~9_combout ),
	.sdata(\u0|nios2_qsys_0|E_shift_rot_result [8]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [8]));

// Location: LCCOMB_X24_Y19_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[8]~15 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[8]~15_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|av_ld_byte1_data [0])))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (!\u0|nios2_qsys_0|E_alu_result~26_combout  & (\u0|nios2_qsys_0|W_alu_result [8])))

	.dataa(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.datab(\u0|nios2_qsys_0|W_alu_result [8]),
	.datac(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datad(\u0|nios2_qsys_0|av_ld_byte1_data [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[8]~15 .lut_mask = 16'hF404;
defparam \u0|nios2_qsys_0|W_rf_wr_data[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte1_data[1]~6 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte1_data[1]~6_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((\u0|nios2_qsys_0|av_fill_bit~0_combout ))) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (\u0|rsp_xbar_mux_001|src_data [9]))

	.dataa(\u0|rsp_xbar_mux_001|src_data [9]),
	.datab(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte1_data[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte1_data[1]~6 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|av_ld_byte1_data[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N14
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~13 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~13_combout  = (\u0|nios2_qsys_0|d_writedata [17] & \u0|cmd_xbar_mux_001|saved_grant [1])

	.dataa(\u0|nios2_qsys_0|d_writedata [17]),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~13 .lut_mask = 16'hA0A0;
defparam \u0|cmd_xbar_mux_001|src_payload~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N28
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_data[46]~10 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_data[46]~10_combout  = (\u0|nios2_qsys_0|W_alu_result [10] & ((\u0|cmd_xbar_mux_001|saved_grant [1]) # ((\u0|cmd_xbar_mux_001|saved_grant [0] & \u0|nios2_qsys_0|F_pc [8])))) # (!\u0|nios2_qsys_0|W_alu_result [10] & 
// (\u0|cmd_xbar_mux_001|saved_grant [0] & ((\u0|nios2_qsys_0|F_pc [8]))))

	.dataa(\u0|nios2_qsys_0|W_alu_result [10]),
	.datab(\u0|cmd_xbar_mux_001|saved_grant [0]),
	.datac(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\u0|nios2_qsys_0|F_pc [8]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_data[46]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_data[46]~10 .lut_mask = 16'hECA0;
defparam \u0|cmd_xbar_mux_001|src_data[46]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N16
cycloneii_lcell_comb \u0|dma_0|rm|oRM_readaddress[9]~50 (
// Equation(s):
// \u0|dma_0|rm|oRM_readaddress[9]~50_combout  = (\u0|dma_0|rm|oRM_readaddress [9] & (!\u0|dma_0|rm|oRM_readaddress[8]~49 )) # (!\u0|dma_0|rm|oRM_readaddress [9] & ((\u0|dma_0|rm|oRM_readaddress[8]~49 ) # (GND)))
// \u0|dma_0|rm|oRM_readaddress[9]~51  = CARRY((!\u0|dma_0|rm|oRM_readaddress[8]~49 ) # (!\u0|dma_0|rm|oRM_readaddress [9]))

	.dataa(\u0|dma_0|rm|oRM_readaddress [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|oRM_readaddress[8]~49 ),
	.combout(\u0|dma_0|rm|oRM_readaddress[9]~50_combout ),
	.cout(\u0|dma_0|rm|oRM_readaddress[9]~51 ));
// synopsys translate_off
defparam \u0|dma_0|rm|oRM_readaddress[9]~50 .lut_mask = 16'h5A5F;
defparam \u0|dma_0|rm|oRM_readaddress[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N18
cycloneii_lcell_comb \u0|dma_0|rm|oRM_readaddress[10]~52 (
// Equation(s):
// \u0|dma_0|rm|oRM_readaddress[10]~52_combout  = (\u0|dma_0|rm|oRM_readaddress [10] & (\u0|dma_0|rm|oRM_readaddress[9]~51  $ (GND))) # (!\u0|dma_0|rm|oRM_readaddress [10] & (!\u0|dma_0|rm|oRM_readaddress[9]~51  & VCC))
// \u0|dma_0|rm|oRM_readaddress[10]~53  = CARRY((\u0|dma_0|rm|oRM_readaddress [10] & !\u0|dma_0|rm|oRM_readaddress[9]~51 ))

	.dataa(vcc),
	.datab(\u0|dma_0|rm|oRM_readaddress [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|oRM_readaddress[9]~51 ),
	.combout(\u0|dma_0|rm|oRM_readaddress[10]~52_combout ),
	.cout(\u0|dma_0|rm|oRM_readaddress[10]~53 ));
// synopsys translate_off
defparam \u0|dma_0|rm|oRM_readaddress[10]~52 .lut_mask = 16'hC30C;
defparam \u0|dma_0|rm|oRM_readaddress[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N0
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress~20 (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress~20_combout  = (\u0|rst_controller|r_sync_rst~regout  & (\u0|nios2_qsys_0|d_writedata [10] & \u0|cmd_xbar_mux_003|saved_grant [1]))

	.dataa(vcc),
	.datab(\u0|rst_controller|r_sync_rst~regout ),
	.datac(\u0|nios2_qsys_0|d_writedata [10]),
	.datad(\u0|cmd_xbar_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress~20 .lut_mask = 16'hC000;
defparam \u0|dma_0|control|oWM_startaddress~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N28
cycloneii_lcell_comb \u0|dma_0|control|oRM_startaddress[10]~feeder (
// Equation(s):
// \u0|dma_0|control|oRM_startaddress[10]~feeder_combout  = \u0|dma_0|control|oWM_startaddress~20_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|control|oWM_startaddress~20_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|control|oRM_startaddress[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oRM_startaddress[10]~feeder .lut_mask = 16'hFF00;
defparam \u0|dma_0|control|oRM_startaddress[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y19_N29
cycloneii_lcell_ff \u0|dma_0|control|oRM_startaddress[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oRM_startaddress[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oRM_startaddress[25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oRM_startaddress [10]));

// Location: LCFF_X40_Y21_N19
cycloneii_lcell_ff \u0|dma_0|rm|oRM_readaddress[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oRM_readaddress[10]~52_combout ),
	.sdata(\u0|dma_0|control|oRM_startaddress [10]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|control|oStart~regout ),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|oRM_readaddress [10]));

// Location: LCCOMB_X32_Y20_N22
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_data[46] (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_data [46] = (\u0|cmd_xbar_mux_001|src_data[46]~10_combout ) # ((\u0|cmd_xbar_mux_001|saved_grant [2] & \u0|dma_0|rm|oRM_readaddress [10]))

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux_001|src_data[46]~10_combout ),
	.datac(\u0|cmd_xbar_mux_001|saved_grant [2]),
	.datad(\u0|dma_0|rm|oRM_readaddress [10]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_data [46]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_data[46] .lut_mask = 16'hFCCC;
defparam \u0|cmd_xbar_mux_001|src_data[46] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N8
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_data[47]~11 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_data[47]~11_combout  = (\u0|nios2_qsys_0|W_alu_result [11] & ((\u0|cmd_xbar_mux_001|saved_grant [1]) # ((\u0|cmd_xbar_mux_001|saved_grant [0] & \u0|nios2_qsys_0|F_pc [9])))) # (!\u0|nios2_qsys_0|W_alu_result [11] & 
// (((\u0|cmd_xbar_mux_001|saved_grant [0] & \u0|nios2_qsys_0|F_pc [9]))))

	.dataa(\u0|nios2_qsys_0|W_alu_result [11]),
	.datab(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datac(\u0|cmd_xbar_mux_001|saved_grant [0]),
	.datad(\u0|nios2_qsys_0|F_pc [9]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_data[47]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_data[47]~11 .lut_mask = 16'hF888;
defparam \u0|cmd_xbar_mux_001|src_data[47]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N18
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_data[47] (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_data [47] = (\u0|cmd_xbar_mux_001|src_data[47]~11_combout ) # ((\u0|dma_0|rm|oRM_readaddress [11] & \u0|cmd_xbar_mux_001|saved_grant [2]))

	.dataa(\u0|dma_0|rm|oRM_readaddress [11]),
	.datab(\u0|cmd_xbar_mux_001|src_data[47]~11_combout ),
	.datac(\u0|cmd_xbar_mux_001|saved_grant [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_data [47]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_data[47] .lut_mask = 16'hECEC;
defparam \u0|cmd_xbar_mux_001|src_data[47] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N20
cycloneii_lcell_comb \u0|dma_0|rm|oRM_readaddress[11]~54 (
// Equation(s):
// \u0|dma_0|rm|oRM_readaddress[11]~54_combout  = (\u0|dma_0|rm|oRM_readaddress [11] & (!\u0|dma_0|rm|oRM_readaddress[10]~53 )) # (!\u0|dma_0|rm|oRM_readaddress [11] & ((\u0|dma_0|rm|oRM_readaddress[10]~53 ) # (GND)))
// \u0|dma_0|rm|oRM_readaddress[11]~55  = CARRY((!\u0|dma_0|rm|oRM_readaddress[10]~53 ) # (!\u0|dma_0|rm|oRM_readaddress [11]))

	.dataa(\u0|dma_0|rm|oRM_readaddress [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|oRM_readaddress[10]~53 ),
	.combout(\u0|dma_0|rm|oRM_readaddress[11]~54_combout ),
	.cout(\u0|dma_0|rm|oRM_readaddress[11]~55 ));
// synopsys translate_off
defparam \u0|dma_0|rm|oRM_readaddress[11]~54 .lut_mask = 16'h5A5F;
defparam \u0|dma_0|rm|oRM_readaddress[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N22
cycloneii_lcell_comb \u0|dma_0|rm|oRM_readaddress[12]~56 (
// Equation(s):
// \u0|dma_0|rm|oRM_readaddress[12]~56_combout  = (\u0|dma_0|rm|oRM_readaddress [12] & (\u0|dma_0|rm|oRM_readaddress[11]~55  $ (GND))) # (!\u0|dma_0|rm|oRM_readaddress [12] & (!\u0|dma_0|rm|oRM_readaddress[11]~55  & VCC))
// \u0|dma_0|rm|oRM_readaddress[12]~57  = CARRY((\u0|dma_0|rm|oRM_readaddress [12] & !\u0|dma_0|rm|oRM_readaddress[11]~55 ))

	.dataa(vcc),
	.datab(\u0|dma_0|rm|oRM_readaddress [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|oRM_readaddress[11]~55 ),
	.combout(\u0|dma_0|rm|oRM_readaddress[12]~56_combout ),
	.cout(\u0|dma_0|rm|oRM_readaddress[12]~57 ));
// synopsys translate_off
defparam \u0|dma_0|rm|oRM_readaddress[12]~56 .lut_mask = 16'hC30C;
defparam \u0|dma_0|rm|oRM_readaddress[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N4
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress~18 (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress~18_combout  = (\u0|cmd_xbar_mux_003|saved_grant [1] & (\u0|rst_controller|r_sync_rst~regout  & \u0|nios2_qsys_0|d_writedata [12]))

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux_003|saved_grant [1]),
	.datac(\u0|rst_controller|r_sync_rst~regout ),
	.datad(\u0|nios2_qsys_0|d_writedata [12]),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress~18 .lut_mask = 16'hC000;
defparam \u0|dma_0|control|oWM_startaddress~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y22_N13
cycloneii_lcell_ff \u0|dma_0|control|oRM_startaddress[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|dma_0|control|oWM_startaddress~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|dma_0|control|oRM_startaddress[25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oRM_startaddress [12]));

// Location: LCFF_X40_Y21_N23
cycloneii_lcell_ff \u0|dma_0|rm|oRM_readaddress[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oRM_readaddress[12]~56_combout ),
	.sdata(\u0|dma_0|control|oRM_startaddress [12]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|control|oStart~regout ),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|oRM_readaddress [12]));

// Location: LCCOMB_X33_Y20_N22
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_data[48] (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_data [48] = (\u0|cmd_xbar_mux_001|src_data[48]~12_combout ) # ((\u0|dma_0|rm|oRM_readaddress [12] & \u0|cmd_xbar_mux_001|saved_grant [2]))

	.dataa(\u0|cmd_xbar_mux_001|src_data[48]~12_combout ),
	.datab(\u0|dma_0|rm|oRM_readaddress [12]),
	.datac(\u0|cmd_xbar_mux_001|saved_grant [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_data [48]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_data[48] .lut_mask = 16'hEAEA;
defparam \u0|cmd_xbar_mux_001|src_data[48] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N4
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_data[49]~13 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_data[49]~13_combout  = (\u0|nios2_qsys_0|F_pc [11] & ((\u0|cmd_xbar_mux_001|saved_grant [0]) # ((\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|W_alu_result [13])))) # (!\u0|nios2_qsys_0|F_pc [11] & 
// (\u0|cmd_xbar_mux_001|saved_grant [1] & (\u0|nios2_qsys_0|W_alu_result [13])))

	.dataa(\u0|nios2_qsys_0|F_pc [11]),
	.datab(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datac(\u0|nios2_qsys_0|W_alu_result [13]),
	.datad(\u0|cmd_xbar_mux_001|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_data[49]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_data[49]~13 .lut_mask = 16'hEAC0;
defparam \u0|cmd_xbar_mux_001|src_data[49]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N24
cycloneii_lcell_comb \u0|dma_0|rm|oRM_readaddress[13]~58 (
// Equation(s):
// \u0|dma_0|rm|oRM_readaddress[13]~58_combout  = (\u0|dma_0|rm|oRM_readaddress [13] & (!\u0|dma_0|rm|oRM_readaddress[12]~57 )) # (!\u0|dma_0|rm|oRM_readaddress [13] & ((\u0|dma_0|rm|oRM_readaddress[12]~57 ) # (GND)))
// \u0|dma_0|rm|oRM_readaddress[13]~59  = CARRY((!\u0|dma_0|rm|oRM_readaddress[12]~57 ) # (!\u0|dma_0|rm|oRM_readaddress [13]))

	.dataa(\u0|dma_0|rm|oRM_readaddress [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|oRM_readaddress[12]~57 ),
	.combout(\u0|dma_0|rm|oRM_readaddress[13]~58_combout ),
	.cout(\u0|dma_0|rm|oRM_readaddress[13]~59 ));
// synopsys translate_off
defparam \u0|dma_0|rm|oRM_readaddress[13]~58 .lut_mask = 16'h5A5F;
defparam \u0|dma_0|rm|oRM_readaddress[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N26
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress~17 (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress~17_combout  = (\u0|rst_controller|r_sync_rst~regout  & (\u0|nios2_qsys_0|d_writedata [13] & \u0|cmd_xbar_mux_003|saved_grant [1]))

	.dataa(\u0|rst_controller|r_sync_rst~regout ),
	.datab(\u0|nios2_qsys_0|d_writedata [13]),
	.datac(vcc),
	.datad(\u0|cmd_xbar_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress~17 .lut_mask = 16'h8800;
defparam \u0|dma_0|control|oWM_startaddress~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N22
cycloneii_lcell_comb \u0|dma_0|control|oRM_startaddress[13]~feeder (
// Equation(s):
// \u0|dma_0|control|oRM_startaddress[13]~feeder_combout  = \u0|dma_0|control|oWM_startaddress~17_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|control|oWM_startaddress~17_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|control|oRM_startaddress[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oRM_startaddress[13]~feeder .lut_mask = 16'hFF00;
defparam \u0|dma_0|control|oRM_startaddress[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y22_N23
cycloneii_lcell_ff \u0|dma_0|control|oRM_startaddress[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oRM_startaddress[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oRM_startaddress[25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oRM_startaddress [13]));

// Location: LCFF_X40_Y21_N25
cycloneii_lcell_ff \u0|dma_0|rm|oRM_readaddress[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oRM_readaddress[13]~58_combout ),
	.sdata(\u0|dma_0|control|oRM_startaddress [13]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|control|oStart~regout ),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|oRM_readaddress [13]));

// Location: LCCOMB_X32_Y20_N6
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_data[49] (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_data [49] = (\u0|cmd_xbar_mux_001|src_data[49]~13_combout ) # ((\u0|cmd_xbar_mux_001|saved_grant [2] & \u0|dma_0|rm|oRM_readaddress [13]))

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux_001|src_data[49]~13_combout ),
	.datac(\u0|cmd_xbar_mux_001|saved_grant [2]),
	.datad(\u0|dma_0|rm|oRM_readaddress [13]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_data [49]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_data[49] .lut_mask = 16'hFCCC;
defparam \u0|cmd_xbar_mux_001|src_data[49] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|E_mem_byte_en[2]~4 (
// Equation(s):
// \u0|nios2_qsys_0|E_mem_byte_en[2]~4_combout  = (\u0|nios2_qsys_0|D_iw [4]) # ((\u0|nios2_qsys_0|E_arith_result[1]~6_combout  & ((\u0|nios2_qsys_0|D_iw [3]) # (!\u0|nios2_qsys_0|E_arith_result[0]~7_combout ))))

	.dataa(\u0|nios2_qsys_0|E_arith_result[1]~6_combout ),
	.datab(\u0|nios2_qsys_0|D_iw [4]),
	.datac(\u0|nios2_qsys_0|D_iw [3]),
	.datad(\u0|nios2_qsys_0|E_arith_result[0]~7_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_mem_byte_en[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_mem_byte_en[2]~4 .lut_mask = 16'hECEE;
defparam \u0|nios2_qsys_0|E_mem_byte_en[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y19_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|d_byteenable[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_mem_byte_en[2]~4_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_byteenable [2]));

// Location: LCCOMB_X28_Y21_N0
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_data[34] (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_data [34] = (\u0|cmd_xbar_mux_001|saved_grant [2]) # ((\u0|cmd_xbar_mux_001|saved_grant [0]) # ((\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|d_byteenable [2])))

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(\u0|cmd_xbar_mux_001|saved_grant [2]),
	.datac(\u0|nios2_qsys_0|d_byteenable [2]),
	.datad(\u0|cmd_xbar_mux_001|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_data [34]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_data[34] .lut_mask = 16'hFFEC;
defparam \u0|cmd_xbar_mux_001|src_data[34] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y33
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode822w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode822w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~13_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N18
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[17]~20 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[17]~20_combout  = (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout )) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout )))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[17]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[17]~20 .lut_mask = 16'h2320;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[17]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N22
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~14 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~14_combout  = (\u0|rsp_xbar_demux_001|src1_valid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[17]~20_combout ) # 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout  & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[17]~20_combout ),
	.datac(\u0|rsp_xbar_demux_001|src1_valid~0_combout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~14 .lut_mask = 16'hE0C0;
defparam \u0|rsp_xbar_mux_001|src_payload~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [7])) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [5])))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [7]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [5]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5 .lut_mask = 16'hAACC;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [8]))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [6]))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [6]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [8]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6 .lut_mask = 16'hF0AA;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33]~feeder_combout  = 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [33]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [33]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [33]));

// Location: LCCOMB_X32_Y23_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~7 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~7_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14_combout )))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34] & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [33])) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34] & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14_combout )))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [33]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~7 .lut_mask = 16'hFB40;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y23_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [9]));

// Location: LCCOMB_X33_Y20_N14
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_data[45] (
// Equation(s):
// \u0|cmd_xbar_mux|src_data [45] = (\u0|cmd_xbar_mux|saved_grant [1] & ((\u0|nios2_qsys_0|W_alu_result [9]) # ((\u0|nios2_qsys_0|F_pc [7] & \u0|cmd_xbar_mux|saved_grant [0])))) # (!\u0|cmd_xbar_mux|saved_grant [1] & (((\u0|nios2_qsys_0|F_pc [7] & 
// \u0|cmd_xbar_mux|saved_grant [0]))))

	.dataa(\u0|cmd_xbar_mux|saved_grant [1]),
	.datab(\u0|nios2_qsys_0|W_alu_result [9]),
	.datac(\u0|nios2_qsys_0|F_pc [7]),
	.datad(\u0|cmd_xbar_mux|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_data [45]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_data[45] .lut_mask = 16'hF888;
defparam \u0|cmd_xbar_mux|src_data[45] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y20_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_data [45]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [7]));

// Location: LCCOMB_X29_Y23_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [9])) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [7])))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [9]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [7]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7 .lut_mask = 16'hF5A0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~2 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~2_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|byteenable [1]) # 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout )

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|byteenable [1]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~2 .lut_mask = 16'hFAFA;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[34]~78 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[34]~78_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[34]~78_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[34]~78 .lut_mask = 16'hF000;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[34]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|DRsize.010 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[34]~78_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|DRsize.010~regout ));

// Location: LCCOMB_X31_Y20_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|DRsize.010~regout  & ((\altera_internal_jtag~TDIUTAP ))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|DRsize.010~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [16]))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [16]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|DRsize.010~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9 .lut_mask = 16'hCCAA;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~75 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~75_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [15])))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~74_combout  & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout )))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~74_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [15]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~75_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~75 .lut_mask = 16'hF202;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9_combout ),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~75_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [15]));

// Location: LCCOMB_X34_Y21_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~73 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~73_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~72_combout  & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [15]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~72_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [15]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~73_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~73 .lut_mask = 16'h3B08;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[11]~13 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[11]~13_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout  & 
// (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout  & ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]))))

	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[11]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[11]~13 .lut_mask = 16'h00E0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[11]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~73_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[11]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [14]));

// Location: LCCOMB_X34_Y21_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~80 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~80_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~79_combout  & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [14]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~79_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [14]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~80_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~80 .lut_mask = 16'h3B08;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~80_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[11]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [13]));

// Location: LCFF_X34_Y21_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [13]));

// Location: LCCOMB_X29_Y17_N28
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~8 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~8_combout  = (\u0|nios2_qsys_0|d_writedata [11] & \u0|cmd_xbar_mux|saved_grant [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_writedata [11]),
	.datad(\u0|cmd_xbar_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~8 .lut_mask = 16'hF000;
defparam \u0|cmd_xbar_mux|src_payload~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y17_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [11]));

// Location: LCCOMB_X34_Y21_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]~feeder_combout  = 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [14]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [14]));

// Location: LCCOMB_X30_Y21_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~25 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~25_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [14])))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [14]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~25 .lut_mask = 16'hCCA0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_rd~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_rd~0_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_rd~regout ) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout )))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_rd~regout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_rd~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_rd~0 .lut_mask = 16'hF300;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_rd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y23_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_rd (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_rd~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_rd~regout ));

// Location: LCFF_X32_Y23_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_rd_d1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_rd~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_rd_d1~regout ));

// Location: LCCOMB_X32_Y23_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ) # 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_rd_d1~regout )))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_rd_d1~regout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9 .lut_mask = 16'hFA00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y21_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [11]));

// Location: LCCOMB_X29_Y17_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~7 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~7_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [11]))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [11]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [11]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [11]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~7 .lut_mask = 16'hF0CC;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder_combout  = 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [26]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [26]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y22_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [26]));

// Location: LCCOMB_X32_Y23_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~0_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0_combout )))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34] & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [26])) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34] & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0_combout )))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [26]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~0 .lut_mask = 16'hFB40;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y23_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [2]));

// Location: LCCOMB_X31_Y23_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|Equal0~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|Equal0~0_combout  = (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [4] & 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [3] & \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [2]))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [4]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [3]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [2]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|Equal0~0 .lut_mask = 16'h1100;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[12]~5 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[12]~5_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12])) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout  & ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|Equal0~0_combout )))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[12]~5 .lut_mask = 16'hBB88;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [15]));

// Location: LCFF_X30_Y22_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[12]~5_combout ),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [12]));

// Location: LCCOMB_X35_Y21_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~8 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~8_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [12]))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [12]))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [12]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [12]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~8 .lut_mask = 16'hCCAA;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~27 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~27_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [16])) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13] & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [16]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~27 .lut_mask = 16'hACA0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y22_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [13]));

// Location: LCCOMB_X29_Y22_N28
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~12 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~12_combout  = (\u0|nios2_qsys_0|d_writedata [13] & \u0|cmd_xbar_mux|saved_grant [1])

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|d_writedata [13]),
	.datac(vcc),
	.datad(\u0|cmd_xbar_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~12 .lut_mask = 16'hCC00;
defparam \u0|cmd_xbar_mux|src_payload~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y22_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [13]));

// Location: LCCOMB_X29_Y22_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~11 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~11_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [13])) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [13])))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [13]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [13]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~11 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder_combout  = 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [18]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [18]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y22_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [18]));

// Location: LCCOMB_X30_Y22_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~28 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~28_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [18])))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15] & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [18]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~28 .lut_mask = 16'hCCA0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [15]));

// Location: LCCOMB_X33_Y22_N26
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~13 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~13_combout  = (\u0|nios2_qsys_0|d_writedata [15] & \u0|cmd_xbar_mux|saved_grant [1])

	.dataa(\u0|nios2_qsys_0|d_writedata [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|cmd_xbar_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~13 .lut_mask = 16'hAA00;
defparam \u0|cmd_xbar_mux|src_payload~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y22_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [15]));

// Location: LCCOMB_X33_Y22_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~12 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~12_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [15])) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [15])))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [15]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [15]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~12 .lut_mask = 16'hF3C0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|E_st_data[16]~7 (
// Equation(s):
// \u0|nios2_qsys_0|E_st_data[16]~7_combout  = (\u0|nios2_qsys_0|D_iw [4] & (\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [16])) # (!\u0|nios2_qsys_0|D_iw [4] & 
// ((\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [0])))

	.dataa(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [16]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|D_iw [4]),
	.datad(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_st_data[16]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_st_data[16]~7 .lut_mask = 16'hAFA0;
defparam \u0|nios2_qsys_0|E_st_data[16]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y20_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_st_data[16]~7_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [16]));

// Location: LCCOMB_X29_Y23_N30
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~10 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~10_combout  = (\u0|nios2_qsys_0|d_writedata [16] & \u0|cmd_xbar_mux|saved_grant [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_writedata [16]),
	.datad(\u0|cmd_xbar_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~10 .lut_mask = 16'hF000;
defparam \u0|cmd_xbar_mux|src_payload~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y23_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [16]));

// Location: LCCOMB_X32_Y22_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20]~feeder_combout  = 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [20]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [20]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y22_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [20]));

// Location: LCCOMB_X30_Y22_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~22 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~22_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [20])))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17] & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [20]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~22 .lut_mask = 16'hCCA0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [17]));

// Location: LCCOMB_X30_Y22_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~21 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~21_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [17]))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [17]))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [17]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [17]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~21 .lut_mask = 16'hCACA;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte1_data[2]~5 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte1_data[2]~5_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((\u0|nios2_qsys_0|av_fill_bit~0_combout ))) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (\u0|rsp_xbar_mux_001|src_data [10]))

	.dataa(\u0|rsp_xbar_mux_001|src_data [10]),
	.datab(\u0|nios2_qsys_0|av_fill_bit~0_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte1_data[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte1_data[2]~5 .lut_mask = 16'hCCAA;
defparam \u0|nios2_qsys_0|av_ld_byte1_data[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte2_data[2]~2 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte2_data[2]~2_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((\u0|nios2_qsys_0|av_fill_bit~0_combout ))) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (\u0|rsp_xbar_mux_001|src_data [18]))

	.dataa(\u0|rsp_xbar_mux_001|src_data [18]),
	.datab(\u0|nios2_qsys_0|av_fill_bit~0_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte2_data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte2_data[2]~2 .lut_mask = 16'hCCAA;
defparam \u0|nios2_qsys_0|av_ld_byte2_data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N18
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~21 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~21_combout  = (\u0|nios2_qsys_0|d_writedata [19] & \u0|cmd_xbar_mux_001|saved_grant [1])

	.dataa(\u0|nios2_qsys_0|d_writedata [19]),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~21 .lut_mask = 16'hA0A0;
defparam \u0|cmd_xbar_mux_001|src_payload~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N24
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~20 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~20_combout  = (\u0|nios2_qsys_0|d_writedata [20] & \u0|cmd_xbar_mux_001|saved_grant [1])

	.dataa(\u0|nios2_qsys_0|d_writedata [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~20 .lut_mask = 16'hAA00;
defparam \u0|cmd_xbar_mux_001|src_payload~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y16
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode843w[2]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode843w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~20_combout ,\u0|cmd_xbar_mux_001|src_payload~21_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],\u0|cmd_xbar_mux_001|src_data [41],
\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_a_address_width = 11;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_a_byte_size = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_a_data_width = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_a_first_bit_number = 19;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_a_last_address = 2047;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_b_address_width = 11;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_b_data_width = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[19]~22 (
// Equation(s):
// \u0|dma_0|rm|oFF_data[19]~22_combout  = (\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[19]~30_combout ) # 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[19]~30_combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout ),
	.datad(\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data[19]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[19]~22 .lut_mask = 16'hEA00;
defparam \u0|dma_0|rm|oFF_data[19]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N20
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[19] (
// Equation(s):
// \u0|dma_0|rm|oFF_data [19] = (GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & (\u0|dma_0|rm|oFF_data[19]~22_combout )) # (!GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & ((\u0|dma_0|rm|oFF_data [19])))

	.dataa(vcc),
	.datab(\u0|dma_0|rm|oFF_data[19]~22_combout ),
	.datac(\u0|dma_0|rm|oFF_data [19]),
	.datad(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data [19]),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[19] .lut_mask = 16'hCCF0;
defparam \u0|dma_0|rm|oFF_data[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y14
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode835w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode835w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~20_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y12
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode822w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode822w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~20_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[20]~29 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[20]~29_combout  = (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout )) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout )))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[20]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[20]~29 .lut_mask = 16'h4450;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[20]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N14
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[20]~21 (
// Equation(s):
// \u0|dma_0|rm|oFF_data[20]~21_combout  = (\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[20]~29_combout ) # 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[20]~29_combout ),
	.datac(\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 ),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data[20]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[20]~21 .lut_mask = 16'hE0C0;
defparam \u0|dma_0|rm|oFF_data[20]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[20] (
// Equation(s):
// \u0|dma_0|rm|oFF_data [20] = (GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & ((\u0|dma_0|rm|oFF_data[20]~21_combout ))) # (!GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & (\u0|dma_0|rm|oFF_data [20]))

	.dataa(\u0|dma_0|rm|oFF_data [20]),
	.datab(\u0|dma_0|rm|oFF_data[20]~21_combout ),
	.datac(vcc),
	.datad(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data [20]),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[20] .lut_mask = 16'hCCAA;
defparam \u0|dma_0|rm|oFF_data[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N12
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[21] (
// Equation(s):
// \u0|dma_0|rm|oFF_data [21] = (GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & (\u0|dma_0|rm|oFF_data[21]~20_combout )) # (!GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & ((\u0|dma_0|rm|oFF_data [21])))

	.dataa(\u0|dma_0|rm|oFF_data[21]~20_combout ),
	.datab(vcc),
	.datac(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ),
	.datad(\u0|dma_0|rm|oFF_data [21]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data [21]),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[21] .lut_mask = 16'hAFA0;
defparam \u0|dma_0|rm|oFF_data[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N16
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[22] (
// Equation(s):
// \u0|dma_0|rm|oFF_data [22] = (GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & (\u0|dma_0|rm|oFF_data[22]~23_combout )) # (!GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & ((\u0|dma_0|rm|oFF_data [22])))

	.dataa(\u0|dma_0|rm|oFF_data[22]~23_combout ),
	.datab(vcc),
	.datac(\u0|dma_0|rm|oFF_data [22]),
	.datad(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data [22]),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[22] .lut_mask = 16'hAAF0;
defparam \u0|dma_0|rm|oFF_data[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[11]~4 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[11]~4_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|av_ld_byte1_data [3])))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (\u0|nios2_qsys_0|W_alu_result [11] & (!\u0|nios2_qsys_0|E_alu_result~26_combout )))

	.dataa(\u0|nios2_qsys_0|W_alu_result [11]),
	.datab(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.datac(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datad(\u0|nios2_qsys_0|av_ld_byte1_data [3]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[11]~4 .lut_mask = 16'hF202;
defparam \u0|nios2_qsys_0|W_rf_wr_data[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte1_data[4]~3 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte1_data[4]~3_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((\u0|nios2_qsys_0|av_fill_bit~0_combout ))) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (\u0|rsp_xbar_mux_001|src_data [12]))

	.dataa(\u0|rsp_xbar_mux_001|src_data [12]),
	.datab(\u0|nios2_qsys_0|av_fill_bit~0_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte1_data[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte1_data[4]~3 .lut_mask = 16'hCCAA;
defparam \u0|nios2_qsys_0|av_ld_byte1_data[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte2_data[4]~4 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte2_data[4]~4_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((\u0|nios2_qsys_0|av_fill_bit~0_combout ))) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (\u0|rsp_xbar_mux_001|src_data [20]))

	.dataa(\u0|rsp_xbar_mux_001|src_data [20]),
	.datab(\u0|nios2_qsys_0|av_fill_bit~0_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte2_data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte2_data[4]~4 .lut_mask = 16'hCCAA;
defparam \u0|nios2_qsys_0|av_ld_byte2_data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~26 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~26_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20] & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout )))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28]))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~26 .lut_mask = 16'hC0AA;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y15_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[28] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [28]));

// Location: LCFF_X28_Y15_N29
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[28] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [28]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [28]));

// Location: LCCOMB_X28_Y15_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte3_data_nxt~1 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte3_data_nxt~1_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~41_combout  & ((\u0|rsp_xbar_demux_001|src1_valid~0_combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre 
// [28] & \u0|rsp_xbar_demux|src1_valid~0_combout )))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~41_combout  & (((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [28] & \u0|rsp_xbar_demux|src1_valid~0_combout 
// ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~41_combout ),
	.datab(\u0|rsp_xbar_demux_001|src1_valid~0_combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [28]),
	.datad(\u0|rsp_xbar_demux|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~1 .lut_mask = 16'hF888;
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte3_data_nxt~0 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte3_data_nxt~0_combout  = (\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]~regout  & (!\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout  & 
// (\u0|onchip_memory2_1_s1_translator|read_latency_shift_reg [0] & \u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [28])))

	.dataa(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]~regout ),
	.datab(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout ),
	.datac(\u0|onchip_memory2_1_s1_translator|read_latency_shift_reg [0]),
	.datad(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~0 .lut_mask = 16'h2000;
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte3_data_nxt~2 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte3_data_nxt~2_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (((\u0|nios2_qsys_0|av_fill_bit~0_combout )))) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((\u0|nios2_qsys_0|av_ld_byte3_data_nxt~1_combout ) # 
// ((\u0|nios2_qsys_0|av_ld_byte3_data_nxt~0_combout ))))

	.dataa(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.datab(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~1_combout ),
	.datac(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~0_combout ),
	.datad(\u0|nios2_qsys_0|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~2 .lut_mask = 16'hFE54;
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_align_cycle_nxt[1]~1 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_align_cycle_nxt[1]~1_combout  = (\u0|nios2_qsys_0|d_read~regout  & (\u0|nios2_qsys_0_data_master_translator|av_waitrequest~2_combout  & (\u0|nios2_qsys_0|av_ld_align_cycle [0] $ (\u0|nios2_qsys_0|av_ld_align_cycle [1])))) # 
// (!\u0|nios2_qsys_0|d_read~regout  & (\u0|nios2_qsys_0|av_ld_align_cycle [0] $ ((\u0|nios2_qsys_0|av_ld_align_cycle [1]))))

	.dataa(\u0|nios2_qsys_0|d_read~regout ),
	.datab(\u0|nios2_qsys_0|av_ld_align_cycle [0]),
	.datac(\u0|nios2_qsys_0|av_ld_align_cycle [1]),
	.datad(\u0|nios2_qsys_0_data_master_translator|av_waitrequest~2_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_align_cycle_nxt[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_align_cycle_nxt[1]~1 .lut_mask = 16'h3C14;
defparam \u0|nios2_qsys_0|av_ld_align_cycle_nxt[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y19_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_align_cycle[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_align_cycle_nxt[1]~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_align_cycle [1]));

// Location: LCCOMB_X21_Y23_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[0]~32 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[0]~32_combout  = (\u0|nios2_qsys_0|R_logic_op [1] & ((\u0|nios2_qsys_0|R_logic_op [0] & ((\u0|nios2_qsys_0|Add2~0_combout ))) # (!\u0|nios2_qsys_0|R_logic_op [0] & (!\u0|nios2_qsys_0|E_logic_result[0]~31_combout )))) # 
// (!\u0|nios2_qsys_0|R_logic_op [1] & (\u0|nios2_qsys_0|E_logic_result[0]~31_combout ))

	.dataa(\u0|nios2_qsys_0|E_logic_result[0]~31_combout ),
	.datab(\u0|nios2_qsys_0|R_logic_op [0]),
	.datac(\u0|nios2_qsys_0|R_logic_op [1]),
	.datad(\u0|nios2_qsys_0|Add2~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[0]~32 .lut_mask = 16'hDA1A;
defparam \u0|nios2_qsys_0|E_logic_result[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|W_alu_result[0]~16 (
// Equation(s):
// \u0|nios2_qsys_0|W_alu_result[0]~16_combout  = (\u0|nios2_qsys_0|R_ctrl_logic~regout  & ((\u0|nios2_qsys_0|E_logic_result[0]~32_combout ))) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout  & (\u0|nios2_qsys_0|E_arith_result[0]~7_combout ))

	.dataa(\u0|nios2_qsys_0|E_arith_result[0]~7_combout ),
	.datab(\u0|nios2_qsys_0|R_ctrl_logic~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_logic_result[0]~32_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_alu_result[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_alu_result[0]~16 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|W_alu_result[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y19_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|W_alu_result[0]~16_combout ),
	.sdata(\u0|nios2_qsys_0|E_shift_rot_result [0]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [0]));

// Location: LCCOMB_X20_Y19_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_rshift8~0 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_rshift8~0_combout  = (\u0|nios2_qsys_0|W_alu_result [1] & (((!\u0|nios2_qsys_0|av_ld_align_cycle [0] & \u0|nios2_qsys_0|W_alu_result [0])) # (!\u0|nios2_qsys_0|av_ld_align_cycle [1]))) # (!\u0|nios2_qsys_0|W_alu_result [1] & 
// (!\u0|nios2_qsys_0|av_ld_align_cycle [0] & (!\u0|nios2_qsys_0|av_ld_align_cycle [1] & \u0|nios2_qsys_0|W_alu_result [0])))

	.dataa(\u0|nios2_qsys_0|W_alu_result [1]),
	.datab(\u0|nios2_qsys_0|av_ld_align_cycle [0]),
	.datac(\u0|nios2_qsys_0|av_ld_align_cycle [1]),
	.datad(\u0|nios2_qsys_0|W_alu_result [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_rshift8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_rshift8~0 .lut_mask = 16'h2B0A;
defparam \u0|nios2_qsys_0|av_ld_rshift8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_rshift8~1 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_rshift8~1_combout  = (!\u0|nios2_qsys_0|av_ld_aligning_data~regout ) # (!\u0|nios2_qsys_0|av_ld_rshift8~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|av_ld_rshift8~0_combout ),
	.datad(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_rshift8~1 .lut_mask = 16'h0FFF;
defparam \u0|nios2_qsys_0|av_ld_rshift8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y19_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte3_data[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte3_data [4]));

// Location: LCFF_X25_Y19_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte2_data[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte2_data[4]~4_combout ),
	.sdata(\u0|nios2_qsys_0|av_ld_byte3_data [4]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte2_data [4]));

// Location: LCCOMB_X23_Y19_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte1_data_en~2 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte1_data_en~2_combout  = (((\u0|nios2_qsys_0|av_ld_rshift8~0_combout ) # (\u0|nios2_qsys_0|D_iw [4])) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout )) # (!\u0|nios2_qsys_0|D_iw [3])

	.dataa(\u0|nios2_qsys_0|D_iw [3]),
	.datab(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.datac(\u0|nios2_qsys_0|av_ld_rshift8~0_combout ),
	.datad(\u0|nios2_qsys_0|D_iw [4]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte1_data_en~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte1_data_en~2 .lut_mask = 16'hFFF7;
defparam \u0|nios2_qsys_0|av_ld_byte1_data_en~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y19_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte1_data[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte1_data[4]~3_combout ),
	.sdata(\u0|nios2_qsys_0|av_ld_byte2_data [4]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.ena(\u0|nios2_qsys_0|av_ld_byte1_data_en~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte1_data [4]));

// Location: LCCOMB_X25_Y19_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[12]~1 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[12]~1_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|av_ld_byte1_data [4])))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (!\u0|nios2_qsys_0|E_alu_result~26_combout  & (\u0|nios2_qsys_0|W_alu_result [12])))

	.dataa(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datab(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.datac(\u0|nios2_qsys_0|W_alu_result [12]),
	.datad(\u0|nios2_qsys_0|av_ld_byte1_data [4]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[12]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[12]~1 .lut_mask = 16'hBA10;
defparam \u0|nios2_qsys_0|W_rf_wr_data[12]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte1_data[5]~2 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte1_data[5]~2_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((\u0|nios2_qsys_0|av_fill_bit~0_combout ))) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (\u0|rsp_xbar_mux_001|src_data [13]))

	.dataa(\u0|rsp_xbar_mux_001|src_data [13]),
	.datab(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte1_data[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte1_data[5]~2 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|av_ld_byte1_data[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[14]~29 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[14]~29_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|av_ld_byte1_data [6])))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (\u0|nios2_qsys_0|W_alu_result [14] & ((!\u0|nios2_qsys_0|E_alu_result~26_combout 
// ))))

	.dataa(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datab(\u0|nios2_qsys_0|W_alu_result [14]),
	.datac(\u0|nios2_qsys_0|av_ld_byte1_data [6]),
	.datad(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[14]~29 .lut_mask = 16'hA0E4;
defparam \u0|nios2_qsys_0|W_rf_wr_data[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[15]~28 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[15]~28_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|av_ld_byte1_data [7])))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (\u0|nios2_qsys_0|W_alu_result [15] & ((!\u0|nios2_qsys_0|E_alu_result~26_combout 
// ))))

	.dataa(\u0|nios2_qsys_0|W_alu_result [15]),
	.datab(\u0|nios2_qsys_0|av_ld_byte1_data [7]),
	.datac(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.datad(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[15]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[15]~28 .lut_mask = 16'hCC0A;
defparam \u0|nios2_qsys_0|W_rf_wr_data[15]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~7 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~7_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20] & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout )))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~7 .lut_mask = 16'hA0CC;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y19_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [16]));

// Location: LCFF_X29_Y19_N27
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [16]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [16]));

// Location: LCCOMB_X28_Y21_N28
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[34] (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data [34] = (\u0|cmd_xbar_mux_002|saved_grant [0]) # ((\u0|cmd_xbar_mux_002|saved_grant [2]) # ((\u0|cmd_xbar_mux_002|saved_grant [1] & \u0|nios2_qsys_0|d_byteenable [2])))

	.dataa(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datab(\u0|cmd_xbar_mux_002|saved_grant [0]),
	.datac(\u0|nios2_qsys_0|d_byteenable [2]),
	.datad(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data [34]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[34] .lut_mask = 16'hFFEC;
defparam \u0|cmd_xbar_mux_002|src_data[34] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N20
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[3] (
// Equation(s):
// \u0|dma_0|rm|oFF_data [3] = (GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & (\u0|dma_0|rm|oFF_data[3]~4_combout )) # (!GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & ((\u0|dma_0|rm|oFF_data [3])))

	.dataa(\u0|dma_0|rm|oFF_data[3]~4_combout ),
	.datab(vcc),
	.datac(\u0|dma_0|rm|oFF_data [3]),
	.datad(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data [3]),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[3] .lut_mask = 16'hAAF0;
defparam \u0|dma_0|rm|oFF_data[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N28
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~3 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~3_combout  = (\u0|nios2_qsys_0|d_writedata [3] & \u0|cmd_xbar_mux_001|saved_grant [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_writedata [3]),
	.datad(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~3 .lut_mask = 16'hF000;
defparam \u0|cmd_xbar_mux_001|src_payload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|E_mem_byte_en[0]~6 (
// Equation(s):
// \u0|nios2_qsys_0|E_mem_byte_en[0]~6_combout  = (\u0|nios2_qsys_0|D_iw [4]) # ((!\u0|nios2_qsys_0|E_arith_result[1]~6_combout  & ((\u0|nios2_qsys_0|D_iw [3]) # (!\u0|nios2_qsys_0|E_arith_result[0]~7_combout ))))

	.dataa(\u0|nios2_qsys_0|E_arith_result[1]~6_combout ),
	.datab(\u0|nios2_qsys_0|D_iw [4]),
	.datac(\u0|nios2_qsys_0|D_iw [3]),
	.datad(\u0|nios2_qsys_0|E_arith_result[0]~7_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_mem_byte_en[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_mem_byte_en[0]~6 .lut_mask = 16'hDCDD;
defparam \u0|nios2_qsys_0|E_mem_byte_en[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y19_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|d_byteenable[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_mem_byte_en[0]~6_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_byteenable [0]));

// Location: LCCOMB_X34_Y23_N20
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_data[32] (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_data [32] = (\u0|cmd_xbar_mux_001|saved_grant [0]) # ((\u0|cmd_xbar_mux_001|saved_grant [2]) # ((\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|d_byteenable [0])))

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [0]),
	.datab(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datac(\u0|nios2_qsys_0|d_byteenable [0]),
	.datad(\u0|cmd_xbar_mux_001|saved_grant [2]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_data [32]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_data[32] .lut_mask = 16'hFFEA;
defparam \u0|cmd_xbar_mux_001|src_data[32] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N18
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~2 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~2_combout  = (\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [4])

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_writedata [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~2 .lut_mask = 16'hA0A0;
defparam \u0|cmd_xbar_mux_001|src_payload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X52_Y23
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode843w[2]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode843w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~2_combout ,\u0|cmd_xbar_mux_001|src_payload~3_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],\u0|cmd_xbar_mux_001|src_data [41],
\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_a_address_width = 11;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_a_byte_size = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_a_data_width = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_a_last_address = 2047;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_b_address_width = 11;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_b_data_width = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N8
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[4]~3 (
// Equation(s):
// \u0|dma_0|rm|oFF_data[4]~3_combout  = (\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[4]~4_combout ) # 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[4]~4_combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 ),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[4]~3 .lut_mask = 16'hE0A0;
defparam \u0|dma_0|rm|oFF_data[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N8
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[4] (
// Equation(s):
// \u0|dma_0|rm|oFF_data [4] = (GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & (\u0|dma_0|rm|oFF_data[4]~3_combout )) # (!GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & ((\u0|dma_0|rm|oFF_data [4])))

	.dataa(vcc),
	.datab(\u0|dma_0|rm|oFF_data[4]~3_combout ),
	.datac(\u0|dma_0|rm|oFF_data [4]),
	.datad(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data [4]),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[4] .lut_mask = 16'hCCF0;
defparam \u0|dma_0|rm|oFF_data[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N28
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[5]~5 (
// Equation(s):
// \u0|dma_0|rm|oFF_data[5]~5_combout  = (\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[5]~8_combout ) # 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[5]~8_combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 ),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[5]~5 .lut_mask = 16'hE0A0;
defparam \u0|dma_0|rm|oFF_data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N30
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[5] (
// Equation(s):
// \u0|dma_0|rm|oFF_data [5] = (GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & (\u0|dma_0|rm|oFF_data[5]~5_combout )) # (!GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & ((\u0|dma_0|rm|oFF_data [5])))

	.dataa(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ),
	.datab(\u0|dma_0|rm|oFF_data[5]~5_combout ),
	.datac(vcc),
	.datad(\u0|dma_0|rm|oFF_data [5]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data [5]),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[5] .lut_mask = 16'hDD88;
defparam \u0|dma_0|rm|oFF_data[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N4
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~18 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~18_combout  = (\u0|nios2_qsys_0|d_writedata [6] & \u0|cmd_xbar_mux_001|saved_grant [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_writedata [6]),
	.datad(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~18 .lut_mask = 16'hF000;
defparam \u0|cmd_xbar_mux_001|src_payload~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N26
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~17 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~17_combout  = (\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [7])

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_writedata [7]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~17 .lut_mask = 16'hA0A0;
defparam \u0|cmd_xbar_mux_001|src_payload~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y25
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode843w[2]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode843w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~17_combout ,\u0|cmd_xbar_mux_001|src_payload~18_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],\u0|cmd_xbar_mux_001|src_data [41],
\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_a_address_width = 11;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_a_byte_size = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_a_data_width = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_a_last_address = 2047;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_b_address_width = 11;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_b_data_width = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N26
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[7]~18 (
// Equation(s):
// \u0|dma_0|rm|oFF_data[7]~18_combout  = (\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[7]~24_combout ) # 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[7]~24_combout ),
	.datab(\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 ),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[7]~18 .lut_mask = 16'hC888;
defparam \u0|dma_0|rm|oFF_data[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[7] (
// Equation(s):
// \u0|dma_0|rm|oFF_data [7] = (GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & ((\u0|dma_0|rm|oFF_data[7]~18_combout ))) # (!GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & (\u0|dma_0|rm|oFF_data [7]))

	.dataa(vcc),
	.datab(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ),
	.datac(\u0|dma_0|rm|oFF_data [7]),
	.datad(\u0|dma_0|rm|oFF_data[7]~18_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data [7]),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[7] .lut_mask = 16'hFC30;
defparam \u0|dma_0|rm|oFF_data[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N18
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~16 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~16_combout  = (\u0|nios2_qsys_0|d_writedata [8] & \u0|cmd_xbar_mux_001|saved_grant [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_writedata [8]),
	.datad(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~16 .lut_mask = 16'hF000;
defparam \u0|cmd_xbar_mux_001|src_payload~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N26
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_data[33] (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_data [33] = (\u0|cmd_xbar_mux_001|saved_grant [2]) # ((\u0|cmd_xbar_mux_001|saved_grant [0]) # ((\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|d_byteenable [1])))

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(\u0|cmd_xbar_mux_001|saved_grant [2]),
	.datac(\u0|nios2_qsys_0|d_byteenable [1]),
	.datad(\u0|cmd_xbar_mux_001|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_data [33]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_data[33] .lut_mask = 16'hFFEC;
defparam \u0|cmd_xbar_mux_001|src_data[33] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[17]~26 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[17]~26_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|av_ld_byte2_data [1])))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (\u0|nios2_qsys_0|W_alu_result [17] & ((!\u0|nios2_qsys_0|E_alu_result~26_combout 
// ))))

	.dataa(\u0|nios2_qsys_0|W_alu_result [17]),
	.datab(\u0|nios2_qsys_0|av_ld_byte2_data [1]),
	.datac(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datad(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[17]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[17]~26 .lut_mask = 16'hC0CA;
defparam \u0|nios2_qsys_0|W_rf_wr_data[17]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte2_data[3]~3 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte2_data[3]~3_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((\u0|nios2_qsys_0|av_fill_bit~0_combout ))) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (\u0|rsp_xbar_mux_001|src_data [19]))

	.dataa(\u0|rsp_xbar_mux_001|src_data [19]),
	.datab(\u0|nios2_qsys_0|av_fill_bit~0_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte2_data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte2_data[3]~3 .lut_mask = 16'hCCAA;
defparam \u0|nios2_qsys_0|av_ld_byte2_data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte3_data_nxt~3 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte3_data_nxt~3_combout  = (\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]~regout  & (!\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout  & 
// (\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [27] & \u0|onchip_memory2_1_s1_translator|read_latency_shift_reg [0])))

	.dataa(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]~regout ),
	.datab(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout ),
	.datac(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [27]),
	.datad(\u0|onchip_memory2_1_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~3 .lut_mask = 16'h2000;
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~27 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~27_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout  & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20])))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27]))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~27 .lut_mask = 16'hC0AA;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y15_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[27] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [27]));

// Location: LCFF_X28_Y15_N9
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[27] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [27]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [27]));

// Location: LCCOMB_X28_Y15_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte3_data_nxt~4 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte3_data_nxt~4_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~43_combout  & ((\u0|rsp_xbar_demux_001|src1_valid~0_combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre 
// [27] & \u0|rsp_xbar_demux|src1_valid~0_combout )))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~43_combout  & (((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [27] & \u0|rsp_xbar_demux|src1_valid~0_combout 
// ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~43_combout ),
	.datab(\u0|rsp_xbar_demux_001|src1_valid~0_combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [27]),
	.datad(\u0|rsp_xbar_demux|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~4 .lut_mask = 16'hF888;
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte3_data_nxt~5 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte3_data_nxt~5_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (((\u0|nios2_qsys_0|av_fill_bit~0_combout )))) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((\u0|nios2_qsys_0|av_ld_byte3_data_nxt~3_combout ) # 
// ((\u0|nios2_qsys_0|av_ld_byte3_data_nxt~4_combout ))))

	.dataa(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.datab(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~3_combout ),
	.datac(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~4_combout ),
	.datad(\u0|nios2_qsys_0|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~5 .lut_mask = 16'hFE54;
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y19_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte3_data[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~5_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte3_data [3]));

// Location: LCFF_X25_Y19_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte2_data[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte2_data[3]~3_combout ),
	.sdata(\u0|nios2_qsys_0|av_ld_byte3_data [3]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte2_data [3]));

// Location: LCCOMB_X25_Y19_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[19]~64 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[19]~64_combout  = (\u0|nios2_qsys_0|E_alu_result[19]~47_combout  & (!\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout  & !\u0|nios2_qsys_0|R_ctrl_br_cmp~regout ))

	.dataa(\u0|nios2_qsys_0|E_alu_result[19]~47_combout ),
	.datab(\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout ),
	.datac(\u0|nios2_qsys_0|R_ctrl_br_cmp~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[19]~64_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[19]~64 .lut_mask = 16'h0202;
defparam \u0|nios2_qsys_0|E_alu_result[19]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y19_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_alu_result[19]~64_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [19]));

// Location: LCCOMB_X25_Y19_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[19]~24 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[19]~24_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (\u0|nios2_qsys_0|av_ld_byte2_data [3])) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((!\u0|nios2_qsys_0|E_alu_result~26_combout  & \u0|nios2_qsys_0|W_alu_result [19]))))

	.dataa(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datab(\u0|nios2_qsys_0|av_ld_byte2_data [3]),
	.datac(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.datad(\u0|nios2_qsys_0|W_alu_result [19]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[19]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[19]~24 .lut_mask = 16'h8D88;
defparam \u0|nios2_qsys_0|W_rf_wr_data[19]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[20]~63 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[20]~63_combout  = (\u0|nios2_qsys_0|E_alu_result[20]~45_combout  & (!\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout  & !\u0|nios2_qsys_0|R_ctrl_br_cmp~regout ))

	.dataa(\u0|nios2_qsys_0|E_alu_result[20]~45_combout ),
	.datab(\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout ),
	.datac(\u0|nios2_qsys_0|R_ctrl_br_cmp~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[20]~63_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[20]~63 .lut_mask = 16'h0202;
defparam \u0|nios2_qsys_0|E_alu_result[20]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y19_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[20] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_alu_result[20]~63_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [20]));

// Location: LCCOMB_X25_Y19_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[20]~23 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[20]~23_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (\u0|nios2_qsys_0|av_ld_byte2_data [4])) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((!\u0|nios2_qsys_0|E_alu_result~26_combout  & \u0|nios2_qsys_0|W_alu_result [20]))))

	.dataa(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datab(\u0|nios2_qsys_0|av_ld_byte2_data [4]),
	.datac(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.datad(\u0|nios2_qsys_0|W_alu_result [20]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[20]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[20]~23 .lut_mask = 16'h8D88;
defparam \u0|nios2_qsys_0|W_rf_wr_data[20]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[21]~21 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[21]~21_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|av_ld_byte2_data [5])))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (\u0|nios2_qsys_0|W_alu_result [21] & ((!\u0|nios2_qsys_0|E_alu_result~26_combout 
// ))))

	.dataa(\u0|nios2_qsys_0|W_alu_result [21]),
	.datab(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datac(\u0|nios2_qsys_0|av_ld_byte2_data [5]),
	.datad(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[21]~21 .lut_mask = 16'hC0E2;
defparam \u0|nios2_qsys_0|W_rf_wr_data[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N4
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~9 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~9_combout  = (\u0|rsp_xbar_demux_001|src1_valid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[22]~31_combout ) # 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86~portadataout  & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[22]~31_combout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|rsp_xbar_demux_001|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~9 .lut_mask = 16'hEC00;
defparam \u0|rsp_xbar_mux_001|src_payload~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~28 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~28_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [20]))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [20]))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [20]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [20]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~28 .lut_mask = 16'hCCAA;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~61 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~61_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~60_combout  & 
// (((!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [25])) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout ))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~60_combout  & 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [25]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~60_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [25]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~61_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~61 .lut_mask = 16'h3B0A;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y22_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~61_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [24]));

// Location: LCCOMB_X32_Y22_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder_combout  = 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [24]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [24]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y22_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [24]));

// Location: LCCOMB_X30_Y21_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~34 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~34_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [25])))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22] & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [25]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~34_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~34 .lut_mask = 16'hE4A0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y21_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[22] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [22]));

// Location: LCCOMB_X29_Y17_N12
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~31 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~31_combout  = (\u0|nios2_qsys_0|d_writedata [22] & \u0|cmd_xbar_mux|saved_grant [1])

	.dataa(\u0|nios2_qsys_0|d_writedata [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|cmd_xbar_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~31 .lut_mask = 16'hAA00;
defparam \u0|cmd_xbar_mux|src_payload~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y17_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata[22] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [22]));

// Location: LCCOMB_X30_Y21_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~30 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~30_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [22])) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [22])))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [22]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [22]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~30 .lut_mask = 16'hCCF0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N12
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~32 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~32_combout  = (\u0|nios2_qsys_0|d_writedata [23] & \u0|cmd_xbar_mux|saved_grant [1])

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|d_writedata [23]),
	.datac(vcc),
	.datad(\u0|cmd_xbar_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~32 .lut_mask = 16'hCC00;
defparam \u0|cmd_xbar_mux|src_payload~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y21_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata[23] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [23]));

// Location: LCCOMB_X29_Y21_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~31 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~31_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [23])) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [23])))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [23]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [23]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~31 .lut_mask = 16'hBB88;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~3 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~3_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|byteenable [2]) # 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout )

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|byteenable [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~3 .lut_mask = 16'hFFAA;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~31 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~31_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [24])) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21] & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [24]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~31 .lut_mask = 16'hD888;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y22_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[21] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [21]));

// Location: LCCOMB_X27_Y22_N4
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~28 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~28_combout  = (\u0|cmd_xbar_mux|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [21])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux|saved_grant [1]),
	.datad(\u0|nios2_qsys_0|d_writedata [21]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~28 .lut_mask = 16'hF000;
defparam \u0|cmd_xbar_mux|src_payload~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y22_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata[21] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [21]));

// Location: LCCOMB_X27_Y22_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~27 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~27_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [21])) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [21])))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [21]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [21]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~27 .lut_mask = 16'hCCF0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~24 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~24_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [22])))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19])))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [22]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~24 .lut_mask = 16'hF808;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y21_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [19]));

// Location: LCCOMB_X33_Y22_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~29 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~29_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [19]))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [19]))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [19]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [19]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~29 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~21 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~21_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20] & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout )))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~21 .lut_mask = 16'hAC0C;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y20_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[22] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [22]));

// Location: LCFF_X25_Y16_N19
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[22] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [22]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [22]));

// Location: LCCOMB_X25_Y16_N6
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_data[22] (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_data [22] = (\u0|rsp_xbar_mux_001|src_data[22]~4_combout ) # ((\u0|rsp_xbar_mux_001|src_payload~9_combout ) # ((\u0|rsp_xbar_demux|src1_valid~0_combout  & \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [22])))

	.dataa(\u0|rsp_xbar_mux_001|src_data[22]~4_combout ),
	.datab(\u0|rsp_xbar_mux_001|src_payload~9_combout ),
	.datac(\u0|rsp_xbar_demux|src1_valid~0_combout ),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [22]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_data [22]),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_data[22] .lut_mask = 16'hFEEE;
defparam \u0|rsp_xbar_mux_001|src_data[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte2_data[6]~6 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte2_data[6]~6_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (\u0|nios2_qsys_0|av_fill_bit~0_combout )) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((\u0|rsp_xbar_mux_001|src_data [22])))

	.dataa(\u0|nios2_qsys_0|av_fill_bit~0_combout ),
	.datab(\u0|rsp_xbar_mux_001|src_data [22]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte2_data[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte2_data[6]~6 .lut_mask = 16'hAACC;
defparam \u0|nios2_qsys_0|av_ld_byte2_data[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte3_data_nxt~18 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte3_data_nxt~18_combout  = (\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [30] & (\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]~regout  & 
// (!\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout  & \u0|onchip_memory2_1_s1_translator|read_latency_shift_reg [0])))

	.dataa(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [30]),
	.datab(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]~regout ),
	.datac(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout ),
	.datad(\u0|onchip_memory2_1_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~18 .lut_mask = 16'h0800;
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N26
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_data[32] (
// Equation(s):
// \u0|cmd_xbar_mux|src_data [32] = (\u0|cmd_xbar_mux|saved_grant [0]) # ((\u0|nios2_qsys_0|d_byteenable [0] & \u0|cmd_xbar_mux|saved_grant [1]))

	.dataa(\u0|nios2_qsys_0|d_byteenable [0]),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux|saved_grant [1]),
	.datad(\u0|cmd_xbar_mux|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_data [32]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_data[32] .lut_mask = 16'hFFA0;
defparam \u0|cmd_xbar_mux|src_data[32] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y23_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|byteenable[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_data [32]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|byteenable [0]));

// Location: LCCOMB_X30_Y23_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ) # 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|byteenable [0])

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|byteenable [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0 .lut_mask = 16'hFCFC;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N20
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~2 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~2_combout  = (\u0|nios2_qsys_0|d_writedata [1] & \u0|cmd_xbar_mux|saved_grant [1])

	.dataa(\u0|nios2_qsys_0|d_writedata [1]),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux|saved_grant [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~2 .lut_mask = 16'hA0A0;
defparam \u0|cmd_xbar_mux|src_payload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y23_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [1]));

// Location: LCCOMB_X30_Y23_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [1])) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [1])))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [1]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1 .lut_mask = 16'hB8B8;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[4]~1 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[4]~1_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4])) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout  & ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|Equal0~0_combout )))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[4]~1 .lut_mask = 16'hBB88;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N2
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~7 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~7_combout  = (\u0|cmd_xbar_mux|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux|saved_grant [1]),
	.datad(\u0|nios2_qsys_0|d_writedata [5]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~7 .lut_mask = 16'hF000;
defparam \u0|cmd_xbar_mux|src_payload~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y21_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [5]));

// Location: LCCOMB_X32_Y21_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~6 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~6_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [5])) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [5])))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [5]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [5]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~6 .lut_mask = 16'hACAC;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~26 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~26_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [6]))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [6]))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [6]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [6]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~26 .lut_mask = 16'hCACA;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N22
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~26 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~26_combout  = (\u0|nios2_qsys_0|d_writedata [7] & \u0|cmd_xbar_mux|saved_grant [1])

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|d_writedata [7]),
	.datac(\u0|cmd_xbar_mux|saved_grant [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~26 .lut_mask = 16'hC0C0;
defparam \u0|cmd_xbar_mux|src_payload~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y23_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [7]));

// Location: LCCOMB_X30_Y23_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~25 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~25_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [7])) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [7])))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [7]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [7]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~25 .lut_mask = 16'hACAC;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N28
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~6 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~6_combout  = (\u0|nios2_qsys_0|d_writedata [24] & \u0|cmd_xbar_mux|saved_grant [1])

	.dataa(\u0|nios2_qsys_0|d_writedata [24]),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux|saved_grant [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~6 .lut_mask = 16'hA0A0;
defparam \u0|cmd_xbar_mux|src_payload~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y22_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata[24] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [24]));

// Location: LCCOMB_X27_Y22_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~5 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~5_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [24])) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [24])))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [24]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [24]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~5 .lut_mask = 16'hACAC;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~13 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~13_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [28])))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25] & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [28]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~13 .lut_mask = 16'hCAC0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y22_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[25] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [25]));

// Location: LCCOMB_X22_Y19_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[23]~17 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[23]~17_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|av_ld_byte2_data [7])))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (\u0|nios2_qsys_0|W_alu_result [23] & ((!\u0|nios2_qsys_0|E_alu_result~26_combout 
// ))))

	.dataa(\u0|nios2_qsys_0|W_alu_result [23]),
	.datab(\u0|nios2_qsys_0|av_ld_byte2_data [7]),
	.datac(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datad(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[23]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[23]~17 .lut_mask = 16'hC0CA;
defparam \u0|nios2_qsys_0|W_rf_wr_data[23]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N0
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~16 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~16_combout  = (\u0|nios2_qsys_0|d_writedata [26] & \u0|cmd_xbar_mux|saved_grant [1])

	.dataa(\u0|nios2_qsys_0|d_writedata [26]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|cmd_xbar_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~16 .lut_mask = 16'hAA00;
defparam \u0|cmd_xbar_mux|src_payload~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y22_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata[26] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [26]));

// Location: LCCOMB_X29_Y22_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~15 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~15_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [26]))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [26]))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [26]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [26]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~15 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N0
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~15 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~15_combout  = (\u0|cmd_xbar_mux|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [27])

	.dataa(\u0|cmd_xbar_mux|saved_grant [1]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_writedata [27]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~15 .lut_mask = 16'hA0A0;
defparam \u0|cmd_xbar_mux|src_payload~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y21_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata[27] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [27]));

// Location: LCCOMB_X35_Y21_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~14 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~14_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [27])) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [27])))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [27]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [27]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~14 .lut_mask = 16'hAACC;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N6
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_data[35] (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_data [35] = (\u0|cmd_xbar_mux_001|saved_grant [0]) # ((\u0|cmd_xbar_mux_001|saved_grant [2]) # ((\u0|nios2_qsys_0|d_byteenable [3] & \u0|cmd_xbar_mux_001|saved_grant [1])))

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [0]),
	.datab(\u0|nios2_qsys_0|d_byteenable [3]),
	.datac(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\u0|cmd_xbar_mux_001|saved_grant [2]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_data [35]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_data[35] .lut_mask = 16'hFFEA;
defparam \u0|cmd_xbar_mux_001|src_data[35] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N22
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~25 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~25_combout  = (\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [25])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\u0|nios2_qsys_0|d_writedata [25]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~25 .lut_mask = 16'hF000;
defparam \u0|cmd_xbar_mux_001|src_payload~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y7
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode843w[2]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode843w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~25_combout ,\u0|cmd_xbar_mux_001|src_payload~24_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],\u0|cmd_xbar_mux_001|src_data [41],
\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_a_address_width = 11;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_a_byte_size = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_a_data_width = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_a_first_bit_number = 24;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_a_last_address = 2047;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_b_address_width = 11;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_b_data_width = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N2
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~37 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~37_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~36_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 ))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~36_combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(vcc),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~37_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~37 .lut_mask = 16'hEEAA;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N8
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~18 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~18_combout  = (\u0|nios2_qsys_0|d_writedata [29] & \u0|cmd_xbar_mux|saved_grant [1])

	.dataa(\u0|nios2_qsys_0|d_writedata [29]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|cmd_xbar_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~18 .lut_mask = 16'hAA00;
defparam \u0|cmd_xbar_mux|src_payload~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y23_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata[29] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [29]));

// Location: LCCOMB_X31_Y23_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~17 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~17_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [29])) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [29])))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [29]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [29]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~17 .lut_mask = 16'hACAC;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~19 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~19_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [33])) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30] & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [33]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~19 .lut_mask = 16'hD888;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y21_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[30] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [30]));

// Location: LCCOMB_X29_Y20_N28
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~19 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~19_combout  = (\u0|nios2_qsys_0|d_writedata [30] & \u0|cmd_xbar_mux|saved_grant [1])

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|d_writedata [30]),
	.datac(\u0|cmd_xbar_mux|saved_grant [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~19 .lut_mask = 16'hC0C0;
defparam \u0|cmd_xbar_mux|src_payload~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y20_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata[30] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [30]));

// Location: LCCOMB_X32_Y21_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~18 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~18_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [30])) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [30])))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [30]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [30]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~18 .lut_mask = 16'hD8D8;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N2
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_data[35] (
// Equation(s):
// \u0|cmd_xbar_mux|src_data [35] = (\u0|cmd_xbar_mux|saved_grant [0]) # ((\u0|nios2_qsys_0|d_byteenable [3] & \u0|cmd_xbar_mux|saved_grant [1]))

	.dataa(\u0|nios2_qsys_0|d_byteenable [3]),
	.datab(\u0|cmd_xbar_mux|saved_grant [1]),
	.datac(vcc),
	.datad(\u0|cmd_xbar_mux|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_data [35]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_data[35] .lut_mask = 16'hFF88;
defparam \u0|cmd_xbar_mux|src_data[35] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y22_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|byteenable[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_data [35]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|byteenable [3]));

// Location: LCCOMB_X28_Y22_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~1 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~1_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|byteenable [3]) # 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout )

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|byteenable [3]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~1 .lut_mask = 16'hFFCC;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~20 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~20_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34])) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31] & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~20 .lut_mask = 16'hB888;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y22_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[31] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [31]));

// Location: LCCOMB_X19_Y19_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[26]~8 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[26]~8_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|av_ld_byte3_data [2])))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (\u0|nios2_qsys_0|W_alu_result [26] & (!\u0|nios2_qsys_0|E_alu_result~26_combout )))

	.dataa(\u0|nios2_qsys_0|W_alu_result [26]),
	.datab(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datac(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.datad(\u0|nios2_qsys_0|av_ld_byte3_data [2]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[26]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[26]~8 .lut_mask = 16'hCE02;
defparam \u0|nios2_qsys_0|W_rf_wr_data[26]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[27]~5 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[27]~5_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|av_ld_byte3_data [3])))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (\u0|nios2_qsys_0|W_alu_result [27] & (!\u0|nios2_qsys_0|E_alu_result~26_combout )))

	.dataa(\u0|nios2_qsys_0|W_alu_result [27]),
	.datab(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datac(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.datad(\u0|nios2_qsys_0|av_ld_byte3_data [3]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[27]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[27]~5 .lut_mask = 16'hCE02;
defparam \u0|nios2_qsys_0|W_rf_wr_data[27]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[22]~26 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[22]~26_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [23]))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [21]))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_result [21]),
	.datab(\u0|nios2_qsys_0|E_shift_rot_result [23]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[22]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[22]~26 .lut_mask = 16'hCCAA;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[22]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src2[29]~6 (
// Equation(s):
// \u0|nios2_qsys_0|E_src2[29]~6_combout  = (\u0|nios2_qsys_0|R_src2_use_imm~regout  & (\u0|nios2_qsys_0|D_iw [21])) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & ((\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b 
// [29])))

	.dataa(\u0|nios2_qsys_0|D_iw [21]),
	.datab(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [29]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src2[29]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src2[29]~6 .lut_mask = 16'hBB88;
defparam \u0|nios2_qsys_0|E_src2[29]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal2~3 (
// Equation(s):
// \u0|nios2_qsys_0|Equal2~3_combout  = (!\u0|nios2_qsys_0|D_iw [0] & (!\u0|nios2_qsys_0|D_iw [4] & (\u0|nios2_qsys_0|D_iw [3] & !\u0|nios2_qsys_0|D_iw [1])))

	.dataa(\u0|nios2_qsys_0|D_iw [0]),
	.datab(\u0|nios2_qsys_0|D_iw [4]),
	.datac(\u0|nios2_qsys_0|D_iw [3]),
	.datad(\u0|nios2_qsys_0|D_iw [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal2~3 .lut_mask = 16'h0010;
defparam \u0|nios2_qsys_0|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0_combout  = (\u0|nios2_qsys_0|Equal2~6_combout  & (\u0|nios2_qsys_0|D_iw [5] $ (((\u0|nios2_qsys_0|D_iw [2]))))) # (!\u0|nios2_qsys_0|Equal2~6_combout  & (\u0|nios2_qsys_0|Equal2~3_combout  & 
// (\u0|nios2_qsys_0|D_iw [5] $ (\u0|nios2_qsys_0|D_iw [2]))))

	.dataa(\u0|nios2_qsys_0|Equal2~6_combout ),
	.datab(\u0|nios2_qsys_0|D_iw [5]),
	.datac(\u0|nios2_qsys_0|Equal2~3_combout ),
	.datad(\u0|nios2_qsys_0|D_iw [2]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0 .lut_mask = 16'h32C8;
defparam \u0|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal2~10 (
// Equation(s):
// \u0|nios2_qsys_0|Equal2~10_combout  = (\u0|nios2_qsys_0|Equal2~5_combout  & (!\u0|nios2_qsys_0|D_iw [5] & \u0|nios2_qsys_0|D_iw [2]))

	.dataa(\u0|nios2_qsys_0|Equal2~5_combout ),
	.datab(\u0|nios2_qsys_0|D_iw [5]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|D_iw [2]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal2~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal2~10 .lut_mask = 16'h2200;
defparam \u0|nios2_qsys_0|Equal2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout  = (\u0|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0_combout ) # ((\u0|nios2_qsys_0|Equal2~10_combout ) # ((\u0|nios2_qsys_0|D_ctrl_shift_logical~0_combout  & !\u0|nios2_qsys_0|D_iw [11])))

	.dataa(\u0|nios2_qsys_0|D_ctrl_shift_logical~0_combout ),
	.datab(\u0|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0_combout ),
	.datac(\u0|nios2_qsys_0|Equal2~10_combout ),
	.datad(\u0|nios2_qsys_0|D_iw [11]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1 .lut_mask = 16'hFCFE;
defparam \u0|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|R_ctrl_unsigned_lo_imm16 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_ctrl_unsigned_lo_imm16~regout ));

// Location: LCCOMB_X22_Y18_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src2_hi~0 (
// Equation(s):
// \u0|nios2_qsys_0|R_src2_hi~0_combout  = (\u0|nios2_qsys_0|R_ctrl_force_src2_zero~regout ) # (\u0|nios2_qsys_0|R_ctrl_unsigned_lo_imm16~regout )

	.dataa(\u0|nios2_qsys_0|R_ctrl_force_src2_zero~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|R_ctrl_unsigned_lo_imm16~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src2_hi~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src2_hi~0 .lut_mask = 16'hFFAA;
defparam \u0|nios2_qsys_0|R_src2_hi~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y21_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[29] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src2[29]~6_combout ),
	.sdata(\u0|nios2_qsys_0|D_iw [19]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|R_src2_hi~0_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [29]));

// Location: LCCOMB_X25_Y21_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src1[28]~39 (
// Equation(s):
// \u0|nios2_qsys_0|R_src1[28]~39_combout  = (\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [28] & (!\u0|nios2_qsys_0|R_src1~33_combout  & ((!\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ) # 
// (!\u0|nios2_qsys_0|E_valid~regout ))))

	.dataa(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [28]),
	.datab(\u0|nios2_qsys_0|E_valid~regout ),
	.datac(\u0|nios2_qsys_0|R_src1~33_combout ),
	.datad(\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src1[28]~39_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src1[28]~39 .lut_mask = 16'h020A;
defparam \u0|nios2_qsys_0|R_src1[28]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y21_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[28] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src1[28]~39_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [28]));

// Location: LCCOMB_X23_Y21_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src2[27]~4 (
// Equation(s):
// \u0|nios2_qsys_0|E_src2[27]~4_combout  = (\u0|nios2_qsys_0|R_src2_use_imm~regout  & (\u0|nios2_qsys_0|D_iw [21])) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & ((\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b 
// [27])))

	.dataa(\u0|nios2_qsys_0|D_iw [21]),
	.datab(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [27]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src2[27]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src2[27]~4 .lut_mask = 16'hBB88;
defparam \u0|nios2_qsys_0|E_src2[27]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y21_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[27] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src2[27]~4_combout ),
	.sdata(\u0|nios2_qsys_0|D_iw [17]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|R_src2_hi~0_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [27]));

// Location: LCCOMB_X22_Y19_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[30]~32 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[30]~32_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|av_ld_byte3_data [6])))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (\u0|nios2_qsys_0|W_alu_result [30] & ((!\u0|nios2_qsys_0|E_alu_result~26_combout 
// ))))

	.dataa(\u0|nios2_qsys_0|W_alu_result [30]),
	.datab(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datac(\u0|nios2_qsys_0|av_ld_byte3_data [6]),
	.datad(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[30]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[30]~32 .lut_mask = 16'hC0E2;
defparam \u0|nios2_qsys_0|W_rf_wr_data[30]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|E_invert_arith_src_msb~2 (
// Equation(s):
// \u0|nios2_qsys_0|E_invert_arith_src_msb~2_combout  = (\u0|nios2_qsys_0|D_iw [4] & (!\u0|nios2_qsys_0|D_iw [3] & (\u0|nios2_qsys_0|D_iw [2] $ (!\u0|nios2_qsys_0|D_iw [1])))) # (!\u0|nios2_qsys_0|D_iw [4] & (\u0|nios2_qsys_0|D_iw [3] & 
// (\u0|nios2_qsys_0|D_iw [2] $ (!\u0|nios2_qsys_0|D_iw [1]))))

	.dataa(\u0|nios2_qsys_0|D_iw [4]),
	.datab(\u0|nios2_qsys_0|D_iw [2]),
	.datac(\u0|nios2_qsys_0|D_iw [3]),
	.datad(\u0|nios2_qsys_0|D_iw [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_invert_arith_src_msb~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_invert_arith_src_msb~2 .lut_mask = 16'h4812;
defparam \u0|nios2_qsys_0|E_invert_arith_src_msb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|E_invert_arith_src_msb~4 (
// Equation(s):
// \u0|nios2_qsys_0|E_invert_arith_src_msb~4_combout  = (\u0|nios2_qsys_0|E_invert_arith_src_msb~2_combout  & !\u0|nios2_qsys_0|D_iw [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|E_invert_arith_src_msb~2_combout ),
	.datad(\u0|nios2_qsys_0|D_iw [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_invert_arith_src_msb~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_invert_arith_src_msb~4 .lut_mask = 16'h00F0;
defparam \u0|nios2_qsys_0|E_invert_arith_src_msb~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|E_invert_arith_src_msb~3 (
// Equation(s):
// \u0|nios2_qsys_0|E_invert_arith_src_msb~3_combout  = (\u0|nios2_qsys_0|R_valid~regout  & (((\u0|nios2_qsys_0|E_invert_arith_src_msb~4_combout  & !\u0|nios2_qsys_0|D_iw [5])) # (!\u0|nios2_qsys_0|D_ctrl_alu_subtract~5_combout )))

	.dataa(\u0|nios2_qsys_0|R_valid~regout ),
	.datab(\u0|nios2_qsys_0|E_invert_arith_src_msb~4_combout ),
	.datac(\u0|nios2_qsys_0|D_ctrl_alu_subtract~5_combout ),
	.datad(\u0|nios2_qsys_0|D_iw [5]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_invert_arith_src_msb~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_invert_arith_src_msb~3 .lut_mask = 16'h0A8A;
defparam \u0|nios2_qsys_0|E_invert_arith_src_msb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y18_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|E_invert_arith_src_msb (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_invert_arith_src_msb~3_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_invert_arith_src_msb~regout ));

// Location: LCCOMB_X25_Y21_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src1[31]~46 (
// Equation(s):
// \u0|nios2_qsys_0|R_src1[31]~46_combout  = (!\u0|nios2_qsys_0|R_src1~33_combout  & (\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [31] & ((!\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ) # 
// (!\u0|nios2_qsys_0|E_valid~regout ))))

	.dataa(\u0|nios2_qsys_0|R_src1~33_combout ),
	.datab(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [31]),
	.datac(\u0|nios2_qsys_0|E_valid~regout ),
	.datad(\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src1[31]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src1[31]~46 .lut_mask = 16'h0444;
defparam \u0|nios2_qsys_0|R_src1[31]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y21_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[31] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src1[31]~46_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [31]));

// Location: LCCOMB_X19_Y18_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|E_arith_src1[31] (
// Equation(s):
// \u0|nios2_qsys_0|E_arith_src1 [31] = \u0|nios2_qsys_0|E_invert_arith_src_msb~regout  $ (\u0|nios2_qsys_0|E_src1 [31])

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|E_invert_arith_src_msb~regout ),
	.datac(\u0|nios2_qsys_0|E_src1 [31]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_arith_src1 [31]),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_arith_src1[31] .lut_mask = 16'h3C3C;
defparam \u0|nios2_qsys_0|E_arith_src1[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src2[30]~7 (
// Equation(s):
// \u0|nios2_qsys_0|E_src2[30]~7_combout  = (\u0|nios2_qsys_0|R_src2_use_imm~regout  & (\u0|nios2_qsys_0|D_iw [21])) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & ((\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b 
// [30])))

	.dataa(\u0|nios2_qsys_0|D_iw [21]),
	.datab(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [30]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src2[30]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src2[30]~7 .lut_mask = 16'hAACC;
defparam \u0|nios2_qsys_0|E_src2[30]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y21_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[30] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src2[30]~7_combout ),
	.sdata(\u0|nios2_qsys_0|D_iw [20]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|R_src2_hi~0_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [30]));

// Location: LCCOMB_X23_Y21_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src2[28]~5 (
// Equation(s):
// \u0|nios2_qsys_0|E_src2[28]~5_combout  = (\u0|nios2_qsys_0|R_src2_use_imm~regout  & (\u0|nios2_qsys_0|D_iw [21])) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & ((\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b 
// [28])))

	.dataa(\u0|nios2_qsys_0|D_iw [21]),
	.datab(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [28]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src2[28]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src2[28]~5 .lut_mask = 16'hBB88;
defparam \u0|nios2_qsys_0|E_src2[28]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y21_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[28] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src2[28]~5_combout ),
	.sdata(\u0|nios2_qsys_0|D_iw [18]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|R_src2_hi~0_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [28]));

// Location: LCCOMB_X23_Y21_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src2[26]~3 (
// Equation(s):
// \u0|nios2_qsys_0|E_src2[26]~3_combout  = (\u0|nios2_qsys_0|R_src2_use_imm~regout  & (\u0|nios2_qsys_0|D_iw [21])) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & ((\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b 
// [26])))

	.dataa(\u0|nios2_qsys_0|D_iw [21]),
	.datab(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [26]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src2[26]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src2[26]~3 .lut_mask = 16'hBB88;
defparam \u0|nios2_qsys_0|E_src2[26]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y21_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[26] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src2[26]~3_combout ),
	.sdata(\u0|nios2_qsys_0|D_iw [16]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|R_src2_hi~0_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [26]));

// Location: LCCOMB_X25_Y21_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src1[25]~36 (
// Equation(s):
// \u0|nios2_qsys_0|R_src1[25]~36_combout  = (!\u0|nios2_qsys_0|R_src1~33_combout  & (\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [25] & ((!\u0|nios2_qsys_0|E_valid~regout ) # 
// (!\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ))))

	.dataa(\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ),
	.datab(\u0|nios2_qsys_0|E_valid~regout ),
	.datac(\u0|nios2_qsys_0|R_src1~33_combout ),
	.datad(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [25]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src1[25]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src1[25]~36 .lut_mask = 16'h0700;
defparam \u0|nios2_qsys_0|R_src1[25]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y21_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[25] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src1[25]~36_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [25]));

// Location: LCCOMB_X25_Y21_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src1[24]~42 (
// Equation(s):
// \u0|nios2_qsys_0|R_src1[24]~42_combout  = (!\u0|nios2_qsys_0|R_src1~33_combout  & (\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [24] & ((!\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ) # 
// (!\u0|nios2_qsys_0|E_valid~regout ))))

	.dataa(\u0|nios2_qsys_0|R_src1~33_combout ),
	.datab(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [24]),
	.datac(\u0|nios2_qsys_0|E_valid~regout ),
	.datad(\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src1[24]~42_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src1[24]~42 .lut_mask = 16'h0444;
defparam \u0|nios2_qsys_0|R_src1[24]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y21_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[24] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src1[24]~42_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [24]));

// Location: LCCOMB_X29_Y21_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src2[23]~9 (
// Equation(s):
// \u0|nios2_qsys_0|E_src2[23]~9_combout  = (\u0|nios2_qsys_0|R_src2_use_imm~regout  & (\u0|nios2_qsys_0|D_iw [21])) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & ((\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b 
// [23])))

	.dataa(\u0|nios2_qsys_0|D_iw [21]),
	.datab(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [23]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src2[23]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src2[23]~9 .lut_mask = 16'hBB88;
defparam \u0|nios2_qsys_0|E_src2[23]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y21_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[23] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src2[23]~9_combout ),
	.sdata(\u0|nios2_qsys_0|D_iw [13]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|R_src2_hi~0_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [23]));

// Location: LCCOMB_X23_Y20_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src2[22]~10 (
// Equation(s):
// \u0|nios2_qsys_0|E_src2[22]~10_combout  = (\u0|nios2_qsys_0|R_src2_use_imm~regout  & (\u0|nios2_qsys_0|D_iw [21])) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & ((\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b 
// [22])))

	.dataa(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datab(\u0|nios2_qsys_0|D_iw [21]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [22]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src2[22]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src2[22]~10 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|E_src2[22]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y20_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[22] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src2[22]~10_combout ),
	.sdata(\u0|nios2_qsys_0|D_iw [12]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|R_src2_hi~0_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [22]));

// Location: LCCOMB_X27_Y22_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src2[21]~11 (
// Equation(s):
// \u0|nios2_qsys_0|E_src2[21]~11_combout  = (\u0|nios2_qsys_0|R_src2_use_imm~regout  & (\u0|nios2_qsys_0|D_iw [21])) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & ((\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b 
// [21])))

	.dataa(\u0|nios2_qsys_0|D_iw [21]),
	.datab(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [21]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src2[21]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src2[21]~11 .lut_mask = 16'hBB88;
defparam \u0|nios2_qsys_0|E_src2[21]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y22_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[21] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src2[21]~11_combout ),
	.sdata(\u0|nios2_qsys_0|D_iw [11]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|R_src2_hi~0_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [21]));

// Location: LCCOMB_X23_Y21_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src2[20]~13 (
// Equation(s):
// \u0|nios2_qsys_0|E_src2[20]~13_combout  = (\u0|nios2_qsys_0|R_src2_use_imm~regout  & (\u0|nios2_qsys_0|D_iw [21])) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & ((\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b 
// [20])))

	.dataa(\u0|nios2_qsys_0|D_iw [21]),
	.datab(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [20]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src2[20]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src2[20]~13 .lut_mask = 16'hBB88;
defparam \u0|nios2_qsys_0|E_src2[20]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y21_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[20] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src2[20]~13_combout ),
	.sdata(\u0|nios2_qsys_0|D_iw [10]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|R_src2_hi~0_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [20]));

// Location: LCCOMB_X25_Y21_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src1[19]~47 (
// Equation(s):
// \u0|nios2_qsys_0|R_src1[19]~47_combout  = (!\u0|nios2_qsys_0|R_src1~33_combout  & (\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [19] & ((!\u0|nios2_qsys_0|E_valid~regout ) # 
// (!\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ))))

	.dataa(\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ),
	.datab(\u0|nios2_qsys_0|E_valid~regout ),
	.datac(\u0|nios2_qsys_0|R_src1~33_combout ),
	.datad(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [19]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src1[19]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src1[19]~47 .lut_mask = 16'h0700;
defparam \u0|nios2_qsys_0|R_src1[19]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y21_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src1[19]~47_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [19]));

// Location: LCCOMB_X24_Y22_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src1[17]~0 (
// Equation(s):
// \u0|nios2_qsys_0|E_src1[17]~0_combout  = (\u0|nios2_qsys_0|R_src1~32_combout  & (\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [17])) # (!\u0|nios2_qsys_0|R_src1~32_combout  & ((\u0|nios2_qsys_0|D_iw [21])))

	.dataa(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [17]),
	.datab(\u0|nios2_qsys_0|R_src1~32_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|D_iw [21]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src1[17]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src1[17]~0 .lut_mask = 16'hBB88;
defparam \u0|nios2_qsys_0|E_src1[17]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_no_crst_nxt[15]~2 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_no_crst_nxt[15]~2_combout  = (\u0|nios2_qsys_0|R_ctrl_break~regout ) # ((\u0|nios2_qsys_0|F_pc_sel_nxt~0_combout  & (\u0|nios2_qsys_0|E_arith_result[17]~0_combout )) # (!\u0|nios2_qsys_0|F_pc_sel_nxt~0_combout  & 
// ((\u0|nios2_qsys_0|F_pc_plus_one[15]~30_combout ))))

	.dataa(\u0|nios2_qsys_0|E_arith_result[17]~0_combout ),
	.datab(\u0|nios2_qsys_0|F_pc_sel_nxt~0_combout ),
	.datac(\u0|nios2_qsys_0|F_pc_plus_one[15]~30_combout ),
	.datad(\u0|nios2_qsys_0|R_ctrl_break~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_pc_no_crst_nxt[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_no_crst_nxt[15]~2 .lut_mask = 16'hFFB8;
defparam \u0|nios2_qsys_0|F_pc_no_crst_nxt[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_no_crst_nxt[15]~3 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_no_crst_nxt[15]~3_combout  = (!\u0|nios2_qsys_0|R_ctrl_exception~regout  & \u0|nios2_qsys_0|F_pc_no_crst_nxt[15]~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|R_ctrl_exception~regout ),
	.datad(\u0|nios2_qsys_0|F_pc_no_crst_nxt[15]~2_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_pc_no_crst_nxt[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_no_crst_nxt[15]~3 .lut_mask = 16'h0F00;
defparam \u0|nios2_qsys_0|F_pc_no_crst_nxt[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y23_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|F_pc[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_pc_no_crst_nxt[15]~3_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|F_pc [15]));

// Location: LCCOMB_X23_Y22_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_plus_one[14]~28 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_plus_one[14]~28_combout  = (\u0|nios2_qsys_0|F_pc [14] & (!\u0|nios2_qsys_0|F_pc_plus_one[13]~27  & VCC)) # (!\u0|nios2_qsys_0|F_pc [14] & (\u0|nios2_qsys_0|F_pc_plus_one[13]~27  $ (GND)))
// \u0|nios2_qsys_0|F_pc_plus_one[14]~29  = CARRY((!\u0|nios2_qsys_0|F_pc [14] & !\u0|nios2_qsys_0|F_pc_plus_one[13]~27 ))

	.dataa(\u0|nios2_qsys_0|F_pc [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|F_pc_plus_one[13]~27 ),
	.combout(\u0|nios2_qsys_0|F_pc_plus_one[14]~28_combout ),
	.cout(\u0|nios2_qsys_0|F_pc_plus_one[14]~29 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_plus_one[14]~28 .lut_mask = 16'h5A05;
defparam \u0|nios2_qsys_0|F_pc_plus_one[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_plus_one[15]~30 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_plus_one[15]~30_combout  = \u0|nios2_qsys_0|F_pc_plus_one[14]~29  $ (\u0|nios2_qsys_0|F_pc [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|F_pc [15]),
	.cin(\u0|nios2_qsys_0|F_pc_plus_one[14]~29 ),
	.combout(\u0|nios2_qsys_0|F_pc_plus_one[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_plus_one[15]~30 .lut_mask = 16'h0FF0;
defparam \u0|nios2_qsys_0|F_pc_plus_one[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X24_Y22_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src1[17]~0_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[15]~30_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [17]));

// Location: LCCOMB_X24_Y22_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src1[16]~1 (
// Equation(s):
// \u0|nios2_qsys_0|E_src1[16]~1_combout  = (\u0|nios2_qsys_0|R_src1~32_combout  & ((\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [16]))) # (!\u0|nios2_qsys_0|R_src1~32_combout  & (\u0|nios2_qsys_0|D_iw [20]))

	.dataa(\u0|nios2_qsys_0|D_iw [20]),
	.datab(\u0|nios2_qsys_0|R_src1~32_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [16]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src1[16]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src1[16]~1 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|E_src1[16]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y22_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src1[16]~1_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[14]~28_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [16]));

// Location: LCCOMB_X22_Y22_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src1[13]~4 (
// Equation(s):
// \u0|nios2_qsys_0|E_src1[13]~4_combout  = (\u0|nios2_qsys_0|R_src1~32_combout  & ((\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [13]))) # (!\u0|nios2_qsys_0|R_src1~32_combout  & (\u0|nios2_qsys_0|D_iw [17]))

	.dataa(\u0|nios2_qsys_0|R_src1~32_combout ),
	.datab(\u0|nios2_qsys_0|D_iw [17]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [13]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src1[13]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src1[13]~4 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|E_src1[13]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y22_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src1[13]~4_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[11]~22_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [13]));

// Location: LCCOMB_X22_Y22_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src1[12]~5 (
// Equation(s):
// \u0|nios2_qsys_0|E_src1[12]~5_combout  = (\u0|nios2_qsys_0|R_src1~32_combout  & ((\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [12]))) # (!\u0|nios2_qsys_0|R_src1~32_combout  & (\u0|nios2_qsys_0|D_iw [16]))

	.dataa(\u0|nios2_qsys_0|R_src1~32_combout ),
	.datab(\u0|nios2_qsys_0|D_iw [16]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [12]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src1[12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src1[12]~5 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|E_src1[12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y22_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src1[12]~5_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[10]~20_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [12]));

// Location: LCCOMB_X20_Y22_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~20 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~20_combout  = ((\u0|nios2_qsys_0|E_src2 [10] $ (\u0|nios2_qsys_0|E_src1 [10] $ (!\u0|nios2_qsys_0|Add2~19 )))) # (GND)
// \u0|nios2_qsys_0|Add2~21  = CARRY((\u0|nios2_qsys_0|E_src2 [10] & ((\u0|nios2_qsys_0|E_src1 [10]) # (!\u0|nios2_qsys_0|Add2~19 ))) # (!\u0|nios2_qsys_0|E_src2 [10] & (\u0|nios2_qsys_0|E_src1 [10] & !\u0|nios2_qsys_0|Add2~19 )))

	.dataa(\u0|nios2_qsys_0|E_src2 [10]),
	.datab(\u0|nios2_qsys_0|E_src1 [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~19 ),
	.combout(\u0|nios2_qsys_0|Add2~20_combout ),
	.cout(\u0|nios2_qsys_0|Add2~21 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~20 .lut_mask = 16'h698E;
defparam \u0|nios2_qsys_0|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~22 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~22_combout  = (\u0|nios2_qsys_0|E_src1 [11] & ((\u0|nios2_qsys_0|E_src2 [11] & (\u0|nios2_qsys_0|Add2~21  & VCC)) # (!\u0|nios2_qsys_0|E_src2 [11] & (!\u0|nios2_qsys_0|Add2~21 )))) # (!\u0|nios2_qsys_0|E_src1 [11] & 
// ((\u0|nios2_qsys_0|E_src2 [11] & (!\u0|nios2_qsys_0|Add2~21 )) # (!\u0|nios2_qsys_0|E_src2 [11] & ((\u0|nios2_qsys_0|Add2~21 ) # (GND)))))
// \u0|nios2_qsys_0|Add2~23  = CARRY((\u0|nios2_qsys_0|E_src1 [11] & (!\u0|nios2_qsys_0|E_src2 [11] & !\u0|nios2_qsys_0|Add2~21 )) # (!\u0|nios2_qsys_0|E_src1 [11] & ((!\u0|nios2_qsys_0|Add2~21 ) # (!\u0|nios2_qsys_0|E_src2 [11]))))

	.dataa(\u0|nios2_qsys_0|E_src1 [11]),
	.datab(\u0|nios2_qsys_0|E_src2 [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~21 ),
	.combout(\u0|nios2_qsys_0|Add2~22_combout ),
	.cout(\u0|nios2_qsys_0|Add2~23 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~22 .lut_mask = 16'h9617;
defparam \u0|nios2_qsys_0|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~24 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~24_combout  = ((\u0|nios2_qsys_0|E_src2 [12] $ (\u0|nios2_qsys_0|E_src1 [12] $ (!\u0|nios2_qsys_0|Add2~23 )))) # (GND)
// \u0|nios2_qsys_0|Add2~25  = CARRY((\u0|nios2_qsys_0|E_src2 [12] & ((\u0|nios2_qsys_0|E_src1 [12]) # (!\u0|nios2_qsys_0|Add2~23 ))) # (!\u0|nios2_qsys_0|E_src2 [12] & (\u0|nios2_qsys_0|E_src1 [12] & !\u0|nios2_qsys_0|Add2~23 )))

	.dataa(\u0|nios2_qsys_0|E_src2 [12]),
	.datab(\u0|nios2_qsys_0|E_src1 [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~23 ),
	.combout(\u0|nios2_qsys_0|Add2~24_combout ),
	.cout(\u0|nios2_qsys_0|Add2~25 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~24 .lut_mask = 16'h698E;
defparam \u0|nios2_qsys_0|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~26 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~26_combout  = (\u0|nios2_qsys_0|E_src2 [13] & ((\u0|nios2_qsys_0|E_src1 [13] & (\u0|nios2_qsys_0|Add2~25  & VCC)) # (!\u0|nios2_qsys_0|E_src1 [13] & (!\u0|nios2_qsys_0|Add2~25 )))) # (!\u0|nios2_qsys_0|E_src2 [13] & 
// ((\u0|nios2_qsys_0|E_src1 [13] & (!\u0|nios2_qsys_0|Add2~25 )) # (!\u0|nios2_qsys_0|E_src1 [13] & ((\u0|nios2_qsys_0|Add2~25 ) # (GND)))))
// \u0|nios2_qsys_0|Add2~27  = CARRY((\u0|nios2_qsys_0|E_src2 [13] & (!\u0|nios2_qsys_0|E_src1 [13] & !\u0|nios2_qsys_0|Add2~25 )) # (!\u0|nios2_qsys_0|E_src2 [13] & ((!\u0|nios2_qsys_0|Add2~25 ) # (!\u0|nios2_qsys_0|E_src1 [13]))))

	.dataa(\u0|nios2_qsys_0|E_src2 [13]),
	.datab(\u0|nios2_qsys_0|E_src1 [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~25 ),
	.combout(\u0|nios2_qsys_0|Add2~26_combout ),
	.cout(\u0|nios2_qsys_0|Add2~27 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~26 .lut_mask = 16'h9617;
defparam \u0|nios2_qsys_0|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~28 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~28_combout  = ((\u0|nios2_qsys_0|E_src2 [14] $ (\u0|nios2_qsys_0|E_src1 [14] $ (!\u0|nios2_qsys_0|Add2~27 )))) # (GND)
// \u0|nios2_qsys_0|Add2~29  = CARRY((\u0|nios2_qsys_0|E_src2 [14] & ((\u0|nios2_qsys_0|E_src1 [14]) # (!\u0|nios2_qsys_0|Add2~27 ))) # (!\u0|nios2_qsys_0|E_src2 [14] & (\u0|nios2_qsys_0|E_src1 [14] & !\u0|nios2_qsys_0|Add2~27 )))

	.dataa(\u0|nios2_qsys_0|E_src2 [14]),
	.datab(\u0|nios2_qsys_0|E_src1 [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~27 ),
	.combout(\u0|nios2_qsys_0|Add2~28_combout ),
	.cout(\u0|nios2_qsys_0|Add2~29 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~28 .lut_mask = 16'h698E;
defparam \u0|nios2_qsys_0|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~30 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~30_combout  = (\u0|nios2_qsys_0|E_src2 [15] & ((\u0|nios2_qsys_0|E_src1 [15] & (\u0|nios2_qsys_0|Add2~29  & VCC)) # (!\u0|nios2_qsys_0|E_src1 [15] & (!\u0|nios2_qsys_0|Add2~29 )))) # (!\u0|nios2_qsys_0|E_src2 [15] & 
// ((\u0|nios2_qsys_0|E_src1 [15] & (!\u0|nios2_qsys_0|Add2~29 )) # (!\u0|nios2_qsys_0|E_src1 [15] & ((\u0|nios2_qsys_0|Add2~29 ) # (GND)))))
// \u0|nios2_qsys_0|Add2~31  = CARRY((\u0|nios2_qsys_0|E_src2 [15] & (!\u0|nios2_qsys_0|E_src1 [15] & !\u0|nios2_qsys_0|Add2~29 )) # (!\u0|nios2_qsys_0|E_src2 [15] & ((!\u0|nios2_qsys_0|Add2~29 ) # (!\u0|nios2_qsys_0|E_src1 [15]))))

	.dataa(\u0|nios2_qsys_0|E_src2 [15]),
	.datab(\u0|nios2_qsys_0|E_src1 [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~29 ),
	.combout(\u0|nios2_qsys_0|Add2~30_combout ),
	.cout(\u0|nios2_qsys_0|Add2~31 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~30 .lut_mask = 16'h9617;
defparam \u0|nios2_qsys_0|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~32 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~32_combout  = ((\u0|nios2_qsys_0|E_src2 [16] $ (\u0|nios2_qsys_0|E_src1 [16] $ (!\u0|nios2_qsys_0|Add2~31 )))) # (GND)
// \u0|nios2_qsys_0|Add2~33  = CARRY((\u0|nios2_qsys_0|E_src2 [16] & ((\u0|nios2_qsys_0|E_src1 [16]) # (!\u0|nios2_qsys_0|Add2~31 ))) # (!\u0|nios2_qsys_0|E_src2 [16] & (\u0|nios2_qsys_0|E_src1 [16] & !\u0|nios2_qsys_0|Add2~31 )))

	.dataa(\u0|nios2_qsys_0|E_src2 [16]),
	.datab(\u0|nios2_qsys_0|E_src1 [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~31 ),
	.combout(\u0|nios2_qsys_0|Add2~32_combout ),
	.cout(\u0|nios2_qsys_0|Add2~33 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~32 .lut_mask = 16'h698E;
defparam \u0|nios2_qsys_0|Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~34 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~34_combout  = (\u0|nios2_qsys_0|E_src2 [17] & ((\u0|nios2_qsys_0|E_src1 [17] & (\u0|nios2_qsys_0|Add2~33  & VCC)) # (!\u0|nios2_qsys_0|E_src1 [17] & (!\u0|nios2_qsys_0|Add2~33 )))) # (!\u0|nios2_qsys_0|E_src2 [17] & 
// ((\u0|nios2_qsys_0|E_src1 [17] & (!\u0|nios2_qsys_0|Add2~33 )) # (!\u0|nios2_qsys_0|E_src1 [17] & ((\u0|nios2_qsys_0|Add2~33 ) # (GND)))))
// \u0|nios2_qsys_0|Add2~35  = CARRY((\u0|nios2_qsys_0|E_src2 [17] & (!\u0|nios2_qsys_0|E_src1 [17] & !\u0|nios2_qsys_0|Add2~33 )) # (!\u0|nios2_qsys_0|E_src2 [17] & ((!\u0|nios2_qsys_0|Add2~33 ) # (!\u0|nios2_qsys_0|E_src1 [17]))))

	.dataa(\u0|nios2_qsys_0|E_src2 [17]),
	.datab(\u0|nios2_qsys_0|E_src1 [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~33 ),
	.combout(\u0|nios2_qsys_0|Add2~34_combout ),
	.cout(\u0|nios2_qsys_0|Add2~35 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~34 .lut_mask = 16'h9617;
defparam \u0|nios2_qsys_0|Add2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~36 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~36_combout  = ((\u0|nios2_qsys_0|E_src2 [18] $ (\u0|nios2_qsys_0|E_src1 [18] $ (!\u0|nios2_qsys_0|Add2~35 )))) # (GND)
// \u0|nios2_qsys_0|Add2~37  = CARRY((\u0|nios2_qsys_0|E_src2 [18] & ((\u0|nios2_qsys_0|E_src1 [18]) # (!\u0|nios2_qsys_0|Add2~35 ))) # (!\u0|nios2_qsys_0|E_src2 [18] & (\u0|nios2_qsys_0|E_src1 [18] & !\u0|nios2_qsys_0|Add2~35 )))

	.dataa(\u0|nios2_qsys_0|E_src2 [18]),
	.datab(\u0|nios2_qsys_0|E_src1 [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~35 ),
	.combout(\u0|nios2_qsys_0|Add2~36_combout ),
	.cout(\u0|nios2_qsys_0|Add2~37 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~36 .lut_mask = 16'h698E;
defparam \u0|nios2_qsys_0|Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~48 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~48_combout  = ((\u0|nios2_qsys_0|E_src2 [24] $ (\u0|nios2_qsys_0|E_src1 [24] $ (!\u0|nios2_qsys_0|Add2~47 )))) # (GND)
// \u0|nios2_qsys_0|Add2~49  = CARRY((\u0|nios2_qsys_0|E_src2 [24] & ((\u0|nios2_qsys_0|E_src1 [24]) # (!\u0|nios2_qsys_0|Add2~47 ))) # (!\u0|nios2_qsys_0|E_src2 [24] & (\u0|nios2_qsys_0|E_src1 [24] & !\u0|nios2_qsys_0|Add2~47 )))

	.dataa(\u0|nios2_qsys_0|E_src2 [24]),
	.datab(\u0|nios2_qsys_0|E_src1 [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~47 ),
	.combout(\u0|nios2_qsys_0|Add2~48_combout ),
	.cout(\u0|nios2_qsys_0|Add2~49 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~48 .lut_mask = 16'h698E;
defparam \u0|nios2_qsys_0|Add2~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~56 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~56_combout  = ((\u0|nios2_qsys_0|E_src1 [28] $ (\u0|nios2_qsys_0|E_src2 [28] $ (!\u0|nios2_qsys_0|Add2~55 )))) # (GND)
// \u0|nios2_qsys_0|Add2~57  = CARRY((\u0|nios2_qsys_0|E_src1 [28] & ((\u0|nios2_qsys_0|E_src2 [28]) # (!\u0|nios2_qsys_0|Add2~55 ))) # (!\u0|nios2_qsys_0|E_src1 [28] & (\u0|nios2_qsys_0|E_src2 [28] & !\u0|nios2_qsys_0|Add2~55 )))

	.dataa(\u0|nios2_qsys_0|E_src1 [28]),
	.datab(\u0|nios2_qsys_0|E_src2 [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~55 ),
	.combout(\u0|nios2_qsys_0|Add2~56_combout ),
	.cout(\u0|nios2_qsys_0|Add2~57 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~56 .lut_mask = 16'h698E;
defparam \u0|nios2_qsys_0|Add2~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|W_alu_result[30]~18 (
// Equation(s):
// \u0|nios2_qsys_0|W_alu_result[30]~18_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot~regout ) # (\u0|nios2_qsys_0|R_ctrl_logic~regout )

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|R_ctrl_shift_rot~regout ),
	.datac(\u0|nios2_qsys_0|R_ctrl_logic~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_alu_result[30]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_alu_result[30]~18 .lut_mask = 16'hFCFC;
defparam \u0|nios2_qsys_0|W_alu_result[30]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[31]~26 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[31]~26_combout  = (\u0|nios2_qsys_0|E_src2 [31] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|R_logic_op [0] & \u0|nios2_qsys_0|E_src1 [31]))))) # (!\u0|nios2_qsys_0|E_src2 [31] & ((\u0|nios2_qsys_0|E_src1 [31] & 
// ((\u0|nios2_qsys_0|R_logic_op [1]))) # (!\u0|nios2_qsys_0|E_src1 [31] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|R_logic_op [1]))))

	.dataa(\u0|nios2_qsys_0|E_src2 [31]),
	.datab(\u0|nios2_qsys_0|R_logic_op [0]),
	.datac(\u0|nios2_qsys_0|E_src1 [31]),
	.datad(\u0|nios2_qsys_0|R_logic_op [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[31]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[31]~26 .lut_mask = 16'h7A81;
defparam \u0|nios2_qsys_0|E_logic_result[31]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[29]~29 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[29]~29_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [30]))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [28]))

	.dataa(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datab(\u0|nios2_qsys_0|E_shift_rot_result [28]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [30]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[29]~29 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src1[29]~40 (
// Equation(s):
// \u0|nios2_qsys_0|R_src1[29]~40_combout  = (!\u0|nios2_qsys_0|R_src1~33_combout  & (\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [29] & ((!\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ) # 
// (!\u0|nios2_qsys_0|E_valid~regout ))))

	.dataa(\u0|nios2_qsys_0|R_src1~33_combout ),
	.datab(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [29]),
	.datac(\u0|nios2_qsys_0|E_valid~regout ),
	.datad(\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src1[29]~40_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src1[29]~40 .lut_mask = 16'h0444;
defparam \u0|nios2_qsys_0|R_src1[29]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y21_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[29] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src1[29]~40_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [29]));

// Location: LCFF_X18_Y21_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[29] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[29]~29_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [29]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [29]));

// Location: LCCOMB_X18_Y21_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[30]~30 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[30]~30_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [31])) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [29])))

	.dataa(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datab(\u0|nios2_qsys_0|E_shift_rot_result [31]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [29]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[30]~30 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src1[30]~41 (
// Equation(s):
// \u0|nios2_qsys_0|R_src1[30]~41_combout  = (!\u0|nios2_qsys_0|R_src1~33_combout  & (\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [30] & ((!\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ) # 
// (!\u0|nios2_qsys_0|E_valid~regout ))))

	.dataa(\u0|nios2_qsys_0|R_src1~33_combout ),
	.datab(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [30]),
	.datac(\u0|nios2_qsys_0|E_valid~regout ),
	.datad(\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src1[30]~41_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src1[30]~41 .lut_mask = 16'h0444;
defparam \u0|nios2_qsys_0|R_src1[30]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y21_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[30] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src1[30]~41_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [30]));

// Location: LCFF_X18_Y21_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[30] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[30]~30_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [30]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [30]));

// Location: LCCOMB_X18_Y21_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[31]~31 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[31]~31_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_fill_bit~0_combout )) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result 
// [30])))

	.dataa(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datab(\u0|nios2_qsys_0|E_shift_rot_fill_bit~0_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [30]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[31]~31 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y21_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[31] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[31]~31_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [31]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [31]));

// Location: LCCOMB_X19_Y21_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[31]~54 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[31]~54_combout  = (\u0|nios2_qsys_0|W_alu_result[30]~19_combout  & (((\u0|nios2_qsys_0|E_shift_rot_result [31]) # (!\u0|nios2_qsys_0|W_alu_result[30]~18_combout )))) # (!\u0|nios2_qsys_0|W_alu_result[30]~19_combout  & 
// (\u0|nios2_qsys_0|E_logic_result[31]~26_combout  & (\u0|nios2_qsys_0|W_alu_result[30]~18_combout )))

	.dataa(\u0|nios2_qsys_0|W_alu_result[30]~19_combout ),
	.datab(\u0|nios2_qsys_0|E_logic_result[31]~26_combout ),
	.datac(\u0|nios2_qsys_0|W_alu_result[30]~18_combout ),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [31]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[31]~54_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[31]~54 .lut_mask = 16'hEA4A;
defparam \u0|nios2_qsys_0|E_alu_result[31]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[31]~55 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[31]~55_combout  = (\u0|nios2_qsys_0|W_alu_result[30]~18_combout  & (((\u0|nios2_qsys_0|E_alu_result[31]~54_combout )))) # (!\u0|nios2_qsys_0|W_alu_result[30]~18_combout  & ((\u0|nios2_qsys_0|E_alu_result[31]~54_combout  & 
// (\u0|nios2_qsys_0|Add1~62_combout )) # (!\u0|nios2_qsys_0|E_alu_result[31]~54_combout  & ((\u0|nios2_qsys_0|Add2~62_combout )))))

	.dataa(\u0|nios2_qsys_0|Add1~62_combout ),
	.datab(\u0|nios2_qsys_0|Add2~62_combout ),
	.datac(\u0|nios2_qsys_0|W_alu_result[30]~18_combout ),
	.datad(\u0|nios2_qsys_0|E_alu_result[31]~54_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[31]~55_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[31]~55 .lut_mask = 16'hFA0C;
defparam \u0|nios2_qsys_0|E_alu_result[31]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[31]~68 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[31]~68_combout  = (!\u0|nios2_qsys_0|R_ctrl_br_cmp~regout  & (!\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout  & \u0|nios2_qsys_0|E_alu_result[31]~55_combout ))

	.dataa(\u0|nios2_qsys_0|R_ctrl_br_cmp~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout ),
	.datad(\u0|nios2_qsys_0|E_alu_result[31]~55_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[31]~68_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[31]~68 .lut_mask = 16'h0500;
defparam \u0|nios2_qsys_0|E_alu_result[31]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y19_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[31] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_alu_result[31]~68_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [31]));

// Location: LCCOMB_X22_Y19_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[31]~33 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[31]~33_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (\u0|nios2_qsys_0|av_ld_byte3_data [7])) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|W_alu_result [31] & !\u0|nios2_qsys_0|E_alu_result~26_combout ))))

	.dataa(\u0|nios2_qsys_0|av_ld_byte3_data [7]),
	.datab(\u0|nios2_qsys_0|W_alu_result [31]),
	.datac(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datad(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[31]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[31]~33 .lut_mask = 16'hA0AC;
defparam \u0|nios2_qsys_0|W_rf_wr_data[31]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src1[26]~37 (
// Equation(s):
// \u0|nios2_qsys_0|R_src1[26]~37_combout  = (!\u0|nios2_qsys_0|R_src1~33_combout  & (\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [26] & ((!\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ) # 
// (!\u0|nios2_qsys_0|E_valid~regout ))))

	.dataa(\u0|nios2_qsys_0|R_src1~33_combout ),
	.datab(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [26]),
	.datac(\u0|nios2_qsys_0|E_valid~regout ),
	.datad(\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src1[26]~37_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src1[26]~37 .lut_mask = 16'h0444;
defparam \u0|nios2_qsys_0|R_src1[26]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y21_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[26] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src1[26]~37_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [26]));

// Location: LCCOMB_X25_Y21_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src1[23]~43 (
// Equation(s):
// \u0|nios2_qsys_0|R_src1[23]~43_combout  = (!\u0|nios2_qsys_0|R_src1~33_combout  & (\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [23] & ((!\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ) # 
// (!\u0|nios2_qsys_0|E_valid~regout ))))

	.dataa(\u0|nios2_qsys_0|R_src1~33_combout ),
	.datab(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [23]),
	.datac(\u0|nios2_qsys_0|E_valid~regout ),
	.datad(\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src1[23]~43_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src1[23]~43 .lut_mask = 16'h0444;
defparam \u0|nios2_qsys_0|R_src1[23]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y21_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[23] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src1[23]~43_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [23]));

// Location: LCCOMB_X25_Y21_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src1[21]~45 (
// Equation(s):
// \u0|nios2_qsys_0|R_src1[21]~45_combout  = (!\u0|nios2_qsys_0|R_src1~33_combout  & (\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [21] & ((!\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ) # 
// (!\u0|nios2_qsys_0|E_valid~regout ))))

	.dataa(\u0|nios2_qsys_0|R_src1~33_combout ),
	.datab(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [21]),
	.datac(\u0|nios2_qsys_0|E_valid~regout ),
	.datad(\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src1[21]~45_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src1[21]~45 .lut_mask = 16'h0444;
defparam \u0|nios2_qsys_0|R_src1[21]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y21_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[21] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src1[21]~45_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [21]));

// Location: LCCOMB_X23_Y21_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src2[19]~12 (
// Equation(s):
// \u0|nios2_qsys_0|E_src2[19]~12_combout  = (\u0|nios2_qsys_0|R_src2_use_imm~regout  & (\u0|nios2_qsys_0|D_iw [21])) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & ((\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b 
// [19])))

	.dataa(\u0|nios2_qsys_0|D_iw [21]),
	.datab(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [19]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src2[19]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src2[19]~12 .lut_mask = 16'hBB88;
defparam \u0|nios2_qsys_0|E_src2[19]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y21_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src2[19]~12_combout ),
	.sdata(\u0|nios2_qsys_0|D_iw [9]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|R_src2_hi~0_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [19]));

// Location: LCCOMB_X19_Y22_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~16 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~16_combout  = ((\u0|nios2_qsys_0|E_src1 [8] $ (\u0|nios2_qsys_0|E_src2 [8] $ (\u0|nios2_qsys_0|Add1~15 )))) # (GND)
// \u0|nios2_qsys_0|Add1~17  = CARRY((\u0|nios2_qsys_0|E_src1 [8] & ((!\u0|nios2_qsys_0|Add1~15 ) # (!\u0|nios2_qsys_0|E_src2 [8]))) # (!\u0|nios2_qsys_0|E_src1 [8] & (!\u0|nios2_qsys_0|E_src2 [8] & !\u0|nios2_qsys_0|Add1~15 )))

	.dataa(\u0|nios2_qsys_0|E_src1 [8]),
	.datab(\u0|nios2_qsys_0|E_src2 [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~15 ),
	.combout(\u0|nios2_qsys_0|Add1~16_combout ),
	.cout(\u0|nios2_qsys_0|Add1~17 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~16 .lut_mask = 16'h962B;
defparam \u0|nios2_qsys_0|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~20 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~20_combout  = ((\u0|nios2_qsys_0|E_src1 [10] $ (\u0|nios2_qsys_0|E_src2 [10] $ (\u0|nios2_qsys_0|Add1~19 )))) # (GND)
// \u0|nios2_qsys_0|Add1~21  = CARRY((\u0|nios2_qsys_0|E_src1 [10] & ((!\u0|nios2_qsys_0|Add1~19 ) # (!\u0|nios2_qsys_0|E_src2 [10]))) # (!\u0|nios2_qsys_0|E_src1 [10] & (!\u0|nios2_qsys_0|E_src2 [10] & !\u0|nios2_qsys_0|Add1~19 )))

	.dataa(\u0|nios2_qsys_0|E_src1 [10]),
	.datab(\u0|nios2_qsys_0|E_src2 [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~19 ),
	.combout(\u0|nios2_qsys_0|Add1~20_combout ),
	.cout(\u0|nios2_qsys_0|Add1~21 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~20 .lut_mask = 16'h962B;
defparam \u0|nios2_qsys_0|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~24 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~24_combout  = ((\u0|nios2_qsys_0|E_src1 [12] $ (\u0|nios2_qsys_0|E_src2 [12] $ (\u0|nios2_qsys_0|Add1~23 )))) # (GND)
// \u0|nios2_qsys_0|Add1~25  = CARRY((\u0|nios2_qsys_0|E_src1 [12] & ((!\u0|nios2_qsys_0|Add1~23 ) # (!\u0|nios2_qsys_0|E_src2 [12]))) # (!\u0|nios2_qsys_0|E_src1 [12] & (!\u0|nios2_qsys_0|E_src2 [12] & !\u0|nios2_qsys_0|Add1~23 )))

	.dataa(\u0|nios2_qsys_0|E_src1 [12]),
	.datab(\u0|nios2_qsys_0|E_src2 [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~23 ),
	.combout(\u0|nios2_qsys_0|Add1~24_combout ),
	.cout(\u0|nios2_qsys_0|Add1~25 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~24 .lut_mask = 16'h962B;
defparam \u0|nios2_qsys_0|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~26 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~26_combout  = (\u0|nios2_qsys_0|E_src1 [13] & ((\u0|nios2_qsys_0|E_src2 [13] & (!\u0|nios2_qsys_0|Add1~25 )) # (!\u0|nios2_qsys_0|E_src2 [13] & (\u0|nios2_qsys_0|Add1~25  & VCC)))) # (!\u0|nios2_qsys_0|E_src1 [13] & 
// ((\u0|nios2_qsys_0|E_src2 [13] & ((\u0|nios2_qsys_0|Add1~25 ) # (GND))) # (!\u0|nios2_qsys_0|E_src2 [13] & (!\u0|nios2_qsys_0|Add1~25 ))))
// \u0|nios2_qsys_0|Add1~27  = CARRY((\u0|nios2_qsys_0|E_src1 [13] & (\u0|nios2_qsys_0|E_src2 [13] & !\u0|nios2_qsys_0|Add1~25 )) # (!\u0|nios2_qsys_0|E_src1 [13] & ((\u0|nios2_qsys_0|E_src2 [13]) # (!\u0|nios2_qsys_0|Add1~25 ))))

	.dataa(\u0|nios2_qsys_0|E_src1 [13]),
	.datab(\u0|nios2_qsys_0|E_src2 [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~25 ),
	.combout(\u0|nios2_qsys_0|Add1~26_combout ),
	.cout(\u0|nios2_qsys_0|Add1~27 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~26 .lut_mask = 16'h694D;
defparam \u0|nios2_qsys_0|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~28 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~28_combout  = ((\u0|nios2_qsys_0|E_src2 [14] $ (\u0|nios2_qsys_0|E_src1 [14] $ (\u0|nios2_qsys_0|Add1~27 )))) # (GND)
// \u0|nios2_qsys_0|Add1~29  = CARRY((\u0|nios2_qsys_0|E_src2 [14] & (\u0|nios2_qsys_0|E_src1 [14] & !\u0|nios2_qsys_0|Add1~27 )) # (!\u0|nios2_qsys_0|E_src2 [14] & ((\u0|nios2_qsys_0|E_src1 [14]) # (!\u0|nios2_qsys_0|Add1~27 ))))

	.dataa(\u0|nios2_qsys_0|E_src2 [14]),
	.datab(\u0|nios2_qsys_0|E_src1 [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~27 ),
	.combout(\u0|nios2_qsys_0|Add1~28_combout ),
	.cout(\u0|nios2_qsys_0|Add1~29 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~28 .lut_mask = 16'h964D;
defparam \u0|nios2_qsys_0|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~30 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~30_combout  = (\u0|nios2_qsys_0|E_src2 [15] & ((\u0|nios2_qsys_0|E_src1 [15] & (!\u0|nios2_qsys_0|Add1~29 )) # (!\u0|nios2_qsys_0|E_src1 [15] & ((\u0|nios2_qsys_0|Add1~29 ) # (GND))))) # (!\u0|nios2_qsys_0|E_src2 [15] & 
// ((\u0|nios2_qsys_0|E_src1 [15] & (\u0|nios2_qsys_0|Add1~29  & VCC)) # (!\u0|nios2_qsys_0|E_src1 [15] & (!\u0|nios2_qsys_0|Add1~29 ))))
// \u0|nios2_qsys_0|Add1~31  = CARRY((\u0|nios2_qsys_0|E_src2 [15] & ((!\u0|nios2_qsys_0|Add1~29 ) # (!\u0|nios2_qsys_0|E_src1 [15]))) # (!\u0|nios2_qsys_0|E_src2 [15] & (!\u0|nios2_qsys_0|E_src1 [15] & !\u0|nios2_qsys_0|Add1~29 )))

	.dataa(\u0|nios2_qsys_0|E_src2 [15]),
	.datab(\u0|nios2_qsys_0|E_src1 [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~29 ),
	.combout(\u0|nios2_qsys_0|Add1~30_combout ),
	.cout(\u0|nios2_qsys_0|Add1~31 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~30 .lut_mask = 16'h692B;
defparam \u0|nios2_qsys_0|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~32 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~32_combout  = ((\u0|nios2_qsys_0|E_src2 [16] $ (\u0|nios2_qsys_0|E_src1 [16] $ (\u0|nios2_qsys_0|Add1~31 )))) # (GND)
// \u0|nios2_qsys_0|Add1~33  = CARRY((\u0|nios2_qsys_0|E_src2 [16] & (\u0|nios2_qsys_0|E_src1 [16] & !\u0|nios2_qsys_0|Add1~31 )) # (!\u0|nios2_qsys_0|E_src2 [16] & ((\u0|nios2_qsys_0|E_src1 [16]) # (!\u0|nios2_qsys_0|Add1~31 ))))

	.dataa(\u0|nios2_qsys_0|E_src2 [16]),
	.datab(\u0|nios2_qsys_0|E_src1 [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~31 ),
	.combout(\u0|nios2_qsys_0|Add1~32_combout ),
	.cout(\u0|nios2_qsys_0|Add1~33 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~32 .lut_mask = 16'h964D;
defparam \u0|nios2_qsys_0|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~34 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~34_combout  = (\u0|nios2_qsys_0|E_src2 [17] & ((\u0|nios2_qsys_0|E_src1 [17] & (!\u0|nios2_qsys_0|Add1~33 )) # (!\u0|nios2_qsys_0|E_src1 [17] & ((\u0|nios2_qsys_0|Add1~33 ) # (GND))))) # (!\u0|nios2_qsys_0|E_src2 [17] & 
// ((\u0|nios2_qsys_0|E_src1 [17] & (\u0|nios2_qsys_0|Add1~33  & VCC)) # (!\u0|nios2_qsys_0|E_src1 [17] & (!\u0|nios2_qsys_0|Add1~33 ))))
// \u0|nios2_qsys_0|Add1~35  = CARRY((\u0|nios2_qsys_0|E_src2 [17] & ((!\u0|nios2_qsys_0|Add1~33 ) # (!\u0|nios2_qsys_0|E_src1 [17]))) # (!\u0|nios2_qsys_0|E_src2 [17] & (!\u0|nios2_qsys_0|E_src1 [17] & !\u0|nios2_qsys_0|Add1~33 )))

	.dataa(\u0|nios2_qsys_0|E_src2 [17]),
	.datab(\u0|nios2_qsys_0|E_src1 [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~33 ),
	.combout(\u0|nios2_qsys_0|Add1~34_combout ),
	.cout(\u0|nios2_qsys_0|Add1~35 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~34 .lut_mask = 16'h692B;
defparam \u0|nios2_qsys_0|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~36 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~36_combout  = ((\u0|nios2_qsys_0|E_src2 [18] $ (\u0|nios2_qsys_0|E_src1 [18] $ (\u0|nios2_qsys_0|Add1~35 )))) # (GND)
// \u0|nios2_qsys_0|Add1~37  = CARRY((\u0|nios2_qsys_0|E_src2 [18] & (\u0|nios2_qsys_0|E_src1 [18] & !\u0|nios2_qsys_0|Add1~35 )) # (!\u0|nios2_qsys_0|E_src2 [18] & ((\u0|nios2_qsys_0|E_src1 [18]) # (!\u0|nios2_qsys_0|Add1~35 ))))

	.dataa(\u0|nios2_qsys_0|E_src2 [18]),
	.datab(\u0|nios2_qsys_0|E_src1 [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~35 ),
	.combout(\u0|nios2_qsys_0|Add1~36_combout ),
	.cout(\u0|nios2_qsys_0|Add1~37 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~36 .lut_mask = 16'h964D;
defparam \u0|nios2_qsys_0|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[29]~20 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[29]~20_combout  = (\u0|nios2_qsys_0|E_src1 [29] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|R_logic_op [0] & \u0|nios2_qsys_0|E_src2 [29]))))) # (!\u0|nios2_qsys_0|E_src1 [29] & ((\u0|nios2_qsys_0|E_src2 [29] & 
// ((\u0|nios2_qsys_0|R_logic_op [1]))) # (!\u0|nios2_qsys_0|E_src2 [29] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|R_logic_op [1]))))

	.dataa(\u0|nios2_qsys_0|E_src1 [29]),
	.datab(\u0|nios2_qsys_0|R_logic_op [0]),
	.datac(\u0|nios2_qsys_0|E_src2 [29]),
	.datad(\u0|nios2_qsys_0|R_logic_op [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[29]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[29]~20 .lut_mask = 16'h7A81;
defparam \u0|nios2_qsys_0|E_logic_result[29]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|W_alu_result[30]~19 (
// Equation(s):
// \u0|nios2_qsys_0|W_alu_result[30]~19_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot~regout ) # ((!\u0|nios2_qsys_0|R_ctrl_logic~regout  & \u0|nios2_qsys_0|E_alu_sub~regout ))

	.dataa(\u0|nios2_qsys_0|R_ctrl_shift_rot~regout ),
	.datab(\u0|nios2_qsys_0|R_ctrl_logic~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_alu_sub~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_alu_result[30]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_alu_result[30]~19 .lut_mask = 16'hBBAA;
defparam \u0|nios2_qsys_0|W_alu_result[30]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[29]~50 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[29]~50_combout  = (\u0|nios2_qsys_0|W_alu_result[30]~18_combout  & ((\u0|nios2_qsys_0|W_alu_result[30]~19_combout  & ((\u0|nios2_qsys_0|E_shift_rot_result [29]))) # (!\u0|nios2_qsys_0|W_alu_result[30]~19_combout  & 
// (\u0|nios2_qsys_0|E_logic_result[29]~20_combout )))) # (!\u0|nios2_qsys_0|W_alu_result[30]~18_combout  & (((\u0|nios2_qsys_0|W_alu_result[30]~19_combout ))))

	.dataa(\u0|nios2_qsys_0|W_alu_result[30]~18_combout ),
	.datab(\u0|nios2_qsys_0|E_logic_result[29]~20_combout ),
	.datac(\u0|nios2_qsys_0|W_alu_result[30]~19_combout ),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [29]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[29]~50_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[29]~50 .lut_mask = 16'hF858;
defparam \u0|nios2_qsys_0|E_alu_result[29]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[29]~51 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[29]~51_combout  = (\u0|nios2_qsys_0|W_alu_result[30]~18_combout  & (((\u0|nios2_qsys_0|E_alu_result[29]~50_combout )))) # (!\u0|nios2_qsys_0|W_alu_result[30]~18_combout  & ((\u0|nios2_qsys_0|E_alu_result[29]~50_combout  & 
// ((\u0|nios2_qsys_0|Add1~58_combout ))) # (!\u0|nios2_qsys_0|E_alu_result[29]~50_combout  & (\u0|nios2_qsys_0|Add2~58_combout ))))

	.dataa(\u0|nios2_qsys_0|Add2~58_combout ),
	.datab(\u0|nios2_qsys_0|Add1~58_combout ),
	.datac(\u0|nios2_qsys_0|W_alu_result[30]~18_combout ),
	.datad(\u0|nios2_qsys_0|E_alu_result[29]~50_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[29]~51_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[29]~51 .lut_mask = 16'hFC0A;
defparam \u0|nios2_qsys_0|E_alu_result[29]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[29]~66 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[29]~66_combout  = (!\u0|nios2_qsys_0|R_ctrl_br_cmp~regout  & (\u0|nios2_qsys_0|E_alu_result[29]~51_combout  & !\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout ))

	.dataa(\u0|nios2_qsys_0|R_ctrl_br_cmp~regout ),
	.datab(\u0|nios2_qsys_0|E_alu_result[29]~51_combout ),
	.datac(\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[29]~66_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[29]~66 .lut_mask = 16'h0404;
defparam \u0|nios2_qsys_0|E_alu_result[29]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y19_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[29] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_alu_result[29]~66_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [29]));

// Location: LCCOMB_X24_Y19_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[29]~31 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[29]~31_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (\u0|nios2_qsys_0|av_ld_byte3_data [5])) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|W_alu_result [29] & !\u0|nios2_qsys_0|E_alu_result~26_combout ))))

	.dataa(\u0|nios2_qsys_0|av_ld_byte3_data [5]),
	.datab(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datac(\u0|nios2_qsys_0|W_alu_result [29]),
	.datad(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[29]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[29]~31 .lut_mask = 16'h88B8;
defparam \u0|nios2_qsys_0|W_rf_wr_data[29]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src1[22]~44 (
// Equation(s):
// \u0|nios2_qsys_0|R_src1[22]~44_combout  = (!\u0|nios2_qsys_0|R_src1~33_combout  & (\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [22] & ((!\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ) # 
// (!\u0|nios2_qsys_0|E_valid~regout ))))

	.dataa(\u0|nios2_qsys_0|R_src1~33_combout ),
	.datab(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [22]),
	.datac(\u0|nios2_qsys_0|E_valid~regout ),
	.datad(\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src1[22]~44_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src1[22]~44 .lut_mask = 16'h0444;
defparam \u0|nios2_qsys_0|R_src1[22]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y21_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[22] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src1[22]~44_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [22]));

// Location: LCFF_X18_Y22_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[22] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[22]~26_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [22]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [22]));

// Location: LCCOMB_X18_Y22_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[23]~25 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[23]~25_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [24])) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [22])))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_result [24]),
	.datab(\u0|nios2_qsys_0|E_shift_rot_result [22]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[23]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[23]~25 .lut_mask = 16'hAACC;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[23]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y22_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[23] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[23]~25_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [23]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [23]));

// Location: LCCOMB_X18_Y21_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[24]~24 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[24]~24_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [25]))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [23]))

	.dataa(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datab(\u0|nios2_qsys_0|E_shift_rot_result [23]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [25]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[24]~24 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y21_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[24] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[24]~24_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [24]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [24]));

// Location: LCCOMB_X18_Y21_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[25]~23 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[25]~23_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [26]))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [24]))

	.dataa(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datab(\u0|nios2_qsys_0|E_shift_rot_result [24]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [26]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[25]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[25]~23 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[25]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y21_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[25] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[25]~23_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [25]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [25]));

// Location: LCCOMB_X18_Y21_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[26]~22 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[26]~22_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [27]))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [25]))

	.dataa(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datab(\u0|nios2_qsys_0|E_shift_rot_result [25]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [27]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[26]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[26]~22 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[26]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y21_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[26] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[26]~22_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [26]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [26]));

// Location: LCCOMB_X18_Y21_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[27]~21 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[27]~21_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [28])) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [26])))

	.dataa(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datab(\u0|nios2_qsys_0|E_shift_rot_result [28]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [26]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[27]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[27]~21 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[27]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src1[27]~38 (
// Equation(s):
// \u0|nios2_qsys_0|R_src1[27]~38_combout  = (!\u0|nios2_qsys_0|R_src1~33_combout  & (\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [27] & ((!\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ) # 
// (!\u0|nios2_qsys_0|E_valid~regout ))))

	.dataa(\u0|nios2_qsys_0|R_src1~33_combout ),
	.datab(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [27]),
	.datac(\u0|nios2_qsys_0|E_valid~regout ),
	.datad(\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src1[27]~38_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src1[27]~38 .lut_mask = 16'h0444;
defparam \u0|nios2_qsys_0|R_src1[27]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y21_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[27] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src1[27]~38_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [27]));

// Location: LCFF_X18_Y21_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[27] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[27]~21_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [27]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [27]));

// Location: LCCOMB_X18_Y21_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[28]~19 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[28]~19_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [29]))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [27]))

	.dataa(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datab(\u0|nios2_qsys_0|E_shift_rot_result [27]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [29]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[28]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[28]~19 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[28]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y21_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[28] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[28]~19_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [28]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [28]));

// Location: LCCOMB_X20_Y21_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[28]~19 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[28]~19_combout  = (\u0|nios2_qsys_0|E_src2 [28] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|E_src1 [28] & \u0|nios2_qsys_0|R_logic_op [0]))))) # (!\u0|nios2_qsys_0|E_src2 [28] & ((\u0|nios2_qsys_0|R_logic_op 
// [1] & (\u0|nios2_qsys_0|E_src1 [28])) # (!\u0|nios2_qsys_0|R_logic_op [1] & (!\u0|nios2_qsys_0|E_src1 [28] & !\u0|nios2_qsys_0|R_logic_op [0]))))

	.dataa(\u0|nios2_qsys_0|R_logic_op [1]),
	.datab(\u0|nios2_qsys_0|E_src2 [28]),
	.datac(\u0|nios2_qsys_0|E_src1 [28]),
	.datad(\u0|nios2_qsys_0|R_logic_op [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[28]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[28]~19 .lut_mask = 16'h68A9;
defparam \u0|nios2_qsys_0|E_logic_result[28]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[28]~27 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[28]~27_combout  = (\u0|nios2_qsys_0|W_alu_result[30]~18_combout  & ((\u0|nios2_qsys_0|W_alu_result[30]~19_combout  & (\u0|nios2_qsys_0|E_shift_rot_result [28])) # (!\u0|nios2_qsys_0|W_alu_result[30]~19_combout  & 
// ((\u0|nios2_qsys_0|E_logic_result[28]~19_combout ))))) # (!\u0|nios2_qsys_0|W_alu_result[30]~18_combout  & (((\u0|nios2_qsys_0|W_alu_result[30]~19_combout ))))

	.dataa(\u0|nios2_qsys_0|W_alu_result[30]~18_combout ),
	.datab(\u0|nios2_qsys_0|E_shift_rot_result [28]),
	.datac(\u0|nios2_qsys_0|W_alu_result[30]~19_combout ),
	.datad(\u0|nios2_qsys_0|E_logic_result[28]~19_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[28]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[28]~27 .lut_mask = 16'hDAD0;
defparam \u0|nios2_qsys_0|E_alu_result[28]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[28]~28 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[28]~28_combout  = (\u0|nios2_qsys_0|E_alu_result[28]~27_combout  & ((\u0|nios2_qsys_0|Add1~56_combout ) # ((\u0|nios2_qsys_0|W_alu_result[30]~18_combout )))) # (!\u0|nios2_qsys_0|E_alu_result[28]~27_combout  & 
// (((!\u0|nios2_qsys_0|W_alu_result[30]~18_combout  & \u0|nios2_qsys_0|Add2~56_combout ))))

	.dataa(\u0|nios2_qsys_0|Add1~56_combout ),
	.datab(\u0|nios2_qsys_0|E_alu_result[28]~27_combout ),
	.datac(\u0|nios2_qsys_0|W_alu_result[30]~18_combout ),
	.datad(\u0|nios2_qsys_0|Add2~56_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[28]~28 .lut_mask = 16'hCBC8;
defparam \u0|nios2_qsys_0|E_alu_result[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[28]~56 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[28]~56_combout  = (!\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout  & (!\u0|nios2_qsys_0|R_ctrl_br_cmp~regout  & \u0|nios2_qsys_0|E_alu_result[28]~28_combout ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout ),
	.datac(\u0|nios2_qsys_0|R_ctrl_br_cmp~regout ),
	.datad(\u0|nios2_qsys_0|E_alu_result[28]~28_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[28]~56_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[28]~56 .lut_mask = 16'h0300;
defparam \u0|nios2_qsys_0|E_alu_result[28]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y19_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[28] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_alu_result[28]~56_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [28]));

// Location: LCCOMB_X19_Y19_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[28]~2 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[28]~2_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (\u0|nios2_qsys_0|av_ld_byte3_data [4])) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((!\u0|nios2_qsys_0|E_alu_result~26_combout  & \u0|nios2_qsys_0|W_alu_result [28]))))

	.dataa(\u0|nios2_qsys_0|av_ld_byte3_data [4]),
	.datab(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datac(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.datad(\u0|nios2_qsys_0|W_alu_result [28]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[28]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[28]~2 .lut_mask = 16'h8B88;
defparam \u0|nios2_qsys_0|W_rf_wr_data[28]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|d_writedata[31]~7 (
// Equation(s):
// \u0|nios2_qsys_0|d_writedata[31]~7_combout  = (\u0|nios2_qsys_0|Equal133~0_combout  & (\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [7])) # (!\u0|nios2_qsys_0|Equal133~0_combout  & 
// ((\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [15])))

	.dataa(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|Equal133~0_combout ),
	.datad(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|d_writedata[31]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|d_writedata[31]~7 .lut_mask = 16'hAFA0;
defparam \u0|nios2_qsys_0|d_writedata[31]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|d_writedata[31]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|d_writedata[31]~feeder_combout  = \u0|nios2_qsys_0|d_writedata[31]~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|d_writedata[31]~7_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|d_writedata[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|d_writedata[31]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|d_writedata[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[31] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|d_writedata[31]~feeder_combout ),
	.sdata(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [31]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|D_iw [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [31]));

// Location: LCCOMB_X29_Y22_N4
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~20 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~20_combout  = (\u0|nios2_qsys_0|d_writedata [31] & \u0|cmd_xbar_mux|saved_grant [1])

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|d_writedata [31]),
	.datac(vcc),
	.datad(\u0|cmd_xbar_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~20 .lut_mask = 16'hCC00;
defparam \u0|cmd_xbar_mux|src_payload~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y22_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata[31] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [31]));

// Location: LCCOMB_X29_Y22_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~19 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~19_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [31])) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [31])))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [31]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [31]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~19 .lut_mask = 16'hCCF0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~24 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~24_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20] & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout ))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~24 .lut_mask = 16'hB380;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y15_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[25] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [25]));

// Location: LCFF_X29_Y15_N7
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[25] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [25]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [25]));

// Location: LCCOMB_X29_Y15_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte3_data_nxt~10 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte3_data_nxt~10_combout  = (\u0|rsp_xbar_demux_001|src1_valid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~37_combout ) # ((\u0|rsp_xbar_demux|src1_valid~0_combout  & 
// \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [25])))) # (!\u0|rsp_xbar_demux_001|src1_valid~0_combout  & (((\u0|rsp_xbar_demux|src1_valid~0_combout  & \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [25]))))

	.dataa(\u0|rsp_xbar_demux_001|src1_valid~0_combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~37_combout ),
	.datac(\u0|rsp_xbar_demux|src1_valid~0_combout ),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [25]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~10 .lut_mask = 16'hF888;
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte3_data_nxt~9 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte3_data_nxt~9_combout  = (\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]~regout  & (!\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout  & 
// (\u0|onchip_memory2_1_s1_translator|read_latency_shift_reg [0] & \u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [25])))

	.dataa(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]~regout ),
	.datab(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout ),
	.datac(\u0|onchip_memory2_1_s1_translator|read_latency_shift_reg [0]),
	.datad(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~9 .lut_mask = 16'h2000;
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte3_data_nxt~11 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte3_data_nxt~11_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (((\u0|nios2_qsys_0|av_fill_bit~0_combout )))) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((\u0|nios2_qsys_0|av_ld_byte3_data_nxt~10_combout ) # 
// ((\u0|nios2_qsys_0|av_ld_byte3_data_nxt~9_combout ))))

	.dataa(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.datab(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~10_combout ),
	.datac(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~9_combout ),
	.datad(\u0|nios2_qsys_0|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~11 .lut_mask = 16'hFE54;
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y19_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte3_data[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~11_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte3_data [1]));

// Location: LCCOMB_X24_Y19_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[25]~59 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[25]~59_combout  = (\u0|nios2_qsys_0|E_alu_result[25]~34_combout  & (!\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout  & !\u0|nios2_qsys_0|R_ctrl_br_cmp~regout ))

	.dataa(\u0|nios2_qsys_0|E_alu_result[25]~34_combout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout ),
	.datad(\u0|nios2_qsys_0|R_ctrl_br_cmp~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[25]~59_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[25]~59 .lut_mask = 16'h000A;
defparam \u0|nios2_qsys_0|E_alu_result[25]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y19_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[25] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_alu_result[25]~59_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [25]));

// Location: LCCOMB_X24_Y19_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[25]~11 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[25]~11_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|av_ld_byte3_data [1])))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (!\u0|nios2_qsys_0|E_alu_result~26_combout  & ((\u0|nios2_qsys_0|W_alu_result 
// [25]))))

	.dataa(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.datab(\u0|nios2_qsys_0|av_ld_byte3_data [1]),
	.datac(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datad(\u0|nios2_qsys_0|W_alu_result [25]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[25]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[25]~11 .lut_mask = 16'hC5C0;
defparam \u0|nios2_qsys_0|W_rf_wr_data[25]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y21_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[28] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|d_writedata[28]~4_combout ),
	.sdata(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [28]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|D_iw [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [28]));

// Location: LCCOMB_X29_Y20_N26
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~17 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~17_combout  = (\u0|cmd_xbar_mux|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [28])

	.dataa(\u0|cmd_xbar_mux|saved_grant [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|d_writedata [28]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~17 .lut_mask = 16'hAA00;
defparam \u0|cmd_xbar_mux|src_payload~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y20_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata[28] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [28]));

// Location: LCCOMB_X30_Y23_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~16 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~16_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [28])) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [28])))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [28]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [28]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~16 .lut_mask = 16'hAFA0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~23 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~23_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20] & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout )))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~23 .lut_mask = 16'hB830;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y14_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[24] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [24]));

// Location: LCFF_X27_Y14_N19
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[24] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [24]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [24]));

// Location: LCCOMB_X27_Y14_N0
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~35 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~35_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~34_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88~portadataout ))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~34_combout ),
	.datac(vcc),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~35 .lut_mask = 16'hEECC;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte3_data_nxt~13 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte3_data_nxt~13_combout  = (\u0|rsp_xbar_demux_001|src1_valid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~35_combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre 
// [24] & \u0|rsp_xbar_demux|src1_valid~0_combout )))) # (!\u0|rsp_xbar_demux_001|src1_valid~0_combout  & (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [24] & (\u0|rsp_xbar_demux|src1_valid~0_combout )))

	.dataa(\u0|rsp_xbar_demux_001|src1_valid~0_combout ),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [24]),
	.datac(\u0|rsp_xbar_demux|src1_valid~0_combout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~35_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~13 .lut_mask = 16'hEAC0;
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte3_data_nxt~12 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte3_data_nxt~12_combout  = (\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]~regout  & (!\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout  & 
// (\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [24] & \u0|onchip_memory2_1_s1_translator|read_latency_shift_reg [0])))

	.dataa(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]~regout ),
	.datab(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout ),
	.datac(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [24]),
	.datad(\u0|onchip_memory2_1_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~12 .lut_mask = 16'h2000;
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte3_data_nxt~14 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte3_data_nxt~14_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (((\u0|nios2_qsys_0|av_fill_bit~0_combout )))) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((\u0|nios2_qsys_0|av_ld_byte3_data_nxt~13_combout ) # 
// ((\u0|nios2_qsys_0|av_ld_byte3_data_nxt~12_combout ))))

	.dataa(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.datab(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~13_combout ),
	.datac(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~12_combout ),
	.datad(\u0|nios2_qsys_0|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~14 .lut_mask = 16'hFE54;
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y19_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte3_data[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~14_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte3_data [0]));

// Location: LCCOMB_X19_Y20_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[24]~35 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[24]~35_combout  = (\u0|nios2_qsys_0|W_alu_result[30]~18_combout  & ((\u0|nios2_qsys_0|W_alu_result[30]~19_combout  & ((\u0|nios2_qsys_0|E_shift_rot_result [24]))) # (!\u0|nios2_qsys_0|W_alu_result[30]~19_combout  & 
// (\u0|nios2_qsys_0|E_logic_result[24]~22_combout )))) # (!\u0|nios2_qsys_0|W_alu_result[30]~18_combout  & (((\u0|nios2_qsys_0|W_alu_result[30]~19_combout ))))

	.dataa(\u0|nios2_qsys_0|E_logic_result[24]~22_combout ),
	.datab(\u0|nios2_qsys_0|W_alu_result[30]~18_combout ),
	.datac(\u0|nios2_qsys_0|E_shift_rot_result [24]),
	.datad(\u0|nios2_qsys_0|W_alu_result[30]~19_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[24]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[24]~35 .lut_mask = 16'hF388;
defparam \u0|nios2_qsys_0|E_alu_result[24]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[24]~36 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[24]~36_combout  = (\u0|nios2_qsys_0|E_alu_result[24]~35_combout  & ((\u0|nios2_qsys_0|Add1~48_combout ) # ((\u0|nios2_qsys_0|W_alu_result[30]~18_combout )))) # (!\u0|nios2_qsys_0|E_alu_result[24]~35_combout  & 
// (((\u0|nios2_qsys_0|Add2~48_combout  & !\u0|nios2_qsys_0|W_alu_result[30]~18_combout ))))

	.dataa(\u0|nios2_qsys_0|Add1~48_combout ),
	.datab(\u0|nios2_qsys_0|E_alu_result[24]~35_combout ),
	.datac(\u0|nios2_qsys_0|Add2~48_combout ),
	.datad(\u0|nios2_qsys_0|W_alu_result[30]~18_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[24]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[24]~36 .lut_mask = 16'hCCB8;
defparam \u0|nios2_qsys_0|E_alu_result[24]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[24]~60 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[24]~60_combout  = (!\u0|nios2_qsys_0|R_ctrl_br_cmp~regout  & (!\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout  & \u0|nios2_qsys_0|E_alu_result[24]~36_combout ))

	.dataa(\u0|nios2_qsys_0|R_ctrl_br_cmp~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout ),
	.datad(\u0|nios2_qsys_0|E_alu_result[24]~36_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[24]~60_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[24]~60 .lut_mask = 16'h0500;
defparam \u0|nios2_qsys_0|E_alu_result[24]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y19_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[24] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_alu_result[24]~60_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [24]));

// Location: LCCOMB_X22_Y19_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[24]~16 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[24]~16_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|av_ld_byte3_data [0])))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (!\u0|nios2_qsys_0|E_alu_result~26_combout  & ((\u0|nios2_qsys_0|W_alu_result 
// [24]))))

	.dataa(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.datab(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datac(\u0|nios2_qsys_0|av_ld_byte3_data [0]),
	.datad(\u0|nios2_qsys_0|W_alu_result [24]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[24]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[24]~16 .lut_mask = 16'hD1C0;
defparam \u0|nios2_qsys_0|W_rf_wr_data[24]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[25] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|d_writedata[25]~1_combout ),
	.sdata(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [25]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|D_iw [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [25]));

// Location: LCCOMB_X29_Y20_N24
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~14 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~14_combout  = (\u0|cmd_xbar_mux|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [25])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux|saved_grant [1]),
	.datad(\u0|nios2_qsys_0|d_writedata [25]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~14 .lut_mask = 16'hF000;
defparam \u0|cmd_xbar_mux|src_payload~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y20_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata[25] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [25]));

// Location: LCCOMB_X28_Y22_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~13 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~13_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [25])) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [25])))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [25]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [25]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~13 .lut_mask = 16'hCCF0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~64 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~64_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [8])) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [8])))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [8]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~64_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~64 .lut_mask = 16'hAAF0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37]~feeder_combout  = 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [37]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [37]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y22_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]));

// Location: LCCOMB_X30_Y21_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~26 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~26_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [9] & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]) # 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [9]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~26 .lut_mask = 16'hEF00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y21_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [9]));

// Location: LCCOMB_X34_Y21_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~70 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~70_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [9]))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [9]))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [9]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [9]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~70_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~70 .lut_mask = 16'hCCAA;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~71 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~71_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & (((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout  & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~70_combout )))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [11]))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [11]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~70_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~71_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~71 .lut_mask = 16'h2E22;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~71_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[11]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [10]));

// Location: LCCOMB_X34_Y21_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~65 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~65_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~64_combout ))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [10]))))

	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~64_combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [10]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~65_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~65 .lut_mask = 16'h7340;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~65_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[11]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [9]));

// Location: LCCOMB_X34_Y21_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]~feeder_combout  = 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [9]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [9]));

// Location: LCCOMB_X30_Y21_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~21 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~21_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [9])))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6])))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [9]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~21 .lut_mask = 16'hF808;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y21_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [6]));

// Location: LCCOMB_X31_Y20_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|Mux30~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|Mux30~0_combout  = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout  & 
// ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [6])) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [6])))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [6]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|Mux30~0 .lut_mask = 16'h00B8;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [7])) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|Mux30~0_combout )))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [7]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|Mux30~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8 .lut_mask = 16'hF3C0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~19 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~19_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [7] & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]) # 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37])) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout )))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [7]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~19 .lut_mask = 16'hF0D0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y22_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [7]));

// Location: LCCOMB_X34_Y21_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~56 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~56_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [7]))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [7]))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [7]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [7]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~56_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~56 .lut_mask = 16'hCCAA;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~57 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~57_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~56_combout  & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [9]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~56_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [9]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~57_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~57 .lut_mask = 16'h5D08;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~57_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[11]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [8]));

// Location: LCFF_X32_Y21_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8_combout ),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [7]));

// Location: LCCOMB_X33_Y21_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7]~feeder_combout  = 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [7]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [7]));

// Location: LCFF_X30_Y22_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[4]~1_combout ),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [4]));

// Location: LCCOMB_X28_Y21_N20
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~5 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~5_combout  = (\u0|nios2_qsys_0|d_writedata [4] & \u0|cmd_xbar_mux|saved_grant [1])

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|d_writedata [4]),
	.datac(\u0|cmd_xbar_mux|saved_grant [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~5 .lut_mask = 16'hC0C0;
defparam \u0|cmd_xbar_mux|src_payload~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y21_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [4]));

// Location: LCCOMB_X32_Y21_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~4 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~4_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [4])) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [4])))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [4]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~4 .lut_mask = 16'hD8D8;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~11 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~11_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [6])) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout  & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [6]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~11 .lut_mask = 16'hAAC0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y21_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [3]));

// Location: LCCOMB_X29_Y21_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~3 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~3_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [3])) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [3])))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [3]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [3]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~3 .lut_mask = 16'hCCF0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~34 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~34_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~33_combout  & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [7]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~33_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [7]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~34_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~34 .lut_mask = 16'h3B08;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y21_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[11]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [6]));

// Location: LCCOMB_X32_Y21_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~27 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~26_combout  & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [6]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~26_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [6]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~27 .lut_mask = 16'h3B08;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y21_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[11]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [5]));

// Location: LCCOMB_X33_Y21_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]~feeder_combout  = 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [5]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [5]));

// Location: LCCOMB_X29_Y21_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~10 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~10_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [5])))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2] & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout )))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [5]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~10 .lut_mask = 16'hEA40;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y21_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [2]));

// Location: LCCOMB_X29_Y21_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~2 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~2_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [2]))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [2]))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [2]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [2]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~2 .lut_mask = 16'hCCAA;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~29 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~29_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20] & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout ))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~29 .lut_mask = 16'h88F0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y15_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[30] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [30]));

// Location: LCFF_X30_Y15_N27
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[30] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [30]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [30]));

// Location: LCCOMB_X30_Y15_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte3_data_nxt~19 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte3_data_nxt~19_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~47_combout  & ((\u0|rsp_xbar_demux_001|src1_valid~0_combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre 
// [30] & \u0|rsp_xbar_demux|src1_valid~0_combout )))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~47_combout  & (((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [30] & \u0|rsp_xbar_demux|src1_valid~0_combout 
// ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~47_combout ),
	.datab(\u0|rsp_xbar_demux_001|src1_valid~0_combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [30]),
	.datad(\u0|rsp_xbar_demux|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~19 .lut_mask = 16'hF888;
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte3_data_nxt~20 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte3_data_nxt~20_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (\u0|nios2_qsys_0|av_fill_bit~0_combout )) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (((\u0|nios2_qsys_0|av_ld_byte3_data_nxt~18_combout ) # 
// (\u0|nios2_qsys_0|av_ld_byte3_data_nxt~19_combout ))))

	.dataa(\u0|nios2_qsys_0|av_fill_bit~0_combout ),
	.datab(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.datac(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~18_combout ),
	.datad(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~19_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~20 .lut_mask = 16'hBBB8;
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y19_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte3_data[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~20_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte3_data [6]));

// Location: LCFF_X22_Y19_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte2_data[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte2_data[6]~6_combout ),
	.sdata(\u0|nios2_qsys_0|av_ld_byte3_data [6]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte2_data [6]));

// Location: LCCOMB_X22_Y19_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[22]~19 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[22]~19_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|av_ld_byte2_data [6])))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (\u0|nios2_qsys_0|W_alu_result [22] & ((!\u0|nios2_qsys_0|E_alu_result~26_combout 
// ))))

	.dataa(\u0|nios2_qsys_0|W_alu_result [22]),
	.datab(\u0|nios2_qsys_0|av_ld_byte2_data [6]),
	.datac(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datad(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[22]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[22]~19 .lut_mask = 16'hC0CA;
defparam \u0|nios2_qsys_0|W_rf_wr_data[22]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src1[18]~49 (
// Equation(s):
// \u0|nios2_qsys_0|R_src1[18]~49_combout  = (!\u0|nios2_qsys_0|R_src1~33_combout  & (\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [18] & ((!\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ) # 
// (!\u0|nios2_qsys_0|E_valid~regout ))))

	.dataa(\u0|nios2_qsys_0|R_src1~33_combout ),
	.datab(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [18]),
	.datac(\u0|nios2_qsys_0|E_valid~regout ),
	.datad(\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src1[18]~49_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src1[18]~49 .lut_mask = 16'h0444;
defparam \u0|nios2_qsys_0|R_src1[18]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y21_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src1[18]~49_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [18]));

// Location: LCCOMB_X21_Y23_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[18]~30 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[18]~30_combout  = (\u0|nios2_qsys_0|E_src2 [18] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|E_src1 [18] & \u0|nios2_qsys_0|R_logic_op [0]))))) # (!\u0|nios2_qsys_0|E_src2 [18] & ((\u0|nios2_qsys_0|R_logic_op 
// [1] & (\u0|nios2_qsys_0|E_src1 [18])) # (!\u0|nios2_qsys_0|R_logic_op [1] & (!\u0|nios2_qsys_0|E_src1 [18] & !\u0|nios2_qsys_0|R_logic_op [0]))))

	.dataa(\u0|nios2_qsys_0|E_src2 [18]),
	.datab(\u0|nios2_qsys_0|R_logic_op [1]),
	.datac(\u0|nios2_qsys_0|E_src1 [18]),
	.datad(\u0|nios2_qsys_0|R_logic_op [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[18]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[18]~30 .lut_mask = 16'h68C9;
defparam \u0|nios2_qsys_0|E_logic_result[18]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[18]~48 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[18]~48_combout  = (\u0|nios2_qsys_0|W_alu_result[30]~18_combout  & ((\u0|nios2_qsys_0|E_logic_result[18]~30_combout ) # ((\u0|nios2_qsys_0|W_alu_result[30]~19_combout )))) # (!\u0|nios2_qsys_0|W_alu_result[30]~18_combout  & 
// (((!\u0|nios2_qsys_0|W_alu_result[30]~19_combout  & \u0|nios2_qsys_0|Add2~36_combout ))))

	.dataa(\u0|nios2_qsys_0|W_alu_result[30]~18_combout ),
	.datab(\u0|nios2_qsys_0|E_logic_result[18]~30_combout ),
	.datac(\u0|nios2_qsys_0|W_alu_result[30]~19_combout ),
	.datad(\u0|nios2_qsys_0|Add2~36_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[18]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[18]~48 .lut_mask = 16'hADA8;
defparam \u0|nios2_qsys_0|E_alu_result[18]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[18]~49 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[18]~49_combout  = (\u0|nios2_qsys_0|E_alu_result[18]~48_combout  & ((\u0|nios2_qsys_0|E_shift_rot_result [18]) # ((!\u0|nios2_qsys_0|W_alu_result[30]~19_combout )))) # (!\u0|nios2_qsys_0|E_alu_result[18]~48_combout  & 
// (((\u0|nios2_qsys_0|W_alu_result[30]~19_combout  & \u0|nios2_qsys_0|Add1~36_combout ))))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_result [18]),
	.datab(\u0|nios2_qsys_0|E_alu_result[18]~48_combout ),
	.datac(\u0|nios2_qsys_0|W_alu_result[30]~19_combout ),
	.datad(\u0|nios2_qsys_0|Add1~36_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[18]~49_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[18]~49 .lut_mask = 16'hBC8C;
defparam \u0|nios2_qsys_0|E_alu_result[18]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_result[18]~65 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_result[18]~65_combout  = (!\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout  & (!\u0|nios2_qsys_0|R_ctrl_br_cmp~regout  & \u0|nios2_qsys_0|E_alu_result[18]~49_combout ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout ),
	.datac(\u0|nios2_qsys_0|R_ctrl_br_cmp~regout ),
	.datad(\u0|nios2_qsys_0|E_alu_result[18]~49_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_result[18]~65_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_result[18]~65 .lut_mask = 16'h0300;
defparam \u0|nios2_qsys_0|E_alu_result[18]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y19_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_alu_result[18]~65_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [18]));

// Location: LCCOMB_X25_Y19_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[18]~25 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[18]~25_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|av_ld_byte2_data [2])))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (!\u0|nios2_qsys_0|E_alu_result~26_combout  & ((\u0|nios2_qsys_0|W_alu_result 
// [18]))))

	.dataa(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datab(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.datac(\u0|nios2_qsys_0|av_ld_byte2_data [2]),
	.datad(\u0|nios2_qsys_0|W_alu_result [18]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[18]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[18]~25 .lut_mask = 16'hB1A0;
defparam \u0|nios2_qsys_0|W_rf_wr_data[18]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|d_writedata[25]~1 (
// Equation(s):
// \u0|nios2_qsys_0|d_writedata[25]~1_combout  = (\u0|nios2_qsys_0|Equal133~0_combout  & (\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [1])) # (!\u0|nios2_qsys_0|Equal133~0_combout  & 
// ((\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [9])))

	.dataa(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datab(\u0|nios2_qsys_0|Equal133~0_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|d_writedata[25]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|d_writedata[25]~1 .lut_mask = 16'hBB88;
defparam \u0|nios2_qsys_0|d_writedata[25]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y22_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|d_writedata[25]~1_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [9]));

// Location: LCCOMB_X28_Y22_N10
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~15 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~15_combout  = (\u0|nios2_qsys_0|d_writedata [9] & \u0|cmd_xbar_mux_001|saved_grant [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_writedata [9]),
	.datad(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~15 .lut_mask = 16'hF000;
defparam \u0|cmd_xbar_mux_001|src_payload~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y10
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode843w[2]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode843w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~15_combout ,\u0|cmd_xbar_mux_001|src_payload~16_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],\u0|cmd_xbar_mux_001|src_data [41],
\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_a_address_width = 11;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_a_byte_size = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_a_data_width = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_a_last_address = 2047;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_b_address_width = 11;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_b_data_width = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[8]~17 (
// Equation(s):
// \u0|dma_0|rm|oFF_data[8]~17_combout  = (\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[8]~23_combout ) # 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout  & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[8]~23_combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout ),
	.datac(\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[8]~17 .lut_mask = 16'hE0A0;
defparam \u0|dma_0|rm|oFF_data[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[8] (
// Equation(s):
// \u0|dma_0|rm|oFF_data [8] = (GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & (\u0|dma_0|rm|oFF_data[8]~17_combout )) # (!GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & ((\u0|dma_0|rm|oFF_data [8])))

	.dataa(vcc),
	.datab(\u0|dma_0|rm|oFF_data[8]~17_combout ),
	.datac(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ),
	.datad(\u0|dma_0|rm|oFF_data [8]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data [8]),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[8] .lut_mask = 16'hCFC0;
defparam \u0|dma_0|rm|oFF_data[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y29
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode822w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode822w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~15_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X26_Y4
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode835w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode835w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~15_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N18
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[9]~22 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[9]~22_combout  = (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout ))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[9]~22 .lut_mask = 16'h5404;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N16
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[9]~16 (
// Equation(s):
// \u0|dma_0|rm|oFF_data[9]~16_combout  = (\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[9]~22_combout ) # 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 ),
	.datac(\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[9]~22_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data[9]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[9]~16 .lut_mask = 16'hF080;
defparam \u0|dma_0|rm|oFF_data[9]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N4
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[9] (
// Equation(s):
// \u0|dma_0|rm|oFF_data [9] = (GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & (\u0|dma_0|rm|oFF_data[9]~16_combout )) # (!GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & ((\u0|dma_0|rm|oFF_data [9])))

	.dataa(vcc),
	.datab(\u0|dma_0|rm|oFF_data[9]~16_combout ),
	.datac(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ),
	.datad(\u0|dma_0|rm|oFF_data [9]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data [9]),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[9] .lut_mask = 16'hCFC0;
defparam \u0|dma_0|rm|oFF_data[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[10] (
// Equation(s):
// \u0|dma_0|rm|oFF_data [10] = (GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & (\u0|dma_0|rm|oFF_data[10]~15_combout )) # (!GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & ((\u0|dma_0|rm|oFF_data [10])))

	.dataa(\u0|dma_0|rm|oFF_data[10]~15_combout ),
	.datab(vcc),
	.datac(\u0|dma_0|rm|oFF_data [10]),
	.datad(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data [10]),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[10] .lut_mask = 16'hAAF0;
defparam \u0|dma_0|rm|oFF_data[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N22
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[11] (
// Equation(s):
// \u0|dma_0|rm|oFF_data [11] = (GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & (\u0|dma_0|rm|oFF_data[11]~7_combout )) # (!GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & ((\u0|dma_0|rm|oFF_data [11])))

	.dataa(\u0|dma_0|rm|oFF_data[11]~7_combout ),
	.datab(vcc),
	.datac(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ),
	.datad(\u0|dma_0|rm|oFF_data [11]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data [11]),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[11] .lut_mask = 16'hAFA0;
defparam \u0|dma_0|rm|oFF_data[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[13] (
// Equation(s):
// \u0|dma_0|rm|oFF_data [13] = (GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & (\u0|dma_0|rm|oFF_data[13]~11_combout )) # (!GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & ((\u0|dma_0|rm|oFF_data [13])))

	.dataa(\u0|dma_0|rm|oFF_data[13]~11_combout ),
	.datab(vcc),
	.datac(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ),
	.datad(\u0|dma_0|rm|oFF_data [13]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data [13]),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[13] .lut_mask = 16'hAFA0;
defparam \u0|dma_0|rm|oFF_data[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N16
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~10 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~10_combout  = (\u0|nios2_qsys_0|d_writedata [13] & \u0|cmd_xbar_mux_001|saved_grant [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_writedata [13]),
	.datad(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~10 .lut_mask = 16'hF000;
defparam \u0|cmd_xbar_mux_001|src_payload~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|d_writedata[30]~6 (
// Equation(s):
// \u0|nios2_qsys_0|d_writedata[30]~6_combout  = (\u0|nios2_qsys_0|Equal133~0_combout  & ((\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [6]))) # (!\u0|nios2_qsys_0|Equal133~0_combout  & 
// (\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [14]))

	.dataa(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datad(\u0|nios2_qsys_0|Equal133~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|d_writedata[30]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|d_writedata[30]~6 .lut_mask = 16'hF0AA;
defparam \u0|nios2_qsys_0|d_writedata[30]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y21_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|d_writedata[30]~6_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [14]));

// Location: LCCOMB_X27_Y21_N20
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~9 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~9_combout  = (\u0|nios2_qsys_0|d_writedata [14] & \u0|cmd_xbar_mux_001|saved_grant [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_writedata [14]),
	.datad(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~9 .lut_mask = 16'hF000;
defparam \u0|cmd_xbar_mux_001|src_payload~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y15
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode843w[2]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode843w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~9_combout ,\u0|cmd_xbar_mux_001|src_payload~10_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],\u0|cmd_xbar_mux_001|src_data [41],
\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_a_address_width = 11;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_a_byte_size = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_a_data_width = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_a_last_address = 2047;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_b_address_width = 11;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_b_data_width = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[14]~10 (
// Equation(s):
// \u0|dma_0|rm|oFF_data[14]~10_combout  = (\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[14]~16_combout ) # 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78  & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[14]~16_combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 ),
	.datac(\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data[14]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[14]~10 .lut_mask = 16'hE0A0;
defparam \u0|dma_0|rm|oFF_data[14]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[14] (
// Equation(s):
// \u0|dma_0|rm|oFF_data [14] = (GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & (\u0|dma_0|rm|oFF_data[14]~10_combout )) # (!GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & ((\u0|dma_0|rm|oFF_data [14])))

	.dataa(vcc),
	.datab(\u0|dma_0|rm|oFF_data[14]~10_combout ),
	.datac(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ),
	.datad(\u0|dma_0|rm|oFF_data [14]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data [14]),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[14] .lut_mask = 16'hCFC0;
defparam \u0|dma_0|rm|oFF_data[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[15] (
// Equation(s):
// \u0|dma_0|rm|oFF_data [15] = (GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & (\u0|dma_0|rm|oFF_data[15]~12_combout )) # (!GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & ((\u0|dma_0|rm|oFF_data [15])))

	.dataa(\u0|dma_0|rm|oFF_data[15]~12_combout ),
	.datab(vcc),
	.datac(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ),
	.datad(\u0|dma_0|rm|oFF_data [15]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data [15]),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[15] .lut_mask = 16'hAFA0;
defparam \u0|dma_0|rm|oFF_data[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N26
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~12 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~12_combout  = (\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [18])

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_writedata [18]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~12 .lut_mask = 16'hA0A0;
defparam \u0|cmd_xbar_mux_001|src_payload~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N0
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[16]~9 (
// Equation(s):
// \u0|dma_0|rm|oFF_data[16]~9_combout  = (\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[16]~15_combout ) # 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout  & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[16]~15_combout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data[16]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[16]~9 .lut_mask = 16'hA888;
defparam \u0|dma_0|rm|oFF_data[16]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N24
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[16] (
// Equation(s):
// \u0|dma_0|rm|oFF_data [16] = (GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & (\u0|dma_0|rm|oFF_data[16]~9_combout )) # (!GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & ((\u0|dma_0|rm|oFF_data [16])))

	.dataa(vcc),
	.datab(\u0|dma_0|rm|oFF_data[16]~9_combout ),
	.datac(\u0|dma_0|rm|oFF_data [16]),
	.datad(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data [16]),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[16] .lut_mask = 16'hCCF0;
defparam \u0|dma_0|rm|oFF_data[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[17] (
// Equation(s):
// \u0|dma_0|rm|oFF_data [17] = (GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & (\u0|dma_0|rm|oFF_data[17]~14_combout )) # (!GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & ((\u0|dma_0|rm|oFF_data [17])))

	.dataa(\u0|dma_0|rm|oFF_data[17]~14_combout ),
	.datab(vcc),
	.datac(\u0|dma_0|rm|oFF_data [17]),
	.datad(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data [17]),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[17] .lut_mask = 16'hAAF0;
defparam \u0|dma_0|rm|oFF_data[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N24
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[18] (
// Equation(s):
// \u0|dma_0|rm|oFF_data [18] = (GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & (\u0|dma_0|rm|oFF_data[18]~13_combout )) # (!GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & ((\u0|dma_0|rm|oFF_data [18])))

	.dataa(\u0|dma_0|rm|oFF_data[18]~13_combout ),
	.datab(vcc),
	.datac(\u0|dma_0|rm|oFF_data [18]),
	.datad(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data [18]),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[18] .lut_mask = 16'hAAF0;
defparam \u0|dma_0|rm|oFF_data[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N30
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writedata[17]~18 (
// Equation(s):
// \u0|dma_0|wm|oWM_writedata[17]~18_combout  = (\u0|dma_0|fi|buffer~0_regout  & ((\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a17 ))) # (!\u0|dma_0|fi|buffer~0_regout  & (\u0|dma_0|fi|buffer~18_regout ))

	.dataa(\u0|dma_0|fi|buffer~18_regout ),
	.datab(\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a17 ),
	.datac(vcc),
	.datad(\u0|dma_0|fi|buffer~0_regout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writedata[17]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writedata[17]~18 .lut_mask = 16'hCCAA;
defparam \u0|dma_0|wm|oWM_writedata[17]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y17_N23
cycloneii_lcell_ff \u0|dma_0|fi|buffer_rtl_0_bypass[34] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|dma_0|rm|oFF_data [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer_rtl_0_bypass [34]));

// Location: LCFF_X27_Y17_N31
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writedata[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writedata[17]~18_combout ),
	.sdata(\u0|dma_0|fi|buffer_rtl_0_bypass [34]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|fi|buffer~38_combout ),
	.ena(\u0|dma_0|wm|oWM_writedata[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writedata [17]));

// Location: LCCOMB_X28_Y21_N4
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[17] (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data [17] = (\u0|nios2_qsys_0|d_writedata [17] & ((\u0|cmd_xbar_mux_002|saved_grant [1]) # ((\u0|cmd_xbar_mux_002|saved_grant [2] & \u0|dma_0|wm|oWM_writedata [17])))) # (!\u0|nios2_qsys_0|d_writedata [17] & 
// (\u0|cmd_xbar_mux_002|saved_grant [2] & (\u0|dma_0|wm|oWM_writedata [17])))

	.dataa(\u0|nios2_qsys_0|d_writedata [17]),
	.datab(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.datac(\u0|dma_0|wm|oWM_writedata [17]),
	.datad(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data [17]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[17] .lut_mask = 16'hEAC0;
defparam \u0|cmd_xbar_mux_002|src_data[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N8
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[18] (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data [18] = (\u0|dma_0|wm|oWM_writedata [18] & ((\u0|cmd_xbar_mux_002|saved_grant [2]) # ((\u0|nios2_qsys_0|d_writedata [18] & \u0|cmd_xbar_mux_002|saved_grant [1])))) # (!\u0|dma_0|wm|oWM_writedata [18] & 
// (((\u0|nios2_qsys_0|d_writedata [18] & \u0|cmd_xbar_mux_002|saved_grant [1]))))

	.dataa(\u0|dma_0|wm|oWM_writedata [18]),
	.datab(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.datac(\u0|nios2_qsys_0|d_writedata [18]),
	.datad(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data [18]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[18] .lut_mask = 16'hF888;
defparam \u0|cmd_xbar_mux_002|src_data[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N6
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[21] (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data [21] = (\u0|dma_0|wm|oWM_writedata [21] & ((\u0|cmd_xbar_mux_002|saved_grant [2]) # ((\u0|cmd_xbar_mux_002|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [21])))) # (!\u0|dma_0|wm|oWM_writedata [21] & 
// (\u0|cmd_xbar_mux_002|saved_grant [1] & (\u0|nios2_qsys_0|d_writedata [21])))

	.dataa(\u0|dma_0|wm|oWM_writedata [21]),
	.datab(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datac(\u0|nios2_qsys_0|d_writedata [21]),
	.datad(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data [21]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[21] .lut_mask = 16'hEAC0;
defparam \u0|cmd_xbar_mux_002|src_data[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N2
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_data[16]~10 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_data[16]~10_combout  = (\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [16] & ((\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # ((\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [16] 
// & \u0|rsp_xbar_demux_002|src1_valid~0_combout )))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [16] & (\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [16] & ((\u0|rsp_xbar_demux_002|src1_valid~0_combout ))))

	.dataa(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [16]),
	.datab(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [16]),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|rsp_xbar_demux_002|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_data[16]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_data[16]~10 .lut_mask = 16'hECA0;
defparam \u0|rsp_xbar_mux_001|src_data[16]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N8
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_data[16] (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_data [16] = (\u0|rsp_xbar_mux_001|src_payload~15_combout ) # ((\u0|rsp_xbar_mux_001|src_data[16]~10_combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [16] & \u0|rsp_xbar_demux|src1_valid~0_combout )))

	.dataa(\u0|rsp_xbar_mux_001|src_payload~15_combout ),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [16]),
	.datac(\u0|rsp_xbar_demux|src1_valid~0_combout ),
	.datad(\u0|rsp_xbar_mux_001|src_data[16]~10_combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_data [16]),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_data[16] .lut_mask = 16'hFFEA;
defparam \u0|rsp_xbar_mux_001|src_data[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte2_data[0]~1 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte2_data[0]~1_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (\u0|nios2_qsys_0|av_fill_bit~0_combout )) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((\u0|rsp_xbar_mux_001|src_data [16])))

	.dataa(\u0|nios2_qsys_0|av_fill_bit~0_combout ),
	.datab(\u0|rsp_xbar_mux_001|src_data [16]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte2_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte2_data[0]~1 .lut_mask = 16'hAACC;
defparam \u0|nios2_qsys_0|av_ld_byte2_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y19_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte2_data[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte2_data[0]~1_combout ),
	.sdata(\u0|nios2_qsys_0|av_ld_byte3_data [0]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte2_data [0]));

// Location: LCCOMB_X23_Y20_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src2[16]~1 (
// Equation(s):
// \u0|nios2_qsys_0|E_src2[16]~1_combout  = (\u0|nios2_qsys_0|R_src2_use_imm~regout  & (\u0|nios2_qsys_0|D_iw [21])) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & ((\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b 
// [16])))

	.dataa(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datab(\u0|nios2_qsys_0|D_iw [21]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [16]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src2[16]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src2[16]~1 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|E_src2[16]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y20_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src2[16]~1_combout ),
	.sdata(\u0|nios2_qsys_0|D_iw [6]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|R_src2_hi~0_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [16]));

// Location: LCCOMB_X22_Y21_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[16]~2 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[16]~2_combout  = (\u0|nios2_qsys_0|E_src1 [16] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|E_src2 [16] & \u0|nios2_qsys_0|R_logic_op [0]))))) # (!\u0|nios2_qsys_0|E_src1 [16] & ((\u0|nios2_qsys_0|E_src2 [16] & 
// ((\u0|nios2_qsys_0|R_logic_op [1]))) # (!\u0|nios2_qsys_0|E_src2 [16] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|R_logic_op [1]))))

	.dataa(\u0|nios2_qsys_0|E_src1 [16]),
	.datab(\u0|nios2_qsys_0|E_src2 [16]),
	.datac(\u0|nios2_qsys_0|R_logic_op [0]),
	.datad(\u0|nios2_qsys_0|R_logic_op [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[16]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[16]~2 .lut_mask = 16'h6E81;
defparam \u0|nios2_qsys_0|E_logic_result[16]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|W_alu_result[16]~1 (
// Equation(s):
// \u0|nios2_qsys_0|W_alu_result[16]~1_combout  = (\u0|nios2_qsys_0|R_ctrl_logic~regout  & ((\u0|nios2_qsys_0|E_logic_result[16]~2_combout ))) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout  & (\u0|nios2_qsys_0|E_arith_result[16]~1_combout ))

	.dataa(\u0|nios2_qsys_0|E_arith_result[16]~1_combout ),
	.datab(\u0|nios2_qsys_0|R_ctrl_logic~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_logic_result[16]~2_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_alu_result[16]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_alu_result[16]~1 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|W_alu_result[16]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[14]~4 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[14]~4_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [15]))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [13]))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_result [13]),
	.datab(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [15]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[14]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[14]~4 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[14]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[14]~4_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [14]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [14]));

// Location: LCCOMB_X21_Y21_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[15]~3 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[15]~3_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [16])) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [14])))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_result [16]),
	.datab(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [14]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[15]~3 .lut_mask = 16'hBB88;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[15]~3_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [15]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [15]));

// Location: LCCOMB_X21_Y21_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[18]~16 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[18]~16_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [19])) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [17])))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_result [19]),
	.datab(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [17]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[18]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[18]~16 .lut_mask = 16'hBB88;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[18]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[18]~16_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [18]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [18]));

// Location: LCCOMB_X21_Y21_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[17]~1 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[17]~1_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [18]))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [16]))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_result [16]),
	.datab(\u0|nios2_qsys_0|E_shift_rot_result [18]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[17]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[17]~1 .lut_mask = 16'hCCAA;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[17]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[17]~1_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [17]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [17]));

// Location: LCCOMB_X21_Y21_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[16]~2 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[16]~2_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [17]))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [15]))

	.dataa(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datab(\u0|nios2_qsys_0|E_shift_rot_result [15]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [17]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[16]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[16]~2 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[16]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[16]~2_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [16]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [16]));

// Location: LCFF_X22_Y21_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|W_alu_result[16]~1_combout ),
	.sdata(\u0|nios2_qsys_0|E_shift_rot_result [16]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [16]));

// Location: LCCOMB_X22_Y19_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[16]~27 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[16]~27_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|av_ld_byte2_data [0])))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (!\u0|nios2_qsys_0|E_alu_result~26_combout  & ((\u0|nios2_qsys_0|W_alu_result 
// [16]))))

	.dataa(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.datab(\u0|nios2_qsys_0|av_ld_byte2_data [0]),
	.datac(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datad(\u0|nios2_qsys_0|W_alu_result [16]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[16]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[16]~27 .lut_mask = 16'hC5C0;
defparam \u0|nios2_qsys_0|W_rf_wr_data[16]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|E_st_data[21]~2 (
// Equation(s):
// \u0|nios2_qsys_0|E_st_data[21]~2_combout  = (\u0|nios2_qsys_0|D_iw [4] & ((\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [21]))) # (!\u0|nios2_qsys_0|D_iw [4] & 
// (\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [5]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datac(\u0|nios2_qsys_0|D_iw [4]),
	.datad(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [21]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_st_data[21]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_st_data[21]~2 .lut_mask = 16'hFC0C;
defparam \u0|nios2_qsys_0|E_st_data[21]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y22_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[21] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_st_data[21]~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [21]));

// Location: LCCOMB_X27_Y22_N20
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~19 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~19_combout  = (\u0|nios2_qsys_0|d_writedata [21] & \u0|cmd_xbar_mux_001|saved_grant [1])

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|d_writedata [21]),
	.datac(vcc),
	.datad(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~19 .lut_mask = 16'hCC00;
defparam \u0|cmd_xbar_mux_001|src_payload~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y32
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode822w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode822w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~19_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N30
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[21]~28 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[21]~28_combout  = (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout )) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout )))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[21]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[21]~28 .lut_mask = 16'h00B8;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[21]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N22
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~10 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~10_combout  = (\u0|rsp_xbar_demux_001|src1_valid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[21]~28_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] 
// & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[21]~28_combout ),
	.datac(\u0|rsp_xbar_demux_001|src1_valid~0_combout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~10 .lut_mask = 16'hE0C0;
defparam \u0|rsp_xbar_mux_001|src_payload~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~18 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~18_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20]))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~18 .lut_mask = 16'h88F0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y14_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[21] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [21]));

// Location: LCFF_X23_Y14_N27
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[21] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [21]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [21]));

// Location: LCCOMB_X23_Y14_N20
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_data[21] (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_data [21] = (\u0|rsp_xbar_mux_001|src_data[21]~5_combout ) # ((\u0|rsp_xbar_mux_001|src_payload~10_combout ) # ((\u0|rsp_xbar_demux|src1_valid~0_combout  & \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [21])))

	.dataa(\u0|rsp_xbar_mux_001|src_data[21]~5_combout ),
	.datab(\u0|rsp_xbar_mux_001|src_payload~10_combout ),
	.datac(\u0|rsp_xbar_demux|src1_valid~0_combout ),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [21]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_data [21]),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_data[21] .lut_mask = 16'hFEEE;
defparam \u0|rsp_xbar_mux_001|src_data[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte2_data[5]~5 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte2_data[5]~5_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (\u0|nios2_qsys_0|av_fill_bit~0_combout )) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((\u0|rsp_xbar_mux_001|src_data [21])))

	.dataa(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.datab(\u0|nios2_qsys_0|av_fill_bit~0_combout ),
	.datac(vcc),
	.datad(\u0|rsp_xbar_mux_001|src_data [21]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte2_data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte2_data[5]~5 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|av_ld_byte2_data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte3_data_nxt~15 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte3_data_nxt~15_combout  = (\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]~regout  & (\u0|onchip_memory2_1_s1_translator|read_latency_shift_reg [0] & 
// (!\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout  & \u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [29])))

	.dataa(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]~regout ),
	.datab(\u0|onchip_memory2_1_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout ),
	.datad(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~15 .lut_mask = 16'h0800;
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte3_data_nxt~17 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte3_data_nxt~17_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (((\u0|nios2_qsys_0|av_fill_bit~0_combout )))) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((\u0|nios2_qsys_0|av_ld_byte3_data_nxt~16_combout ) # 
// ((\u0|nios2_qsys_0|av_ld_byte3_data_nxt~15_combout ))))

	.dataa(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~16_combout ),
	.datab(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.datac(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~15_combout ),
	.datad(\u0|nios2_qsys_0|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~17 .lut_mask = 16'hFE32;
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y19_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte3_data[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~17_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte3_data [5]));

// Location: LCFF_X24_Y19_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte2_data[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte2_data[5]~5_combout ),
	.sdata(\u0|nios2_qsys_0|av_ld_byte3_data [5]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte2_data [5]));

// Location: LCFF_X23_Y19_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte1_data[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte1_data[5]~2_combout ),
	.sdata(\u0|nios2_qsys_0|av_ld_byte2_data [5]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.ena(\u0|nios2_qsys_0|av_ld_byte1_data_en~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte1_data [5]));

// Location: LCCOMB_X21_Y20_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[13]~30 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[13]~30_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|av_ld_byte1_data [5])))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (\u0|nios2_qsys_0|W_alu_result [13] & ((!\u0|nios2_qsys_0|E_alu_result~26_combout 
// ))))

	.dataa(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datab(\u0|nios2_qsys_0|W_alu_result [13]),
	.datac(\u0|nios2_qsys_0|av_ld_byte1_data [5]),
	.datad(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[13]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[13]~30 .lut_mask = 16'hA0E4;
defparam \u0|nios2_qsys_0|W_rf_wr_data[13]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|E_st_data[23]~0 (
// Equation(s):
// \u0|nios2_qsys_0|E_st_data[23]~0_combout  = (\u0|nios2_qsys_0|D_iw [4] & ((\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [23]))) # (!\u0|nios2_qsys_0|D_iw [4] & 
// (\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [7]))

	.dataa(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|D_iw [4]),
	.datad(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [23]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_st_data[23]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_st_data[23]~0 .lut_mask = 16'hFA0A;
defparam \u0|nios2_qsys_0|E_st_data[23]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y21_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[23] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_st_data[23]~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [23]));

// Location: LCCOMB_X29_Y21_N20
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~23 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~23_combout  = (\u0|nios2_qsys_0|d_writedata [23] & \u0|cmd_xbar_mux_001|saved_grant [1])

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|d_writedata [23]),
	.datac(vcc),
	.datad(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~23 .lut_mask = 16'hCC00;
defparam \u0|cmd_xbar_mux_001|src_payload~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y11
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode835w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode835w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~23_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X52_Y30
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode822w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode822w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~23_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N16
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[23]~32 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[23]~32_combout  = (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout )) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout )))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[23]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[23]~32 .lut_mask = 16'h0D08;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[23]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y30
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode843w[2]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode843w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~23_combout ,\u0|cmd_xbar_mux_001|src_payload~22_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],\u0|cmd_xbar_mux_001|src_data [41],
\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_a_address_width = 11;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_a_byte_size = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_a_data_width = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_a_first_bit_number = 22;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_a_last_address = 2047;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_b_address_width = 11;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_b_data_width = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N8
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[23]~24 (
// Equation(s):
// \u0|dma_0|rm|oFF_data[23]~24_combout  = (\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[23]~32_combout ) # 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 ))))

	.dataa(\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[23]~32_combout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 ),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data[23]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[23]~24 .lut_mask = 16'hA8A0;
defparam \u0|dma_0|rm|oFF_data[23]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N28
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[23] (
// Equation(s):
// \u0|dma_0|rm|oFF_data [23] = (GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & (\u0|dma_0|rm|oFF_data[23]~24_combout )) # (!GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & ((\u0|dma_0|rm|oFF_data [23])))

	.dataa(vcc),
	.datab(\u0|dma_0|rm|oFF_data[23]~24_combout ),
	.datac(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ),
	.datad(\u0|dma_0|rm|oFF_data [23]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data [23]),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[23] .lut_mask = 16'hCFC0;
defparam \u0|dma_0|rm|oFF_data[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N4
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[25]~26 (
// Equation(s):
// \u0|dma_0|rm|oFF_data[25]~26_combout  = (\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~36_combout ) # 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~36_combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 ),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data[25]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[25]~26 .lut_mask = 16'hE0A0;
defparam \u0|dma_0|rm|oFF_data[25]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N22
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[25] (
// Equation(s):
// \u0|dma_0|rm|oFF_data [25] = (GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & (\u0|dma_0|rm|oFF_data[25]~26_combout )) # (!GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & ((\u0|dma_0|rm|oFF_data [25])))

	.dataa(vcc),
	.datab(\u0|dma_0|rm|oFF_data[25]~26_combout ),
	.datac(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ),
	.datad(\u0|dma_0|rm|oFF_data [25]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data [25]),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[25] .lut_mask = 16'hCFC0;
defparam \u0|dma_0|rm|oFF_data[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[26] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|d_writedata[26]~2_combout ),
	.sdata(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [26]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|D_iw [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [26]));

// Location: LCCOMB_X29_Y20_N2
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~26 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~26_combout  = (\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [26])

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|d_writedata [26]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~26 .lut_mask = 16'hAA00;
defparam \u0|cmd_xbar_mux_001|src_payload~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N8
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~27 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~27_combout  = (\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [28])

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|d_writedata [28]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~27 .lut_mask = 16'hAA00;
defparam \u0|cmd_xbar_mux_001|src_payload~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N28
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[26]~27 (
// Equation(s):
// \u0|dma_0|rm|oFF_data[26]~27_combout  = (\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~38_combout ) # 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90~portadataout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~38_combout ),
	.datab(\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90~portadataout ),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data[26]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[26]~27 .lut_mask = 16'hC888;
defparam \u0|dma_0|rm|oFF_data[26]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N18
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[26] (
// Equation(s):
// \u0|dma_0|rm|oFF_data [26] = (GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & (\u0|dma_0|rm|oFF_data[26]~27_combout )) # (!GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & ((\u0|dma_0|rm|oFF_data [26])))

	.dataa(vcc),
	.datab(\u0|dma_0|rm|oFF_data[26]~27_combout ),
	.datac(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ),
	.datad(\u0|dma_0|rm|oFF_data [26]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data [26]),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[26] .lut_mask = 16'hCFC0;
defparam \u0|dma_0|rm|oFF_data[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N18
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~28 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~28_combout  = (\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [27])

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_writedata [27]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~28 .lut_mask = 16'hA0A0;
defparam \u0|cmd_xbar_mux_001|src_payload~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N18
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~29 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~29_combout  = (\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [29])

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|d_writedata [29]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~29 .lut_mask = 16'hCC00;
defparam \u0|cmd_xbar_mux_001|src_payload~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y8
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode843w[2]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode843w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~29_combout ,\u0|cmd_xbar_mux_001|src_payload~28_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],\u0|cmd_xbar_mux_001|src_data [41],
\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_a_address_width = 11;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_a_byte_size = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_a_data_width = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_a_first_bit_number = 27;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_a_last_address = 2047;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_b_address_width = 11;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_b_data_width = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y8
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode822w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode822w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~28_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X52_Y8
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode835w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode835w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~28_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N0
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~42 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~42_combout  = (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout ))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~42_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~42 .lut_mask = 16'h5410;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N22
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[27]~29 (
// Equation(s):
// \u0|dma_0|rm|oFF_data[27]~29_combout  = (\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~42_combout ) # 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91~portadataout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91~portadataout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~42_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data[27]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[27]~29 .lut_mask = 16'hCC80;
defparam \u0|dma_0|rm|oFF_data[27]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N30
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[27] (
// Equation(s):
// \u0|dma_0|rm|oFF_data [27] = (GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & (\u0|dma_0|rm|oFF_data[27]~29_combout )) # (!GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & ((\u0|dma_0|rm|oFF_data [27])))

	.dataa(vcc),
	.datab(\u0|dma_0|rm|oFF_data[27]~29_combout ),
	.datac(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ),
	.datad(\u0|dma_0|rm|oFF_data [27]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data [27]),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[27] .lut_mask = 16'hCFC0;
defparam \u0|dma_0|rm|oFF_data[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N18
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[28] (
// Equation(s):
// \u0|dma_0|rm|oFF_data [28] = (GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & (\u0|dma_0|rm|oFF_data[28]~28_combout )) # (!GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & ((\u0|dma_0|rm|oFF_data [28])))

	.dataa(\u0|dma_0|rm|oFF_data[28]~28_combout ),
	.datab(vcc),
	.datac(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ),
	.datad(\u0|dma_0|rm|oFF_data [28]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data [28]),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[28] .lut_mask = 16'hAFA0;
defparam \u0|dma_0|rm|oFF_data[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X52_Y3
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode835w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode835w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~29_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y6
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode822w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode822w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~29_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N16
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~44 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~44_combout  = (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout )) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout )))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~44_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~44 .lut_mask = 16'h4450;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N18
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[29]~30 (
// Equation(s):
// \u0|dma_0|rm|oFF_data[29]~30_combout  = (\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~44_combout ) # 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~44_combout ),
	.datad(\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data[29]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[29]~30 .lut_mask = 16'hF800;
defparam \u0|dma_0|rm|oFF_data[29]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N12
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[29] (
// Equation(s):
// \u0|dma_0|rm|oFF_data [29] = (GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & (\u0|dma_0|rm|oFF_data[29]~30_combout )) # (!GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & ((\u0|dma_0|rm|oFF_data [29])))

	.dataa(vcc),
	.datab(\u0|dma_0|rm|oFF_data[29]~30_combout ),
	.datac(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ),
	.datad(\u0|dma_0|rm|oFF_data [29]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data [29]),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[29] .lut_mask = 16'hCFC0;
defparam \u0|dma_0|rm|oFF_data[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N30
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[30] (
// Equation(s):
// \u0|dma_0|rm|oFF_data [30] = (GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & (\u0|dma_0|rm|oFF_data[30]~31_combout )) # (!GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & ((\u0|dma_0|rm|oFF_data [30])))

	.dataa(\u0|dma_0|rm|oFF_data[30]~31_combout ),
	.datab(vcc),
	.datac(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ),
	.datad(\u0|dma_0|rm|oFF_data [30]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data [30]),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[30] .lut_mask = 16'hAFA0;
defparam \u0|dma_0|rm|oFF_data[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N30
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[31] (
// Equation(s):
// \u0|dma_0|rm|oFF_data [31] = (GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & (\u0|dma_0|rm|oFF_data[31]~32_combout )) # (!GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & ((\u0|dma_0|rm|oFF_data [31])))

	.dataa(\u0|dma_0|rm|oFF_data[31]~32_combout ),
	.datab(vcc),
	.datac(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ),
	.datad(\u0|dma_0|rm|oFF_data [31]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data [31]),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[31] .lut_mask = 16'hAFA0;
defparam \u0|dma_0|rm|oFF_data[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y15_N23
cycloneii_lcell_ff \u0|dma_0|fi|buffer~26 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oFF_data [25]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|fi|buffer~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer~26_regout ));

// Location: LCCOMB_X29_Y17_N26
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writedata[25]~30 (
// Equation(s):
// \u0|dma_0|wm|oWM_writedata[25]~30_combout  = (\u0|dma_0|fi|buffer~0_regout  & (\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a25 )) # (!\u0|dma_0|fi|buffer~0_regout  & ((\u0|dma_0|fi|buffer~26_regout )))

	.dataa(\u0|dma_0|fi|buffer~0_regout ),
	.datab(\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a25 ),
	.datac(vcc),
	.datad(\u0|dma_0|fi|buffer~26_regout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writedata[25]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writedata[25]~30 .lut_mask = 16'hDD88;
defparam \u0|dma_0|wm|oWM_writedata[25]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N0
cycloneii_lcell_comb \u0|dma_0|fi|buffer_rtl_0_bypass[42]~feeder (
// Equation(s):
// \u0|dma_0|fi|buffer_rtl_0_bypass[42]~feeder_combout  = \u0|dma_0|rm|oFF_data [25]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|rm|oFF_data [25]),
	.cin(gnd),
	.combout(\u0|dma_0|fi|buffer_rtl_0_bypass[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[42]~feeder .lut_mask = 16'hFF00;
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y15_N1
cycloneii_lcell_ff \u0|dma_0|fi|buffer_rtl_0_bypass[42] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|fi|buffer_rtl_0_bypass[42]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer_rtl_0_bypass [42]));

// Location: LCFF_X29_Y17_N27
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writedata[25] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writedata[25]~30_combout ),
	.sdata(\u0|dma_0|fi|buffer_rtl_0_bypass [42]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|fi|buffer~38_combout ),
	.ena(\u0|dma_0|wm|oWM_writedata[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writedata [25]));

// Location: LCCOMB_X29_Y20_N16
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[25] (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data [25] = (\u0|cmd_xbar_mux_002|saved_grant [1] & ((\u0|nios2_qsys_0|d_writedata [25]) # ((\u0|dma_0|wm|oWM_writedata [25] & \u0|cmd_xbar_mux_002|saved_grant [2])))) # (!\u0|cmd_xbar_mux_002|saved_grant [1] & 
// (\u0|dma_0|wm|oWM_writedata [25] & (\u0|cmd_xbar_mux_002|saved_grant [2])))

	.dataa(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datab(\u0|dma_0|wm|oWM_writedata [25]),
	.datac(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.datad(\u0|nios2_qsys_0|d_writedata [25]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data [25]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[25] .lut_mask = 16'hEAC0;
defparam \u0|cmd_xbar_mux_002|src_data[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N18
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writedata[26]~31 (
// Equation(s):
// \u0|dma_0|wm|oWM_writedata[26]~31_combout  = (\u0|dma_0|fi|buffer~0_regout  & ((\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a26 ))) # (!\u0|dma_0|fi|buffer~0_regout  & (\u0|dma_0|fi|buffer~27_regout ))

	.dataa(\u0|dma_0|fi|buffer~27_regout ),
	.datab(\u0|dma_0|fi|buffer~0_regout ),
	.datac(vcc),
	.datad(\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writedata[26]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writedata[26]~31 .lut_mask = 16'hEE22;
defparam \u0|dma_0|wm|oWM_writedata[26]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N12
cycloneii_lcell_comb \u0|dma_0|fi|buffer_rtl_0_bypass[43]~feeder (
// Equation(s):
// \u0|dma_0|fi|buffer_rtl_0_bypass[43]~feeder_combout  = \u0|dma_0|rm|oFF_data [26]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|rm|oFF_data [26]),
	.cin(gnd),
	.combout(\u0|dma_0|fi|buffer_rtl_0_bypass[43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[43]~feeder .lut_mask = 16'hFF00;
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y15_N13
cycloneii_lcell_ff \u0|dma_0|fi|buffer_rtl_0_bypass[43] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|fi|buffer_rtl_0_bypass[43]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer_rtl_0_bypass [43]));

// Location: LCFF_X29_Y18_N19
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writedata[26] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writedata[26]~31_combout ),
	.sdata(\u0|dma_0|fi|buffer_rtl_0_bypass [43]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|fi|buffer~38_combout ),
	.ena(\u0|dma_0|wm|oWM_writedata[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writedata [26]));

// Location: LCCOMB_X29_Y20_N12
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[26] (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data [26] = (\u0|nios2_qsys_0|d_writedata [26] & ((\u0|cmd_xbar_mux_002|saved_grant [1]) # ((\u0|cmd_xbar_mux_002|saved_grant [2] & \u0|dma_0|wm|oWM_writedata [26])))) # (!\u0|nios2_qsys_0|d_writedata [26] & 
// (((\u0|cmd_xbar_mux_002|saved_grant [2] & \u0|dma_0|wm|oWM_writedata [26]))))

	.dataa(\u0|nios2_qsys_0|d_writedata [26]),
	.datab(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datac(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.datad(\u0|dma_0|wm|oWM_writedata [26]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data [26]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[26] .lut_mask = 16'hF888;
defparam \u0|cmd_xbar_mux_002|src_data[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y15_N19
cycloneii_lcell_ff \u0|dma_0|fi|buffer~29 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oFF_data [28]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|fi|buffer~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer~29_regout ));

// Location: LCCOMB_X29_Y17_N24
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writedata[28]~23 (
// Equation(s):
// \u0|dma_0|wm|oWM_writedata[28]~23_combout  = (\u0|dma_0|fi|buffer~0_regout  & (\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a28 )) # (!\u0|dma_0|fi|buffer~0_regout  & ((\u0|dma_0|fi|buffer~29_regout )))

	.dataa(\u0|dma_0|fi|buffer~0_regout ),
	.datab(\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a28 ),
	.datac(vcc),
	.datad(\u0|dma_0|fi|buffer~29_regout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writedata[28]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writedata[28]~23 .lut_mask = 16'hDD88;
defparam \u0|dma_0|wm|oWM_writedata[28]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N2
cycloneii_lcell_comb \u0|dma_0|fi|buffer_rtl_0_bypass[45]~feeder (
// Equation(s):
// \u0|dma_0|fi|buffer_rtl_0_bypass[45]~feeder_combout  = \u0|dma_0|rm|oFF_data [28]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|rm|oFF_data [28]),
	.cin(gnd),
	.combout(\u0|dma_0|fi|buffer_rtl_0_bypass[45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[45]~feeder .lut_mask = 16'hFF00;
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y15_N3
cycloneii_lcell_ff \u0|dma_0|fi|buffer_rtl_0_bypass[45] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|fi|buffer_rtl_0_bypass[45]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer_rtl_0_bypass [45]));

// Location: LCFF_X29_Y17_N25
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writedata[28] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writedata[28]~23_combout ),
	.sdata(\u0|dma_0|fi|buffer_rtl_0_bypass [45]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|fi|buffer~38_combout ),
	.ena(\u0|dma_0|wm|oWM_writedata[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writedata [28]));

// Location: LCCOMB_X29_Y20_N14
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[28] (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data [28] = (\u0|cmd_xbar_mux_002|saved_grant [1] & ((\u0|nios2_qsys_0|d_writedata [28]) # ((\u0|dma_0|wm|oWM_writedata [28] & \u0|cmd_xbar_mux_002|saved_grant [2])))) # (!\u0|cmd_xbar_mux_002|saved_grant [1] & 
// (\u0|dma_0|wm|oWM_writedata [28] & (\u0|cmd_xbar_mux_002|saved_grant [2])))

	.dataa(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datab(\u0|dma_0|wm|oWM_writedata [28]),
	.datac(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.datad(\u0|nios2_qsys_0|d_writedata [28]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data [28]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[28] .lut_mask = 16'hEAC0;
defparam \u0|cmd_xbar_mux_002|src_data[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y19
cycloneii_ram_block \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a24 (
	.portawe(\u0|onchip_memory2_1|wren~3_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|rst_controller|r_sync_rst_dly~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_002|src_data [28],\u0|cmd_xbar_mux_002|src_data [26],\u0|cmd_xbar_mux_002|src_data [25],\u0|cmd_xbar_mux_002|src_data [24]}),
	.portaaddr({\u0|cmd_xbar_mux_002|src_data [47],\u0|cmd_xbar_mux_002|src_data [46],\u0|cmd_xbar_mux_002|src_data [45],\u0|cmd_xbar_mux_002|src_data [44],\u0|cmd_xbar_mux_002|src_data [43],\u0|cmd_xbar_mux_002|src_data [42],\u0|cmd_xbar_mux_002|src_data [41],\u0|cmd_xbar_mux_002|src_data [40],
\u0|cmd_xbar_mux_002|src_data [39],\u0|cmd_xbar_mux_002|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_002|src_data [35]}),
	.portbdatain(4'b0000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a24 .init_file = "System_onchip_memory2_1.hex";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a24 .logical_ram_name = "System:u0|System_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_krc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_width = 10;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_size = 4;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_width = 4;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a24 .port_a_last_address = 1023;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 1024;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a24 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a24 .port_b_address_width = 10;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a24 .port_b_data_width = 4;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a24 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a24 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte3_data_nxt~6 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte3_data_nxt~6_combout  = (\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]~regout  & (!\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout  & 
// (\u0|onchip_memory2_1_s1_translator|read_latency_shift_reg [0] & \u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [26])))

	.dataa(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]~regout ),
	.datab(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout ),
	.datac(\u0|onchip_memory2_1_s1_translator|read_latency_shift_reg [0]),
	.datad(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~6 .lut_mask = 16'h2000;
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte3_data_nxt~8 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte3_data_nxt~8_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (((\u0|nios2_qsys_0|av_fill_bit~0_combout )))) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((\u0|nios2_qsys_0|av_ld_byte3_data_nxt~7_combout ) # 
// ((\u0|nios2_qsys_0|av_ld_byte3_data_nxt~6_combout ))))

	.dataa(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~7_combout ),
	.datab(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.datac(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~6_combout ),
	.datad(\u0|nios2_qsys_0|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~8 .lut_mask = 16'hFE32;
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y19_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte3_data[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~8_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte3_data [2]));

// Location: LCFF_X25_Y19_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte2_data[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte2_data[2]~2_combout ),
	.sdata(\u0|nios2_qsys_0|av_ld_byte3_data [2]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte2_data [2]));

// Location: LCFF_X25_Y19_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte1_data[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte1_data[2]~5_combout ),
	.sdata(\u0|nios2_qsys_0|av_ld_byte2_data [2]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.ena(\u0|nios2_qsys_0|av_ld_byte1_data_en~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte1_data [2]));

// Location: LCCOMB_X22_Y20_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[10]~7 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[10]~7_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|av_ld_byte1_data [2])))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (\u0|nios2_qsys_0|W_alu_result [10] & ((!\u0|nios2_qsys_0|E_alu_result~26_combout 
// ))))

	.dataa(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datab(\u0|nios2_qsys_0|W_alu_result [10]),
	.datac(\u0|nios2_qsys_0|av_ld_byte1_data [2]),
	.datad(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[10]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[10]~7 .lut_mask = 16'hA0E4;
defparam \u0|nios2_qsys_0|W_rf_wr_data[10]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|E_st_data[18]~5 (
// Equation(s):
// \u0|nios2_qsys_0|E_st_data[18]~5_combout  = (\u0|nios2_qsys_0|D_iw [4] & (\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [18])) # (!\u0|nios2_qsys_0|D_iw [4] & 
// ((\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [2])))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [18]),
	.datac(\u0|nios2_qsys_0|D_iw [4]),
	.datad(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_st_data[18]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_st_data[18]~5 .lut_mask = 16'hCFC0;
defparam \u0|nios2_qsys_0|E_st_data[18]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_st_data[18]~5_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [18]));

// Location: LCCOMB_X25_Y22_N22
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~21 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~21_combout  = (\u0|cmd_xbar_mux|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [18])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux|saved_grant [1]),
	.datad(\u0|nios2_qsys_0|d_writedata [18]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~21 .lut_mask = 16'hF000;
defparam \u0|cmd_xbar_mux|src_payload~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [18]));

// Location: LCCOMB_X30_Y22_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~20 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~20_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [18])) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [18])))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [18]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [18]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~20 .lut_mask = 16'hACAC;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~16 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~16_combout  = (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [3] & 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout  & (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [4] $ 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [2]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [3]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [4]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [2]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~16 .lut_mask = 16'h0401;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~17 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~17_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~16_combout ) # 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout  & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16]))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~16_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~17 .lut_mask = 16'hFFA0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[16]~2 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[16]~2_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_rd_d1~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~17_combout ))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_rd_d1~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [16]))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_rd_d1~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [16]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~17_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[16]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[16]~2 .lut_mask = 16'hFA50;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[16]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder_combout  = 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [19]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [19]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y22_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [19]));

// Location: LCFF_X29_Y23_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[16]~2_combout ),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [16]));

// Location: LCCOMB_X29_Y23_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~9 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~9_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [16]))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [16]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [16]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [16]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~9 .lut_mask = 16'hF0CC;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~26 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~26_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [17])) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14] & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [17]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~26 .lut_mask = 16'hAAC0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [14]));

// Location: LCCOMB_X27_Y21_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~10 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~10_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [14]))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [14]))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [14]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [14]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~10 .lut_mask = 16'hF0AA;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~32 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~32_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [13])) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10] & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [13]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~32 .lut_mask = 16'hD888;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y21_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [10]));

// Location: LCCOMB_X30_Y20_N30
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~23 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~23_combout  = (\u0|nios2_qsys_0|d_writedata [10] & \u0|cmd_xbar_mux|saved_grant [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_writedata [10]),
	.datad(\u0|cmd_xbar_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~23 .lut_mask = 16'hF000;
defparam \u0|cmd_xbar_mux|src_payload~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [10]));

// Location: LCCOMB_X30_Y21_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~22 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~22_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [10])) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [10])))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [10]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [10]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~22 .lut_mask = 16'hCCF0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[9]~7 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[9]~7_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9]))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout  & (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|Equal0~0_combout ))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|Equal0~0_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[9]~7 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout  = 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [10]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [10]));

// Location: LCCOMB_X30_Y21_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~29 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~29_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [10] & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]) # 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [10]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~29 .lut_mask = 16'hEF00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y21_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [10]));

// Location: LCCOMB_X30_Y21_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~76 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~76_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [10]))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [10]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [10]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [10]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~76_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~76 .lut_mask = 16'hFC0C;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~77 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~77_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~76_combout  & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout )))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [12]))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [12]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~76_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~77_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~77 .lut_mask = 16'h0CAA;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~77_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[11]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [11]));

// Location: LCFF_X32_Y22_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [11]));

// Location: LCCOMB_X31_Y21_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~31 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~31_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [11] & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36])) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout )))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [11]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~31 .lut_mask = 16'hF0D0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [11]));

// Location: LCCOMB_X34_Y21_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~81 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~81_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [11]))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [11]))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [11]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [11]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~81_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~81 .lut_mask = 16'hCCAA;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~82 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~82_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~81_combout ))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [13]))))

	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~81_combout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [13]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~82_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~82 .lut_mask = 16'h44F0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~82_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[11]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [12]));

// Location: LCCOMB_X33_Y21_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]~feeder_combout  = 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [12]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [12]));

// Location: LCFF_X30_Y22_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[9]~7_combout ),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [9]));

// Location: LCCOMB_X29_Y22_N8
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~24 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~24_combout  = (\u0|nios2_qsys_0|d_writedata [9] & \u0|cmd_xbar_mux|saved_grant [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_writedata [9]),
	.datad(\u0|cmd_xbar_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~24 .lut_mask = 16'hF000;
defparam \u0|cmd_xbar_mux|src_payload~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y22_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [9]));

// Location: LCCOMB_X29_Y22_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~23 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~23_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [9])) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [9])))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [9]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [9]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~23 .lut_mask = 16'hCCF0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~12 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~12_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20] & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout ))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~12 .lut_mask = 16'h8F80;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [17]));

// Location: LCFF_X30_Y19_N15
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [17]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [17]));

// Location: LCCOMB_X30_Y19_N26
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_data[17] (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_data [17] = (\u0|rsp_xbar_mux_001|src_data[17]~9_combout ) # ((\u0|rsp_xbar_mux_001|src_payload~14_combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [17] & \u0|rsp_xbar_demux|src1_valid~0_combout )))

	.dataa(\u0|rsp_xbar_mux_001|src_data[17]~9_combout ),
	.datab(\u0|rsp_xbar_mux_001|src_payload~14_combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [17]),
	.datad(\u0|rsp_xbar_demux|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_data [17]),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_data[17] .lut_mask = 16'hFEEE;
defparam \u0|rsp_xbar_mux_001|src_data[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte2_data[1]~0 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte2_data[1]~0_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (\u0|nios2_qsys_0|av_fill_bit~0_combout )) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((\u0|rsp_xbar_mux_001|src_data [17])))

	.dataa(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.datab(\u0|nios2_qsys_0|av_fill_bit~0_combout ),
	.datac(vcc),
	.datad(\u0|rsp_xbar_mux_001|src_data [17]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte2_data[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte2_data[1]~0 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|av_ld_byte2_data[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y19_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte2_data[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte2_data[1]~0_combout ),
	.sdata(\u0|nios2_qsys_0|av_ld_byte3_data [1]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte2_data [1]));

// Location: LCFF_X23_Y19_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte1_data[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte1_data[1]~6_combout ),
	.sdata(\u0|nios2_qsys_0|av_ld_byte2_data [1]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.ena(\u0|nios2_qsys_0|av_ld_byte1_data_en~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte1_data [1]));

// Location: LCCOMB_X21_Y19_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[9]~10 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[9]~10_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|av_ld_byte1_data [1])))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (\u0|nios2_qsys_0|W_alu_result [9] & ((!\u0|nios2_qsys_0|E_alu_result~26_combout 
// ))))

	.dataa(\u0|nios2_qsys_0|W_alu_result [9]),
	.datab(\u0|nios2_qsys_0|av_ld_byte1_data [1]),
	.datac(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datad(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[9]~10 .lut_mask = 16'hC0CA;
defparam \u0|nios2_qsys_0|W_rf_wr_data[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src1[9]~8 (
// Equation(s):
// \u0|nios2_qsys_0|E_src1[9]~8_combout  = (\u0|nios2_qsys_0|R_src1~32_combout  & ((\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [9]))) # (!\u0|nios2_qsys_0|R_src1~32_combout  & (\u0|nios2_qsys_0|D_iw [13]))

	.dataa(\u0|nios2_qsys_0|R_src1~32_combout ),
	.datab(\u0|nios2_qsys_0|D_iw [13]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [9]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src1[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src1[9]~8 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|E_src1[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y22_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src1[9]~8_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[7]~14_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [9]));

// Location: LCFF_X21_Y21_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[9]~12_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [9]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [9]));

// Location: LCFF_X22_Y20_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|W_alu_result[9]~8_combout ),
	.sdata(\u0|nios2_qsys_0|E_shift_rot_result [9]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [9]));

// Location: LCCOMB_X33_Y20_N8
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_data[45]~9 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_data[45]~9_combout  = (\u0|cmd_xbar_mux_001|saved_grant [0] & ((\u0|nios2_qsys_0|F_pc [7]) # ((\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|W_alu_result [9])))) # (!\u0|cmd_xbar_mux_001|saved_grant [0] & 
// (\u0|cmd_xbar_mux_001|saved_grant [1] & ((\u0|nios2_qsys_0|W_alu_result [9]))))

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [0]),
	.datab(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datac(\u0|nios2_qsys_0|F_pc [7]),
	.datad(\u0|nios2_qsys_0|W_alu_result [9]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_data[45]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_data[45]~9 .lut_mask = 16'hECA0;
defparam \u0|cmd_xbar_mux_001|src_data[45]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N2
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress~21 (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress~21_combout  = (\u0|rst_controller|r_sync_rst~regout  & (\u0|nios2_qsys_0|d_writedata [9] & \u0|cmd_xbar_mux_003|saved_grant [1]))

	.dataa(\u0|rst_controller|r_sync_rst~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_writedata [9]),
	.datad(\u0|cmd_xbar_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress~21 .lut_mask = 16'hA000;
defparam \u0|dma_0|control|oWM_startaddress~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N28
cycloneii_lcell_comb \u0|dma_0|control|oRM_startaddress[9]~feeder (
// Equation(s):
// \u0|dma_0|control|oRM_startaddress[9]~feeder_combout  = \u0|dma_0|control|oWM_startaddress~21_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|control|oWM_startaddress~21_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|control|oRM_startaddress[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oRM_startaddress[9]~feeder .lut_mask = 16'hFF00;
defparam \u0|dma_0|control|oRM_startaddress[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y21_N29
cycloneii_lcell_ff \u0|dma_0|control|oRM_startaddress[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oRM_startaddress[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oRM_startaddress[25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oRM_startaddress [9]));

// Location: LCFF_X40_Y21_N17
cycloneii_lcell_ff \u0|dma_0|rm|oRM_readaddress[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oRM_readaddress[9]~50_combout ),
	.sdata(\u0|dma_0|control|oRM_startaddress [9]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|control|oStart~regout ),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|oRM_readaddress [9]));

// Location: LCCOMB_X33_Y20_N10
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_data[45] (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_data [45] = (\u0|cmd_xbar_mux_001|src_data[45]~9_combout ) # ((\u0|cmd_xbar_mux_001|saved_grant [2] & \u0|dma_0|rm|oRM_readaddress [9]))

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux_001|saved_grant [2]),
	.datac(\u0|cmd_xbar_mux_001|src_data[45]~9_combout ),
	.datad(\u0|dma_0|rm|oRM_readaddress [9]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_data [45]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_data[45] .lut_mask = 16'hFCF0;
defparam \u0|cmd_xbar_mux_001|src_data[45] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N22
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~4 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~4_combout  = (\u0|nios2_qsys_0|d_writedata [5] & \u0|cmd_xbar_mux_001|saved_grant [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_writedata [5]),
	.datad(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~4 .lut_mask = 16'hF000;
defparam \u0|cmd_xbar_mux_001|src_payload~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X52_Y16
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode843w[2]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode843w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~4_combout ,\u0|cmd_xbar_mux_001|src_payload~5_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],\u0|cmd_xbar_mux_001|src_data [41],
\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_a_address_width = 11;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_a_byte_size = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_a_data_width = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_a_last_address = 2047;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_b_address_width = 11;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_b_data_width = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N0
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[2]~6 (
// Equation(s):
// \u0|dma_0|rm|oFF_data[2]~6_combout  = (\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[2]~10_combout ) # 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66~portadataout ))))

	.dataa(\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[2]~10_combout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66~portadataout ),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[2]~6 .lut_mask = 16'hA8A0;
defparam \u0|dma_0|rm|oFF_data[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N28
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[2] (
// Equation(s):
// \u0|dma_0|rm|oFF_data [2] = (GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & (\u0|dma_0|rm|oFF_data[2]~6_combout )) # (!GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & ((\u0|dma_0|rm|oFF_data [2])))

	.dataa(vcc),
	.datab(\u0|dma_0|rm|oFF_data[2]~6_combout ),
	.datac(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ),
	.datad(\u0|dma_0|rm|oFF_data [2]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data [2]),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[2] .lut_mask = 16'hCFC0;
defparam \u0|dma_0|rm|oFF_data[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N28
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writedata[14]~11 (
// Equation(s):
// \u0|dma_0|wm|oWM_writedata[14]~11_combout  = (\u0|dma_0|fi|buffer~0_regout  & ((\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a14 ))) # (!\u0|dma_0|fi|buffer~0_regout  & (\u0|dma_0|fi|buffer~15_regout ))

	.dataa(\u0|dma_0|fi|buffer~15_regout ),
	.datab(\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a14 ),
	.datac(vcc),
	.datad(\u0|dma_0|fi|buffer~0_regout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writedata[14]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writedata[14]~11 .lut_mask = 16'hCCAA;
defparam \u0|dma_0|wm|oWM_writedata[14]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N8
cycloneii_lcell_comb \u0|dma_0|fi|buffer_rtl_0_bypass[31]~feeder (
// Equation(s):
// \u0|dma_0|fi|buffer_rtl_0_bypass[31]~feeder_combout  = \u0|dma_0|rm|oFF_data [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|rm|oFF_data [14]),
	.cin(gnd),
	.combout(\u0|dma_0|fi|buffer_rtl_0_bypass[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[31]~feeder .lut_mask = 16'hFF00;
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y15_N9
cycloneii_lcell_ff \u0|dma_0|fi|buffer_rtl_0_bypass[31] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|fi|buffer_rtl_0_bypass[31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer_rtl_0_bypass [31]));

// Location: LCFF_X27_Y15_N29
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writedata[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writedata[14]~11_combout ),
	.sdata(\u0|dma_0|fi|buffer_rtl_0_bypass [31]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|fi|buffer~38_combout ),
	.ena(\u0|dma_0|wm|oWM_writedata[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writedata [14]));

// Location: LCCOMB_X27_Y21_N26
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[14] (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data [14] = (\u0|cmd_xbar_mux_002|saved_grant [2] & ((\u0|dma_0|wm|oWM_writedata [14]) # ((\u0|cmd_xbar_mux_002|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [14])))) # (!\u0|cmd_xbar_mux_002|saved_grant [2] & 
// (((\u0|cmd_xbar_mux_002|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [14]))))

	.dataa(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.datab(\u0|dma_0|wm|oWM_writedata [14]),
	.datac(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datad(\u0|nios2_qsys_0|d_writedata [14]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data [14]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[14] .lut_mask = 16'hF888;
defparam \u0|cmd_xbar_mux_002|src_data[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_data[14]~12 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_data[14]~12_combout  = (\u0|rsp_xbar_demux_002|src1_valid~0_combout  & ((\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [14]) # ((\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [14])))) # (!\u0|rsp_xbar_demux_002|src1_valid~0_combout  & (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// (\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [14])))

	.dataa(\u0|rsp_xbar_demux_002|src1_valid~0_combout ),
	.datab(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [14]),
	.datad(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_data[14]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_data[14]~12 .lut_mask = 16'hEAC0;
defparam \u0|rsp_xbar_mux_001|src_data[14]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_payload~17 (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_payload~17_combout  = (\u0|rsp_xbar_demux_001|src1_valid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[14]~16_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[14]~16_combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 ),
	.datac(\u0|rsp_xbar_demux_001|src1_valid~0_combout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_payload~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_payload~17 .lut_mask = 16'hE0A0;
defparam \u0|rsp_xbar_mux_001|src_payload~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
cycloneii_lcell_comb \u0|rsp_xbar_mux_001|src_data[14] (
// Equation(s):
// \u0|rsp_xbar_mux_001|src_data [14] = (\u0|rsp_xbar_mux_001|src_data[14]~12_combout ) # ((\u0|rsp_xbar_mux_001|src_payload~17_combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [14] & \u0|rsp_xbar_demux|src1_valid~0_combout )))

	.dataa(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [14]),
	.datab(\u0|rsp_xbar_mux_001|src_data[14]~12_combout ),
	.datac(\u0|rsp_xbar_mux_001|src_payload~17_combout ),
	.datad(\u0|rsp_xbar_demux|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux_001|src_data [14]),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux_001|src_data[14] .lut_mask = 16'hFEFC;
defparam \u0|rsp_xbar_mux_001|src_data[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte1_data[6]~1 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte1_data[6]~1_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((\u0|nios2_qsys_0|av_fill_bit~0_combout ))) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (\u0|rsp_xbar_mux_001|src_data [14]))

	.dataa(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.datab(\u0|rsp_xbar_mux_001|src_data [14]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte1_data[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte1_data[6]~1 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|av_ld_byte1_data[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y19_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte1_data[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte1_data[6]~1_combout ),
	.sdata(\u0|nios2_qsys_0|av_ld_byte2_data [6]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.ena(\u0|nios2_qsys_0|av_ld_byte1_data_en~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte1_data [6]));

// Location: LCCOMB_X25_Y14_N10
cycloneii_lcell_comb \u0|jtag_uart_0|av_readdata[6]~7 (
// Equation(s):
// \u0|jtag_uart_0|av_readdata[6]~7_combout  = (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [6] & \u0|jtag_uart_0|read_0~regout )

	.dataa(vcc),
	.datab(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [6]),
	.datac(\u0|jtag_uart_0|read_0~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|av_readdata[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|av_readdata[6]~7 .lut_mask = 16'hC0C0;
defparam \u0|jtag_uart_0|av_readdata[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y14_N11
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|av_readdata[6]~7_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [6]));

// Location: LCCOMB_X25_Y14_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~21 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~21_combout  = (\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [6] & ((\u0|rsp_xbar_demux_002|src1_valid~0_combout ) # ((\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [6])))) # (!\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [6] & (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// ((\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [6]))))

	.dataa(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [6]),
	.datab(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|rsp_xbar_demux_002|src1_valid~0_combout ),
	.datad(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [6]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~21 .lut_mask = 16'hECA0;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~22 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~22_combout  = (\u0|nios2_qsys_0|av_ld_rshift8~1_combout  & ((\u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~20_combout ) # ((\u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~21_combout )))) # 
// (!\u0|nios2_qsys_0|av_ld_rshift8~1_combout  & (((\u0|nios2_qsys_0|av_ld_byte1_data [6]))))

	.dataa(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~20_combout ),
	.datab(\u0|nios2_qsys_0|av_ld_byte1_data [6]),
	.datac(\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.datad(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~21_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~22 .lut_mask = 16'hFCAC;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data[1]~0 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data[1]~0_combout  = (\u0|nios2_qsys_0|av_ld_rshift8~0_combout ) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|av_ld_rshift8~0_combout ),
	.datad(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data[1]~0 .lut_mask = 16'hF0FF;
defparam \u0|nios2_qsys_0|av_ld_byte0_data[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y20_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte0_data[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[6]~22_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|av_ld_byte0_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte0_data [6]));

// Location: LCCOMB_X22_Y20_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[6]~20 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[6]~20_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|av_ld_byte0_data [6])))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (\u0|nios2_qsys_0|W_alu_result [6] & ((!\u0|nios2_qsys_0|E_alu_result~26_combout 
// ))))

	.dataa(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datab(\u0|nios2_qsys_0|W_alu_result [6]),
	.datac(\u0|nios2_qsys_0|av_ld_byte0_data [6]),
	.datad(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[6]~20 .lut_mask = 16'hA0E4;
defparam \u0|nios2_qsys_0|W_rf_wr_data[6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src1[8]~9 (
// Equation(s):
// \u0|nios2_qsys_0|E_src1[8]~9_combout  = (\u0|nios2_qsys_0|R_src1~32_combout  & (\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [8])) # (!\u0|nios2_qsys_0|R_src1~32_combout  & ((\u0|nios2_qsys_0|D_iw [12])))

	.dataa(\u0|nios2_qsys_0|R_src1~32_combout ),
	.datab(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [8]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|D_iw [12]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src1[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src1[8]~9 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|E_src1[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y22_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src1[8]~9_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[6]~12_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [8]));

// Location: LCFF_X21_Y21_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[8]~13_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [8]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [8]));

// Location: LCCOMB_X21_Y21_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[7]~14 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[7]~14_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [8]))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [6]))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_result [6]),
	.datab(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [8]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[7]~14 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[7]~14_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [7]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [7]));

// Location: LCCOMB_X21_Y21_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[5]~7 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[5]~7_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [6]))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [4]))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_result [4]),
	.datab(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [6]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[5]~7 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[5]~7_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [5]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [5]));

// Location: LCCOMB_X21_Y21_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[6]~8 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[6]~8_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [7])) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [5])))

	.dataa(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datab(\u0|nios2_qsys_0|E_shift_rot_result [7]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [5]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[6]~8 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[6]~8_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [6]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [6]));

// Location: LCFF_X21_Y19_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|W_alu_result[6]~11_combout ),
	.sdata(\u0|nios2_qsys_0|E_shift_rot_result [6]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [6]));

// Location: LCCOMB_X33_Y20_N0
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_data[42]~6 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_data[42]~6_combout  = (\u0|cmd_xbar_mux_001|saved_grant [0] & ((\u0|nios2_qsys_0|F_pc [4]) # ((\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|W_alu_result [6])))) # (!\u0|cmd_xbar_mux_001|saved_grant [0] & 
// (\u0|cmd_xbar_mux_001|saved_grant [1] & ((\u0|nios2_qsys_0|W_alu_result [6]))))

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [0]),
	.datab(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datac(\u0|nios2_qsys_0|F_pc [4]),
	.datad(\u0|nios2_qsys_0|W_alu_result [6]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_data[42]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_data[42]~6 .lut_mask = 16'hECA0;
defparam \u0|cmd_xbar_mux_001|src_data[42]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N18
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_data[42] (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_data [42] = (\u0|cmd_xbar_mux_001|src_data[42]~6_combout ) # ((\u0|dma_0|rm|oRM_readaddress [6] & \u0|cmd_xbar_mux_001|saved_grant [2]))

	.dataa(\u0|dma_0|rm|oRM_readaddress [6]),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux_001|saved_grant [2]),
	.datad(\u0|cmd_xbar_mux_001|src_data[42]~6_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_data [42]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_data[42] .lut_mask = 16'hFFA0;
defparam \u0|cmd_xbar_mux_001|src_data[42] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N16
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[5]~9 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[5]~9_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[5]~8_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 ))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[5]~8_combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(vcc),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[5]~9 .lut_mask = 16'hEEAA;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~3 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~3_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20] & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout )))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~3 .lut_mask = 16'hAC0C;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y20_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [5]));

// Location: LCFF_X28_Y18_N19
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [5]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [5]));

// Location: LCCOMB_X28_Y18_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~23 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~23_combout  = (\u0|rsp_xbar_demux|src1_valid~0_combout  & ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [5]) # ((\u0|rsp_xbar_demux_001|src1_valid~0_combout  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[5]~9_combout )))) # (!\u0|rsp_xbar_demux|src1_valid~0_combout  & (\u0|rsp_xbar_demux_001|src1_valid~0_combout  & 
// (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[5]~9_combout )))

	.dataa(\u0|rsp_xbar_demux|src1_valid~0_combout ),
	.datab(\u0|rsp_xbar_demux_001|src1_valid~0_combout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[5]~9_combout ),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [5]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~23 .lut_mask = 16'hEAC0;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~25 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~25_combout  = (\u0|nios2_qsys_0|av_ld_rshift8~1_combout  & (((\u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~24_combout ) # (\u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~23_combout )))) # 
// (!\u0|nios2_qsys_0|av_ld_rshift8~1_combout  & (\u0|nios2_qsys_0|av_ld_byte1_data [5]))

	.dataa(\u0|nios2_qsys_0|av_ld_byte1_data [5]),
	.datab(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~24_combout ),
	.datac(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~23_combout ),
	.datad(\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~25 .lut_mask = 16'hFCAA;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y20_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte0_data[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[5]~25_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|av_ld_byte0_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte0_data [5]));

// Location: LCCOMB_X21_Y20_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[5]~22 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[5]~22_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (\u0|nios2_qsys_0|av_ld_byte0_data [5])) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|W_alu_result [5] & !\u0|nios2_qsys_0|E_alu_result~26_combout ))))

	.dataa(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datab(\u0|nios2_qsys_0|av_ld_byte0_data [5]),
	.datac(\u0|nios2_qsys_0|W_alu_result [5]),
	.datad(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[5]~22 .lut_mask = 16'h88D8;
defparam \u0|nios2_qsys_0|W_rf_wr_data[5]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y20_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[30] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|d_writedata[30]~feeder_combout ),
	.sdata(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [30]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|D_iw [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [30]));

// Location: LCFF_X30_Y15_N31
cycloneii_lcell_ff \u0|dma_0|fi|buffer~31 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oFF_data [30]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|fi|buffer~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer~31_regout ));

// Location: LCCOMB_X29_Y17_N22
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writedata[30]~25 (
// Equation(s):
// \u0|dma_0|wm|oWM_writedata[30]~25_combout  = (\u0|dma_0|fi|buffer~0_regout  & (\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a30 )) # (!\u0|dma_0|fi|buffer~0_regout  & ((\u0|dma_0|fi|buffer~31_regout )))

	.dataa(\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a30 ),
	.datab(\u0|dma_0|fi|buffer~31_regout ),
	.datac(vcc),
	.datad(\u0|dma_0|fi|buffer~0_regout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writedata[30]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writedata[30]~25 .lut_mask = 16'hAACC;
defparam \u0|dma_0|wm|oWM_writedata[30]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N0
cycloneii_lcell_comb \u0|dma_0|fi|buffer_rtl_0_bypass[47]~feeder (
// Equation(s):
// \u0|dma_0|fi|buffer_rtl_0_bypass[47]~feeder_combout  = \u0|dma_0|rm|oFF_data [30]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|rm|oFF_data [30]),
	.cin(gnd),
	.combout(\u0|dma_0|fi|buffer_rtl_0_bypass[47]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[47]~feeder .lut_mask = 16'hFF00;
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[47]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y15_N1
cycloneii_lcell_ff \u0|dma_0|fi|buffer_rtl_0_bypass[47] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|fi|buffer_rtl_0_bypass[47]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer_rtl_0_bypass [47]));

// Location: LCFF_X29_Y17_N23
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writedata[30] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writedata[30]~25_combout ),
	.sdata(\u0|dma_0|fi|buffer_rtl_0_bypass [47]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|fi|buffer~38_combout ),
	.ena(\u0|dma_0|wm|oWM_writedata[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writedata [30]));

// Location: LCCOMB_X29_Y20_N4
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[30] (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data [30] = (\u0|cmd_xbar_mux_002|saved_grant [1] & ((\u0|nios2_qsys_0|d_writedata [30]) # ((\u0|cmd_xbar_mux_002|saved_grant [2] & \u0|dma_0|wm|oWM_writedata [30])))) # (!\u0|cmd_xbar_mux_002|saved_grant [1] & 
// (((\u0|cmd_xbar_mux_002|saved_grant [2] & \u0|dma_0|wm|oWM_writedata [30]))))

	.dataa(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datab(\u0|nios2_qsys_0|d_writedata [30]),
	.datac(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.datad(\u0|dma_0|wm|oWM_writedata [30]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data [30]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[30] .lut_mask = 16'hF888;
defparam \u0|cmd_xbar_mux_002|src_data[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N28
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[31] (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data [31] = (\u0|dma_0|wm|oWM_writedata [31] & ((\u0|cmd_xbar_mux_002|saved_grant [2]) # ((\u0|cmd_xbar_mux_002|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [31])))) # (!\u0|dma_0|wm|oWM_writedata [31] & 
// (\u0|cmd_xbar_mux_002|saved_grant [1] & (\u0|nios2_qsys_0|d_writedata [31])))

	.dataa(\u0|dma_0|wm|oWM_writedata [31]),
	.datab(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datac(\u0|nios2_qsys_0|d_writedata [31]),
	.datad(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data [31]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[31] .lut_mask = 16'hEAC0;
defparam \u0|cmd_xbar_mux_002|src_data[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y27
cycloneii_ram_block \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a27 (
	.portawe(\u0|onchip_memory2_1|wren~3_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|rst_controller|r_sync_rst_dly~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_002|src_data [31],\u0|cmd_xbar_mux_002|src_data [30],\u0|cmd_xbar_mux_002|src_data [29],\u0|cmd_xbar_mux_002|src_data [27]}),
	.portaaddr({\u0|cmd_xbar_mux_002|src_data [47],\u0|cmd_xbar_mux_002|src_data [46],\u0|cmd_xbar_mux_002|src_data [45],\u0|cmd_xbar_mux_002|src_data [44],\u0|cmd_xbar_mux_002|src_data [43],\u0|cmd_xbar_mux_002|src_data [42],\u0|cmd_xbar_mux_002|src_data [41],\u0|cmd_xbar_mux_002|src_data [40],
\u0|cmd_xbar_mux_002|src_data [39],\u0|cmd_xbar_mux_002|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_002|src_data [35]}),
	.portbdatain(4'b0000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a27 .init_file = "System_onchip_memory2_1.hex";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a27 .logical_ram_name = "System:u0|System_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_krc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a27 .port_a_address_width = 10;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a27 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a27 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a27 .port_a_byte_size = 4;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_width = 4;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a27 .port_a_last_address = 1023;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 1024;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a27 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a27 .port_b_address_width = 10;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a27 .port_b_data_width = 4;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a27 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a27 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[30]~74 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[30]~74_combout  = (\u0|nios2_qsys_0|D_iw[6]~0_combout  & ((\u0|nios2_qsys_0|F_iw[30]~73_combout ) # ((\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [30] & \u0|rsp_xbar_demux_002|src0_valid~0_combout ))))

	.dataa(\u0|nios2_qsys_0|F_iw[30]~73_combout ),
	.datab(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [30]),
	.datac(\u0|nios2_qsys_0|D_iw[6]~0_combout ),
	.datad(\u0|rsp_xbar_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[30]~74_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[30]~74 .lut_mask = 16'hE0A0;
defparam \u0|nios2_qsys_0|F_iw[30]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y21_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[30] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[30]~74_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [30]));

// Location: LCCOMB_X24_Y22_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src1[2]~15 (
// Equation(s):
// \u0|nios2_qsys_0|E_src1[2]~15_combout  = (\u0|nios2_qsys_0|R_src1~32_combout  & ((\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [2]))) # (!\u0|nios2_qsys_0|R_src1~32_combout  & (\u0|nios2_qsys_0|D_iw [6]))

	.dataa(\u0|nios2_qsys_0|D_iw [6]),
	.datab(\u0|nios2_qsys_0|R_src1~32_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src1[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src1[2]~15 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|E_src1[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y22_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src1[2]~15_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[0]~0_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [2]));

// Location: LCCOMB_X20_Y23_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~0 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~0_combout  = (\u0|nios2_qsys_0|E_src2 [0] & (\u0|nios2_qsys_0|E_src1 [0] $ (VCC))) # (!\u0|nios2_qsys_0|E_src2 [0] & (\u0|nios2_qsys_0|E_src1 [0] & VCC))
// \u0|nios2_qsys_0|Add2~1  = CARRY((\u0|nios2_qsys_0|E_src2 [0] & \u0|nios2_qsys_0|E_src1 [0]))

	.dataa(\u0|nios2_qsys_0|E_src2 [0]),
	.datab(\u0|nios2_qsys_0|E_src1 [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Add2~0_combout ),
	.cout(\u0|nios2_qsys_0|Add2~1 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~0 .lut_mask = 16'h6688;
defparam \u0|nios2_qsys_0|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|Add2~6 (
// Equation(s):
// \u0|nios2_qsys_0|Add2~6_combout  = (\u0|nios2_qsys_0|E_src2 [3] & ((\u0|nios2_qsys_0|E_src1 [3] & (\u0|nios2_qsys_0|Add2~5  & VCC)) # (!\u0|nios2_qsys_0|E_src1 [3] & (!\u0|nios2_qsys_0|Add2~5 )))) # (!\u0|nios2_qsys_0|E_src2 [3] & 
// ((\u0|nios2_qsys_0|E_src1 [3] & (!\u0|nios2_qsys_0|Add2~5 )) # (!\u0|nios2_qsys_0|E_src1 [3] & ((\u0|nios2_qsys_0|Add2~5 ) # (GND)))))
// \u0|nios2_qsys_0|Add2~7  = CARRY((\u0|nios2_qsys_0|E_src2 [3] & (!\u0|nios2_qsys_0|E_src1 [3] & !\u0|nios2_qsys_0|Add2~5 )) # (!\u0|nios2_qsys_0|E_src2 [3] & ((!\u0|nios2_qsys_0|Add2~5 ) # (!\u0|nios2_qsys_0|E_src1 [3]))))

	.dataa(\u0|nios2_qsys_0|E_src2 [3]),
	.datab(\u0|nios2_qsys_0|E_src1 [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add2~5 ),
	.combout(\u0|nios2_qsys_0|Add2~6_combout ),
	.cout(\u0|nios2_qsys_0|Add2~7 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add2~6 .lut_mask = 16'h9617;
defparam \u0|nios2_qsys_0|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc[2]~10 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc[2]~10_combout  = (\u0|nios2_qsys_0|E_alu_sub~regout  & (\u0|nios2_qsys_0|Add1~8_combout )) # (!\u0|nios2_qsys_0|E_alu_sub~regout  & ((\u0|nios2_qsys_0|Add2~8_combout )))

	.dataa(\u0|nios2_qsys_0|E_alu_sub~regout ),
	.datab(\u0|nios2_qsys_0|Add1~8_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|Add2~8_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_pc[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc[2]~10 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|F_pc[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y22_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|F_pc[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_pc[2]~10_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[2]~4_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout ),
	.sload(\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout ),
	.ena(\u0|nios2_qsys_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|F_pc [2]));

// Location: LCCOMB_X28_Y23_N28
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_data[40]~4 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_data[40]~4_combout  = (\u0|nios2_qsys_0|W_alu_result [4] & ((\u0|cmd_xbar_mux_001|saved_grant [1]) # ((\u0|nios2_qsys_0|F_pc [2] & \u0|cmd_xbar_mux_001|saved_grant [0])))) # (!\u0|nios2_qsys_0|W_alu_result [4] & 
// (\u0|nios2_qsys_0|F_pc [2] & ((\u0|cmd_xbar_mux_001|saved_grant [0]))))

	.dataa(\u0|nios2_qsys_0|W_alu_result [4]),
	.datab(\u0|nios2_qsys_0|F_pc [2]),
	.datac(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\u0|cmd_xbar_mux_001|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_data[40]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_data[40]~4 .lut_mask = 16'hECA0;
defparam \u0|cmd_xbar_mux_001|src_data[40]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N12
cycloneii_lcell_comb \u0|dma_0|control|oRM_startaddress[4]~feeder (
// Equation(s):
// \u0|dma_0|control|oRM_startaddress[4]~feeder_combout  = \u0|dma_0|control|oWM_startaddress~26_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|control|oWM_startaddress~26_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|control|oRM_startaddress[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oRM_startaddress[4]~feeder .lut_mask = 16'hFF00;
defparam \u0|dma_0|control|oRM_startaddress[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y21_N13
cycloneii_lcell_ff \u0|dma_0|control|oRM_startaddress[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oRM_startaddress[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oRM_startaddress[25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oRM_startaddress [4]));

// Location: LCFF_X40_Y21_N7
cycloneii_lcell_ff \u0|dma_0|rm|oRM_readaddress[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oRM_readaddress[4]~40_combout ),
	.sdata(\u0|dma_0|control|oRM_startaddress [4]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|control|oStart~regout ),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|oRM_readaddress [4]));

// Location: LCCOMB_X28_Y23_N14
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_data[40] (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_data [40] = (\u0|cmd_xbar_mux_001|src_data[40]~4_combout ) # ((\u0|dma_0|rm|oRM_readaddress [4] & \u0|cmd_xbar_mux_001|saved_grant [2]))

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux_001|src_data[40]~4_combout ),
	.datac(\u0|dma_0|rm|oRM_readaddress [4]),
	.datad(\u0|cmd_xbar_mux_001|saved_grant [2]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_data [40]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_data[40] .lut_mask = 16'hFCCC;
defparam \u0|cmd_xbar_mux_001|src_data[40] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y17
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode822w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode822w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~14_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y13
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode835w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode835w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~14_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[10]~21 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[10]~21_combout  = (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout ))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[10]~21 .lut_mask = 16'h3210;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[10]~37 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[10]~37_combout  = (\u0|rsp_xbar_demux_001|src0_valid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[10]~21_combout ) # 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74~portadataout  & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[10]~21_combout ),
	.datac(\u0|rsp_xbar_demux_001|src0_valid~0_combout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[10]~37_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[10]~37 .lut_mask = 16'hE0C0;
defparam \u0|nios2_qsys_0|F_iw[10]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~13 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~13_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20] & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout )))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~13 .lut_mask = 16'hAC0C;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y20_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [10]));

// Location: LCFF_X24_Y17_N5
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [10]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [10]));

// Location: LCCOMB_X24_Y17_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[10]~38 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[10]~38_combout  = (\u0|nios2_qsys_0|F_iw[10]~37_combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [10] & \u0|rsp_xbar_demux|src0_valid~0_combout ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|F_iw[10]~37_combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [10]),
	.datad(\u0|rsp_xbar_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[10]~38_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[10]~38 .lut_mask = 16'hFCCC;
defparam \u0|nios2_qsys_0|F_iw[10]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[10]~39 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[10]~39_combout  = (\u0|nios2_qsys_0|D_iw[6]~0_combout  & ((\u0|nios2_qsys_0|F_iw[10]~38_combout ) # ((\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [10] & \u0|rsp_xbar_demux_002|src0_valid~0_combout ))))

	.dataa(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [10]),
	.datab(\u0|nios2_qsys_0|D_iw[6]~0_combout ),
	.datac(\u0|nios2_qsys_0|F_iw[10]~38_combout ),
	.datad(\u0|rsp_xbar_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[10]~39_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[10]~39 .lut_mask = 16'hC8C0;
defparam \u0|nios2_qsys_0|F_iw[10]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y21_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[10]~39_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [10]));

// Location: LCCOMB_X24_Y21_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src2_lo[4]~9 (
// Equation(s):
// \u0|nios2_qsys_0|R_src2_lo[4]~9_combout  = (!\u0|nios2_qsys_0|R_src2_lo~0_combout  & ((\u0|nios2_qsys_0|R_src2_use_imm~regout  & ((\u0|nios2_qsys_0|D_iw [10]))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & 
// (\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [4]))))

	.dataa(\u0|nios2_qsys_0|R_src2_lo~0_combout ),
	.datab(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datac(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datad(\u0|nios2_qsys_0|D_iw [10]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src2_lo[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src2_lo[4]~9 .lut_mask = 16'h5404;
defparam \u0|nios2_qsys_0|R_src2_lo[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y21_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src2_lo[4]~9_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [4]));

// Location: LCCOMB_X20_Y23_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[4]~10 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[4]~10_combout  = (\u0|nios2_qsys_0|E_src2 [4] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|R_logic_op [0] & \u0|nios2_qsys_0|E_src1 [4]))))) # (!\u0|nios2_qsys_0|E_src2 [4] & ((\u0|nios2_qsys_0|E_src1 [4] & 
// ((\u0|nios2_qsys_0|R_logic_op [1]))) # (!\u0|nios2_qsys_0|E_src1 [4] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|R_logic_op [1]))))

	.dataa(\u0|nios2_qsys_0|R_logic_op [0]),
	.datab(\u0|nios2_qsys_0|E_src2 [4]),
	.datac(\u0|nios2_qsys_0|E_src1 [4]),
	.datad(\u0|nios2_qsys_0|R_logic_op [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[4]~10 .lut_mask = 16'h7C81;
defparam \u0|nios2_qsys_0|E_logic_result[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|W_alu_result[4]~13 (
// Equation(s):
// \u0|nios2_qsys_0|W_alu_result[4]~13_combout  = (\u0|nios2_qsys_0|R_ctrl_logic~regout  & ((\u0|nios2_qsys_0|E_logic_result[4]~10_combout ))) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout  & (\u0|nios2_qsys_0|F_pc[2]~10_combout ))

	.dataa(\u0|nios2_qsys_0|F_pc[2]~10_combout ),
	.datab(\u0|nios2_qsys_0|R_ctrl_logic~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_logic_result[4]~10_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_alu_result[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_alu_result[4]~13 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|W_alu_result[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[4]~10 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[4]~10_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [5]))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [3]))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_result [3]),
	.datab(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [5]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[4]~10 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[4]~10_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [4]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [4]));

// Location: LCFF_X22_Y20_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|W_alu_result[4]~13_combout ),
	.sdata(\u0|nios2_qsys_0|E_shift_rot_result [4]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [4]));

// Location: LCCOMB_X24_Y19_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[4]~0 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[4]~0_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (\u0|nios2_qsys_0|av_ld_byte0_data [4])) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|W_alu_result [4] & !\u0|nios2_qsys_0|E_alu_result~26_combout ))))

	.dataa(\u0|nios2_qsys_0|av_ld_byte0_data [4]),
	.datab(\u0|nios2_qsys_0|W_alu_result [4]),
	.datac(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datad(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[4]~0 .lut_mask = 16'hA0AC;
defparam \u0|nios2_qsys_0|W_rf_wr_data[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[29] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|d_writedata[29]~5_combout ),
	.sdata(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [29]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|D_iw [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [29]));

// Location: LCFF_X30_Y15_N13
cycloneii_lcell_ff \u0|dma_0|fi|buffer~30 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oFF_data [29]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|fi|buffer~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer~30_regout ));

// Location: LCCOMB_X29_Y17_N10
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writedata[29]~24 (
// Equation(s):
// \u0|dma_0|wm|oWM_writedata[29]~24_combout  = (\u0|dma_0|fi|buffer~0_regout  & (\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a29 )) # (!\u0|dma_0|fi|buffer~0_regout  & ((\u0|dma_0|fi|buffer~30_regout )))

	.dataa(\u0|dma_0|fi|buffer~0_regout ),
	.datab(\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a29 ),
	.datac(vcc),
	.datad(\u0|dma_0|fi|buffer~30_regout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writedata[29]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writedata[29]~24 .lut_mask = 16'hDD88;
defparam \u0|dma_0|wm|oWM_writedata[29]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N14
cycloneii_lcell_comb \u0|dma_0|fi|buffer_rtl_0_bypass[46]~feeder (
// Equation(s):
// \u0|dma_0|fi|buffer_rtl_0_bypass[46]~feeder_combout  = \u0|dma_0|rm|oFF_data [29]

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|dma_0|rm|oFF_data [29]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|dma_0|fi|buffer_rtl_0_bypass[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[46]~feeder .lut_mask = 16'hF0F0;
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y17_N15
cycloneii_lcell_ff \u0|dma_0|fi|buffer_rtl_0_bypass[46] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|fi|buffer_rtl_0_bypass[46]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer_rtl_0_bypass [46]));

// Location: LCFF_X29_Y17_N11
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writedata[29] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writedata[29]~24_combout ),
	.sdata(\u0|dma_0|fi|buffer_rtl_0_bypass [46]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|fi|buffer~38_combout ),
	.ena(\u0|dma_0|wm|oWM_writedata[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writedata [29]));

// Location: LCCOMB_X29_Y20_N10
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[29] (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data [29] = (\u0|cmd_xbar_mux_002|saved_grant [1] & ((\u0|nios2_qsys_0|d_writedata [29]) # ((\u0|cmd_xbar_mux_002|saved_grant [2] & \u0|dma_0|wm|oWM_writedata [29])))) # (!\u0|cmd_xbar_mux_002|saved_grant [1] & 
// (((\u0|cmd_xbar_mux_002|saved_grant [2] & \u0|dma_0|wm|oWM_writedata [29]))))

	.dataa(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datab(\u0|nios2_qsys_0|d_writedata [29]),
	.datac(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.datad(\u0|dma_0|wm|oWM_writedata [29]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data [29]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[29] .lut_mask = 16'hF888;
defparam \u0|cmd_xbar_mux_002|src_data[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~28 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~28_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20] & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout ))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~28 .lut_mask = 16'h88F0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y15_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[29] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [29]));

// Location: LCFF_X30_Y15_N29
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[29] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [29]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [29]));

// Location: LCCOMB_X30_Y15_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[29]~71 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[29]~71_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~45_combout  & ((\u0|rsp_xbar_demux_001|src0_valid~0_combout ) # ((\u0|rsp_xbar_demux|src0_valid~0_combout  & 
// \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [29])))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~45_combout  & (\u0|rsp_xbar_demux|src0_valid~0_combout  & 
// ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [29]))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~45_combout ),
	.datab(\u0|rsp_xbar_demux|src0_valid~0_combout ),
	.datac(\u0|rsp_xbar_demux_001|src0_valid~0_combout ),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [29]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[29]~71_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[29]~71 .lut_mask = 16'hECA0;
defparam \u0|nios2_qsys_0|F_iw[29]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[29]~72 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[29]~72_combout  = (\u0|nios2_qsys_0|D_iw[6]~0_combout  & ((\u0|nios2_qsys_0|F_iw[29]~71_combout ) # ((\u0|rsp_xbar_demux_002|src0_valid~0_combout  & \u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [29]))))

	.dataa(\u0|rsp_xbar_demux_002|src0_valid~0_combout ),
	.datab(\u0|nios2_qsys_0|D_iw[6]~0_combout ),
	.datac(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [29]),
	.datad(\u0|nios2_qsys_0|F_iw[29]~71_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[29]~72_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[29]~72 .lut_mask = 16'hCC80;
defparam \u0|nios2_qsys_0|F_iw[29]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y19_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[29] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[29]~72_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [29]));

// Location: LCCOMB_X25_Y21_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src1[0]~35 (
// Equation(s):
// \u0|nios2_qsys_0|R_src1[0]~35_combout  = (!\u0|nios2_qsys_0|R_src1~33_combout  & (\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [0] & ((!\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ) # 
// (!\u0|nios2_qsys_0|E_valid~regout ))))

	.dataa(\u0|nios2_qsys_0|R_src1~33_combout ),
	.datab(\u0|nios2_qsys_0|E_valid~regout ),
	.datac(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [0]),
	.datad(\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src1[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src1[0]~35 .lut_mask = 16'h1050;
defparam \u0|nios2_qsys_0|R_src1[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y21_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src1[0]~35_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [0]));

// Location: LCCOMB_X19_Y23_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|E_arith_result[0]~7 (
// Equation(s):
// \u0|nios2_qsys_0|E_arith_result[0]~7_combout  = (\u0|nios2_qsys_0|E_alu_sub~regout  & (\u0|nios2_qsys_0|Add1~0_combout )) # (!\u0|nios2_qsys_0|E_alu_sub~regout  & ((\u0|nios2_qsys_0|Add2~0_combout )))

	.dataa(\u0|nios2_qsys_0|Add1~0_combout ),
	.datab(\u0|nios2_qsys_0|E_alu_sub~regout ),
	.datac(\u0|nios2_qsys_0|Add2~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_arith_result[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_arith_result[0]~7 .lut_mask = 16'hB8B8;
defparam \u0|nios2_qsys_0|E_arith_result[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|E_mem_byte_en[3]~5 (
// Equation(s):
// \u0|nios2_qsys_0|E_mem_byte_en[3]~5_combout  = (\u0|nios2_qsys_0|D_iw [4]) # ((\u0|nios2_qsys_0|E_arith_result[1]~6_combout  & ((\u0|nios2_qsys_0|D_iw [3]) # (\u0|nios2_qsys_0|E_arith_result[0]~7_combout ))))

	.dataa(\u0|nios2_qsys_0|E_arith_result[1]~6_combout ),
	.datab(\u0|nios2_qsys_0|D_iw [4]),
	.datac(\u0|nios2_qsys_0|D_iw [3]),
	.datad(\u0|nios2_qsys_0|E_arith_result[0]~7_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_mem_byte_en[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_mem_byte_en[3]~5 .lut_mask = 16'hEEEC;
defparam \u0|nios2_qsys_0|E_mem_byte_en[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y19_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|d_byteenable[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_mem_byte_en[3]~5_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_byteenable [3]));

// Location: LCCOMB_X28_Y23_N16
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[35] (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data [35] = (\u0|cmd_xbar_mux_002|saved_grant [0]) # ((\u0|cmd_xbar_mux_002|saved_grant [2]) # ((\u0|cmd_xbar_mux_002|saved_grant [1] & \u0|nios2_qsys_0|d_byteenable [3])))

	.dataa(\u0|cmd_xbar_mux_002|saved_grant [0]),
	.datab(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datac(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.datad(\u0|nios2_qsys_0|d_byteenable [3]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data [35]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[35] .lut_mask = 16'hFEFA;
defparam \u0|cmd_xbar_mux_002|src_data[35] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[28]~69 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[28]~69_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~41_combout  & ((\u0|rsp_xbar_demux_001|src0_valid~0_combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [28] & 
// \u0|rsp_xbar_demux|src0_valid~0_combout )))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~41_combout  & (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [28] & ((\u0|rsp_xbar_demux|src0_valid~0_combout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~41_combout ),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [28]),
	.datac(\u0|rsp_xbar_demux_001|src0_valid~0_combout ),
	.datad(\u0|rsp_xbar_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[28]~69_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[28]~69 .lut_mask = 16'hECA0;
defparam \u0|nios2_qsys_0|F_iw[28]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[28]~70 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[28]~70_combout  = (\u0|nios2_qsys_0|D_iw[6]~0_combout  & ((\u0|nios2_qsys_0|F_iw[28]~69_combout ) # ((\u0|rsp_xbar_demux_002|src0_valid~0_combout  & \u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [28]))))

	.dataa(\u0|rsp_xbar_demux_002|src0_valid~0_combout ),
	.datab(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [28]),
	.datac(\u0|nios2_qsys_0|F_iw[28]~69_combout ),
	.datad(\u0|nios2_qsys_0|D_iw[6]~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[28]~70_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[28]~70 .lut_mask = 16'hF800;
defparam \u0|nios2_qsys_0|F_iw[28]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y19_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[28] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[28]~70_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [28]));

// Location: LCCOMB_X22_Y22_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src1[10]~7 (
// Equation(s):
// \u0|nios2_qsys_0|E_src1[10]~7_combout  = (\u0|nios2_qsys_0|R_src1~32_combout  & ((\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [10]))) # (!\u0|nios2_qsys_0|R_src1~32_combout  & (\u0|nios2_qsys_0|D_iw [14]))

	.dataa(\u0|nios2_qsys_0|R_src1~32_combout ),
	.datab(\u0|nios2_qsys_0|D_iw [14]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [10]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src1[10]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src1[10]~7 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|E_src1[10]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_plus_one[8]~16 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_plus_one[8]~16_combout  = (\u0|nios2_qsys_0|F_pc [8] & (\u0|nios2_qsys_0|F_pc_plus_one[7]~15  $ (GND))) # (!\u0|nios2_qsys_0|F_pc [8] & (!\u0|nios2_qsys_0|F_pc_plus_one[7]~15  & VCC))
// \u0|nios2_qsys_0|F_pc_plus_one[8]~17  = CARRY((\u0|nios2_qsys_0|F_pc [8] & !\u0|nios2_qsys_0|F_pc_plus_one[7]~15 ))

	.dataa(\u0|nios2_qsys_0|F_pc [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|F_pc_plus_one[7]~15 ),
	.combout(\u0|nios2_qsys_0|F_pc_plus_one[8]~16_combout ),
	.cout(\u0|nios2_qsys_0|F_pc_plus_one[8]~17 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_plus_one[8]~16 .lut_mask = 16'hA50A;
defparam \u0|nios2_qsys_0|F_pc_plus_one[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X22_Y22_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src1[10]~7_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[8]~16_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [10]));

// Location: LCCOMB_X22_Y22_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[10]~11 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[10]~11_combout  = (\u0|nios2_qsys_0|E_src1 [10] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|R_logic_op [0] & \u0|nios2_qsys_0|E_src2 [10]))))) # (!\u0|nios2_qsys_0|E_src1 [10] & ((\u0|nios2_qsys_0|R_logic_op 
// [1] & ((\u0|nios2_qsys_0|E_src2 [10]))) # (!\u0|nios2_qsys_0|R_logic_op [1] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|E_src2 [10]))))

	.dataa(\u0|nios2_qsys_0|R_logic_op [1]),
	.datab(\u0|nios2_qsys_0|R_logic_op [0]),
	.datac(\u0|nios2_qsys_0|E_src1 [10]),
	.datad(\u0|nios2_qsys_0|E_src2 [10]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[10]~11 .lut_mask = 16'h6AA1;
defparam \u0|nios2_qsys_0|E_logic_result[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|W_alu_result[10]~7 (
// Equation(s):
// \u0|nios2_qsys_0|W_alu_result[10]~7_combout  = (\u0|nios2_qsys_0|R_ctrl_logic~regout  & (\u0|nios2_qsys_0|E_logic_result[10]~11_combout )) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout  & ((\u0|nios2_qsys_0|F_pc[8]~3_combout )))

	.dataa(\u0|nios2_qsys_0|R_ctrl_logic~regout ),
	.datab(\u0|nios2_qsys_0|E_logic_result[10]~11_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|F_pc[8]~3_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_alu_result[10]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_alu_result[10]~7 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|W_alu_result[10]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[10]~11 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[10]~11_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [11])) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [9])))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_result [11]),
	.datab(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [9]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[10]~11 .lut_mask = 16'hBB88;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[10]~11_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [10]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [10]));

// Location: LCFF_X22_Y20_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|W_alu_result[10]~7_combout ),
	.sdata(\u0|nios2_qsys_0|E_shift_rot_result [10]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [10]));

// Location: LCCOMB_X32_Y20_N10
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[46]~8 (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data[46]~8_combout  = (\u0|cmd_xbar_mux_002|saved_grant [0] & ((\u0|nios2_qsys_0|F_pc [8]) # ((\u0|cmd_xbar_mux_002|saved_grant [1] & \u0|nios2_qsys_0|W_alu_result [10])))) # (!\u0|cmd_xbar_mux_002|saved_grant [0] & 
// (((\u0|cmd_xbar_mux_002|saved_grant [1] & \u0|nios2_qsys_0|W_alu_result [10]))))

	.dataa(\u0|cmd_xbar_mux_002|saved_grant [0]),
	.datab(\u0|nios2_qsys_0|F_pc [8]),
	.datac(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datad(\u0|nios2_qsys_0|W_alu_result [10]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data[46]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[46]~8 .lut_mask = 16'hF888;
defparam \u0|cmd_xbar_mux_002|src_data[46]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N2
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[46] (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data [46] = (\u0|cmd_xbar_mux_002|src_data[46]~8_combout ) # ((\u0|dma_0|wm|oWM_writeaddress [10] & \u0|cmd_xbar_mux_002|saved_grant [2]))

	.dataa(\u0|dma_0|wm|oWM_writeaddress [10]),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.datad(\u0|cmd_xbar_mux_002|src_data[46]~8_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data [46]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[46] .lut_mask = 16'hFFA0;
defparam \u0|cmd_xbar_mux_002|src_data[46] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte3_data_nxt~21 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte3_data_nxt~21_combout  = (\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]~regout  & (!\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout  & 
// (\u0|onchip_memory2_1_s1_translator|read_latency_shift_reg [0] & \u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [31])))

	.dataa(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]~regout ),
	.datab(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout ),
	.datac(\u0|onchip_memory2_1_s1_translator|read_latency_shift_reg [0]),
	.datad(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~21 .lut_mask = 16'h2000;
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte3_data_nxt~23 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte3_data_nxt~23_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (((\u0|nios2_qsys_0|av_fill_bit~0_combout )))) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((\u0|nios2_qsys_0|av_ld_byte3_data_nxt~22_combout ) # 
// ((\u0|nios2_qsys_0|av_ld_byte3_data_nxt~21_combout ))))

	.dataa(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~22_combout ),
	.datab(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.datac(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~21_combout ),
	.datad(\u0|nios2_qsys_0|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~23 .lut_mask = 16'hFE32;
defparam \u0|nios2_qsys_0|av_ld_byte3_data_nxt~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y19_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte3_data[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte3_data_nxt~23_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte3_data [7]));

// Location: LCFF_X22_Y19_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte2_data[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte2_data[7]~7_combout ),
	.sdata(\u0|nios2_qsys_0|av_ld_byte3_data [7]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte2_data [7]));

// Location: LCFF_X23_Y19_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte1_data[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte1_data[7]~0_combout ),
	.sdata(\u0|nios2_qsys_0|av_ld_byte2_data [7]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.ena(\u0|nios2_qsys_0|av_ld_byte1_data_en~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte1_data [7]));

// Location: M4K_X13_Y26
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode835w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode835w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~17_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N8
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[7]~24 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[7]~24_combout  = (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout ))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[7]~24 .lut_mask = 16'h3022;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N18
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[7]~25 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[7]~25_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[7]~24_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 ),
	.datab(vcc),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[7]~24_combout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[7]~25 .lut_mask = 16'hFFA0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~17 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~17_combout  = (\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [7] & ((\u0|rsp_xbar_demux|src1_valid~0_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[7]~25_combout  
// & \u0|rsp_xbar_demux_001|src1_valid~0_combout )))) # (!\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [7] & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[7]~25_combout  & (\u0|rsp_xbar_demux_001|src1_valid~0_combout 
// )))

	.dataa(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [7]),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[7]~25_combout ),
	.datac(\u0|rsp_xbar_demux_001|src1_valid~0_combout ),
	.datad(\u0|rsp_xbar_demux|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~17 .lut_mask = 16'hEAC0;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~18 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~18_combout  = (\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [7] & ((\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// ((\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [7] & \u0|rsp_xbar_demux_002|src1_valid~0_combout )))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [7] & (\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [7] & 
// ((\u0|rsp_xbar_demux_002|src1_valid~0_combout ))))

	.dataa(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [7]),
	.datab(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [7]),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|rsp_xbar_demux_002|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~18 .lut_mask = 16'hECA0;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~19 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~19_combout  = (\u0|nios2_qsys_0|av_ld_rshift8~1_combout  & ((\u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~17_combout ) # ((\u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~18_combout )))) # 
// (!\u0|nios2_qsys_0|av_ld_rshift8~1_combout  & (((\u0|nios2_qsys_0|av_ld_byte1_data [7]))))

	.dataa(\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.datab(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~17_combout ),
	.datac(\u0|nios2_qsys_0|av_ld_byte1_data [7]),
	.datad(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~18_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~19 .lut_mask = 16'hFAD8;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y19_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte0_data[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[7]~19_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|av_ld_byte0_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte0_data [7]));

// Location: LCCOMB_X21_Y19_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|av_fill_bit~0 (
// Equation(s):
// \u0|nios2_qsys_0|av_fill_bit~0_combout  = (\u0|nios2_qsys_0|R_ctrl_ld_signed~regout  & ((\u0|nios2_qsys_0|Equal1~0_combout  & (\u0|nios2_qsys_0|av_ld_byte1_data [7])) # (!\u0|nios2_qsys_0|Equal1~0_combout  & ((\u0|nios2_qsys_0|av_ld_byte0_data [7])))))

	.dataa(\u0|nios2_qsys_0|Equal1~0_combout ),
	.datab(\u0|nios2_qsys_0|R_ctrl_ld_signed~regout ),
	.datac(\u0|nios2_qsys_0|av_ld_byte1_data [7]),
	.datad(\u0|nios2_qsys_0|av_ld_byte0_data [7]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_fill_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_fill_bit~0 .lut_mask = 16'hC480;
defparam \u0|nios2_qsys_0|av_fill_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte1_data[3]~4 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte1_data[3]~4_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((\u0|nios2_qsys_0|av_fill_bit~0_combout ))) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (\u0|rsp_xbar_mux_001|src_payload~3_combout ))

	.dataa(\u0|rsp_xbar_mux_001|src_payload~3_combout ),
	.datab(\u0|nios2_qsys_0|av_fill_bit~0_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte1_data[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte1_data[3]~4 .lut_mask = 16'hCCAA;
defparam \u0|nios2_qsys_0|av_ld_byte1_data[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y19_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte1_data[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte1_data[3]~4_combout ),
	.sdata(\u0|nios2_qsys_0|av_ld_byte2_data [3]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.ena(\u0|nios2_qsys_0|av_ld_byte1_data_en~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte1_data [3]));

// Location: LCCOMB_X28_Y20_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~2 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~2_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~regout )))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20] & ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~regout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~2 .lut_mask = 16'hE2C0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[3]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[3]~feeder_combout  = \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~2_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[3]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y20_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[3]~feeder_combout ),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [3]));

// Location: LCFF_X28_Y18_N5
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [3]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [3]));

// Location: LCCOMB_X28_Y18_N26
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[3]~7 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[3]~7_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[3]~6_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[3]~6_combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout ),
	.datac(vcc),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[3]~7 .lut_mask = 16'hEEAA;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~3 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~3_combout  = (\u0|rsp_xbar_demux|src1_valid~0_combout  & ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [3]) # ((\u0|rsp_xbar_demux_001|src1_valid~0_combout  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[3]~7_combout )))) # (!\u0|rsp_xbar_demux|src1_valid~0_combout  & (\u0|rsp_xbar_demux_001|src1_valid~0_combout  & 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[3]~7_combout ))))

	.dataa(\u0|rsp_xbar_demux|src1_valid~0_combout ),
	.datab(\u0|rsp_xbar_demux_001|src1_valid~0_combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [3]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[3]~7_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~3 .lut_mask = 16'hECA0;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~5 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~5_combout  = (\u0|nios2_qsys_0|av_ld_rshift8~1_combout  & ((\u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~4_combout ) # ((\u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~3_combout )))) # 
// (!\u0|nios2_qsys_0|av_ld_rshift8~1_combout  & (((\u0|nios2_qsys_0|av_ld_byte1_data [3]))))

	.dataa(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~4_combout ),
	.datab(\u0|nios2_qsys_0|av_ld_byte1_data [3]),
	.datac(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~3_combout ),
	.datad(\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~5 .lut_mask = 16'hFACC;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y20_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte0_data[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[3]~5_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|av_ld_byte0_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte0_data [3]));

// Location: LCCOMB_X21_Y20_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[3]~3 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[3]~3_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|av_ld_byte0_data [3])))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (\u0|nios2_qsys_0|W_alu_result [3] & ((!\u0|nios2_qsys_0|E_alu_result~26_combout ))))

	.dataa(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datab(\u0|nios2_qsys_0|W_alu_result [3]),
	.datac(\u0|nios2_qsys_0|av_ld_byte0_data [3]),
	.datad(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[3]~3 .lut_mask = 16'hA0E4;
defparam \u0|nios2_qsys_0|W_rf_wr_data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y21_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [2]));

// Location: LCCOMB_X35_Y21_N6
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~5 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~5_combout  = (\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [2])

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_writedata [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~5 .lut_mask = 16'hA0A0;
defparam \u0|cmd_xbar_mux_001|src_payload~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X52_Y14
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode835w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode835w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~5_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X52_Y15
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode822w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode822w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~5_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N8
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[2]~10 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[2]~10_combout  = (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout )) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout )))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[2]~10 .lut_mask = 16'h0D08;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N18
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[2]~11 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[2]~11_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[2]~10_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66~portadataout ))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(vcc),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[2]~10_combout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[2]~11 .lut_mask = 16'hFAF0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[2]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[2]~feeder_combout  = \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~4_combout 

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[2]~feeder .lut_mask = 16'hAAAA;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y20_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[2]~feeder_combout ),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [2]));

// Location: LCFF_X25_Y15_N5
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [2]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [2]));

// Location: LCCOMB_X25_Y15_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~6 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~6_combout  = (\u0|rsp_xbar_demux_001|src1_valid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[2]~11_combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre 
// [2] & \u0|rsp_xbar_demux|src1_valid~0_combout )))) # (!\u0|rsp_xbar_demux_001|src1_valid~0_combout  & (((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [2] & \u0|rsp_xbar_demux|src1_valid~0_combout ))))

	.dataa(\u0|rsp_xbar_demux_001|src1_valid~0_combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[2]~11_combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [2]),
	.datad(\u0|rsp_xbar_demux|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~6 .lut_mask = 16'hF888;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~8 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~8_combout  = (\u0|nios2_qsys_0|av_ld_rshift8~1_combout  & ((\u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~7_combout ) # ((\u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~6_combout )))) # 
// (!\u0|nios2_qsys_0|av_ld_rshift8~1_combout  & (((\u0|nios2_qsys_0|av_ld_byte1_data [2]))))

	.dataa(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~7_combout ),
	.datab(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~6_combout ),
	.datac(\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.datad(\u0|nios2_qsys_0|av_ld_byte1_data [2]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~8 .lut_mask = 16'hEFE0;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y20_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte0_data[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[2]~8_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|av_ld_byte0_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte0_data [2]));

// Location: LCCOMB_X22_Y20_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[2]~6 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[2]~6_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|av_ld_byte0_data [2])))) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (\u0|nios2_qsys_0|W_alu_result [2] & ((!\u0|nios2_qsys_0|E_alu_result~26_combout ))))

	.dataa(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datab(\u0|nios2_qsys_0|W_alu_result [2]),
	.datac(\u0|nios2_qsys_0|av_ld_byte0_data [2]),
	.datad(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[2]~6 .lut_mask = 16'hA0E4;
defparam \u0|nios2_qsys_0|W_rf_wr_data[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y23_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [7]));

// Location: LCCOMB_X37_Y22_N6
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress~23 (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress~23_combout  = (\u0|rst_controller|r_sync_rst~regout  & (\u0|nios2_qsys_0|d_writedata [7] & \u0|cmd_xbar_mux_003|saved_grant [1]))

	.dataa(\u0|rst_controller|r_sync_rst~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_writedata [7]),
	.datad(\u0|cmd_xbar_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress~23 .lut_mask = 16'hA000;
defparam \u0|dma_0|control|oWM_startaddress~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N17
cycloneii_lcell_ff \u0|dma_0|control|oWM_startaddress[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|dma_0|control|oWM_startaddress~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|dma_0|control|oWM_startaddress[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oWM_startaddress [7]));

// Location: LCCOMB_X34_Y20_N24
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writeaddress~25 (
// Equation(s):
// \u0|dma_0|wm|oWM_writeaddress~25_combout  = (\u0|dma_0|control|oStart~regout  & ((\u0|dma_0|control|oWM_startaddress [7]))) # (!\u0|dma_0|control|oStart~regout  & (\u0|dma_0|wm|Add1~10_combout ))

	.dataa(vcc),
	.datab(\u0|dma_0|control|oStart~regout ),
	.datac(\u0|dma_0|wm|Add1~10_combout ),
	.datad(\u0|dma_0|control|oWM_startaddress [7]),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writeaddress~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writeaddress~25 .lut_mask = 16'hFC30;
defparam \u0|dma_0|wm|oWM_writeaddress~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N25
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writeaddress[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writeaddress~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|wm|oWM_writeaddress[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writeaddress [7]));

// Location: LCCOMB_X36_Y20_N18
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writeaddress~23 (
// Equation(s):
// \u0|dma_0|wm|oWM_writeaddress~23_combout  = (\u0|dma_0|control|oStart~regout  & (\u0|dma_0|control|oWM_startaddress [9])) # (!\u0|dma_0|control|oStart~regout  & ((\u0|dma_0|wm|Add1~14_combout )))

	.dataa(\u0|dma_0|control|oWM_startaddress [9]),
	.datab(\u0|dma_0|wm|Add1~14_combout ),
	.datac(vcc),
	.datad(\u0|dma_0|control|oStart~regout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writeaddress~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writeaddress~23 .lut_mask = 16'hAACC;
defparam \u0|dma_0|wm|oWM_writeaddress~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y20_N19
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writeaddress[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writeaddress~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|wm|oWM_writeaddress[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writeaddress [9]));

// Location: LCCOMB_X36_Y20_N0
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[45] (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data [45] = (\u0|cmd_xbar_mux_002|src_data[45]~7_combout ) # ((\u0|cmd_xbar_mux_002|saved_grant [2] & \u0|dma_0|wm|oWM_writeaddress [9]))

	.dataa(\u0|cmd_xbar_mux_002|src_data[45]~7_combout ),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.datad(\u0|dma_0|wm|oWM_writeaddress [9]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data [45]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[45] .lut_mask = 16'hFAAA;
defparam \u0|cmd_xbar_mux_002|src_data[45] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[27]~68 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[27]~68_combout  = (\u0|nios2_qsys_0|D_iw[6]~0_combout  & ((\u0|nios2_qsys_0|F_iw[27]~67_combout ) # ((\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [27] & \u0|rsp_xbar_demux_002|src0_valid~0_combout ))))

	.dataa(\u0|nios2_qsys_0|F_iw[27]~67_combout ),
	.datab(\u0|nios2_qsys_0|D_iw[6]~0_combout ),
	.datac(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [27]),
	.datad(\u0|rsp_xbar_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[27]~68_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[27]~68 .lut_mask = 16'hC888;
defparam \u0|nios2_qsys_0|F_iw[27]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y19_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[27] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[27]~68_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [27]));

// Location: LCCOMB_X24_Y22_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src1[4]~13 (
// Equation(s):
// \u0|nios2_qsys_0|E_src1[4]~13_combout  = (\u0|nios2_qsys_0|R_src1~32_combout  & ((\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [4]))) # (!\u0|nios2_qsys_0|R_src1~32_combout  & (\u0|nios2_qsys_0|D_iw [8]))

	.dataa(\u0|nios2_qsys_0|D_iw [8]),
	.datab(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [4]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|R_src1~32_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src1[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src1[4]~13 .lut_mask = 16'hCCAA;
defparam \u0|nios2_qsys_0|E_src1[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y22_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src1[4]~13_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[2]~4_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [4]));

// Location: LCCOMB_X19_Y23_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~10 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~10_combout  = (\u0|nios2_qsys_0|E_src2 [5] & ((\u0|nios2_qsys_0|E_src1 [5] & (!\u0|nios2_qsys_0|Add1~9 )) # (!\u0|nios2_qsys_0|E_src1 [5] & ((\u0|nios2_qsys_0|Add1~9 ) # (GND))))) # (!\u0|nios2_qsys_0|E_src2 [5] & 
// ((\u0|nios2_qsys_0|E_src1 [5] & (\u0|nios2_qsys_0|Add1~9  & VCC)) # (!\u0|nios2_qsys_0|E_src1 [5] & (!\u0|nios2_qsys_0|Add1~9 ))))
// \u0|nios2_qsys_0|Add1~11  = CARRY((\u0|nios2_qsys_0|E_src2 [5] & ((!\u0|nios2_qsys_0|Add1~9 ) # (!\u0|nios2_qsys_0|E_src1 [5]))) # (!\u0|nios2_qsys_0|E_src2 [5] & (!\u0|nios2_qsys_0|E_src1 [5] & !\u0|nios2_qsys_0|Add1~9 )))

	.dataa(\u0|nios2_qsys_0|E_src2 [5]),
	.datab(\u0|nios2_qsys_0|E_src1 [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~9 ),
	.combout(\u0|nios2_qsys_0|Add1~10_combout ),
	.cout(\u0|nios2_qsys_0|Add1~11 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~10 .lut_mask = 16'h692B;
defparam \u0|nios2_qsys_0|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~12 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~12_combout  = ((\u0|nios2_qsys_0|E_src1 [6] $ (\u0|nios2_qsys_0|E_src2 [6] $ (\u0|nios2_qsys_0|Add1~11 )))) # (GND)
// \u0|nios2_qsys_0|Add1~13  = CARRY((\u0|nios2_qsys_0|E_src1 [6] & ((!\u0|nios2_qsys_0|Add1~11 ) # (!\u0|nios2_qsys_0|E_src2 [6]))) # (!\u0|nios2_qsys_0|E_src1 [6] & (!\u0|nios2_qsys_0|E_src2 [6] & !\u0|nios2_qsys_0|Add1~11 )))

	.dataa(\u0|nios2_qsys_0|E_src1 [6]),
	.datab(\u0|nios2_qsys_0|E_src2 [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~11 ),
	.combout(\u0|nios2_qsys_0|Add1~12_combout ),
	.cout(\u0|nios2_qsys_0|Add1~13 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~12 .lut_mask = 16'h962B;
defparam \u0|nios2_qsys_0|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|Add1~14 (
// Equation(s):
// \u0|nios2_qsys_0|Add1~14_combout  = (\u0|nios2_qsys_0|E_src2 [7] & ((\u0|nios2_qsys_0|E_src1 [7] & (!\u0|nios2_qsys_0|Add1~13 )) # (!\u0|nios2_qsys_0|E_src1 [7] & ((\u0|nios2_qsys_0|Add1~13 ) # (GND))))) # (!\u0|nios2_qsys_0|E_src2 [7] & 
// ((\u0|nios2_qsys_0|E_src1 [7] & (\u0|nios2_qsys_0|Add1~13  & VCC)) # (!\u0|nios2_qsys_0|E_src1 [7] & (!\u0|nios2_qsys_0|Add1~13 ))))
// \u0|nios2_qsys_0|Add1~15  = CARRY((\u0|nios2_qsys_0|E_src2 [7] & ((!\u0|nios2_qsys_0|Add1~13 ) # (!\u0|nios2_qsys_0|E_src1 [7]))) # (!\u0|nios2_qsys_0|E_src2 [7] & (!\u0|nios2_qsys_0|E_src1 [7] & !\u0|nios2_qsys_0|Add1~13 )))

	.dataa(\u0|nios2_qsys_0|E_src2 [7]),
	.datab(\u0|nios2_qsys_0|E_src1 [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|Add1~13 ),
	.combout(\u0|nios2_qsys_0|Add1~14_combout ),
	.cout(\u0|nios2_qsys_0|Add1~15 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|Add1~14 .lut_mask = 16'h692B;
defparam \u0|nios2_qsys_0|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc[6]~5 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc[6]~5_combout  = (\u0|nios2_qsys_0|E_alu_sub~regout  & ((\u0|nios2_qsys_0|Add1~16_combout ))) # (!\u0|nios2_qsys_0|E_alu_sub~regout  & (\u0|nios2_qsys_0|Add2~16_combout ))

	.dataa(\u0|nios2_qsys_0|Add2~16_combout ),
	.datab(\u0|nios2_qsys_0|Add1~16_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_alu_sub~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_pc[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc[6]~5 .lut_mask = 16'hCCAA;
defparam \u0|nios2_qsys_0|F_pc[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y22_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|F_pc[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_pc[6]~5_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[6]~12_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout ),
	.sload(\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout ),
	.ena(\u0|nios2_qsys_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|F_pc [6]));

// Location: LCCOMB_X28_Y23_N30
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[44]~6 (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data[44]~6_combout  = (\u0|cmd_xbar_mux_002|saved_grant [0] & ((\u0|nios2_qsys_0|F_pc [6]) # ((\u0|nios2_qsys_0|W_alu_result [8] & \u0|cmd_xbar_mux_002|saved_grant [1])))) # (!\u0|cmd_xbar_mux_002|saved_grant [0] & 
// (((\u0|nios2_qsys_0|W_alu_result [8] & \u0|cmd_xbar_mux_002|saved_grant [1]))))

	.dataa(\u0|cmd_xbar_mux_002|saved_grant [0]),
	.datab(\u0|nios2_qsys_0|F_pc [6]),
	.datac(\u0|nios2_qsys_0|W_alu_result [8]),
	.datad(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data[44]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[44]~6 .lut_mask = 16'hF888;
defparam \u0|cmd_xbar_mux_002|src_data[44]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N26
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[44] (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data [44] = (\u0|cmd_xbar_mux_002|src_data[44]~6_combout ) # ((\u0|dma_0|wm|oWM_writeaddress [8] & \u0|cmd_xbar_mux_002|saved_grant [2]))

	.dataa(\u0|dma_0|wm|oWM_writeaddress [8]),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux_002|src_data[44]~6_combout ),
	.datad(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data [44]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[44] .lut_mask = 16'hFAF0;
defparam \u0|cmd_xbar_mux_002|src_data[44] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N0
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[32] (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data [32] = (\u0|cmd_xbar_mux_002|saved_grant [0]) # ((\u0|cmd_xbar_mux_002|saved_grant [2]) # ((\u0|cmd_xbar_mux_002|saved_grant [1] & \u0|nios2_qsys_0|d_byteenable [0])))

	.dataa(\u0|cmd_xbar_mux_002|saved_grant [0]),
	.datab(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datac(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.datad(\u0|nios2_qsys_0|d_byteenable [0]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data [32]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[32] .lut_mask = 16'hFEFA;
defparam \u0|cmd_xbar_mux_002|src_data[32] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y18_N31
cycloneii_lcell_ff \u0|dma_0|fi|buffer~6 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oFF_data [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|fi|buffer~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer~6_regout ));

// Location: LCCOMB_X29_Y18_N16
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writedata[5]~4 (
// Equation(s):
// \u0|dma_0|wm|oWM_writedata[5]~4_combout  = (\u0|dma_0|fi|buffer~0_regout  & (\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a5 )) # (!\u0|dma_0|fi|buffer~0_regout  & ((\u0|dma_0|fi|buffer~6_regout )))

	.dataa(\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\u0|dma_0|fi|buffer~0_regout ),
	.datac(vcc),
	.datad(\u0|dma_0|fi|buffer~6_regout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writedata[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writedata[5]~4 .lut_mask = 16'hBB88;
defparam \u0|dma_0|wm|oWM_writedata[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N0
cycloneii_lcell_comb \u0|dma_0|fi|buffer_rtl_0_bypass[22]~feeder (
// Equation(s):
// \u0|dma_0|fi|buffer_rtl_0_bypass[22]~feeder_combout  = \u0|dma_0|rm|oFF_data [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|rm|oFF_data [5]),
	.cin(gnd),
	.combout(\u0|dma_0|fi|buffer_rtl_0_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[22]~feeder .lut_mask = 16'hFF00;
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y18_N1
cycloneii_lcell_ff \u0|dma_0|fi|buffer_rtl_0_bypass[22] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|fi|buffer_rtl_0_bypass[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer_rtl_0_bypass [22]));

// Location: LCFF_X29_Y18_N17
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writedata[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writedata[5]~4_combout ),
	.sdata(\u0|dma_0|fi|buffer_rtl_0_bypass [22]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|fi|buffer~38_combout ),
	.ena(\u0|dma_0|wm|oWM_writedata[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writedata [5]));

// Location: LCCOMB_X27_Y21_N8
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[5] (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data [5] = (\u0|cmd_xbar_mux_002|saved_grant [2] & ((\u0|dma_0|wm|oWM_writedata [5]) # ((\u0|cmd_xbar_mux_002|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [5])))) # (!\u0|cmd_xbar_mux_002|saved_grant [2] & 
// (((\u0|cmd_xbar_mux_002|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [5]))))

	.dataa(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.datab(\u0|dma_0|wm|oWM_writedata [5]),
	.datac(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datad(\u0|nios2_qsys_0|d_writedata [5]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data [5]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[5] .lut_mask = 16'hF888;
defparam \u0|cmd_xbar_mux_002|src_data[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N10
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writedata[6]~15 (
// Equation(s):
// \u0|dma_0|wm|oWM_writedata[6]~15_combout  = (\u0|dma_0|fi|buffer~0_regout  & ((\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6~portbdataout ))) # (!\u0|dma_0|fi|buffer~0_regout  & (\u0|dma_0|fi|buffer~7_regout ))

	.dataa(\u0|dma_0|fi|buffer~7_regout ),
	.datab(\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datac(vcc),
	.datad(\u0|dma_0|fi|buffer~0_regout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writedata[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writedata[6]~15 .lut_mask = 16'hCCAA;
defparam \u0|dma_0|wm|oWM_writedata[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N4
cycloneii_lcell_comb \u0|dma_0|fi|buffer_rtl_0_bypass[23]~feeder (
// Equation(s):
// \u0|dma_0|fi|buffer_rtl_0_bypass[23]~feeder_combout  = \u0|dma_0|rm|oFF_data [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|rm|oFF_data [6]),
	.cin(gnd),
	.combout(\u0|dma_0|fi|buffer_rtl_0_bypass[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[23]~feeder .lut_mask = 16'hFF00;
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y17_N5
cycloneii_lcell_ff \u0|dma_0|fi|buffer_rtl_0_bypass[23] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|fi|buffer_rtl_0_bypass[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer_rtl_0_bypass [23]));

// Location: LCFF_X27_Y17_N11
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writedata[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writedata[6]~15_combout ),
	.sdata(\u0|dma_0|fi|buffer_rtl_0_bypass [23]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|fi|buffer~38_combout ),
	.ena(\u0|dma_0|wm|oWM_writedata[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writedata [6]));

// Location: LCCOMB_X27_Y21_N24
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[6] (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data [6] = (\u0|cmd_xbar_mux_002|saved_grant [2] & ((\u0|dma_0|wm|oWM_writedata [6]) # ((\u0|cmd_xbar_mux_002|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [6])))) # (!\u0|cmd_xbar_mux_002|saved_grant [2] & 
// (\u0|cmd_xbar_mux_002|saved_grant [1] & (\u0|nios2_qsys_0|d_writedata [6])))

	.dataa(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.datab(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datac(\u0|nios2_qsys_0|d_writedata [6]),
	.datad(\u0|dma_0|wm|oWM_writedata [6]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data [6]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[6] .lut_mask = 16'hEAC0;
defparam \u0|cmd_xbar_mux_002|src_data[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N28
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writedata[7]~13 (
// Equation(s):
// \u0|dma_0|wm|oWM_writedata[7]~13_combout  = (\u0|dma_0|fi|buffer~0_regout  & ((\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a7 ))) # (!\u0|dma_0|fi|buffer~0_regout  & (\u0|dma_0|fi|buffer~8_regout ))

	.dataa(\u0|dma_0|fi|buffer~8_regout ),
	.datab(\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a7 ),
	.datac(vcc),
	.datad(\u0|dma_0|fi|buffer~0_regout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writedata[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writedata[7]~13 .lut_mask = 16'hCCAA;
defparam \u0|dma_0|wm|oWM_writedata[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y18_N23
cycloneii_lcell_ff \u0|dma_0|fi|buffer_rtl_0_bypass[24] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|dma_0|rm|oFF_data [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer_rtl_0_bypass [24]));

// Location: LCFF_X27_Y18_N29
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writedata[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writedata[7]~13_combout ),
	.sdata(\u0|dma_0|fi|buffer_rtl_0_bypass [24]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|fi|buffer~38_combout ),
	.ena(\u0|dma_0|wm|oWM_writedata[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writedata [7]));

// Location: LCCOMB_X27_Y18_N24
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[7] (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data [7] = (\u0|cmd_xbar_mux_002|saved_grant [1] & ((\u0|nios2_qsys_0|d_writedata [7]) # ((\u0|dma_0|wm|oWM_writedata [7] & \u0|cmd_xbar_mux_002|saved_grant [2])))) # (!\u0|cmd_xbar_mux_002|saved_grant [1] & 
// (\u0|dma_0|wm|oWM_writedata [7] & (\u0|cmd_xbar_mux_002|saved_grant [2])))

	.dataa(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datab(\u0|dma_0|wm|oWM_writedata [7]),
	.datac(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.datad(\u0|nios2_qsys_0|d_writedata [7]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data [7]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[7] .lut_mask = 16'hEAC0;
defparam \u0|cmd_xbar_mux_002|src_data[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[7]~47 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[7]~47_combout  = (\u0|nios2_qsys_0|D_iw[6]~0_combout  & ((\u0|nios2_qsys_0|F_iw[7]~46_combout ) # ((\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [7] & \u0|rsp_xbar_demux_002|src0_valid~0_combout ))))

	.dataa(\u0|nios2_qsys_0|F_iw[7]~46_combout ),
	.datab(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [7]),
	.datac(\u0|nios2_qsys_0|D_iw[6]~0_combout ),
	.datad(\u0|rsp_xbar_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[7]~47 .lut_mask = 16'hE0A0;
defparam \u0|nios2_qsys_0|F_iw[7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y20_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[7]~47_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [7]));

// Location: LCCOMB_X23_Y20_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src2_lo[1]~12 (
// Equation(s):
// \u0|nios2_qsys_0|R_src2_lo[1]~12_combout  = (!\u0|nios2_qsys_0|R_src2_lo~0_combout  & ((\u0|nios2_qsys_0|R_src2_use_imm~regout  & ((\u0|nios2_qsys_0|D_iw [7]))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & 
// (\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [1]))))

	.dataa(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datab(\u0|nios2_qsys_0|R_src2_lo~0_combout ),
	.datac(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datad(\u0|nios2_qsys_0|D_iw [7]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src2_lo[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src2_lo[1]~12 .lut_mask = 16'h3210;
defparam \u0|nios2_qsys_0|R_src2_lo[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y20_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src2_lo[1]~12_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [1]));

// Location: LCCOMB_X25_Y21_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src1[1]~34 (
// Equation(s):
// \u0|nios2_qsys_0|R_src1[1]~34_combout  = (!\u0|nios2_qsys_0|R_src1~33_combout  & (\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [1] & ((!\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ) # 
// (!\u0|nios2_qsys_0|E_valid~regout ))))

	.dataa(\u0|nios2_qsys_0|R_src1~33_combout ),
	.datab(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [1]),
	.datac(\u0|nios2_qsys_0|E_valid~regout ),
	.datad(\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src1[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src1[1]~34 .lut_mask = 16'h0444;
defparam \u0|nios2_qsys_0|R_src1[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y21_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src1[1]~34_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [1]));

// Location: LCCOMB_X20_Y23_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[1]~28 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[1]~28_combout  = (\u0|nios2_qsys_0|E_src2 [1] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|R_logic_op [0] & \u0|nios2_qsys_0|E_src1 [1]))))) # (!\u0|nios2_qsys_0|E_src2 [1] & ((\u0|nios2_qsys_0|R_logic_op [1] & 
// ((\u0|nios2_qsys_0|E_src1 [1]))) # (!\u0|nios2_qsys_0|R_logic_op [1] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|E_src1 [1]))))

	.dataa(\u0|nios2_qsys_0|R_logic_op [0]),
	.datab(\u0|nios2_qsys_0|R_logic_op [1]),
	.datac(\u0|nios2_qsys_0|E_src2 [1]),
	.datad(\u0|nios2_qsys_0|E_src1 [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[1]~28 .lut_mask = 16'h6CC1;
defparam \u0|nios2_qsys_0|E_logic_result[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|W_alu_result[1]~17 (
// Equation(s):
// \u0|nios2_qsys_0|W_alu_result[1]~17_combout  = (\u0|nios2_qsys_0|R_ctrl_logic~regout  & ((\u0|nios2_qsys_0|E_logic_result[1]~28_combout ))) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout  & (\u0|nios2_qsys_0|E_arith_result[1]~6_combout ))

	.dataa(\u0|nios2_qsys_0|E_arith_result[1]~6_combout ),
	.datab(\u0|nios2_qsys_0|E_logic_result[1]~28_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|R_ctrl_logic~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_alu_result[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_alu_result[1]~17 .lut_mask = 16'hCCAA;
defparam \u0|nios2_qsys_0|W_alu_result[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y19_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|W_alu_result[1]~17_combout ),
	.sdata(\u0|nios2_qsys_0|E_shift_rot_result [1]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [1]));

// Location: LCCOMB_X20_Y19_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[1]~9 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[1]~9_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (\u0|nios2_qsys_0|av_ld_byte0_data [1])) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|W_alu_result [1] & !\u0|nios2_qsys_0|E_alu_result~26_combout ))))

	.dataa(\u0|nios2_qsys_0|av_ld_byte0_data [1]),
	.datab(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datac(\u0|nios2_qsys_0|W_alu_result [1]),
	.datad(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[1]~9 .lut_mask = 16'h88B8;
defparam \u0|nios2_qsys_0|W_rf_wr_data[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y21_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [5]));

// Location: LCCOMB_X37_Y21_N8
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress~25 (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress~25_combout  = (\u0|rst_controller|r_sync_rst~regout  & (\u0|nios2_qsys_0|d_writedata [5] & \u0|cmd_xbar_mux_003|saved_grant [1]))

	.dataa(\u0|rst_controller|r_sync_rst~regout ),
	.datab(\u0|nios2_qsys_0|d_writedata [5]),
	.datac(vcc),
	.datad(\u0|cmd_xbar_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress~25 .lut_mask = 16'h8800;
defparam \u0|dma_0|control|oWM_startaddress~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N21
cycloneii_lcell_ff \u0|dma_0|control|oWM_startaddress[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|dma_0|control|oWM_startaddress~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|dma_0|control|oWM_startaddress[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oWM_startaddress [5]));

// Location: LCCOMB_X34_Y20_N4
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writeaddress~27 (
// Equation(s):
// \u0|dma_0|wm|oWM_writeaddress~27_combout  = (\u0|dma_0|control|oStart~regout  & ((\u0|dma_0|control|oWM_startaddress [5]))) # (!\u0|dma_0|control|oStart~regout  & (\u0|dma_0|wm|Add1~6_combout ))

	.dataa(vcc),
	.datab(\u0|dma_0|control|oStart~regout ),
	.datac(\u0|dma_0|wm|Add1~6_combout ),
	.datad(\u0|dma_0|control|oWM_startaddress [5]),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writeaddress~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writeaddress~27 .lut_mask = 16'hFC30;
defparam \u0|dma_0|wm|oWM_writeaddress~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N5
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writeaddress[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writeaddress~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|wm|oWM_writeaddress[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writeaddress [5]));

// Location: LCCOMB_X34_Y20_N18
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writeaddress~26 (
// Equation(s):
// \u0|dma_0|wm|oWM_writeaddress~26_combout  = (\u0|dma_0|control|oStart~regout  & (\u0|dma_0|control|oWM_startaddress [6])) # (!\u0|dma_0|control|oStart~regout  & ((\u0|dma_0|wm|Add1~8_combout )))

	.dataa(\u0|dma_0|control|oWM_startaddress [6]),
	.datab(\u0|dma_0|control|oStart~regout ),
	.datac(\u0|dma_0|wm|Add1~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writeaddress~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writeaddress~26 .lut_mask = 16'hB8B8;
defparam \u0|dma_0|wm|oWM_writeaddress~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N19
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writeaddress[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writeaddress~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|wm|oWM_writeaddress[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writeaddress [6]));

// Location: LCCOMB_X34_Y20_N28
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[42] (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data [42] = (\u0|cmd_xbar_mux_002|src_data[42]~4_combout ) # ((\u0|cmd_xbar_mux_002|saved_grant [2] & \u0|dma_0|wm|oWM_writeaddress [6]))

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux_002|src_data[42]~4_combout ),
	.datac(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.datad(\u0|dma_0|wm|oWM_writeaddress [6]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data [42]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[42] .lut_mask = 16'hFCCC;
defparam \u0|cmd_xbar_mux_002|src_data[42] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[25]~64 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[25]~64_combout  = (\u0|nios2_qsys_0|D_iw[6]~0_combout  & ((\u0|nios2_qsys_0|F_iw[25]~63_combout ) # ((\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [25] & \u0|rsp_xbar_demux_002|src0_valid~0_combout ))))

	.dataa(\u0|nios2_qsys_0|F_iw[25]~63_combout ),
	.datab(\u0|nios2_qsys_0|D_iw[6]~0_combout ),
	.datac(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [25]),
	.datad(\u0|rsp_xbar_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[25]~64_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[25]~64 .lut_mask = 16'hC888;
defparam \u0|nios2_qsys_0|F_iw[25]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y19_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[25] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[25]~64_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [25]));

// Location: LCFF_X27_Y20_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[24] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|d_writedata[24]~0_combout ),
	.sdata(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [24]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|D_iw [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [24]));

// Location: LCCOMB_X27_Y22_N16
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~24 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~24_combout  = (\u0|nios2_qsys_0|d_writedata [24] & \u0|cmd_xbar_mux_001|saved_grant [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_writedata [24]),
	.datad(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~24 .lut_mask = 16'hF000;
defparam \u0|cmd_xbar_mux_001|src_payload~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y10
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode822w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode822w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~24_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N30
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~34 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~34_combout  = (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout )) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout )))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~34 .lut_mask = 16'h2320;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N26
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[24]~25 (
// Equation(s):
// \u0|dma_0|rm|oFF_data[24]~25_combout  = (\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~34_combout ) # 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88~portadataout ))))

	.dataa(\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~34_combout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88~portadataout ),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data[24]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[24]~25 .lut_mask = 16'hA888;
defparam \u0|dma_0|rm|oFF_data[24]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N22
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[24] (
// Equation(s):
// \u0|dma_0|rm|oFF_data [24] = (GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & (\u0|dma_0|rm|oFF_data[24]~25_combout )) # (!GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & ((\u0|dma_0|rm|oFF_data [24])))

	.dataa(vcc),
	.datab(\u0|dma_0|rm|oFF_data[24]~25_combout ),
	.datac(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ),
	.datad(\u0|dma_0|rm|oFF_data [24]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data [24]),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[24] .lut_mask = 16'hCFC0;
defparam \u0|dma_0|rm|oFF_data[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y14_N23
cycloneii_lcell_ff \u0|dma_0|fi|buffer~25 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oFF_data [24]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|fi|buffer~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer~25_regout ));

// Location: LCCOMB_X27_Y15_N12
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writedata[24]~29 (
// Equation(s):
// \u0|dma_0|wm|oWM_writedata[24]~29_combout  = (\u0|dma_0|fi|buffer~0_regout  & (\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a24 )) # (!\u0|dma_0|fi|buffer~0_regout  & ((\u0|dma_0|fi|buffer~25_regout )))

	.dataa(\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\u0|dma_0|fi|buffer~25_regout ),
	.datac(vcc),
	.datad(\u0|dma_0|fi|buffer~0_regout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writedata[24]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writedata[24]~29 .lut_mask = 16'hAACC;
defparam \u0|dma_0|wm|oWM_writedata[24]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N14
cycloneii_lcell_comb \u0|dma_0|fi|buffer_rtl_0_bypass[41]~feeder (
// Equation(s):
// \u0|dma_0|fi|buffer_rtl_0_bypass[41]~feeder_combout  = \u0|dma_0|rm|oFF_data [24]

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|dma_0|rm|oFF_data [24]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|dma_0|fi|buffer_rtl_0_bypass[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[41]~feeder .lut_mask = 16'hF0F0;
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y15_N15
cycloneii_lcell_ff \u0|dma_0|fi|buffer_rtl_0_bypass[41] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|fi|buffer_rtl_0_bypass[41]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer_rtl_0_bypass [41]));

// Location: LCFF_X27_Y15_N13
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writedata[24] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writedata[24]~29_combout ),
	.sdata(\u0|dma_0|fi|buffer_rtl_0_bypass [41]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|fi|buffer~38_combout ),
	.ena(\u0|dma_0|wm|oWM_writedata[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writedata [24]));

// Location: LCCOMB_X27_Y22_N10
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[24] (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data [24] = (\u0|nios2_qsys_0|d_writedata [24] & ((\u0|cmd_xbar_mux_002|saved_grant [1]) # ((\u0|cmd_xbar_mux_002|saved_grant [2] & \u0|dma_0|wm|oWM_writedata [24])))) # (!\u0|nios2_qsys_0|d_writedata [24] & 
// (\u0|cmd_xbar_mux_002|saved_grant [2] & (\u0|dma_0|wm|oWM_writedata [24])))

	.dataa(\u0|nios2_qsys_0|d_writedata [24]),
	.datab(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.datac(\u0|dma_0|wm|oWM_writedata [24]),
	.datad(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data [24]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[24] .lut_mask = 16'hEAC0;
defparam \u0|cmd_xbar_mux_002|src_data[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[24]~62 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[24]~62_combout  = (\u0|nios2_qsys_0|D_iw[6]~0_combout  & ((\u0|nios2_qsys_0|F_iw[24]~61_combout ) # ((\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [24] & \u0|rsp_xbar_demux_002|src0_valid~0_combout ))))

	.dataa(\u0|nios2_qsys_0|F_iw[24]~61_combout ),
	.datab(\u0|nios2_qsys_0|D_iw[6]~0_combout ),
	.datac(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [24]),
	.datad(\u0|rsp_xbar_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[24]~62_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[24]~62 .lut_mask = 16'hC888;
defparam \u0|nios2_qsys_0|F_iw[24]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y19_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[24] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[24]~62_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [24]));

// Location: LCCOMB_X23_Y20_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src2_lo[0]~13 (
// Equation(s):
// \u0|nios2_qsys_0|R_src2_lo[0]~13_combout  = (!\u0|nios2_qsys_0|R_src2_lo~0_combout  & ((\u0|nios2_qsys_0|R_src2_use_imm~regout  & (\u0|nios2_qsys_0|D_iw [6])) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & 
// ((\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [0])))))

	.dataa(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datab(\u0|nios2_qsys_0|R_src2_lo~0_combout ),
	.datac(\u0|nios2_qsys_0|D_iw [6]),
	.datad(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src2_lo[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src2_lo[0]~13 .lut_mask = 16'h3120;
defparam \u0|nios2_qsys_0|R_src2_lo[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y20_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src2_lo[0]~13_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [0]));

// Location: LCFF_X20_Y20_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_cnt[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_cnt[0]~5_combout ),
	.sdata(\u0|nios2_qsys_0|E_src2 [0]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_cnt [0]));

// Location: LCCOMB_X20_Y20_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_cnt[2]~9 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_cnt[2]~9_combout  = (\u0|nios2_qsys_0|E_shift_rot_cnt [2] & ((GND) # (!\u0|nios2_qsys_0|E_shift_rot_cnt[1]~8 ))) # (!\u0|nios2_qsys_0|E_shift_rot_cnt [2] & (\u0|nios2_qsys_0|E_shift_rot_cnt[1]~8  $ (GND)))
// \u0|nios2_qsys_0|E_shift_rot_cnt[2]~10  = CARRY((\u0|nios2_qsys_0|E_shift_rot_cnt [2]) # (!\u0|nios2_qsys_0|E_shift_rot_cnt[1]~8 ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|E_shift_rot_cnt [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|E_shift_rot_cnt[1]~8 ),
	.combout(\u0|nios2_qsys_0|E_shift_rot_cnt[2]~9_combout ),
	.cout(\u0|nios2_qsys_0|E_shift_rot_cnt[2]~10 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_cnt[2]~9 .lut_mask = 16'h3CCF;
defparam \u0|nios2_qsys_0|E_shift_rot_cnt[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X20_Y20_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_cnt[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_cnt[2]~9_combout ),
	.sdata(\u0|nios2_qsys_0|E_src2 [2]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_cnt [2]));

// Location: LCCOMB_X20_Y20_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_cnt[3]~11 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_cnt[3]~11_combout  = (\u0|nios2_qsys_0|E_shift_rot_cnt [3] & (\u0|nios2_qsys_0|E_shift_rot_cnt[2]~10  & VCC)) # (!\u0|nios2_qsys_0|E_shift_rot_cnt [3] & (!\u0|nios2_qsys_0|E_shift_rot_cnt[2]~10 ))
// \u0|nios2_qsys_0|E_shift_rot_cnt[3]~12  = CARRY((!\u0|nios2_qsys_0|E_shift_rot_cnt [3] & !\u0|nios2_qsys_0|E_shift_rot_cnt[2]~10 ))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_cnt [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|E_shift_rot_cnt[2]~10 ),
	.combout(\u0|nios2_qsys_0|E_shift_rot_cnt[3]~11_combout ),
	.cout(\u0|nios2_qsys_0|E_shift_rot_cnt[3]~12 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_cnt[3]~11 .lut_mask = 16'hA505;
defparam \u0|nios2_qsys_0|E_shift_rot_cnt[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src2_lo[3]~10 (
// Equation(s):
// \u0|nios2_qsys_0|R_src2_lo[3]~10_combout  = (!\u0|nios2_qsys_0|R_src2_lo~0_combout  & ((\u0|nios2_qsys_0|R_src2_use_imm~regout  & (\u0|nios2_qsys_0|D_iw [9])) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & 
// ((\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [3])))))

	.dataa(\u0|nios2_qsys_0|D_iw [9]),
	.datab(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datac(\u0|nios2_qsys_0|R_src2_lo~0_combout ),
	.datad(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src2_lo[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src2_lo[3]~10 .lut_mask = 16'h0A0C;
defparam \u0|nios2_qsys_0|R_src2_lo[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y21_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src2_lo[3]~10_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [3]));

// Location: LCFF_X20_Y20_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_cnt[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_cnt[3]~11_combout ),
	.sdata(\u0|nios2_qsys_0|E_src2 [3]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_cnt [3]));

// Location: LCCOMB_X20_Y20_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_cnt[4]~13 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_cnt[4]~13_combout  = \u0|nios2_qsys_0|E_shift_rot_cnt[3]~12  $ (\u0|nios2_qsys_0|E_shift_rot_cnt [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_cnt [4]),
	.cin(\u0|nios2_qsys_0|E_shift_rot_cnt[3]~12 ),
	.combout(\u0|nios2_qsys_0|E_shift_rot_cnt[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_cnt[4]~13 .lut_mask = 16'h0FF0;
defparam \u0|nios2_qsys_0|E_shift_rot_cnt[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X20_Y20_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_cnt[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_cnt[4]~13_combout ),
	.sdata(\u0|nios2_qsys_0|E_src2 [4]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_cnt [4]));

// Location: LCCOMB_X20_Y20_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|E_stall~1 (
// Equation(s):
// \u0|nios2_qsys_0|E_stall~1_combout  = (\u0|nios2_qsys_0|E_shift_rot_cnt [3]) # (\u0|nios2_qsys_0|E_shift_rot_cnt [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|E_shift_rot_cnt [3]),
	.datad(\u0|nios2_qsys_0|E_shift_rot_cnt [4]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_stall~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_stall~1 .lut_mask = 16'hFFF0;
defparam \u0|nios2_qsys_0|E_stall~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|E_stall~2 (
// Equation(s):
// \u0|nios2_qsys_0|E_stall~2_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot~regout  & (\u0|nios2_qsys_0|E_valid~regout  & ((\u0|nios2_qsys_0|E_stall~0_combout ) # (\u0|nios2_qsys_0|E_stall~1_combout ))))

	.dataa(\u0|nios2_qsys_0|E_stall~0_combout ),
	.datab(\u0|nios2_qsys_0|E_stall~1_combout ),
	.datac(\u0|nios2_qsys_0|R_ctrl_shift_rot~regout ),
	.datad(\u0|nios2_qsys_0|E_valid~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_stall~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_stall~2 .lut_mask = 16'hE000;
defparam \u0|nios2_qsys_0|E_stall~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|E_stall~4 (
// Equation(s):
// \u0|nios2_qsys_0|E_stall~4_combout  = (\u0|nios2_qsys_0|E_stall~2_combout ) # ((\u0|nios2_qsys_0|R_ctrl_ld~regout  & ((\u0|nios2_qsys_0|E_stall~3_combout ) # (\u0|nios2_qsys_0|E_new_inst~regout ))))

	.dataa(\u0|nios2_qsys_0|E_stall~3_combout ),
	.datab(\u0|nios2_qsys_0|E_new_inst~regout ),
	.datac(\u0|nios2_qsys_0|E_stall~2_combout ),
	.datad(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_stall~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_stall~4 .lut_mask = 16'hFEF0;
defparam \u0|nios2_qsys_0|E_stall~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|W_valid~1 (
// Equation(s):
// \u0|nios2_qsys_0|W_valid~1_combout  = (\u0|nios2_qsys_0|W_valid~0_combout  & (!\u0|nios2_qsys_0|E_stall~4_combout  & ((!\u0|nios2_qsys_0_data_master_translator|av_waitrequest~4_combout ) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_test_bench|d_write~regout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_test_bench|d_write~regout ),
	.datab(\u0|nios2_qsys_0|W_valid~0_combout ),
	.datac(\u0|nios2_qsys_0_data_master_translator|av_waitrequest~4_combout ),
	.datad(\u0|nios2_qsys_0|E_stall~4_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_valid~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_valid~1 .lut_mask = 16'h004C;
defparam \u0|nios2_qsys_0|W_valid~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y18_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|W_valid (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|W_valid~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_valid~regout ));

// Location: LCFF_X21_Y22_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|F_pc[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_pc_no_crst_nxt[3]~9_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|F_pc [3]));

// Location: LCCOMB_X32_Y20_N16
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[41]~3 (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data[41]~3_combout  = (\u0|cmd_xbar_mux_002|saved_grant [0] & ((\u0|nios2_qsys_0|F_pc [3]) # ((\u0|nios2_qsys_0|W_alu_result [5] & \u0|cmd_xbar_mux_002|saved_grant [1])))) # (!\u0|cmd_xbar_mux_002|saved_grant [0] & 
// (\u0|nios2_qsys_0|W_alu_result [5] & (\u0|cmd_xbar_mux_002|saved_grant [1])))

	.dataa(\u0|cmd_xbar_mux_002|saved_grant [0]),
	.datab(\u0|nios2_qsys_0|W_alu_result [5]),
	.datac(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datad(\u0|nios2_qsys_0|F_pc [3]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data[41]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[41]~3 .lut_mask = 16'hEAC0;
defparam \u0|cmd_xbar_mux_002|src_data[41]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N2
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[41] (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data [41] = (\u0|cmd_xbar_mux_002|src_data[41]~3_combout ) # ((\u0|dma_0|wm|oWM_writeaddress [5] & \u0|cmd_xbar_mux_002|saved_grant [2]))

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux_002|src_data[41]~3_combout ),
	.datac(\u0|dma_0|wm|oWM_writeaddress [5]),
	.datad(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data [41]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[41] .lut_mask = 16'hFCCC;
defparam \u0|cmd_xbar_mux_002|src_data[41] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N26
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writedata[20]~14 (
// Equation(s):
// \u0|dma_0|wm|oWM_writedata[20]~14_combout  = (\u0|dma_0|fi|buffer~0_regout  & ((\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a20 ))) # (!\u0|dma_0|fi|buffer~0_regout  & (\u0|dma_0|fi|buffer~21_regout ))

	.dataa(\u0|dma_0|fi|buffer~21_regout ),
	.datab(\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a20 ),
	.datac(vcc),
	.datad(\u0|dma_0|fi|buffer~0_regout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writedata[20]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writedata[20]~14 .lut_mask = 16'hCCAA;
defparam \u0|dma_0|wm|oWM_writedata[20]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N14
cycloneii_lcell_comb \u0|dma_0|fi|buffer_rtl_0_bypass[37]~feeder (
// Equation(s):
// \u0|dma_0|fi|buffer_rtl_0_bypass[37]~feeder_combout  = \u0|dma_0|rm|oFF_data [20]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|rm|oFF_data [20]),
	.cin(gnd),
	.combout(\u0|dma_0|fi|buffer_rtl_0_bypass[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[37]~feeder .lut_mask = 16'hFF00;
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y17_N15
cycloneii_lcell_ff \u0|dma_0|fi|buffer_rtl_0_bypass[37] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|fi|buffer_rtl_0_bypass[37]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer_rtl_0_bypass [37]));

// Location: LCFF_X27_Y17_N27
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writedata[20] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writedata[20]~14_combout ),
	.sdata(\u0|dma_0|fi|buffer_rtl_0_bypass [37]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|fi|buffer~38_combout ),
	.ena(\u0|dma_0|wm|oWM_writedata[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writedata [20]));

// Location: LCCOMB_X24_Y21_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|E_st_data[20]~3 (
// Equation(s):
// \u0|nios2_qsys_0|E_st_data[20]~3_combout  = (\u0|nios2_qsys_0|D_iw [4] & (\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [20])) # (!\u0|nios2_qsys_0|D_iw [4] & 
// ((\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [4])))

	.dataa(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [20]),
	.datab(\u0|nios2_qsys_0|D_iw [4]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_st_data[20]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_st_data[20]~3 .lut_mask = 16'hBB88;
defparam \u0|nios2_qsys_0|E_st_data[20]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y21_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[20] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_st_data[20]~3_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [20]));

// Location: LCCOMB_X28_Y21_N16
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[20] (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data [20] = (\u0|cmd_xbar_mux_002|saved_grant [1] & ((\u0|nios2_qsys_0|d_writedata [20]) # ((\u0|dma_0|wm|oWM_writedata [20] & \u0|cmd_xbar_mux_002|saved_grant [2])))) # (!\u0|cmd_xbar_mux_002|saved_grant [1] & 
// (\u0|dma_0|wm|oWM_writedata [20] & ((\u0|cmd_xbar_mux_002|saved_grant [2]))))

	.dataa(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datab(\u0|dma_0|wm|oWM_writedata [20]),
	.datac(\u0|nios2_qsys_0|d_writedata [20]),
	.datad(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data [20]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[20] .lut_mask = 16'hECA0;
defparam \u0|cmd_xbar_mux_002|src_data[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N18
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writedata[22]~27 (
// Equation(s):
// \u0|dma_0|wm|oWM_writedata[22]~27_combout  = (\u0|dma_0|fi|buffer~0_regout  & ((\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a22 ))) # (!\u0|dma_0|fi|buffer~0_regout  & (\u0|dma_0|fi|buffer~23_regout ))

	.dataa(\u0|dma_0|fi|buffer~23_regout ),
	.datab(\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a22 ),
	.datac(vcc),
	.datad(\u0|dma_0|fi|buffer~0_regout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writedata[22]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writedata[22]~27 .lut_mask = 16'hCCAA;
defparam \u0|dma_0|wm|oWM_writedata[22]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N20
cycloneii_lcell_comb \u0|dma_0|fi|buffer_rtl_0_bypass[39]~feeder (
// Equation(s):
// \u0|dma_0|fi|buffer_rtl_0_bypass[39]~feeder_combout  = \u0|dma_0|rm|oFF_data [22]

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|dma_0|rm|oFF_data [22]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|dma_0|fi|buffer_rtl_0_bypass[39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[39]~feeder .lut_mask = 16'hF0F0;
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y18_N21
cycloneii_lcell_ff \u0|dma_0|fi|buffer_rtl_0_bypass[39] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|fi|buffer_rtl_0_bypass[39]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer_rtl_0_bypass [39]));

// Location: LCFF_X27_Y18_N19
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writedata[22] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writedata[22]~27_combout ),
	.sdata(\u0|dma_0|fi|buffer_rtl_0_bypass [39]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|fi|buffer~38_combout ),
	.ena(\u0|dma_0|wm|oWM_writedata[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writedata [22]));

// Location: LCCOMB_X27_Y18_N10
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[22] (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data [22] = (\u0|cmd_xbar_mux_002|saved_grant [1] & ((\u0|nios2_qsys_0|d_writedata [22]) # ((\u0|cmd_xbar_mux_002|saved_grant [2] & \u0|dma_0|wm|oWM_writedata [22])))) # (!\u0|cmd_xbar_mux_002|saved_grant [1] & 
// (((\u0|cmd_xbar_mux_002|saved_grant [2] & \u0|dma_0|wm|oWM_writedata [22]))))

	.dataa(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datab(\u0|nios2_qsys_0|d_writedata [22]),
	.datac(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.datad(\u0|dma_0|wm|oWM_writedata [22]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data [22]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[22] .lut_mask = 16'hF888;
defparam \u0|cmd_xbar_mux_002|src_data[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y14_N29
cycloneii_lcell_ff \u0|dma_0|fi|buffer~24 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oFF_data [23]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|fi|buffer~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer~24_regout ));

// Location: LCCOMB_X27_Y17_N12
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writedata[23]~28 (
// Equation(s):
// \u0|dma_0|wm|oWM_writedata[23]~28_combout  = (\u0|dma_0|fi|buffer~0_regout  & (\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a23 )) # (!\u0|dma_0|fi|buffer~0_regout  & ((\u0|dma_0|fi|buffer~24_regout )))

	.dataa(\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\u0|dma_0|fi|buffer~24_regout ),
	.datac(vcc),
	.datad(\u0|dma_0|fi|buffer~0_regout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writedata[23]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writedata[23]~28 .lut_mask = 16'hAACC;
defparam \u0|dma_0|wm|oWM_writedata[23]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N16
cycloneii_lcell_comb \u0|dma_0|fi|buffer_rtl_0_bypass[40]~feeder (
// Equation(s):
// \u0|dma_0|fi|buffer_rtl_0_bypass[40]~feeder_combout  = \u0|dma_0|rm|oFF_data [23]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|rm|oFF_data [23]),
	.cin(gnd),
	.combout(\u0|dma_0|fi|buffer_rtl_0_bypass[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[40]~feeder .lut_mask = 16'hFF00;
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y17_N17
cycloneii_lcell_ff \u0|dma_0|fi|buffer_rtl_0_bypass[40] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|fi|buffer_rtl_0_bypass[40]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer_rtl_0_bypass [40]));

// Location: LCFF_X27_Y17_N13
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writedata[23] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writedata[23]~28_combout ),
	.sdata(\u0|dma_0|fi|buffer_rtl_0_bypass [40]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|fi|buffer~38_combout ),
	.ena(\u0|dma_0|wm|oWM_writedata[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writedata [23]));

// Location: LCCOMB_X29_Y21_N22
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[23] (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data [23] = (\u0|cmd_xbar_mux_002|saved_grant [1] & ((\u0|nios2_qsys_0|d_writedata [23]) # ((\u0|dma_0|wm|oWM_writedata [23] & \u0|cmd_xbar_mux_002|saved_grant [2])))) # (!\u0|cmd_xbar_mux_002|saved_grant [1] & 
// (((\u0|dma_0|wm|oWM_writedata [23] & \u0|cmd_xbar_mux_002|saved_grant [2]))))

	.dataa(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datab(\u0|nios2_qsys_0|d_writedata [23]),
	.datac(\u0|dma_0|wm|oWM_writedata [23]),
	.datad(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data [23]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[23] .lut_mask = 16'hF888;
defparam \u0|cmd_xbar_mux_002|src_data[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y28
cycloneii_ram_block \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a19 (
	.portawe(\u0|onchip_memory2_1|wren~3_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|rst_controller|r_sync_rst_dly~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_002|src_data [23],\u0|cmd_xbar_mux_002|src_data [22],\u0|cmd_xbar_mux_002|src_data [20],\u0|cmd_xbar_mux_002|src_data [19]}),
	.portaaddr({\u0|cmd_xbar_mux_002|src_data [47],\u0|cmd_xbar_mux_002|src_data [46],\u0|cmd_xbar_mux_002|src_data [45],\u0|cmd_xbar_mux_002|src_data [44],\u0|cmd_xbar_mux_002|src_data [43],\u0|cmd_xbar_mux_002|src_data [42],\u0|cmd_xbar_mux_002|src_data [41],\u0|cmd_xbar_mux_002|src_data [40],
\u0|cmd_xbar_mux_002|src_data [39],\u0|cmd_xbar_mux_002|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_002|src_data [34]}),
	.portbdatain(4'b0000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a19 .init_file = "System_onchip_memory2_1.hex";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a19 .logical_ram_name = "System:u0|System_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_krc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a19 .port_a_address_width = 10;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a19 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a19 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a19 .port_a_byte_size = 4;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_width = 4;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a19 .port_a_last_address = 1023;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 1024;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a19 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a19 .port_b_address_width = 10;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a19 .port_b_data_width = 4;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a19 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a19 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~22 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~22_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20] & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout )))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~22 .lut_mask = 16'hB830;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y14_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[23] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [23]));

// Location: LCFF_X27_Y14_N21
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[23] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [23]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [23]));

// Location: LCCOMB_X27_Y14_N2
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[23]~33 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[23]~33_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[23]~32_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[23]~32_combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 ),
	.datac(vcc),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[23]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[23]~33 .lut_mask = 16'hEEAA;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[23]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[23]~59 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[23]~59_combout  = (\u0|rsp_xbar_demux|src0_valid~0_combout  & ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [23]) # ((\u0|rsp_xbar_demux_001|src0_valid~0_combout  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[23]~33_combout )))) # (!\u0|rsp_xbar_demux|src0_valid~0_combout  & (\u0|rsp_xbar_demux_001|src0_valid~0_combout  & 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[23]~33_combout ))))

	.dataa(\u0|rsp_xbar_demux|src0_valid~0_combout ),
	.datab(\u0|rsp_xbar_demux_001|src0_valid~0_combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [23]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[23]~33_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[23]~59_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[23]~59 .lut_mask = 16'hECA0;
defparam \u0|nios2_qsys_0|F_iw[23]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[23]~60 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[23]~60_combout  = (\u0|nios2_qsys_0|D_iw[6]~0_combout  & ((\u0|nios2_qsys_0|F_iw[23]~59_combout ) # ((\u0|rsp_xbar_demux_002|src0_valid~0_combout  & \u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [23]))))

	.dataa(\u0|rsp_xbar_demux_002|src0_valid~0_combout ),
	.datab(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [23]),
	.datac(\u0|nios2_qsys_0|F_iw[23]~59_combout ),
	.datad(\u0|nios2_qsys_0|D_iw[6]~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[23]~60_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[23]~60 .lut_mask = 16'hF800;
defparam \u0|nios2_qsys_0|F_iw[23]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[23] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[23]~60_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [23]));

// Location: LCCOMB_X23_Y20_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|E_st_data[22]~1 (
// Equation(s):
// \u0|nios2_qsys_0|E_st_data[22]~1_combout  = (\u0|nios2_qsys_0|D_iw [4] & ((\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [22]))) # (!\u0|nios2_qsys_0|D_iw [4] & 
// (\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [6]))

	.dataa(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|D_iw [4]),
	.datad(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [22]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_st_data[22]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_st_data[22]~1 .lut_mask = 16'hFA0A;
defparam \u0|nios2_qsys_0|E_st_data[22]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y20_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[22] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_st_data[22]~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [22]));

// Location: LCCOMB_X27_Y18_N22
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~22 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~22_combout  = (\u0|nios2_qsys_0|d_writedata [22] & \u0|cmd_xbar_mux_001|saved_grant [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_writedata [22]),
	.datad(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~22 .lut_mask = 16'hF000;
defparam \u0|cmd_xbar_mux_001|src_payload~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X52_Y32
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode835w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode835w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~22_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X52_Y33
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode822w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode822w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~22_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N30
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[22]~31 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[22]~31_combout  = (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout )) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout )))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[22]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[22]~31 .lut_mask = 16'h4450;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[22]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[22]~56 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[22]~56_combout  = (\u0|rsp_xbar_demux_001|src0_valid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[22]~31_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86~portadataout ))))

	.dataa(\u0|rsp_xbar_demux_001|src0_valid~0_combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[22]~31_combout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86~portadataout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[22]~56_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[22]~56 .lut_mask = 16'hA888;
defparam \u0|nios2_qsys_0|F_iw[22]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[22]~57 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[22]~57_combout  = (\u0|nios2_qsys_0|F_iw[22]~56_combout ) # ((\u0|rsp_xbar_demux|src0_valid~0_combout  & \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [22]))

	.dataa(\u0|rsp_xbar_demux|src0_valid~0_combout ),
	.datab(\u0|nios2_qsys_0|F_iw[22]~56_combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [22]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[22]~57_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[22]~57 .lut_mask = 16'hECEC;
defparam \u0|nios2_qsys_0|F_iw[22]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[22]~58 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[22]~58_combout  = (\u0|nios2_qsys_0|D_iw[6]~0_combout  & ((\u0|nios2_qsys_0|F_iw[22]~57_combout ) # ((\u0|rsp_xbar_demux_002|src0_valid~0_combout  & \u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [22]))))

	.dataa(\u0|nios2_qsys_0|D_iw[6]~0_combout ),
	.datab(\u0|nios2_qsys_0|F_iw[22]~57_combout ),
	.datac(\u0|rsp_xbar_demux_002|src0_valid~0_combout ),
	.datad(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[22]~58_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[22]~58 .lut_mask = 16'hA888;
defparam \u0|nios2_qsys_0|F_iw[22]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y17_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[22] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[22]~58_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [22]));

// Location: LCFF_X30_Y20_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [1]));

// Location: LCCOMB_X30_Y20_N10
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~0 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~0_combout  = (\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [1])

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_writedata [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~0 .lut_mask = 16'hA0A0;
defparam \u0|cmd_xbar_mux_001|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X52_Y28
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode822w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode822w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~0_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X52_Y20
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode835w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode835w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~0_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N16
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[1]~0 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[1]~0_combout  = (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout ))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[1]~0 .lut_mask = 16'h00E4;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N26
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[1]~0 (
// Equation(s):
// \u0|dma_0|rm|oFF_data[1]~0_combout  = (\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[1]~0_combout ) # 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65  & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[1]~0_combout ),
	.datac(\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[1]~0 .lut_mask = 16'hE0C0;
defparam \u0|dma_0|rm|oFF_data[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N28
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[1] (
// Equation(s):
// \u0|dma_0|rm|oFF_data [1] = (GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & (\u0|dma_0|rm|oFF_data[1]~0_combout )) # (!GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & ((\u0|dma_0|rm|oFF_data [1])))

	.dataa(vcc),
	.datab(\u0|dma_0|rm|oFF_data[1]~0_combout ),
	.datac(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ),
	.datad(\u0|dma_0|rm|oFF_data [1]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data [1]),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[1] .lut_mask = 16'hCFC0;
defparam \u0|dma_0|rm|oFF_data[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y19_N25
cycloneii_lcell_ff \u0|dma_0|fi|buffer~17 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oFF_data [16]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|fi|buffer~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer~17_regout ));

// Location: LCCOMB_X27_Y15_N2
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writedata[16]~2 (
// Equation(s):
// \u0|dma_0|wm|oWM_writedata[16]~2_combout  = (\u0|dma_0|fi|buffer~0_regout  & (\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a16 )) # (!\u0|dma_0|fi|buffer~0_regout  & ((\u0|dma_0|fi|buffer~17_regout )))

	.dataa(\u0|dma_0|fi|buffer~0_regout ),
	.datab(\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a16 ),
	.datac(vcc),
	.datad(\u0|dma_0|fi|buffer~17_regout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writedata[16]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writedata[16]~2 .lut_mask = 16'hDD88;
defparam \u0|dma_0|wm|oWM_writedata[16]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N4
cycloneii_lcell_comb \u0|dma_0|fi|buffer_rtl_0_bypass[33]~feeder (
// Equation(s):
// \u0|dma_0|fi|buffer_rtl_0_bypass[33]~feeder_combout  = \u0|dma_0|rm|oFF_data [16]

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|dma_0|rm|oFF_data [16]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|dma_0|fi|buffer_rtl_0_bypass[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[33]~feeder .lut_mask = 16'hF0F0;
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y15_N5
cycloneii_lcell_ff \u0|dma_0|fi|buffer_rtl_0_bypass[33] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|fi|buffer_rtl_0_bypass[33]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer_rtl_0_bypass [33]));

// Location: LCFF_X27_Y15_N3
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writedata[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writedata[16]~2_combout ),
	.sdata(\u0|dma_0|fi|buffer_rtl_0_bypass [33]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|fi|buffer~38_combout ),
	.ena(\u0|dma_0|wm|oWM_writedata[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writedata [16]));

// Location: LCCOMB_X28_Y21_N10
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[16] (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data [16] = (\u0|cmd_xbar_mux_002|saved_grant [1] & ((\u0|nios2_qsys_0|d_writedata [16]) # ((\u0|dma_0|wm|oWM_writedata [16] & \u0|cmd_xbar_mux_002|saved_grant [2])))) # (!\u0|cmd_xbar_mux_002|saved_grant [1] & 
// (\u0|dma_0|wm|oWM_writedata [16] & ((\u0|cmd_xbar_mux_002|saved_grant [2]))))

	.dataa(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datab(\u0|dma_0|wm|oWM_writedata [16]),
	.datac(\u0|nios2_qsys_0|d_writedata [16]),
	.datad(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data [16]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[16] .lut_mask = 16'hECA0;
defparam \u0|cmd_xbar_mux_002|src_data[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[21]~51 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[21]~51_combout  = (\u0|nios2_qsys_0|F_iw[21]~50_combout ) # (((\u0|rsp_xbar_demux_002|src0_valid~0_combout  & \u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [21])) # (!\u0|nios2_qsys_0|D_iw[6]~0_combout ))

	.dataa(\u0|nios2_qsys_0|F_iw[21]~50_combout ),
	.datab(\u0|rsp_xbar_demux_002|src0_valid~0_combout ),
	.datac(\u0|nios2_qsys_0|D_iw[6]~0_combout ),
	.datad(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[21]~51_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[21]~51 .lut_mask = 16'hEFAF;
defparam \u0|nios2_qsys_0|F_iw[21]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y21_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[21] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[21]~51_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [21]));

// Location: LCCOMB_X25_Y20_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|D_dst_regnum[4]~1 (
// Equation(s):
// \u0|nios2_qsys_0|D_dst_regnum[4]~1_combout  = ((\u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout  & ((\u0|nios2_qsys_0|D_iw [26]))) # (!\u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout  & (\u0|nios2_qsys_0|D_iw [21]))) # (!\u0|nios2_qsys_0|D_ctrl_exception~4_combout 
// )

	.dataa(\u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout ),
	.datab(\u0|nios2_qsys_0|D_ctrl_exception~4_combout ),
	.datac(\u0|nios2_qsys_0|D_iw [21]),
	.datad(\u0|nios2_qsys_0|D_iw [26]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_dst_regnum[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_dst_regnum[4]~1 .lut_mask = 16'hFB73;
defparam \u0|nios2_qsys_0|D_dst_regnum[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|D_dst_regnum[4]~2 (
// Equation(s):
// \u0|nios2_qsys_0|D_dst_regnum[4]~2_combout  = (\u0|nios2_qsys_0|D_dst_regnum[4]~0_combout ) # ((\u0|nios2_qsys_0|Equal101~7_combout ) # ((\u0|nios2_qsys_0|Equal2~8_combout ) # (\u0|nios2_qsys_0|D_dst_regnum[4]~1_combout )))

	.dataa(\u0|nios2_qsys_0|D_dst_regnum[4]~0_combout ),
	.datab(\u0|nios2_qsys_0|Equal101~7_combout ),
	.datac(\u0|nios2_qsys_0|Equal2~8_combout ),
	.datad(\u0|nios2_qsys_0|D_dst_regnum[4]~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_dst_regnum[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_dst_regnum[4]~2 .lut_mask = 16'hFFFE;
defparam \u0|nios2_qsys_0|D_dst_regnum[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|R_dst_regnum[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_dst_regnum[4]~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_dst_regnum [4]));

// Location: LCFF_X28_Y21_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [4]));

// Location: LCCOMB_X37_Y21_N10
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress~26 (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress~26_combout  = (\u0|rst_controller|r_sync_rst~regout  & (\u0|cmd_xbar_mux_003|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [4]))

	.dataa(\u0|rst_controller|r_sync_rst~regout ),
	.datab(\u0|cmd_xbar_mux_003|saved_grant [1]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|d_writedata [4]),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress~26 .lut_mask = 16'h8800;
defparam \u0|dma_0|control|oWM_startaddress~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N31
cycloneii_lcell_ff \u0|dma_0|control|oWM_startaddress[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|dma_0|control|oWM_startaddress~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|dma_0|control|oWM_startaddress[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oWM_startaddress [4]));

// Location: LCCOMB_X34_Y20_N14
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writeaddress~28 (
// Equation(s):
// \u0|dma_0|wm|oWM_writeaddress~28_combout  = (\u0|dma_0|control|oStart~regout  & ((\u0|dma_0|control|oWM_startaddress [4]))) # (!\u0|dma_0|control|oStart~regout  & (\u0|dma_0|wm|Add1~4_combout ))

	.dataa(vcc),
	.datab(\u0|dma_0|control|oStart~regout ),
	.datac(\u0|dma_0|wm|Add1~4_combout ),
	.datad(\u0|dma_0|control|oWM_startaddress [4]),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writeaddress~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writeaddress~28 .lut_mask = 16'hFC30;
defparam \u0|dma_0|wm|oWM_writeaddress~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N15
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writeaddress[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writeaddress~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|wm|oWM_writeaddress[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writeaddress [4]));

// Location: LCCOMB_X28_Y23_N12
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[40]~2 (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data[40]~2_combout  = (\u0|cmd_xbar_mux_002|saved_grant [0] & ((\u0|nios2_qsys_0|F_pc [2]) # ((\u0|cmd_xbar_mux_002|saved_grant [1] & \u0|nios2_qsys_0|W_alu_result [4])))) # (!\u0|cmd_xbar_mux_002|saved_grant [0] & 
// (\u0|cmd_xbar_mux_002|saved_grant [1] & (\u0|nios2_qsys_0|W_alu_result [4])))

	.dataa(\u0|cmd_xbar_mux_002|saved_grant [0]),
	.datab(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datac(\u0|nios2_qsys_0|W_alu_result [4]),
	.datad(\u0|nios2_qsys_0|F_pc [2]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data[40]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[40]~2 .lut_mask = 16'hEAC0;
defparam \u0|cmd_xbar_mux_002|src_data[40]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N0
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[40] (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data [40] = (\u0|cmd_xbar_mux_002|src_data[40]~2_combout ) # ((\u0|cmd_xbar_mux_002|saved_grant [2] & \u0|dma_0|wm|oWM_writeaddress [4]))

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.datac(\u0|dma_0|wm|oWM_writeaddress [4]),
	.datad(\u0|cmd_xbar_mux_002|src_data[40]~2_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data [40]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[40] .lut_mask = 16'hFFC0;
defparam \u0|cmd_xbar_mux_002|src_data[40] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[20]~53 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[20]~53_combout  = (\u0|nios2_qsys_0|F_iw[20]~52_combout ) # (((\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [20] & \u0|rsp_xbar_demux_002|src0_valid~0_combout )) # (!\u0|nios2_qsys_0|D_iw[6]~0_combout ))

	.dataa(\u0|nios2_qsys_0|F_iw[20]~52_combout ),
	.datab(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [20]),
	.datac(\u0|nios2_qsys_0|D_iw[6]~0_combout ),
	.datad(\u0|rsp_xbar_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[20]~53_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[20]~53 .lut_mask = 16'hEFAF;
defparam \u0|nios2_qsys_0|F_iw[20]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y21_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[20] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[20]~53_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [20]));

// Location: LCCOMB_X25_Y20_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|D_dst_regnum[3]~3 (
// Equation(s):
// \u0|nios2_qsys_0|D_dst_regnum[3]~3_combout  = ((\u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout  & (\u0|nios2_qsys_0|D_iw [25])) # (!\u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout  & ((\u0|nios2_qsys_0|D_iw [20])))) # (!\u0|nios2_qsys_0|D_ctrl_exception~4_combout 
// )

	.dataa(\u0|nios2_qsys_0|D_iw [25]),
	.datab(\u0|nios2_qsys_0|D_ctrl_exception~4_combout ),
	.datac(\u0|nios2_qsys_0|D_iw [20]),
	.datad(\u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_dst_regnum[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_dst_regnum[3]~3 .lut_mask = 16'hBBF3;
defparam \u0|nios2_qsys_0|D_dst_regnum[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|D_dst_regnum[3]~4 (
// Equation(s):
// \u0|nios2_qsys_0|D_dst_regnum[3]~4_combout  = (\u0|nios2_qsys_0|D_dst_regnum[4]~0_combout ) # ((\u0|nios2_qsys_0|Equal101~7_combout ) # ((\u0|nios2_qsys_0|D_dst_regnum[3]~3_combout ) # (\u0|nios2_qsys_0|Equal2~8_combout )))

	.dataa(\u0|nios2_qsys_0|D_dst_regnum[4]~0_combout ),
	.datab(\u0|nios2_qsys_0|Equal101~7_combout ),
	.datac(\u0|nios2_qsys_0|D_dst_regnum[3]~3_combout ),
	.datad(\u0|nios2_qsys_0|Equal2~8_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_dst_regnum[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_dst_regnum[3]~4 .lut_mask = 16'hFFFE;
defparam \u0|nios2_qsys_0|D_dst_regnum[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|R_dst_regnum[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_dst_regnum[3]~4_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_dst_regnum [3]));

// Location: LCCOMB_X24_Y21_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src2_lo[6]~7 (
// Equation(s):
// \u0|nios2_qsys_0|R_src2_lo[6]~7_combout  = (!\u0|nios2_qsys_0|R_src2_lo~0_combout  & ((\u0|nios2_qsys_0|R_src2_use_imm~regout  & ((\u0|nios2_qsys_0|D_iw [12]))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & 
// (\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [6]))))

	.dataa(\u0|nios2_qsys_0|R_src2_lo~0_combout ),
	.datab(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datac(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datad(\u0|nios2_qsys_0|D_iw [12]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src2_lo[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src2_lo[6]~7 .lut_mask = 16'h5410;
defparam \u0|nios2_qsys_0|R_src2_lo[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y21_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src2_lo[6]~7_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [6]));

// Location: LCCOMB_X22_Y23_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc[4]~7 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc[4]~7_combout  = (\u0|nios2_qsys_0|E_alu_sub~regout  & (\u0|nios2_qsys_0|Add1~12_combout )) # (!\u0|nios2_qsys_0|E_alu_sub~regout  & ((\u0|nios2_qsys_0|Add2~12_combout )))

	.dataa(\u0|nios2_qsys_0|E_alu_sub~regout ),
	.datab(\u0|nios2_qsys_0|Add1~12_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|Add2~12_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_pc[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc[4]~7 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|F_pc[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y23_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|F_pc[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_pc[4]~7_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[4]~8_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout ),
	.sload(\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout ),
	.ena(\u0|nios2_qsys_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|F_pc [4]));

// Location: LCCOMB_X33_Y20_N2
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_data[42] (
// Equation(s):
// \u0|cmd_xbar_mux|src_data [42] = (\u0|nios2_qsys_0|W_alu_result [6] & ((\u0|cmd_xbar_mux|saved_grant [1]) # ((\u0|nios2_qsys_0|F_pc [4] & \u0|cmd_xbar_mux|saved_grant [0])))) # (!\u0|nios2_qsys_0|W_alu_result [6] & (((\u0|nios2_qsys_0|F_pc [4] & 
// \u0|cmd_xbar_mux|saved_grant [0]))))

	.dataa(\u0|nios2_qsys_0|W_alu_result [6]),
	.datab(\u0|cmd_xbar_mux|saved_grant [1]),
	.datac(\u0|nios2_qsys_0|F_pc [4]),
	.datad(\u0|cmd_xbar_mux|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_data [42]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_data[42] .lut_mask = 16'hF888;
defparam \u0|cmd_xbar_mux|src_data[42] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y20_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_data [42]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [4]));

// Location: LCCOMB_X33_Y23_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [6])) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [4])))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [6]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4 .lut_mask = 16'hD8D8;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y20_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[1]~feeder_combout ),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [1]));

// Location: LCFF_X28_Y19_N17
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [1]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [1]));

// Location: LCCOMB_X28_Y17_N2
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[1]~1 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[1]~1_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[1]~0_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[1]~0_combout ),
	.datac(vcc),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[1]~1 .lut_mask = 16'hEECC;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[1]~0 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[1]~0_combout  = (\u0|rsp_xbar_demux|src0_valid~0_combout  & ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [1]) # ((\u0|rsp_xbar_demux_001|src0_valid~0_combout  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[1]~1_combout )))) # (!\u0|rsp_xbar_demux|src0_valid~0_combout  & (\u0|rsp_xbar_demux_001|src0_valid~0_combout  & 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[1]~1_combout ))))

	.dataa(\u0|rsp_xbar_demux|src0_valid~0_combout ),
	.datab(\u0|rsp_xbar_demux_001|src0_valid~0_combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [1]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[1]~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[1]~0 .lut_mask = 16'hECA0;
defparam \u0|nios2_qsys_0|F_iw[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[1]~2 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[1]~2_combout  = (\u0|nios2_qsys_0|F_iw[1]~1_combout ) # ((\u0|nios2_qsys_0|F_iw[1]~0_combout ) # ((\u0|dma_0_control_translator|av_readdata_pre [1] & \u0|rsp_xbar_demux_003|src0_valid~0_combout )))

	.dataa(\u0|nios2_qsys_0|F_iw[1]~1_combout ),
	.datab(\u0|dma_0_control_translator|av_readdata_pre [1]),
	.datac(\u0|nios2_qsys_0|F_iw[1]~0_combout ),
	.datad(\u0|rsp_xbar_demux_003|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[1]~2 .lut_mask = 16'hFEFA;
defparam \u0|nios2_qsys_0|F_iw[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y18_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[1]~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [1]));

// Location: LCCOMB_X20_Y18_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal2~0 (
// Equation(s):
// \u0|nios2_qsys_0|Equal2~0_combout  = (\u0|nios2_qsys_0|D_iw [4] & (!\u0|nios2_qsys_0|D_iw [0] & (\u0|nios2_qsys_0|D_iw [3] & \u0|nios2_qsys_0|D_iw [1])))

	.dataa(\u0|nios2_qsys_0|D_iw [4]),
	.datab(\u0|nios2_qsys_0|D_iw [0]),
	.datac(\u0|nios2_qsys_0|D_iw [3]),
	.datad(\u0|nios2_qsys_0|D_iw [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal2~0 .lut_mask = 16'h2000;
defparam \u0|nios2_qsys_0|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal2~1 (
// Equation(s):
// \u0|nios2_qsys_0|Equal2~1_combout  = (\u0|nios2_qsys_0|D_iw [5] & (\u0|nios2_qsys_0|Equal2~0_combout  & !\u0|nios2_qsys_0|D_iw [2]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|D_iw [5]),
	.datac(\u0|nios2_qsys_0|Equal2~0_combout ),
	.datad(\u0|nios2_qsys_0|D_iw [2]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal2~1 .lut_mask = 16'h00C0;
defparam \u0|nios2_qsys_0|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|D_logic_op[1]~0 (
// Equation(s):
// \u0|nios2_qsys_0|D_logic_op[1]~0_combout  = (\u0|nios2_qsys_0|D_ctrl_alu_force_xor~8_combout ) # ((\u0|nios2_qsys_0|Equal2~1_combout  & (\u0|nios2_qsys_0|D_iw [15])) # (!\u0|nios2_qsys_0|Equal2~1_combout  & ((\u0|nios2_qsys_0|D_iw [4]))))

	.dataa(\u0|nios2_qsys_0|D_ctrl_alu_force_xor~8_combout ),
	.datab(\u0|nios2_qsys_0|Equal2~1_combout ),
	.datac(\u0|nios2_qsys_0|D_iw [15]),
	.datad(\u0|nios2_qsys_0|D_iw [4]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_logic_op[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_logic_op[1]~0 .lut_mask = 16'hFBEA;
defparam \u0|nios2_qsys_0|D_logic_op[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y18_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|R_logic_op[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_logic_op[1]~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_logic_op [1]));

// Location: LCCOMB_X20_Y23_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[3]~9 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[3]~9_combout  = (\u0|nios2_qsys_0|E_src2 [3] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|R_logic_op [0] & \u0|nios2_qsys_0|E_src1 [3]))))) # (!\u0|nios2_qsys_0|E_src2 [3] & ((\u0|nios2_qsys_0|R_logic_op [1] & 
// ((\u0|nios2_qsys_0|E_src1 [3]))) # (!\u0|nios2_qsys_0|R_logic_op [1] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|E_src1 [3]))))

	.dataa(\u0|nios2_qsys_0|E_src2 [3]),
	.datab(\u0|nios2_qsys_0|R_logic_op [1]),
	.datac(\u0|nios2_qsys_0|R_logic_op [0]),
	.datad(\u0|nios2_qsys_0|E_src1 [3]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[3]~9 .lut_mask = 16'h6C89;
defparam \u0|nios2_qsys_0|E_logic_result[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|W_alu_result[3]~14 (
// Equation(s):
// \u0|nios2_qsys_0|W_alu_result[3]~14_combout  = (\u0|nios2_qsys_0|R_ctrl_logic~regout  & (\u0|nios2_qsys_0|E_logic_result[3]~9_combout )) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout  & ((\u0|nios2_qsys_0|F_pc[1]~9_combout )))

	.dataa(\u0|nios2_qsys_0|R_ctrl_logic~regout ),
	.datab(\u0|nios2_qsys_0|E_logic_result[3]~9_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|F_pc[1]~9_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_alu_result[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_alu_result[3]~14 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|W_alu_result[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[3]~9 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[3]~9_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [4])) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [2])))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_result [4]),
	.datab(\u0|nios2_qsys_0|E_shift_rot_result [2]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[3]~9 .lut_mask = 16'hAACC;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[3]~9_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [3]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [3]));

// Location: LCFF_X21_Y20_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|W_alu_result[3]~14_combout ),
	.sdata(\u0|nios2_qsys_0|E_shift_rot_result [3]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [3]));

// Location: LCCOMB_X34_Y23_N24
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_data[39]~3 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_data[39]~3_combout  = (\u0|cmd_xbar_mux_001|saved_grant [0] & ((\u0|nios2_qsys_0|F_pc [1]) # ((\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|W_alu_result [3])))) # (!\u0|cmd_xbar_mux_001|saved_grant [0] & 
// (\u0|cmd_xbar_mux_001|saved_grant [1] & (\u0|nios2_qsys_0|W_alu_result [3])))

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [0]),
	.datab(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datac(\u0|nios2_qsys_0|W_alu_result [3]),
	.datad(\u0|nios2_qsys_0|F_pc [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_data[39]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_data[39]~3 .lut_mask = 16'hEAC0;
defparam \u0|cmd_xbar_mux_001|src_data[39]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N2
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_data[39] (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_data [39] = (\u0|cmd_xbar_mux_001|src_data[39]~3_combout ) # ((\u0|cmd_xbar_mux_001|saved_grant [2] & \u0|dma_0|rm|oRM_readaddress [3]))

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux_001|saved_grant [2]),
	.datac(\u0|cmd_xbar_mux_001|src_data[39]~3_combout ),
	.datad(\u0|dma_0|rm|oRM_readaddress [3]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_data [39]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_data[39] .lut_mask = 16'hFCF0;
defparam \u0|cmd_xbar_mux_001|src_data[39] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y27
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode835w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode835w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~8_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X52_Y27
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode822w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode822w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~8_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N22
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[16]~15 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[16]~15_combout  = (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout )) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout )))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[16]~15 .lut_mask = 16'h4540;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N30
cycloneii_lcell_comb \u0|rsp_xbar_mux|src_payload~0 (
// Equation(s):
// \u0|rsp_xbar_mux|src_payload~0_combout  = (\u0|rsp_xbar_demux_001|src0_valid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[16]~15_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[16]~15_combout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout ),
	.datad(\u0|rsp_xbar_demux_001|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux|src_payload~0 .lut_mask = 16'hEC00;
defparam \u0|rsp_xbar_mux|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[16]~19 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[16]~19_combout  = (\u0|rsp_xbar_mux|src_payload~0_combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [16] & \u0|rsp_xbar_demux|src0_valid~0_combout ))

	.dataa(vcc),
	.datab(\u0|rsp_xbar_mux|src_payload~0_combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [16]),
	.datad(\u0|rsp_xbar_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[16]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[16]~19 .lut_mask = 16'hFCCC;
defparam \u0|nios2_qsys_0|F_iw[16]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[16]~20 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[16]~20_combout  = ((\u0|nios2_qsys_0|F_iw[16]~19_combout ) # ((\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [16] & \u0|rsp_xbar_demux_002|src0_valid~0_combout ))) # (!\u0|nios2_qsys_0|D_iw[6]~0_combout )

	.dataa(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [16]),
	.datab(\u0|nios2_qsys_0|D_iw[6]~0_combout ),
	.datac(\u0|nios2_qsys_0|F_iw[16]~19_combout ),
	.datad(\u0|rsp_xbar_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[16]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[16]~20 .lut_mask = 16'hFBF3;
defparam \u0|nios2_qsys_0|F_iw[16]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[16]~20_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [16]));

// Location: LCCOMB_X18_Y21_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_shift_logical~1 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_shift_logical~1_combout  = (\u0|nios2_qsys_0|D_ctrl_shift_logical~0_combout  & (\u0|nios2_qsys_0|D_iw [15] & !\u0|nios2_qsys_0|D_iw [16]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|D_ctrl_shift_logical~0_combout ),
	.datac(\u0|nios2_qsys_0|D_iw [15]),
	.datad(\u0|nios2_qsys_0|D_iw [16]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_shift_logical~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_shift_logical~1 .lut_mask = 16'h00C0;
defparam \u0|nios2_qsys_0|D_ctrl_shift_logical~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y21_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|R_ctrl_shift_logical (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_ctrl_shift_logical~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_ctrl_shift_logical~regout ));

// Location: LCCOMB_X18_Y21_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_fill_bit~0 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_fill_bit~0_combout  = (!\u0|nios2_qsys_0|R_ctrl_shift_logical~regout  & ((\u0|nios2_qsys_0|R_ctrl_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [0])) # (!\u0|nios2_qsys_0|R_ctrl_rot_right~regout  & 
// ((\u0|nios2_qsys_0|E_shift_rot_result [31])))))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_result [0]),
	.datab(\u0|nios2_qsys_0|R_ctrl_rot_right~regout ),
	.datac(\u0|nios2_qsys_0|R_ctrl_shift_logical~regout ),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [31]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_fill_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_fill_bit~0 .lut_mask = 16'h0B08;
defparam \u0|nios2_qsys_0|E_shift_rot_fill_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[0]~20 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[0]~20_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [1]))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_fill_bit~0_combout 
// ))

	.dataa(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datab(\u0|nios2_qsys_0|E_shift_rot_fill_bit~0_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[0]~20 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y21_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[0]~20_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [0]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [0]));

// Location: LCCOMB_X18_Y21_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[1]~17 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[1]~17_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [2])) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [0])))

	.dataa(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datab(\u0|nios2_qsys_0|E_shift_rot_result [2]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[1]~17 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y21_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[1]~17_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [1]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [1]));

// Location: LCCOMB_X18_Y21_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[2]~15 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[2]~15_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [3]))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [1]))

	.dataa(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datab(\u0|nios2_qsys_0|E_shift_rot_result [1]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [3]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[2]~15 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y21_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[2]~15_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [2]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [2]));

// Location: LCFF_X22_Y20_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|W_alu_result[2]~15_combout ),
	.sdata(\u0|nios2_qsys_0|E_shift_rot_result [2]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [2]));

// Location: LCCOMB_X35_Y18_N26
cycloneii_lcell_comb \u0|cmd_xbar_mux_003|src_data[38] (
// Equation(s):
// \u0|cmd_xbar_mux_003|src_data [38] = (\u0|cmd_xbar_mux_003|saved_grant [1] & ((\u0|nios2_qsys_0|W_alu_result [2]) # ((\u0|cmd_xbar_mux_003|saved_grant [0] & \u0|nios2_qsys_0|F_pc [0])))) # (!\u0|cmd_xbar_mux_003|saved_grant [1] & 
// (\u0|cmd_xbar_mux_003|saved_grant [0] & (\u0|nios2_qsys_0|F_pc [0])))

	.dataa(\u0|cmd_xbar_mux_003|saved_grant [1]),
	.datab(\u0|cmd_xbar_mux_003|saved_grant [0]),
	.datac(\u0|nios2_qsys_0|F_pc [0]),
	.datad(\u0|nios2_qsys_0|W_alu_result [2]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_003|src_data [38]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_003|src_data[38] .lut_mask = 16'hEAC0;
defparam \u0|cmd_xbar_mux_003|src_data[38] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N8
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress[1]~1 (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress[1]~1_combout  = (\u0|cmd_xbar_mux_003|src_data [39]) # (\u0|dma_0|control|status [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux_003|src_data [39]),
	.datad(\u0|dma_0|control|status [0]),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress[1]~1 .lut_mask = 16'hFFF0;
defparam \u0|dma_0|control|oWM_startaddress[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N22
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress[1]~2 (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress[1]~2_combout  = ((\u0|cmd_xbar_mux_003|src_data [38] & (!\u0|dma_0|control|oWM_startaddress[1]~1_combout  & \u0|dma_0|control|control~3_combout ))) # (!\u0|rst_controller|r_sync_rst~regout )

	.dataa(\u0|rst_controller|r_sync_rst~regout ),
	.datab(\u0|cmd_xbar_mux_003|src_data [38]),
	.datac(\u0|dma_0|control|oWM_startaddress[1]~1_combout ),
	.datad(\u0|dma_0|control|control~3_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress[1]~2 .lut_mask = 16'h5D55;
defparam \u0|dma_0|control|oWM_startaddress[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N9
cycloneii_lcell_ff \u0|dma_0|control|oWM_startaddress[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oWM_startaddress[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oWM_startaddress[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oWM_startaddress [3]));

// Location: LCCOMB_X34_Y23_N8
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writeaddress~29 (
// Equation(s):
// \u0|dma_0|wm|oWM_writeaddress~29_combout  = (\u0|dma_0|control|oStart~regout  & ((\u0|dma_0|control|oWM_startaddress [3]))) # (!\u0|dma_0|control|oStart~regout  & (\u0|dma_0|wm|Add1~2_combout ))

	.dataa(vcc),
	.datab(\u0|dma_0|control|oStart~regout ),
	.datac(\u0|dma_0|wm|Add1~2_combout ),
	.datad(\u0|dma_0|control|oWM_startaddress [3]),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writeaddress~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writeaddress~29 .lut_mask = 16'hFC30;
defparam \u0|dma_0|wm|oWM_writeaddress~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y23_N9
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writeaddress[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writeaddress~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|wm|oWM_writeaddress[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writeaddress [3]));

// Location: LCCOMB_X34_Y23_N12
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[39] (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data [39] = (\u0|cmd_xbar_mux_002|src_data[39]~1_combout ) # ((\u0|dma_0|wm|oWM_writeaddress [3] & \u0|cmd_xbar_mux_002|saved_grant [2]))

	.dataa(\u0|cmd_xbar_mux_002|src_data[39]~1_combout ),
	.datab(\u0|dma_0|wm|oWM_writeaddress [3]),
	.datac(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data [39]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[39] .lut_mask = 16'hEAEA;
defparam \u0|cmd_xbar_mux_002|src_data[39] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N12
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~7 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~7_combout  = (\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [12])

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_writedata [12]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~7 .lut_mask = 16'hA0A0;
defparam \u0|cmd_xbar_mux_001|src_payload~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y23
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode835w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode835w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~7_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y24
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode822w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode822w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~7_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N2
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[12]~14 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[12]~14_combout  = (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout )) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout )))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[12]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[12]~14 .lut_mask = 16'h0D08;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[12]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N14
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~6 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~6_combout  = (\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [11])

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_writedata [11]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~6 .lut_mask = 16'hA0A0;
defparam \u0|cmd_xbar_mux_001|src_payload~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[12]~16 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[12]~16_combout  = (\u0|rsp_xbar_demux_001|src0_valid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[12]~14_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[12]~14_combout ),
	.datac(\u0|rsp_xbar_demux_001|src0_valid~0_combout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[12]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[12]~16 .lut_mask = 16'hE0C0;
defparam \u0|nios2_qsys_0|F_iw[12]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~6 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~6_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20] & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout ))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~6 .lut_mask = 16'h8F80;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [12]));

// Location: LCFF_X29_Y19_N15
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [12]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [12]));

// Location: LCCOMB_X29_Y19_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[12]~17 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[12]~17_combout  = (\u0|nios2_qsys_0|F_iw[12]~16_combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [12] & \u0|rsp_xbar_demux|src0_valid~0_combout ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|F_iw[12]~16_combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [12]),
	.datad(\u0|rsp_xbar_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[12]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[12]~17 .lut_mask = 16'hFCCC;
defparam \u0|nios2_qsys_0|F_iw[12]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[12]~18 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[12]~18_combout  = (\u0|nios2_qsys_0|D_iw[6]~0_combout  & ((\u0|nios2_qsys_0|F_iw[12]~17_combout ) # ((\u0|rsp_xbar_demux_002|src0_valid~0_combout  & \u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [12]))))

	.dataa(\u0|rsp_xbar_demux_002|src0_valid~0_combout ),
	.datab(\u0|nios2_qsys_0|D_iw[6]~0_combout ),
	.datac(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [12]),
	.datad(\u0|nios2_qsys_0|F_iw[12]~17_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[12]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[12]~18 .lut_mask = 16'hCC80;
defparam \u0|nios2_qsys_0|F_iw[12]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y19_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[12]~18_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [12]));

// Location: LCCOMB_X24_Y21_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal101~6 (
// Equation(s):
// \u0|nios2_qsys_0|Equal101~6_combout  = (\u0|nios2_qsys_0|D_iw [13] & \u0|nios2_qsys_0|D_iw [12])

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|D_iw [13]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|D_iw [12]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal101~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal101~6 .lut_mask = 16'hCC00;
defparam \u0|nios2_qsys_0|Equal101~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal101~5 (
// Equation(s):
// \u0|nios2_qsys_0|Equal101~5_combout  = (\u0|nios2_qsys_0|D_iw [14] & (\u0|nios2_qsys_0|D_iw [11] & (\u0|nios2_qsys_0|D_iw [15] & !\u0|nios2_qsys_0|D_iw [16])))

	.dataa(\u0|nios2_qsys_0|D_iw [14]),
	.datab(\u0|nios2_qsys_0|D_iw [11]),
	.datac(\u0|nios2_qsys_0|D_iw [15]),
	.datad(\u0|nios2_qsys_0|D_iw [16]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal101~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal101~5 .lut_mask = 16'h0080;
defparam \u0|nios2_qsys_0|Equal101~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal101~7 (
// Equation(s):
// \u0|nios2_qsys_0|Equal101~7_combout  = (\u0|nios2_qsys_0|Equal2~0_combout  & (\u0|nios2_qsys_0|Equal101~6_combout  & (\u0|nios2_qsys_0|Equal2~2_combout  & \u0|nios2_qsys_0|Equal101~5_combout )))

	.dataa(\u0|nios2_qsys_0|Equal2~0_combout ),
	.datab(\u0|nios2_qsys_0|Equal101~6_combout ),
	.datac(\u0|nios2_qsys_0|Equal2~2_combout ),
	.datad(\u0|nios2_qsys_0|Equal101~5_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal101~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal101~7 .lut_mask = 16'h8000;
defparam \u0|nios2_qsys_0|Equal101~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|D_dst_regnum[0]~7 (
// Equation(s):
// \u0|nios2_qsys_0|D_dst_regnum[0]~7_combout  = ((\u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout  & ((\u0|nios2_qsys_0|D_iw [22]))) # (!\u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout  & (\u0|nios2_qsys_0|D_iw [17]))) # (!\u0|nios2_qsys_0|D_ctrl_exception~4_combout 
// )

	.dataa(\u0|nios2_qsys_0|D_iw [17]),
	.datab(\u0|nios2_qsys_0|D_ctrl_exception~4_combout ),
	.datac(\u0|nios2_qsys_0|D_iw [22]),
	.datad(\u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_dst_regnum[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_dst_regnum[0]~7 .lut_mask = 16'hF3BB;
defparam \u0|nios2_qsys_0|D_dst_regnum[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|D_dst_regnum[0]~8 (
// Equation(s):
// \u0|nios2_qsys_0|D_dst_regnum[0]~8_combout  = (\u0|nios2_qsys_0|D_dst_regnum[4]~0_combout ) # ((\u0|nios2_qsys_0|Equal101~7_combout ) # ((\u0|nios2_qsys_0|Equal2~8_combout ) # (\u0|nios2_qsys_0|D_dst_regnum[0]~7_combout )))

	.dataa(\u0|nios2_qsys_0|D_dst_regnum[4]~0_combout ),
	.datab(\u0|nios2_qsys_0|Equal101~7_combout ),
	.datac(\u0|nios2_qsys_0|Equal2~8_combout ),
	.datad(\u0|nios2_qsys_0|D_dst_regnum[0]~7_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_dst_regnum[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_dst_regnum[0]~8 .lut_mask = 16'hFFFE;
defparam \u0|nios2_qsys_0|D_dst_regnum[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|R_dst_regnum[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_dst_regnum[0]~8_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_dst_regnum [0]));

// Location: LCFF_X24_Y21_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[27] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|d_writedata[27]~3_combout ),
	.sdata(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [27]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|D_iw [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [27]));

// Location: LCCOMB_X37_Y18_N24
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress~3 (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress~3_combout  = (\u0|rst_controller|r_sync_rst~regout  & (\u0|nios2_qsys_0|d_writedata [27] & \u0|cmd_xbar_mux_003|saved_grant [1]))

	.dataa(vcc),
	.datab(\u0|rst_controller|r_sync_rst~regout ),
	.datac(\u0|nios2_qsys_0|d_writedata [27]),
	.datad(\u0|cmd_xbar_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress~3 .lut_mask = 16'hC000;
defparam \u0|dma_0|control|oWM_startaddress~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y18_N25
cycloneii_lcell_ff \u0|dma_0|control|oRM_startaddress[27] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oWM_startaddress~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oRM_startaddress[25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oRM_startaddress [27]));

// Location: LCCOMB_X37_Y18_N26
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress~4 (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress~4_combout  = (\u0|cmd_xbar_mux_003|saved_grant [1] & (\u0|nios2_qsys_0|d_writedata [26] & \u0|rst_controller|r_sync_rst~regout ))

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux_003|saved_grant [1]),
	.datac(\u0|nios2_qsys_0|d_writedata [26]),
	.datad(\u0|rst_controller|r_sync_rst~regout ),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress~4 .lut_mask = 16'hC000;
defparam \u0|dma_0|control|oWM_startaddress~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N28
cycloneii_lcell_comb \u0|dma_0|control|oLength[26]~feeder (
// Equation(s):
// \u0|dma_0|control|oLength[26]~feeder_combout  = \u0|dma_0|control|oWM_startaddress~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|control|oWM_startaddress~4_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|control|oLength[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oLength[26]~feeder .lut_mask = 16'hFF00;
defparam \u0|dma_0|control|oLength[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N20
cycloneii_lcell_comb \u0|dma_0|control|oLength[5]~0 (
// Equation(s):
// \u0|dma_0|control|oLength[5]~0_combout  = ((\u0|cmd_xbar_mux_003|src_data [39] & \u0|dma_0|control|oRM_startaddress[25]~0_combout )) # (!\u0|rst_controller|r_sync_rst~regout )

	.dataa(\u0|cmd_xbar_mux_003|src_data [39]),
	.datab(vcc),
	.datac(\u0|dma_0|control|oRM_startaddress[25]~0_combout ),
	.datad(\u0|rst_controller|r_sync_rst~regout ),
	.cin(gnd),
	.combout(\u0|dma_0|control|oLength[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oLength[5]~0 .lut_mask = 16'hA0FF;
defparam \u0|dma_0|control|oLength[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y18_N29
cycloneii_lcell_ff \u0|dma_0|control|oLength[26] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oLength[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oLength[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oLength [26]));

// Location: LCCOMB_X37_Y18_N12
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress~5 (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress~5_combout  = (\u0|rst_controller|r_sync_rst~regout  & (\u0|nios2_qsys_0|d_writedata [25] & \u0|cmd_xbar_mux_003|saved_grant [1]))

	.dataa(vcc),
	.datab(\u0|rst_controller|r_sync_rst~regout ),
	.datac(\u0|nios2_qsys_0|d_writedata [25]),
	.datad(\u0|cmd_xbar_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress~5 .lut_mask = 16'hC000;
defparam \u0|dma_0|control|oWM_startaddress~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y18_N13
cycloneii_lcell_ff \u0|dma_0|control|oRM_startaddress[25] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oWM_startaddress~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oRM_startaddress[25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oRM_startaddress [25]));

// Location: LCCOMB_X37_Y18_N14
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress~6 (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress~6_combout  = (\u0|rst_controller|r_sync_rst~regout  & (\u0|nios2_qsys_0|d_writedata [24] & \u0|cmd_xbar_mux_003|saved_grant [1]))

	.dataa(vcc),
	.datab(\u0|rst_controller|r_sync_rst~regout ),
	.datac(\u0|nios2_qsys_0|d_writedata [24]),
	.datad(\u0|cmd_xbar_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress~6 .lut_mask = 16'hC000;
defparam \u0|dma_0|control|oWM_startaddress~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y18_N1
cycloneii_lcell_ff \u0|dma_0|control|oLength[24] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|dma_0|control|oWM_startaddress~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|dma_0|control|oLength[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oLength [24]));

// Location: LCCOMB_X37_Y18_N8
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress~7 (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress~7_combout  = (\u0|rst_controller|r_sync_rst~regout  & (\u0|nios2_qsys_0|d_writedata [23] & \u0|cmd_xbar_mux_003|saved_grant [1]))

	.dataa(vcc),
	.datab(\u0|rst_controller|r_sync_rst~regout ),
	.datac(\u0|nios2_qsys_0|d_writedata [23]),
	.datad(\u0|cmd_xbar_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress~7 .lut_mask = 16'hC000;
defparam \u0|dma_0|control|oWM_startaddress~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y18_N3
cycloneii_lcell_ff \u0|dma_0|control|oLength[23] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|dma_0|control|oWM_startaddress~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|dma_0|control|oLength[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oLength [23]));

// Location: LCCOMB_X37_Y22_N16
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress~8 (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress~8_combout  = (\u0|rst_controller|r_sync_rst~regout  & (\u0|nios2_qsys_0|d_writedata [22] & \u0|cmd_xbar_mux_003|saved_grant [1]))

	.dataa(\u0|rst_controller|r_sync_rst~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_writedata [22]),
	.datad(\u0|cmd_xbar_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress~8 .lut_mask = 16'hA000;
defparam \u0|dma_0|control|oWM_startaddress~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y22_N17
cycloneii_lcell_ff \u0|dma_0|control|oRM_startaddress[22] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oWM_startaddress~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oRM_startaddress[25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oRM_startaddress [22]));

// Location: LCCOMB_X37_Y22_N10
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress~9 (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress~9_combout  = (\u0|nios2_qsys_0|d_writedata [21] & (\u0|rst_controller|r_sync_rst~regout  & \u0|cmd_xbar_mux_003|saved_grant [1]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|d_writedata [21]),
	.datac(\u0|rst_controller|r_sync_rst~regout ),
	.datad(\u0|cmd_xbar_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress~9 .lut_mask = 16'hC000;
defparam \u0|dma_0|control|oWM_startaddress~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y22_N11
cycloneii_lcell_ff \u0|dma_0|control|oRM_startaddress[21] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oWM_startaddress~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oRM_startaddress[25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oRM_startaddress [21]));

// Location: LCCOMB_X37_Y22_N20
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress~10 (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress~10_combout  = (\u0|nios2_qsys_0|d_writedata [20] & (\u0|rst_controller|r_sync_rst~regout  & \u0|cmd_xbar_mux_003|saved_grant [1]))

	.dataa(\u0|nios2_qsys_0|d_writedata [20]),
	.datab(vcc),
	.datac(\u0|rst_controller|r_sync_rst~regout ),
	.datad(\u0|cmd_xbar_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress~10 .lut_mask = 16'hA000;
defparam \u0|dma_0|control|oWM_startaddress~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y22_N21
cycloneii_lcell_ff \u0|dma_0|control|oRM_startaddress[20] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oWM_startaddress~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oRM_startaddress[25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oRM_startaddress [20]));

// Location: LCCOMB_X24_Y21_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|E_st_data[19]~4 (
// Equation(s):
// \u0|nios2_qsys_0|E_st_data[19]~4_combout  = (\u0|nios2_qsys_0|D_iw [4] & ((\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [19]))) # (!\u0|nios2_qsys_0|D_iw [4] & 
// (\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [3]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|D_iw [4]),
	.datac(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datad(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [19]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_st_data[19]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_st_data[19]~4 .lut_mask = 16'hFC30;
defparam \u0|nios2_qsys_0|E_st_data[19]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y21_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_st_data[19]~4_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [19]));

// Location: LCCOMB_X37_Y18_N10
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress~11 (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress~11_combout  = (\u0|rst_controller|r_sync_rst~regout  & (\u0|nios2_qsys_0|d_writedata [19] & \u0|cmd_xbar_mux_003|saved_grant [1]))

	.dataa(vcc),
	.datab(\u0|rst_controller|r_sync_rst~regout ),
	.datac(\u0|nios2_qsys_0|d_writedata [19]),
	.datad(\u0|cmd_xbar_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress~11 .lut_mask = 16'hC000;
defparam \u0|dma_0|control|oWM_startaddress~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N4
cycloneii_lcell_comb \u0|dma_0|control|oLength[19]~feeder (
// Equation(s):
// \u0|dma_0|control|oLength[19]~feeder_combout  = \u0|dma_0|control|oWM_startaddress~11_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|control|oWM_startaddress~11_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|control|oLength[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oLength[19]~feeder .lut_mask = 16'hFF00;
defparam \u0|dma_0|control|oLength[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y18_N5
cycloneii_lcell_ff \u0|dma_0|control|oLength[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oLength[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oLength[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oLength [19]));

// Location: LCCOMB_X37_Y22_N14
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress~12 (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress~12_combout  = (\u0|nios2_qsys_0|d_writedata [18] & (\u0|rst_controller|r_sync_rst~regout  & \u0|cmd_xbar_mux_003|saved_grant [1]))

	.dataa(\u0|nios2_qsys_0|d_writedata [18]),
	.datab(vcc),
	.datac(\u0|rst_controller|r_sync_rst~regout ),
	.datad(\u0|cmd_xbar_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress~12 .lut_mask = 16'hA000;
defparam \u0|dma_0|control|oWM_startaddress~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y22_N15
cycloneii_lcell_ff \u0|dma_0|control|oRM_startaddress[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oWM_startaddress~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oRM_startaddress[25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oRM_startaddress [18]));

// Location: LCCOMB_X37_Y22_N8
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress~13 (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress~13_combout  = (\u0|nios2_qsys_0|d_writedata [17] & (\u0|rst_controller|r_sync_rst~regout  & \u0|cmd_xbar_mux_003|saved_grant [1]))

	.dataa(\u0|nios2_qsys_0|d_writedata [17]),
	.datab(vcc),
	.datac(\u0|rst_controller|r_sync_rst~regout ),
	.datad(\u0|cmd_xbar_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress~13 .lut_mask = 16'hA000;
defparam \u0|dma_0|control|oWM_startaddress~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y22_N9
cycloneii_lcell_ff \u0|dma_0|control|oRM_startaddress[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oWM_startaddress~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oRM_startaddress[25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oRM_startaddress [17]));

// Location: LCCOMB_X30_Y20_N16
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress~14 (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress~14_combout  = (\u0|nios2_qsys_0|d_writedata [16] & (\u0|rst_controller|r_sync_rst~regout  & \u0|cmd_xbar_mux_003|saved_grant [1]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|d_writedata [16]),
	.datac(\u0|rst_controller|r_sync_rst~regout ),
	.datad(\u0|cmd_xbar_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress~14 .lut_mask = 16'hC000;
defparam \u0|dma_0|control|oWM_startaddress~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y19_N1
cycloneii_lcell_ff \u0|dma_0|control|oLength[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|dma_0|control|oWM_startaddress~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|dma_0|control|oLength[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oLength [16]));

// Location: LCFF_X27_Y20_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|d_writedata[31]~7_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [15]));

// Location: LCCOMB_X30_Y20_N26
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress~15 (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress~15_combout  = (\u0|nios2_qsys_0|d_writedata [15] & (\u0|rst_controller|r_sync_rst~regout  & \u0|cmd_xbar_mux_003|saved_grant [1]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|d_writedata [15]),
	.datac(\u0|rst_controller|r_sync_rst~regout ),
	.datad(\u0|cmd_xbar_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress~15 .lut_mask = 16'hC000;
defparam \u0|dma_0|control|oWM_startaddress~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y19_N27
cycloneii_lcell_ff \u0|dma_0|control|oLength[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|dma_0|control|oWM_startaddress~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|dma_0|control|oLength[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oLength [15]));

// Location: LCCOMB_X30_Y20_N28
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress~16 (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress~16_combout  = (\u0|nios2_qsys_0|d_writedata [14] & (\u0|rst_controller|r_sync_rst~regout  & \u0|cmd_xbar_mux_003|saved_grant [1]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|d_writedata [14]),
	.datac(\u0|rst_controller|r_sync_rst~regout ),
	.datad(\u0|cmd_xbar_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress~16 .lut_mask = 16'hC000;
defparam \u0|dma_0|control|oWM_startaddress~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y19_N21
cycloneii_lcell_ff \u0|dma_0|control|oLength[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|dma_0|control|oWM_startaddress~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|dma_0|control|oLength[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oLength [14]));

// Location: LCCOMB_X40_Y19_N22
cycloneii_lcell_comb \u0|dma_0|control|oRM_startaddress[11]~feeder (
// Equation(s):
// \u0|dma_0|control|oRM_startaddress[11]~feeder_combout  = \u0|dma_0|control|oWM_startaddress~19_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|control|oWM_startaddress~19_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|control|oRM_startaddress[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oRM_startaddress[11]~feeder .lut_mask = 16'hFF00;
defparam \u0|dma_0|control|oRM_startaddress[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y19_N23
cycloneii_lcell_ff \u0|dma_0|control|oRM_startaddress[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oRM_startaddress[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oRM_startaddress[25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oRM_startaddress [11]));

// Location: LCCOMB_X40_Y19_N16
cycloneii_lcell_comb \u0|dma_0|control|oLength[10]~feeder (
// Equation(s):
// \u0|dma_0|control|oLength[10]~feeder_combout  = \u0|dma_0|control|oWM_startaddress~20_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|control|oWM_startaddress~20_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|control|oLength[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oLength[10]~feeder .lut_mask = 16'hFF00;
defparam \u0|dma_0|control|oLength[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y19_N17
cycloneii_lcell_ff \u0|dma_0|control|oLength[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oLength[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oLength[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oLength [10]));

// Location: LCFF_X37_Y21_N5
cycloneii_lcell_ff \u0|dma_0|control|oLength[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oWM_startaddress~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oLength[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oLength [8]));

// Location: LCFF_X37_Y22_N7
cycloneii_lcell_ff \u0|dma_0|control|oLength[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oWM_startaddress~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oLength[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oLength [7]));

// Location: LCCOMB_X37_Y21_N14
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress~24 (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress~24_combout  = (\u0|rst_controller|r_sync_rst~regout  & (\u0|nios2_qsys_0|d_writedata [6] & \u0|cmd_xbar_mux_003|saved_grant [1]))

	.dataa(\u0|rst_controller|r_sync_rst~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_writedata [6]),
	.datad(\u0|cmd_xbar_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress~24 .lut_mask = 16'hA000;
defparam \u0|dma_0|control|oWM_startaddress~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y21_N15
cycloneii_lcell_ff \u0|dma_0|control|oLength[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oWM_startaddress~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oLength[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oLength [6]));

// Location: LCCOMB_X30_Y20_N2
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress~30 (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress~30_combout  = (\u0|nios2_qsys_0|d_writedata [1] & (\u0|rst_controller|r_sync_rst~regout  & \u0|cmd_xbar_mux_003|saved_grant [1]))

	.dataa(\u0|nios2_qsys_0|d_writedata [1]),
	.datab(vcc),
	.datac(\u0|rst_controller|r_sync_rst~regout ),
	.datad(\u0|cmd_xbar_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress~30 .lut_mask = 16'hA000;
defparam \u0|dma_0|control|oWM_startaddress~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y19_N19
cycloneii_lcell_ff \u0|dma_0|control|oRM_startaddress[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|dma_0|control|oWM_startaddress~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|dma_0|control|oRM_startaddress[25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oRM_startaddress [1]));

// Location: LCCOMB_X30_Y20_N12
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress~31 (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress~31_combout  = (\u0|rst_controller|r_sync_rst~regout  & (\u0|nios2_qsys_0|d_writedata [0] & \u0|cmd_xbar_mux_003|saved_grant [1]))

	.dataa(vcc),
	.datab(\u0|rst_controller|r_sync_rst~regout ),
	.datac(\u0|nios2_qsys_0|d_writedata [0]),
	.datad(\u0|cmd_xbar_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress~31 .lut_mask = 16'hC000;
defparam \u0|dma_0|control|oWM_startaddress~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N4
cycloneii_lcell_comb \u0|dma_0|control|oLength[0]~feeder (
// Equation(s):
// \u0|dma_0|control|oLength[0]~feeder_combout  = \u0|dma_0|control|oWM_startaddress~31_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|control|oWM_startaddress~31_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|control|oLength[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oLength[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|dma_0|control|oLength[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y19_N5
cycloneii_lcell_ff \u0|dma_0|control|oLength[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oLength[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oLength[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oLength [0]));

// Location: LCCOMB_X38_Y21_N16
cycloneii_lcell_comb \u0|dma_0|rm|RM_lastwriteaddress[8]~48 (
// Equation(s):
// \u0|dma_0|rm|RM_lastwriteaddress[8]~48_combout  = ((\u0|dma_0|control|oRM_startaddress [8] $ (\u0|dma_0|control|oLength [8] $ (!\u0|dma_0|rm|RM_lastwriteaddress[7]~47 )))) # (GND)
// \u0|dma_0|rm|RM_lastwriteaddress[8]~49  = CARRY((\u0|dma_0|control|oRM_startaddress [8] & ((\u0|dma_0|control|oLength [8]) # (!\u0|dma_0|rm|RM_lastwriteaddress[7]~47 ))) # (!\u0|dma_0|control|oRM_startaddress [8] & (\u0|dma_0|control|oLength [8] & 
// !\u0|dma_0|rm|RM_lastwriteaddress[7]~47 )))

	.dataa(\u0|dma_0|control|oRM_startaddress [8]),
	.datab(\u0|dma_0|control|oLength [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|RM_lastwriteaddress[7]~47 ),
	.combout(\u0|dma_0|rm|RM_lastwriteaddress[8]~48_combout ),
	.cout(\u0|dma_0|rm|RM_lastwriteaddress[8]~49 ));
// synopsys translate_off
defparam \u0|dma_0|rm|RM_lastwriteaddress[8]~48 .lut_mask = 16'h698E;
defparam \u0|dma_0|rm|RM_lastwriteaddress[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N18
cycloneii_lcell_comb \u0|dma_0|rm|RM_lastwriteaddress[9]~50 (
// Equation(s):
// \u0|dma_0|rm|RM_lastwriteaddress[9]~50_combout  = (\u0|dma_0|control|oLength [9] & ((\u0|dma_0|control|oRM_startaddress [9] & (\u0|dma_0|rm|RM_lastwriteaddress[8]~49  & VCC)) # (!\u0|dma_0|control|oRM_startaddress [9] & 
// (!\u0|dma_0|rm|RM_lastwriteaddress[8]~49 )))) # (!\u0|dma_0|control|oLength [9] & ((\u0|dma_0|control|oRM_startaddress [9] & (!\u0|dma_0|rm|RM_lastwriteaddress[8]~49 )) # (!\u0|dma_0|control|oRM_startaddress [9] & ((\u0|dma_0|rm|RM_lastwriteaddress[8]~49 
// ) # (GND)))))
// \u0|dma_0|rm|RM_lastwriteaddress[9]~51  = CARRY((\u0|dma_0|control|oLength [9] & (!\u0|dma_0|control|oRM_startaddress [9] & !\u0|dma_0|rm|RM_lastwriteaddress[8]~49 )) # (!\u0|dma_0|control|oLength [9] & ((!\u0|dma_0|rm|RM_lastwriteaddress[8]~49 ) # 
// (!\u0|dma_0|control|oRM_startaddress [9]))))

	.dataa(\u0|dma_0|control|oLength [9]),
	.datab(\u0|dma_0|control|oRM_startaddress [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|RM_lastwriteaddress[8]~49 ),
	.combout(\u0|dma_0|rm|RM_lastwriteaddress[9]~50_combout ),
	.cout(\u0|dma_0|rm|RM_lastwriteaddress[9]~51 ));
// synopsys translate_off
defparam \u0|dma_0|rm|RM_lastwriteaddress[9]~50 .lut_mask = 16'h9617;
defparam \u0|dma_0|rm|RM_lastwriteaddress[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N20
cycloneii_lcell_comb \u0|dma_0|rm|RM_lastwriteaddress[10]~52 (
// Equation(s):
// \u0|dma_0|rm|RM_lastwriteaddress[10]~52_combout  = ((\u0|dma_0|control|oRM_startaddress [10] $ (\u0|dma_0|control|oLength [10] $ (!\u0|dma_0|rm|RM_lastwriteaddress[9]~51 )))) # (GND)
// \u0|dma_0|rm|RM_lastwriteaddress[10]~53  = CARRY((\u0|dma_0|control|oRM_startaddress [10] & ((\u0|dma_0|control|oLength [10]) # (!\u0|dma_0|rm|RM_lastwriteaddress[9]~51 ))) # (!\u0|dma_0|control|oRM_startaddress [10] & (\u0|dma_0|control|oLength [10] & 
// !\u0|dma_0|rm|RM_lastwriteaddress[9]~51 )))

	.dataa(\u0|dma_0|control|oRM_startaddress [10]),
	.datab(\u0|dma_0|control|oLength [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|RM_lastwriteaddress[9]~51 ),
	.combout(\u0|dma_0|rm|RM_lastwriteaddress[10]~52_combout ),
	.cout(\u0|dma_0|rm|RM_lastwriteaddress[10]~53 ));
// synopsys translate_off
defparam \u0|dma_0|rm|RM_lastwriteaddress[10]~52 .lut_mask = 16'h698E;
defparam \u0|dma_0|rm|RM_lastwriteaddress[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N28
cycloneii_lcell_comb \u0|dma_0|rm|RM_lastwriteaddress[14]~60 (
// Equation(s):
// \u0|dma_0|rm|RM_lastwriteaddress[14]~60_combout  = ((\u0|dma_0|control|oRM_startaddress [14] $ (\u0|dma_0|control|oLength [14] $ (!\u0|dma_0|rm|RM_lastwriteaddress[13]~59 )))) # (GND)
// \u0|dma_0|rm|RM_lastwriteaddress[14]~61  = CARRY((\u0|dma_0|control|oRM_startaddress [14] & ((\u0|dma_0|control|oLength [14]) # (!\u0|dma_0|rm|RM_lastwriteaddress[13]~59 ))) # (!\u0|dma_0|control|oRM_startaddress [14] & (\u0|dma_0|control|oLength [14] & 
// !\u0|dma_0|rm|RM_lastwriteaddress[13]~59 )))

	.dataa(\u0|dma_0|control|oRM_startaddress [14]),
	.datab(\u0|dma_0|control|oLength [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|RM_lastwriteaddress[13]~59 ),
	.combout(\u0|dma_0|rm|RM_lastwriteaddress[14]~60_combout ),
	.cout(\u0|dma_0|rm|RM_lastwriteaddress[14]~61 ));
// synopsys translate_off
defparam \u0|dma_0|rm|RM_lastwriteaddress[14]~60 .lut_mask = 16'h698E;
defparam \u0|dma_0|rm|RM_lastwriteaddress[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N0
cycloneii_lcell_comb \u0|dma_0|rm|RM_lastwriteaddress[16]~64 (
// Equation(s):
// \u0|dma_0|rm|RM_lastwriteaddress[16]~64_combout  = ((\u0|dma_0|control|oRM_startaddress [16] $ (\u0|dma_0|control|oLength [16] $ (!\u0|dma_0|rm|RM_lastwriteaddress[15]~63 )))) # (GND)
// \u0|dma_0|rm|RM_lastwriteaddress[16]~65  = CARRY((\u0|dma_0|control|oRM_startaddress [16] & ((\u0|dma_0|control|oLength [16]) # (!\u0|dma_0|rm|RM_lastwriteaddress[15]~63 ))) # (!\u0|dma_0|control|oRM_startaddress [16] & (\u0|dma_0|control|oLength [16] & 
// !\u0|dma_0|rm|RM_lastwriteaddress[15]~63 )))

	.dataa(\u0|dma_0|control|oRM_startaddress [16]),
	.datab(\u0|dma_0|control|oLength [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|RM_lastwriteaddress[15]~63 ),
	.combout(\u0|dma_0|rm|RM_lastwriteaddress[16]~64_combout ),
	.cout(\u0|dma_0|rm|RM_lastwriteaddress[16]~65 ));
// synopsys translate_off
defparam \u0|dma_0|rm|RM_lastwriteaddress[16]~64 .lut_mask = 16'h698E;
defparam \u0|dma_0|rm|RM_lastwriteaddress[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N6
cycloneii_lcell_comb \u0|dma_0|rm|RM_lastwriteaddress[19]~70 (
// Equation(s):
// \u0|dma_0|rm|RM_lastwriteaddress[19]~70_combout  = (\u0|dma_0|control|oRM_startaddress [19] & ((\u0|dma_0|control|oLength [19] & (\u0|dma_0|rm|RM_lastwriteaddress[18]~69  & VCC)) # (!\u0|dma_0|control|oLength [19] & 
// (!\u0|dma_0|rm|RM_lastwriteaddress[18]~69 )))) # (!\u0|dma_0|control|oRM_startaddress [19] & ((\u0|dma_0|control|oLength [19] & (!\u0|dma_0|rm|RM_lastwriteaddress[18]~69 )) # (!\u0|dma_0|control|oLength [19] & ((\u0|dma_0|rm|RM_lastwriteaddress[18]~69 ) # 
// (GND)))))
// \u0|dma_0|rm|RM_lastwriteaddress[19]~71  = CARRY((\u0|dma_0|control|oRM_startaddress [19] & (!\u0|dma_0|control|oLength [19] & !\u0|dma_0|rm|RM_lastwriteaddress[18]~69 )) # (!\u0|dma_0|control|oRM_startaddress [19] & 
// ((!\u0|dma_0|rm|RM_lastwriteaddress[18]~69 ) # (!\u0|dma_0|control|oLength [19]))))

	.dataa(\u0|dma_0|control|oRM_startaddress [19]),
	.datab(\u0|dma_0|control|oLength [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|RM_lastwriteaddress[18]~69 ),
	.combout(\u0|dma_0|rm|RM_lastwriteaddress[19]~70_combout ),
	.cout(\u0|dma_0|rm|RM_lastwriteaddress[19]~71 ));
// synopsys translate_off
defparam \u0|dma_0|rm|RM_lastwriteaddress[19]~70 .lut_mask = 16'h9617;
defparam \u0|dma_0|rm|RM_lastwriteaddress[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N10
cycloneii_lcell_comb \u0|dma_0|rm|RM_lastwriteaddress[21]~74 (
// Equation(s):
// \u0|dma_0|rm|RM_lastwriteaddress[21]~74_combout  = (\u0|dma_0|control|oLength [21] & ((\u0|dma_0|control|oRM_startaddress [21] & (\u0|dma_0|rm|RM_lastwriteaddress[20]~73  & VCC)) # (!\u0|dma_0|control|oRM_startaddress [21] & 
// (!\u0|dma_0|rm|RM_lastwriteaddress[20]~73 )))) # (!\u0|dma_0|control|oLength [21] & ((\u0|dma_0|control|oRM_startaddress [21] & (!\u0|dma_0|rm|RM_lastwriteaddress[20]~73 )) # (!\u0|dma_0|control|oRM_startaddress [21] & 
// ((\u0|dma_0|rm|RM_lastwriteaddress[20]~73 ) # (GND)))))
// \u0|dma_0|rm|RM_lastwriteaddress[21]~75  = CARRY((\u0|dma_0|control|oLength [21] & (!\u0|dma_0|control|oRM_startaddress [21] & !\u0|dma_0|rm|RM_lastwriteaddress[20]~73 )) # (!\u0|dma_0|control|oLength [21] & ((!\u0|dma_0|rm|RM_lastwriteaddress[20]~73 ) # 
// (!\u0|dma_0|control|oRM_startaddress [21]))))

	.dataa(\u0|dma_0|control|oLength [21]),
	.datab(\u0|dma_0|control|oRM_startaddress [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|RM_lastwriteaddress[20]~73 ),
	.combout(\u0|dma_0|rm|RM_lastwriteaddress[21]~74_combout ),
	.cout(\u0|dma_0|rm|RM_lastwriteaddress[21]~75 ));
// synopsys translate_off
defparam \u0|dma_0|rm|RM_lastwriteaddress[21]~74 .lut_mask = 16'h9617;
defparam \u0|dma_0|rm|RM_lastwriteaddress[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N16
cycloneii_lcell_comb \u0|dma_0|rm|RM_lastwriteaddress[24]~80 (
// Equation(s):
// \u0|dma_0|rm|RM_lastwriteaddress[24]~80_combout  = ((\u0|dma_0|control|oRM_startaddress [24] $ (\u0|dma_0|control|oLength [24] $ (!\u0|dma_0|rm|RM_lastwriteaddress[23]~79 )))) # (GND)
// \u0|dma_0|rm|RM_lastwriteaddress[24]~81  = CARRY((\u0|dma_0|control|oRM_startaddress [24] & ((\u0|dma_0|control|oLength [24]) # (!\u0|dma_0|rm|RM_lastwriteaddress[23]~79 ))) # (!\u0|dma_0|control|oRM_startaddress [24] & (\u0|dma_0|control|oLength [24] & 
// !\u0|dma_0|rm|RM_lastwriteaddress[23]~79 )))

	.dataa(\u0|dma_0|control|oRM_startaddress [24]),
	.datab(\u0|dma_0|control|oLength [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|RM_lastwriteaddress[23]~79 ),
	.combout(\u0|dma_0|rm|RM_lastwriteaddress[24]~80_combout ),
	.cout(\u0|dma_0|rm|RM_lastwriteaddress[24]~81 ));
// synopsys translate_off
defparam \u0|dma_0|rm|RM_lastwriteaddress[24]~80 .lut_mask = 16'h698E;
defparam \u0|dma_0|rm|RM_lastwriteaddress[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N18
cycloneii_lcell_comb \u0|dma_0|rm|RM_lastwriteaddress[25]~82 (
// Equation(s):
// \u0|dma_0|rm|RM_lastwriteaddress[25]~82_combout  = (\u0|dma_0|control|oLength [25] & ((\u0|dma_0|control|oRM_startaddress [25] & (\u0|dma_0|rm|RM_lastwriteaddress[24]~81  & VCC)) # (!\u0|dma_0|control|oRM_startaddress [25] & 
// (!\u0|dma_0|rm|RM_lastwriteaddress[24]~81 )))) # (!\u0|dma_0|control|oLength [25] & ((\u0|dma_0|control|oRM_startaddress [25] & (!\u0|dma_0|rm|RM_lastwriteaddress[24]~81 )) # (!\u0|dma_0|control|oRM_startaddress [25] & 
// ((\u0|dma_0|rm|RM_lastwriteaddress[24]~81 ) # (GND)))))
// \u0|dma_0|rm|RM_lastwriteaddress[25]~83  = CARRY((\u0|dma_0|control|oLength [25] & (!\u0|dma_0|control|oRM_startaddress [25] & !\u0|dma_0|rm|RM_lastwriteaddress[24]~81 )) # (!\u0|dma_0|control|oLength [25] & ((!\u0|dma_0|rm|RM_lastwriteaddress[24]~81 ) # 
// (!\u0|dma_0|control|oRM_startaddress [25]))))

	.dataa(\u0|dma_0|control|oLength [25]),
	.datab(\u0|dma_0|control|oRM_startaddress [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|RM_lastwriteaddress[24]~81 ),
	.combout(\u0|dma_0|rm|RM_lastwriteaddress[25]~82_combout ),
	.cout(\u0|dma_0|rm|RM_lastwriteaddress[25]~83 ));
// synopsys translate_off
defparam \u0|dma_0|rm|RM_lastwriteaddress[25]~82 .lut_mask = 16'h9617;
defparam \u0|dma_0|rm|RM_lastwriteaddress[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N22
cycloneii_lcell_comb \u0|dma_0|rm|RM_lastwriteaddress[27]~86 (
// Equation(s):
// \u0|dma_0|rm|RM_lastwriteaddress[27]~86_combout  = (\u0|dma_0|control|oLength [27] & ((\u0|dma_0|control|oRM_startaddress [27] & (\u0|dma_0|rm|RM_lastwriteaddress[26]~85  & VCC)) # (!\u0|dma_0|control|oRM_startaddress [27] & 
// (!\u0|dma_0|rm|RM_lastwriteaddress[26]~85 )))) # (!\u0|dma_0|control|oLength [27] & ((\u0|dma_0|control|oRM_startaddress [27] & (!\u0|dma_0|rm|RM_lastwriteaddress[26]~85 )) # (!\u0|dma_0|control|oRM_startaddress [27] & 
// ((\u0|dma_0|rm|RM_lastwriteaddress[26]~85 ) # (GND)))))
// \u0|dma_0|rm|RM_lastwriteaddress[27]~87  = CARRY((\u0|dma_0|control|oLength [27] & (!\u0|dma_0|control|oRM_startaddress [27] & !\u0|dma_0|rm|RM_lastwriteaddress[26]~85 )) # (!\u0|dma_0|control|oLength [27] & ((!\u0|dma_0|rm|RM_lastwriteaddress[26]~85 ) # 
// (!\u0|dma_0|control|oRM_startaddress [27]))))

	.dataa(\u0|dma_0|control|oLength [27]),
	.datab(\u0|dma_0|control|oRM_startaddress [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|RM_lastwriteaddress[26]~85 ),
	.combout(\u0|dma_0|rm|RM_lastwriteaddress[27]~86_combout ),
	.cout(\u0|dma_0|rm|RM_lastwriteaddress[27]~87 ));
// synopsys translate_off
defparam \u0|dma_0|rm|RM_lastwriteaddress[27]~86 .lut_mask = 16'h9617;
defparam \u0|dma_0|rm|RM_lastwriteaddress[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N12
cycloneii_lcell_comb \u0|dma_0|rm|oRM_readaddress[22]~32 (
// Equation(s):
// \u0|dma_0|rm|oRM_readaddress[22]~32_combout  = (\u0|dma_0|control|oStart~regout ) # (!\u0|rst_controller|r_sync_rst~regout )

	.dataa(vcc),
	.datab(\u0|rst_controller|r_sync_rst~regout ),
	.datac(vcc),
	.datad(\u0|dma_0|control|oStart~regout ),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oRM_readaddress[22]~32 .lut_mask = 16'hFF33;
defparam \u0|dma_0|rm|oRM_readaddress[22]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y20_N23
cycloneii_lcell_ff \u0|dma_0|rm|RM_lastwriteaddress[27] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|RM_lastwriteaddress[27]~86_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|RM_lastwriteaddress [27]));

// Location: LCCOMB_X40_Y21_N26
cycloneii_lcell_comb \u0|dma_0|rm|oRM_readaddress[14]~60 (
// Equation(s):
// \u0|dma_0|rm|oRM_readaddress[14]~60_combout  = (\u0|dma_0|rm|oRM_readaddress [14] & (\u0|dma_0|rm|oRM_readaddress[13]~59  $ (GND))) # (!\u0|dma_0|rm|oRM_readaddress [14] & (!\u0|dma_0|rm|oRM_readaddress[13]~59  & VCC))
// \u0|dma_0|rm|oRM_readaddress[14]~61  = CARRY((\u0|dma_0|rm|oRM_readaddress [14] & !\u0|dma_0|rm|oRM_readaddress[13]~59 ))

	.dataa(vcc),
	.datab(\u0|dma_0|rm|oRM_readaddress [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|oRM_readaddress[13]~59 ),
	.combout(\u0|dma_0|rm|oRM_readaddress[14]~60_combout ),
	.cout(\u0|dma_0|rm|oRM_readaddress[14]~61 ));
// synopsys translate_off
defparam \u0|dma_0|rm|oRM_readaddress[14]~60 .lut_mask = 16'hC30C;
defparam \u0|dma_0|rm|oRM_readaddress[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X40_Y19_N25
cycloneii_lcell_ff \u0|dma_0|control|oRM_startaddress[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|dma_0|control|oWM_startaddress~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|dma_0|control|oRM_startaddress[25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oRM_startaddress [14]));

// Location: LCFF_X40_Y21_N27
cycloneii_lcell_ff \u0|dma_0|rm|oRM_readaddress[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oRM_readaddress[14]~60_combout ),
	.sdata(\u0|dma_0|control|oRM_startaddress [14]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|control|oStart~regout ),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|oRM_readaddress [14]));

// Location: LCCOMB_X40_Y21_N28
cycloneii_lcell_comb \u0|dma_0|rm|oRM_readaddress[15]~62 (
// Equation(s):
// \u0|dma_0|rm|oRM_readaddress[15]~62_combout  = (\u0|dma_0|rm|oRM_readaddress [15] & (!\u0|dma_0|rm|oRM_readaddress[14]~61 )) # (!\u0|dma_0|rm|oRM_readaddress [15] & ((\u0|dma_0|rm|oRM_readaddress[14]~61 ) # (GND)))
// \u0|dma_0|rm|oRM_readaddress[15]~63  = CARRY((!\u0|dma_0|rm|oRM_readaddress[14]~61 ) # (!\u0|dma_0|rm|oRM_readaddress [15]))

	.dataa(vcc),
	.datab(\u0|dma_0|rm|oRM_readaddress [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|oRM_readaddress[14]~61 ),
	.combout(\u0|dma_0|rm|oRM_readaddress[15]~62_combout ),
	.cout(\u0|dma_0|rm|oRM_readaddress[15]~63 ));
// synopsys translate_off
defparam \u0|dma_0|rm|oRM_readaddress[15]~62 .lut_mask = 16'h3C3F;
defparam \u0|dma_0|rm|oRM_readaddress[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X40_Y19_N3
cycloneii_lcell_ff \u0|dma_0|control|oRM_startaddress[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|dma_0|control|oWM_startaddress~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|dma_0|control|oRM_startaddress[25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oRM_startaddress [15]));

// Location: LCFF_X40_Y21_N29
cycloneii_lcell_ff \u0|dma_0|rm|oRM_readaddress[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oRM_readaddress[15]~62_combout ),
	.sdata(\u0|dma_0|control|oRM_startaddress [15]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|control|oStart~regout ),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|oRM_readaddress [15]));

// Location: LCCOMB_X40_Y21_N30
cycloneii_lcell_comb \u0|dma_0|rm|oRM_readaddress[16]~64 (
// Equation(s):
// \u0|dma_0|rm|oRM_readaddress[16]~64_combout  = (\u0|dma_0|rm|oRM_readaddress [16] & (\u0|dma_0|rm|oRM_readaddress[15]~63  $ (GND))) # (!\u0|dma_0|rm|oRM_readaddress [16] & (!\u0|dma_0|rm|oRM_readaddress[15]~63  & VCC))
// \u0|dma_0|rm|oRM_readaddress[16]~65  = CARRY((\u0|dma_0|rm|oRM_readaddress [16] & !\u0|dma_0|rm|oRM_readaddress[15]~63 ))

	.dataa(vcc),
	.datab(\u0|dma_0|rm|oRM_readaddress [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|oRM_readaddress[15]~63 ),
	.combout(\u0|dma_0|rm|oRM_readaddress[16]~64_combout ),
	.cout(\u0|dma_0|rm|oRM_readaddress[16]~65 ));
// synopsys translate_off
defparam \u0|dma_0|rm|oRM_readaddress[16]~64 .lut_mask = 16'hC30C;
defparam \u0|dma_0|rm|oRM_readaddress[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X40_Y19_N13
cycloneii_lcell_ff \u0|dma_0|control|oRM_startaddress[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|dma_0|control|oWM_startaddress~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|dma_0|control|oRM_startaddress[25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oRM_startaddress [16]));

// Location: LCFF_X40_Y21_N31
cycloneii_lcell_ff \u0|dma_0|rm|oRM_readaddress[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oRM_readaddress[16]~64_combout ),
	.sdata(\u0|dma_0|control|oRM_startaddress [16]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|control|oStart~regout ),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|oRM_readaddress [16]));

// Location: LCCOMB_X40_Y20_N0
cycloneii_lcell_comb \u0|dma_0|rm|oRM_readaddress[17]~66 (
// Equation(s):
// \u0|dma_0|rm|oRM_readaddress[17]~66_combout  = (\u0|dma_0|rm|oRM_readaddress [17] & (!\u0|dma_0|rm|oRM_readaddress[16]~65 )) # (!\u0|dma_0|rm|oRM_readaddress [17] & ((\u0|dma_0|rm|oRM_readaddress[16]~65 ) # (GND)))
// \u0|dma_0|rm|oRM_readaddress[17]~67  = CARRY((!\u0|dma_0|rm|oRM_readaddress[16]~65 ) # (!\u0|dma_0|rm|oRM_readaddress [17]))

	.dataa(vcc),
	.datab(\u0|dma_0|rm|oRM_readaddress [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|oRM_readaddress[16]~65 ),
	.combout(\u0|dma_0|rm|oRM_readaddress[17]~66_combout ),
	.cout(\u0|dma_0|rm|oRM_readaddress[17]~67 ));
// synopsys translate_off
defparam \u0|dma_0|rm|oRM_readaddress[17]~66 .lut_mask = 16'h3C3F;
defparam \u0|dma_0|rm|oRM_readaddress[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X40_Y20_N1
cycloneii_lcell_ff \u0|dma_0|rm|oRM_readaddress[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oRM_readaddress[17]~66_combout ),
	.sdata(\u0|dma_0|control|oRM_startaddress [17]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|control|oStart~regout ),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|oRM_readaddress [17]));

// Location: LCCOMB_X40_Y20_N2
cycloneii_lcell_comb \u0|dma_0|rm|oRM_readaddress[18]~68 (
// Equation(s):
// \u0|dma_0|rm|oRM_readaddress[18]~68_combout  = (\u0|dma_0|rm|oRM_readaddress [18] & (\u0|dma_0|rm|oRM_readaddress[17]~67  $ (GND))) # (!\u0|dma_0|rm|oRM_readaddress [18] & (!\u0|dma_0|rm|oRM_readaddress[17]~67  & VCC))
// \u0|dma_0|rm|oRM_readaddress[18]~69  = CARRY((\u0|dma_0|rm|oRM_readaddress [18] & !\u0|dma_0|rm|oRM_readaddress[17]~67 ))

	.dataa(vcc),
	.datab(\u0|dma_0|rm|oRM_readaddress [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|oRM_readaddress[17]~67 ),
	.combout(\u0|dma_0|rm|oRM_readaddress[18]~68_combout ),
	.cout(\u0|dma_0|rm|oRM_readaddress[18]~69 ));
// synopsys translate_off
defparam \u0|dma_0|rm|oRM_readaddress[18]~68 .lut_mask = 16'hC30C;
defparam \u0|dma_0|rm|oRM_readaddress[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X40_Y20_N3
cycloneii_lcell_ff \u0|dma_0|rm|oRM_readaddress[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oRM_readaddress[18]~68_combout ),
	.sdata(\u0|dma_0|control|oRM_startaddress [18]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|control|oStart~regout ),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|oRM_readaddress [18]));

// Location: LCCOMB_X40_Y20_N4
cycloneii_lcell_comb \u0|dma_0|rm|oRM_readaddress[19]~70 (
// Equation(s):
// \u0|dma_0|rm|oRM_readaddress[19]~70_combout  = (\u0|dma_0|rm|oRM_readaddress [19] & (!\u0|dma_0|rm|oRM_readaddress[18]~69 )) # (!\u0|dma_0|rm|oRM_readaddress [19] & ((\u0|dma_0|rm|oRM_readaddress[18]~69 ) # (GND)))
// \u0|dma_0|rm|oRM_readaddress[19]~71  = CARRY((!\u0|dma_0|rm|oRM_readaddress[18]~69 ) # (!\u0|dma_0|rm|oRM_readaddress [19]))

	.dataa(vcc),
	.datab(\u0|dma_0|rm|oRM_readaddress [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|oRM_readaddress[18]~69 ),
	.combout(\u0|dma_0|rm|oRM_readaddress[19]~70_combout ),
	.cout(\u0|dma_0|rm|oRM_readaddress[19]~71 ));
// synopsys translate_off
defparam \u0|dma_0|rm|oRM_readaddress[19]~70 .lut_mask = 16'h3C3F;
defparam \u0|dma_0|rm|oRM_readaddress[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X37_Y18_N11
cycloneii_lcell_ff \u0|dma_0|control|oRM_startaddress[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oWM_startaddress~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oRM_startaddress[25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oRM_startaddress [19]));

// Location: LCFF_X40_Y20_N5
cycloneii_lcell_ff \u0|dma_0|rm|oRM_readaddress[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oRM_readaddress[19]~70_combout ),
	.sdata(\u0|dma_0|control|oRM_startaddress [19]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|control|oStart~regout ),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|oRM_readaddress [19]));

// Location: LCCOMB_X40_Y20_N6
cycloneii_lcell_comb \u0|dma_0|rm|oRM_readaddress[20]~72 (
// Equation(s):
// \u0|dma_0|rm|oRM_readaddress[20]~72_combout  = (\u0|dma_0|rm|oRM_readaddress [20] & (\u0|dma_0|rm|oRM_readaddress[19]~71  $ (GND))) # (!\u0|dma_0|rm|oRM_readaddress [20] & (!\u0|dma_0|rm|oRM_readaddress[19]~71  & VCC))
// \u0|dma_0|rm|oRM_readaddress[20]~73  = CARRY((\u0|dma_0|rm|oRM_readaddress [20] & !\u0|dma_0|rm|oRM_readaddress[19]~71 ))

	.dataa(\u0|dma_0|rm|oRM_readaddress [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|oRM_readaddress[19]~71 ),
	.combout(\u0|dma_0|rm|oRM_readaddress[20]~72_combout ),
	.cout(\u0|dma_0|rm|oRM_readaddress[20]~73 ));
// synopsys translate_off
defparam \u0|dma_0|rm|oRM_readaddress[20]~72 .lut_mask = 16'hA50A;
defparam \u0|dma_0|rm|oRM_readaddress[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N8
cycloneii_lcell_comb \u0|dma_0|rm|oRM_readaddress[21]~74 (
// Equation(s):
// \u0|dma_0|rm|oRM_readaddress[21]~74_combout  = (\u0|dma_0|rm|oRM_readaddress [21] & (!\u0|dma_0|rm|oRM_readaddress[20]~73 )) # (!\u0|dma_0|rm|oRM_readaddress [21] & ((\u0|dma_0|rm|oRM_readaddress[20]~73 ) # (GND)))
// \u0|dma_0|rm|oRM_readaddress[21]~75  = CARRY((!\u0|dma_0|rm|oRM_readaddress[20]~73 ) # (!\u0|dma_0|rm|oRM_readaddress [21]))

	.dataa(vcc),
	.datab(\u0|dma_0|rm|oRM_readaddress [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|oRM_readaddress[20]~73 ),
	.combout(\u0|dma_0|rm|oRM_readaddress[21]~74_combout ),
	.cout(\u0|dma_0|rm|oRM_readaddress[21]~75 ));
// synopsys translate_off
defparam \u0|dma_0|rm|oRM_readaddress[21]~74 .lut_mask = 16'h3C3F;
defparam \u0|dma_0|rm|oRM_readaddress[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X40_Y20_N9
cycloneii_lcell_ff \u0|dma_0|rm|oRM_readaddress[21] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oRM_readaddress[21]~74_combout ),
	.sdata(\u0|dma_0|control|oRM_startaddress [21]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|control|oStart~regout ),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|oRM_readaddress [21]));

// Location: LCCOMB_X40_Y20_N14
cycloneii_lcell_comb \u0|dma_0|rm|oRM_readaddress[24]~80 (
// Equation(s):
// \u0|dma_0|rm|oRM_readaddress[24]~80_combout  = (\u0|dma_0|rm|oRM_readaddress [24] & (\u0|dma_0|rm|oRM_readaddress[23]~79  $ (GND))) # (!\u0|dma_0|rm|oRM_readaddress [24] & (!\u0|dma_0|rm|oRM_readaddress[23]~79  & VCC))
// \u0|dma_0|rm|oRM_readaddress[24]~81  = CARRY((\u0|dma_0|rm|oRM_readaddress [24] & !\u0|dma_0|rm|oRM_readaddress[23]~79 ))

	.dataa(vcc),
	.datab(\u0|dma_0|rm|oRM_readaddress [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|oRM_readaddress[23]~79 ),
	.combout(\u0|dma_0|rm|oRM_readaddress[24]~80_combout ),
	.cout(\u0|dma_0|rm|oRM_readaddress[24]~81 ));
// synopsys translate_off
defparam \u0|dma_0|rm|oRM_readaddress[24]~80 .lut_mask = 16'hC30C;
defparam \u0|dma_0|rm|oRM_readaddress[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X37_Y18_N15
cycloneii_lcell_ff \u0|dma_0|control|oRM_startaddress[24] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oWM_startaddress~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oRM_startaddress[25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oRM_startaddress [24]));

// Location: LCFF_X40_Y20_N15
cycloneii_lcell_ff \u0|dma_0|rm|oRM_readaddress[24] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oRM_readaddress[24]~80_combout ),
	.sdata(\u0|dma_0|control|oRM_startaddress [24]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|control|oStart~regout ),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|oRM_readaddress [24]));

// Location: LCCOMB_X40_Y20_N16
cycloneii_lcell_comb \u0|dma_0|rm|oRM_readaddress[25]~82 (
// Equation(s):
// \u0|dma_0|rm|oRM_readaddress[25]~82_combout  = (\u0|dma_0|rm|oRM_readaddress [25] & (!\u0|dma_0|rm|oRM_readaddress[24]~81 )) # (!\u0|dma_0|rm|oRM_readaddress [25] & ((\u0|dma_0|rm|oRM_readaddress[24]~81 ) # (GND)))
// \u0|dma_0|rm|oRM_readaddress[25]~83  = CARRY((!\u0|dma_0|rm|oRM_readaddress[24]~81 ) # (!\u0|dma_0|rm|oRM_readaddress [25]))

	.dataa(\u0|dma_0|rm|oRM_readaddress [25]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|oRM_readaddress[24]~81 ),
	.combout(\u0|dma_0|rm|oRM_readaddress[25]~82_combout ),
	.cout(\u0|dma_0|rm|oRM_readaddress[25]~83 ));
// synopsys translate_off
defparam \u0|dma_0|rm|oRM_readaddress[25]~82 .lut_mask = 16'h5A5F;
defparam \u0|dma_0|rm|oRM_readaddress[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N18
cycloneii_lcell_comb \u0|dma_0|rm|oRM_readaddress[26]~84 (
// Equation(s):
// \u0|dma_0|rm|oRM_readaddress[26]~84_combout  = (\u0|dma_0|rm|oRM_readaddress [26] & (\u0|dma_0|rm|oRM_readaddress[25]~83  $ (GND))) # (!\u0|dma_0|rm|oRM_readaddress [26] & (!\u0|dma_0|rm|oRM_readaddress[25]~83  & VCC))
// \u0|dma_0|rm|oRM_readaddress[26]~85  = CARRY((\u0|dma_0|rm|oRM_readaddress [26] & !\u0|dma_0|rm|oRM_readaddress[25]~83 ))

	.dataa(vcc),
	.datab(\u0|dma_0|rm|oRM_readaddress [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|oRM_readaddress[25]~83 ),
	.combout(\u0|dma_0|rm|oRM_readaddress[26]~84_combout ),
	.cout(\u0|dma_0|rm|oRM_readaddress[26]~85 ));
// synopsys translate_off
defparam \u0|dma_0|rm|oRM_readaddress[26]~84 .lut_mask = 16'hC30C;
defparam \u0|dma_0|rm|oRM_readaddress[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X37_Y18_N27
cycloneii_lcell_ff \u0|dma_0|control|oRM_startaddress[26] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oWM_startaddress~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oRM_startaddress[25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oRM_startaddress [26]));

// Location: LCFF_X40_Y20_N19
cycloneii_lcell_ff \u0|dma_0|rm|oRM_readaddress[26] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oRM_readaddress[26]~84_combout ),
	.sdata(\u0|dma_0|control|oRM_startaddress [26]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|control|oStart~regout ),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|oRM_readaddress [26]));

// Location: LCCOMB_X40_Y20_N20
cycloneii_lcell_comb \u0|dma_0|rm|oRM_readaddress[27]~86 (
// Equation(s):
// \u0|dma_0|rm|oRM_readaddress[27]~86_combout  = (\u0|dma_0|rm|oRM_readaddress [27] & (!\u0|dma_0|rm|oRM_readaddress[26]~85 )) # (!\u0|dma_0|rm|oRM_readaddress [27] & ((\u0|dma_0|rm|oRM_readaddress[26]~85 ) # (GND)))
// \u0|dma_0|rm|oRM_readaddress[27]~87  = CARRY((!\u0|dma_0|rm|oRM_readaddress[26]~85 ) # (!\u0|dma_0|rm|oRM_readaddress [27]))

	.dataa(\u0|dma_0|rm|oRM_readaddress [27]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|oRM_readaddress[26]~85 ),
	.combout(\u0|dma_0|rm|oRM_readaddress[27]~86_combout ),
	.cout(\u0|dma_0|rm|oRM_readaddress[27]~87 ));
// synopsys translate_off
defparam \u0|dma_0|rm|oRM_readaddress[27]~86 .lut_mask = 16'h5A5F;
defparam \u0|dma_0|rm|oRM_readaddress[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X40_Y20_N21
cycloneii_lcell_ff \u0|dma_0|rm|oRM_readaddress[27] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oRM_readaddress[27]~86_combout ),
	.sdata(\u0|dma_0|control|oRM_startaddress [27]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|control|oStart~regout ),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|oRM_readaddress [27]));

// Location: LCCOMB_X41_Y20_N2
cycloneii_lcell_comb \u0|dma_0|rm|Equal0~16 (
// Equation(s):
// \u0|dma_0|rm|Equal0~16_combout  = (\u0|dma_0|rm|RM_lastwriteaddress [26] & (\u0|dma_0|rm|oRM_readaddress [26] & (\u0|dma_0|rm|RM_lastwriteaddress [27] $ (!\u0|dma_0|rm|oRM_readaddress [27])))) # (!\u0|dma_0|rm|RM_lastwriteaddress [26] & 
// (!\u0|dma_0|rm|oRM_readaddress [26] & (\u0|dma_0|rm|RM_lastwriteaddress [27] $ (!\u0|dma_0|rm|oRM_readaddress [27]))))

	.dataa(\u0|dma_0|rm|RM_lastwriteaddress [26]),
	.datab(\u0|dma_0|rm|RM_lastwriteaddress [27]),
	.datac(\u0|dma_0|rm|oRM_readaddress [27]),
	.datad(\u0|dma_0|rm|oRM_readaddress [26]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|Equal0~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|Equal0~16 .lut_mask = 16'h8241;
defparam \u0|dma_0|rm|Equal0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N22
cycloneii_lcell_comb \u0|dma_0|rm|oRM_readaddress[28]~88 (
// Equation(s):
// \u0|dma_0|rm|oRM_readaddress[28]~88_combout  = (\u0|dma_0|rm|oRM_readaddress [28] & (\u0|dma_0|rm|oRM_readaddress[27]~87  $ (GND))) # (!\u0|dma_0|rm|oRM_readaddress [28] & (!\u0|dma_0|rm|oRM_readaddress[27]~87  & VCC))
// \u0|dma_0|rm|oRM_readaddress[28]~89  = CARRY((\u0|dma_0|rm|oRM_readaddress [28] & !\u0|dma_0|rm|oRM_readaddress[27]~87 ))

	.dataa(vcc),
	.datab(\u0|dma_0|rm|oRM_readaddress [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|oRM_readaddress[27]~87 ),
	.combout(\u0|dma_0|rm|oRM_readaddress[28]~88_combout ),
	.cout(\u0|dma_0|rm|oRM_readaddress[28]~89 ));
// synopsys translate_off
defparam \u0|dma_0|rm|oRM_readaddress[28]~88 .lut_mask = 16'hC30C;
defparam \u0|dma_0|rm|oRM_readaddress[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N30
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress~0 (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress~0_combout  = (\u0|nios2_qsys_0|d_writedata [28] & (\u0|rst_controller|r_sync_rst~regout  & \u0|cmd_xbar_mux_003|saved_grant [1]))

	.dataa(\u0|nios2_qsys_0|d_writedata [28]),
	.datab(\u0|rst_controller|r_sync_rst~regout ),
	.datac(vcc),
	.datad(\u0|cmd_xbar_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress~0 .lut_mask = 16'h8800;
defparam \u0|dma_0|control|oWM_startaddress~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y18_N31
cycloneii_lcell_ff \u0|dma_0|control|oRM_startaddress[28] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oWM_startaddress~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oRM_startaddress[25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oRM_startaddress [28]));

// Location: LCFF_X40_Y20_N23
cycloneii_lcell_ff \u0|dma_0|rm|oRM_readaddress[28] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oRM_readaddress[28]~88_combout ),
	.sdata(\u0|dma_0|control|oRM_startaddress [28]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|control|oStart~regout ),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|oRM_readaddress [28]));

// Location: LCCOMB_X40_Y20_N26
cycloneii_lcell_comb \u0|dma_0|rm|oRM_readaddress[30]~92 (
// Equation(s):
// \u0|dma_0|rm|oRM_readaddress[30]~92_combout  = (\u0|dma_0|rm|oRM_readaddress [30] & (\u0|dma_0|rm|oRM_readaddress[29]~91  $ (GND))) # (!\u0|dma_0|rm|oRM_readaddress [30] & (!\u0|dma_0|rm|oRM_readaddress[29]~91  & VCC))
// \u0|dma_0|rm|oRM_readaddress[30]~93  = CARRY((\u0|dma_0|rm|oRM_readaddress [30] & !\u0|dma_0|rm|oRM_readaddress[29]~91 ))

	.dataa(vcc),
	.datab(\u0|dma_0|rm|oRM_readaddress [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|rm|oRM_readaddress[29]~91 ),
	.combout(\u0|dma_0|rm|oRM_readaddress[30]~92_combout ),
	.cout(\u0|dma_0|rm|oRM_readaddress[30]~93 ));
// synopsys translate_off
defparam \u0|dma_0|rm|oRM_readaddress[30]~92 .lut_mask = 16'hC30C;
defparam \u0|dma_0|rm|oRM_readaddress[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N20
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress~32 (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress~32_combout  = (\u0|nios2_qsys_0|d_writedata [30] & (\u0|rst_controller|r_sync_rst~regout  & \u0|cmd_xbar_mux_003|saved_grant [1]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|d_writedata [30]),
	.datac(\u0|rst_controller|r_sync_rst~regout ),
	.datad(\u0|cmd_xbar_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress~32 .lut_mask = 16'hC000;
defparam \u0|dma_0|control|oWM_startaddress~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y20_N21
cycloneii_lcell_ff \u0|dma_0|control|oRM_startaddress[30] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oWM_startaddress~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oRM_startaddress[25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oRM_startaddress [30]));

// Location: LCFF_X40_Y20_N27
cycloneii_lcell_ff \u0|dma_0|rm|oRM_readaddress[30] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oRM_readaddress[30]~92_combout ),
	.sdata(\u0|dma_0|control|oRM_startaddress [30]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|control|oStart~regout ),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|oRM_readaddress [30]));

// Location: LCCOMB_X29_Y18_N22
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress~33 (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress~33_combout  = (\u0|nios2_qsys_0|d_writedata [31] & (\u0|rst_controller|r_sync_rst~regout  & \u0|cmd_xbar_mux_003|saved_grant [1]))

	.dataa(\u0|nios2_qsys_0|d_writedata [31]),
	.datab(\u0|rst_controller|r_sync_rst~regout ),
	.datac(\u0|cmd_xbar_mux_003|saved_grant [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress~33_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress~33 .lut_mask = 16'h8080;
defparam \u0|dma_0|control|oWM_startaddress~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N6
cycloneii_lcell_comb \u0|dma_0|control|oLength[31]~feeder (
// Equation(s):
// \u0|dma_0|control|oLength[31]~feeder_combout  = \u0|dma_0|control|oWM_startaddress~33_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|control|oWM_startaddress~33_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|control|oLength[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oLength[31]~feeder .lut_mask = 16'hFF00;
defparam \u0|dma_0|control|oLength[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y19_N7
cycloneii_lcell_ff \u0|dma_0|control|oLength[31] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oLength[31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oLength[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oLength [31]));

// Location: LCCOMB_X40_Y19_N8
cycloneii_lcell_comb \u0|dma_0|control|oLength[30]~feeder (
// Equation(s):
// \u0|dma_0|control|oLength[30]~feeder_combout  = \u0|dma_0|control|oWM_startaddress~32_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|control|oWM_startaddress~32_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|control|oLength[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oLength[30]~feeder .lut_mask = 16'hFF00;
defparam \u0|dma_0|control|oLength[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y19_N9
cycloneii_lcell_ff \u0|dma_0|control|oLength[30] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oLength[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oLength[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oLength [30]));

// Location: LCCOMB_X37_Y21_N24
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress~29 (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress~29_combout  = (\u0|rst_controller|r_sync_rst~regout  & (\u0|cmd_xbar_mux_003|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [29]))

	.dataa(\u0|rst_controller|r_sync_rst~regout ),
	.datab(\u0|cmd_xbar_mux_003|saved_grant [1]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|d_writedata [29]),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress~29 .lut_mask = 16'h8800;
defparam \u0|dma_0|control|oWM_startaddress~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y21_N23
cycloneii_lcell_ff \u0|dma_0|control|oRM_startaddress[29] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|dma_0|control|oWM_startaddress~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|dma_0|control|oRM_startaddress[25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oRM_startaddress [29]));

// Location: LCCOMB_X37_Y18_N16
cycloneii_lcell_comb \u0|dma_0|control|oLength[28]~feeder (
// Equation(s):
// \u0|dma_0|control|oLength[28]~feeder_combout  = \u0|dma_0|control|oWM_startaddress~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|control|oWM_startaddress~0_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|control|oLength[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oLength[28]~feeder .lut_mask = 16'hFF00;
defparam \u0|dma_0|control|oLength[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y18_N17
cycloneii_lcell_ff \u0|dma_0|control|oLength[28] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oLength[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oLength[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oLength [28]));

// Location: LCCOMB_X38_Y20_N30
cycloneii_lcell_comb \u0|dma_0|rm|RM_lastwriteaddress[31]~94 (
// Equation(s):
// \u0|dma_0|rm|RM_lastwriteaddress[31]~94_combout  = \u0|dma_0|control|oRM_startaddress [31] $ (\u0|dma_0|rm|RM_lastwriteaddress[30]~93  $ (\u0|dma_0|control|oLength [31]))

	.dataa(\u0|dma_0|control|oRM_startaddress [31]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|control|oLength [31]),
	.cin(\u0|dma_0|rm|RM_lastwriteaddress[30]~93 ),
	.combout(\u0|dma_0|rm|RM_lastwriteaddress[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|RM_lastwriteaddress[31]~94 .lut_mask = 16'hA55A;
defparam \u0|dma_0|rm|RM_lastwriteaddress[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X38_Y20_N31
cycloneii_lcell_ff \u0|dma_0|rm|RM_lastwriteaddress[31] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|RM_lastwriteaddress[31]~94_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|RM_lastwriteaddress [31]));

// Location: LCCOMB_X40_Y20_N28
cycloneii_lcell_comb \u0|dma_0|rm|oRM_readaddress[31]~94 (
// Equation(s):
// \u0|dma_0|rm|oRM_readaddress[31]~94_combout  = \u0|dma_0|rm|oRM_readaddress[30]~93  $ (\u0|dma_0|rm|oRM_readaddress [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|rm|oRM_readaddress [31]),
	.cin(\u0|dma_0|rm|oRM_readaddress[30]~93 ),
	.combout(\u0|dma_0|rm|oRM_readaddress[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oRM_readaddress[31]~94 .lut_mask = 16'h0FF0;
defparam \u0|dma_0|rm|oRM_readaddress[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y18_N23
cycloneii_lcell_ff \u0|dma_0|control|oRM_startaddress[31] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oWM_startaddress~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oRM_startaddress[25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oRM_startaddress [31]));

// Location: LCFF_X40_Y20_N29
cycloneii_lcell_ff \u0|dma_0|rm|oRM_readaddress[31] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oRM_readaddress[31]~94_combout ),
	.sdata(\u0|dma_0|control|oRM_startaddress [31]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|control|oStart~regout ),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|oRM_readaddress [31]));

// Location: LCCOMB_X41_Y20_N6
cycloneii_lcell_comb \u0|dma_0|rm|Equal0~18 (
// Equation(s):
// \u0|dma_0|rm|Equal0~18_combout  = (\u0|dma_0|rm|RM_lastwriteaddress [30] & (\u0|dma_0|rm|oRM_readaddress [30] & (\u0|dma_0|rm|RM_lastwriteaddress [31] $ (!\u0|dma_0|rm|oRM_readaddress [31])))) # (!\u0|dma_0|rm|RM_lastwriteaddress [30] & 
// (!\u0|dma_0|rm|oRM_readaddress [30] & (\u0|dma_0|rm|RM_lastwriteaddress [31] $ (!\u0|dma_0|rm|oRM_readaddress [31]))))

	.dataa(\u0|dma_0|rm|RM_lastwriteaddress [30]),
	.datab(\u0|dma_0|rm|oRM_readaddress [30]),
	.datac(\u0|dma_0|rm|RM_lastwriteaddress [31]),
	.datad(\u0|dma_0|rm|oRM_readaddress [31]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|Equal0~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|Equal0~18 .lut_mask = 16'h9009;
defparam \u0|dma_0|rm|Equal0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y20_N17
cycloneii_lcell_ff \u0|dma_0|rm|RM_lastwriteaddress[24] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|RM_lastwriteaddress[24]~80_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|RM_lastwriteaddress [24]));

// Location: LCFF_X38_Y20_N19
cycloneii_lcell_ff \u0|dma_0|rm|RM_lastwriteaddress[25] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|RM_lastwriteaddress[25]~82_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|RM_lastwriteaddress [25]));

// Location: LCFF_X40_Y20_N17
cycloneii_lcell_ff \u0|dma_0|rm|oRM_readaddress[25] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oRM_readaddress[25]~82_combout ),
	.sdata(\u0|dma_0|control|oRM_startaddress [25]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|control|oStart~regout ),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|oRM_readaddress [25]));

// Location: LCCOMB_X41_Y20_N0
cycloneii_lcell_comb \u0|dma_0|rm|Equal0~15 (
// Equation(s):
// \u0|dma_0|rm|Equal0~15_combout  = (\u0|dma_0|rm|oRM_readaddress [24] & (\u0|dma_0|rm|RM_lastwriteaddress [24] & (\u0|dma_0|rm|RM_lastwriteaddress [25] $ (!\u0|dma_0|rm|oRM_readaddress [25])))) # (!\u0|dma_0|rm|oRM_readaddress [24] & 
// (!\u0|dma_0|rm|RM_lastwriteaddress [24] & (\u0|dma_0|rm|RM_lastwriteaddress [25] $ (!\u0|dma_0|rm|oRM_readaddress [25]))))

	.dataa(\u0|dma_0|rm|oRM_readaddress [24]),
	.datab(\u0|dma_0|rm|RM_lastwriteaddress [24]),
	.datac(\u0|dma_0|rm|RM_lastwriteaddress [25]),
	.datad(\u0|dma_0|rm|oRM_readaddress [25]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|Equal0~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|Equal0~15 .lut_mask = 16'h9009;
defparam \u0|dma_0|rm|Equal0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N16
cycloneii_lcell_comb \u0|dma_0|rm|Equal0~19 (
// Equation(s):
// \u0|dma_0|rm|Equal0~19_combout  = (\u0|dma_0|rm|Equal0~17_combout  & (\u0|dma_0|rm|Equal0~16_combout  & (\u0|dma_0|rm|Equal0~18_combout  & \u0|dma_0|rm|Equal0~15_combout )))

	.dataa(\u0|dma_0|rm|Equal0~17_combout ),
	.datab(\u0|dma_0|rm|Equal0~16_combout ),
	.datac(\u0|dma_0|rm|Equal0~18_combout ),
	.datad(\u0|dma_0|rm|Equal0~15_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|rm|Equal0~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|Equal0~19 .lut_mask = 16'h8000;
defparam \u0|dma_0|rm|Equal0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y21_N21
cycloneii_lcell_ff \u0|dma_0|rm|RM_lastwriteaddress[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|RM_lastwriteaddress[10]~52_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|RM_lastwriteaddress [10]));

// Location: LCFF_X40_Y21_N21
cycloneii_lcell_ff \u0|dma_0|rm|oRM_readaddress[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oRM_readaddress[11]~54_combout ),
	.sdata(\u0|dma_0|control|oRM_startaddress [11]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|control|oStart~regout ),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|oRM_readaddress [11]));

// Location: LCCOMB_X41_Y21_N2
cycloneii_lcell_comb \u0|dma_0|rm|Equal0~6 (
// Equation(s):
// \u0|dma_0|rm|Equal0~6_combout  = (\u0|dma_0|rm|RM_lastwriteaddress [11] & (\u0|dma_0|rm|oRM_readaddress [11] & (\u0|dma_0|rm|RM_lastwriteaddress [10] $ (!\u0|dma_0|rm|oRM_readaddress [10])))) # (!\u0|dma_0|rm|RM_lastwriteaddress [11] & 
// (!\u0|dma_0|rm|oRM_readaddress [11] & (\u0|dma_0|rm|RM_lastwriteaddress [10] $ (!\u0|dma_0|rm|oRM_readaddress [10]))))

	.dataa(\u0|dma_0|rm|RM_lastwriteaddress [11]),
	.datab(\u0|dma_0|rm|RM_lastwriteaddress [10]),
	.datac(\u0|dma_0|rm|oRM_readaddress [11]),
	.datad(\u0|dma_0|rm|oRM_readaddress [10]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|Equal0~6 .lut_mask = 16'h8421;
defparam \u0|dma_0|rm|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y21_N29
cycloneii_lcell_ff \u0|dma_0|rm|RM_lastwriteaddress[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|RM_lastwriteaddress[14]~60_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|RM_lastwriteaddress [14]));

// Location: LCCOMB_X41_Y21_N6
cycloneii_lcell_comb \u0|dma_0|rm|Equal0~8 (
// Equation(s):
// \u0|dma_0|rm|Equal0~8_combout  = (\u0|dma_0|rm|RM_lastwriteaddress [15] & (\u0|dma_0|rm|oRM_readaddress [15] & (\u0|dma_0|rm|RM_lastwriteaddress [14] $ (!\u0|dma_0|rm|oRM_readaddress [14])))) # (!\u0|dma_0|rm|RM_lastwriteaddress [15] & 
// (!\u0|dma_0|rm|oRM_readaddress [15] & (\u0|dma_0|rm|RM_lastwriteaddress [14] $ (!\u0|dma_0|rm|oRM_readaddress [14]))))

	.dataa(\u0|dma_0|rm|RM_lastwriteaddress [15]),
	.datab(\u0|dma_0|rm|oRM_readaddress [15]),
	.datac(\u0|dma_0|rm|RM_lastwriteaddress [14]),
	.datad(\u0|dma_0|rm|oRM_readaddress [14]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|Equal0~8 .lut_mask = 16'h9009;
defparam \u0|dma_0|rm|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y21_N19
cycloneii_lcell_ff \u0|dma_0|rm|RM_lastwriteaddress[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|RM_lastwriteaddress[9]~50_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|RM_lastwriteaddress [9]));

// Location: LCFF_X38_Y21_N17
cycloneii_lcell_ff \u0|dma_0|rm|RM_lastwriteaddress[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|RM_lastwriteaddress[8]~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|RM_lastwriteaddress [8]));

// Location: LCCOMB_X41_Y21_N0
cycloneii_lcell_comb \u0|dma_0|rm|Equal0~5 (
// Equation(s):
// \u0|dma_0|rm|Equal0~5_combout  = (\u0|dma_0|rm|oRM_readaddress [8] & (\u0|dma_0|rm|RM_lastwriteaddress [8] & (\u0|dma_0|rm|RM_lastwriteaddress [9] $ (!\u0|dma_0|rm|oRM_readaddress [9])))) # (!\u0|dma_0|rm|oRM_readaddress [8] & 
// (!\u0|dma_0|rm|RM_lastwriteaddress [8] & (\u0|dma_0|rm|RM_lastwriteaddress [9] $ (!\u0|dma_0|rm|oRM_readaddress [9]))))

	.dataa(\u0|dma_0|rm|oRM_readaddress [8]),
	.datab(\u0|dma_0|rm|RM_lastwriteaddress [9]),
	.datac(\u0|dma_0|rm|RM_lastwriteaddress [8]),
	.datad(\u0|dma_0|rm|oRM_readaddress [9]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|Equal0~5 .lut_mask = 16'h8421;
defparam \u0|dma_0|rm|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N16
cycloneii_lcell_comb \u0|dma_0|rm|Equal0~9 (
// Equation(s):
// \u0|dma_0|rm|Equal0~9_combout  = (\u0|dma_0|rm|Equal0~7_combout  & (\u0|dma_0|rm|Equal0~6_combout  & (\u0|dma_0|rm|Equal0~8_combout  & \u0|dma_0|rm|Equal0~5_combout )))

	.dataa(\u0|dma_0|rm|Equal0~7_combout ),
	.datab(\u0|dma_0|rm|Equal0~6_combout ),
	.datac(\u0|dma_0|rm|Equal0~8_combout ),
	.datad(\u0|dma_0|rm|Equal0~5_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|rm|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|Equal0~9 .lut_mask = 16'h8000;
defparam \u0|dma_0|rm|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y20_N7
cycloneii_lcell_ff \u0|dma_0|rm|oRM_readaddress[20] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oRM_readaddress[20]~72_combout ),
	.sdata(\u0|dma_0|control|oRM_startaddress [20]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|control|oStart~regout ),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|oRM_readaddress [20]));

// Location: LCFF_X38_Y20_N11
cycloneii_lcell_ff \u0|dma_0|rm|RM_lastwriteaddress[21] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|RM_lastwriteaddress[21]~74_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|RM_lastwriteaddress [21]));

// Location: LCCOMB_X42_Y20_N2
cycloneii_lcell_comb \u0|dma_0|rm|Equal0~12 (
// Equation(s):
// \u0|dma_0|rm|Equal0~12_combout  = (\u0|dma_0|rm|RM_lastwriteaddress [20] & (\u0|dma_0|rm|oRM_readaddress [20] & (\u0|dma_0|rm|oRM_readaddress [21] $ (!\u0|dma_0|rm|RM_lastwriteaddress [21])))) # (!\u0|dma_0|rm|RM_lastwriteaddress [20] & 
// (!\u0|dma_0|rm|oRM_readaddress [20] & (\u0|dma_0|rm|oRM_readaddress [21] $ (!\u0|dma_0|rm|RM_lastwriteaddress [21]))))

	.dataa(\u0|dma_0|rm|RM_lastwriteaddress [20]),
	.datab(\u0|dma_0|rm|oRM_readaddress [21]),
	.datac(\u0|dma_0|rm|oRM_readaddress [20]),
	.datad(\u0|dma_0|rm|RM_lastwriteaddress [21]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|Equal0~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|Equal0~12 .lut_mask = 16'h8421;
defparam \u0|dma_0|rm|Equal0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y20_N7
cycloneii_lcell_ff \u0|dma_0|rm|RM_lastwriteaddress[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|RM_lastwriteaddress[19]~70_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|RM_lastwriteaddress [19]));

// Location: LCCOMB_X40_Y20_N30
cycloneii_lcell_comb \u0|dma_0|rm|Equal0~11 (
// Equation(s):
// \u0|dma_0|rm|Equal0~11_combout  = (\u0|dma_0|rm|RM_lastwriteaddress [18] & (\u0|dma_0|rm|oRM_readaddress [18] & (\u0|dma_0|rm|RM_lastwriteaddress [19] $ (!\u0|dma_0|rm|oRM_readaddress [19])))) # (!\u0|dma_0|rm|RM_lastwriteaddress [18] & 
// (!\u0|dma_0|rm|oRM_readaddress [18] & (\u0|dma_0|rm|RM_lastwriteaddress [19] $ (!\u0|dma_0|rm|oRM_readaddress [19]))))

	.dataa(\u0|dma_0|rm|RM_lastwriteaddress [18]),
	.datab(\u0|dma_0|rm|RM_lastwriteaddress [19]),
	.datac(\u0|dma_0|rm|oRM_readaddress [19]),
	.datad(\u0|dma_0|rm|oRM_readaddress [18]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|Equal0~11 .lut_mask = 16'h8241;
defparam \u0|dma_0|rm|Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y20_N1
cycloneii_lcell_ff \u0|dma_0|rm|RM_lastwriteaddress[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|RM_lastwriteaddress[16]~64_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|RM_lastwriteaddress [16]));

// Location: LCCOMB_X42_Y20_N0
cycloneii_lcell_comb \u0|dma_0|rm|Equal0~10 (
// Equation(s):
// \u0|dma_0|rm|Equal0~10_combout  = (\u0|dma_0|rm|RM_lastwriteaddress [17] & (\u0|dma_0|rm|oRM_readaddress [17] & (\u0|dma_0|rm|RM_lastwriteaddress [16] $ (!\u0|dma_0|rm|oRM_readaddress [16])))) # (!\u0|dma_0|rm|RM_lastwriteaddress [17] & 
// (!\u0|dma_0|rm|oRM_readaddress [17] & (\u0|dma_0|rm|RM_lastwriteaddress [16] $ (!\u0|dma_0|rm|oRM_readaddress [16]))))

	.dataa(\u0|dma_0|rm|RM_lastwriteaddress [17]),
	.datab(\u0|dma_0|rm|oRM_readaddress [17]),
	.datac(\u0|dma_0|rm|RM_lastwriteaddress [16]),
	.datad(\u0|dma_0|rm|oRM_readaddress [16]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|Equal0~10 .lut_mask = 16'h9009;
defparam \u0|dma_0|rm|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N22
cycloneii_lcell_comb \u0|dma_0|rm|Equal0~14 (
// Equation(s):
// \u0|dma_0|rm|Equal0~14_combout  = (\u0|dma_0|rm|Equal0~13_combout  & (\u0|dma_0|rm|Equal0~12_combout  & (\u0|dma_0|rm|Equal0~11_combout  & \u0|dma_0|rm|Equal0~10_combout )))

	.dataa(\u0|dma_0|rm|Equal0~13_combout ),
	.datab(\u0|dma_0|rm|Equal0~12_combout ),
	.datac(\u0|dma_0|rm|Equal0~11_combout ),
	.datad(\u0|dma_0|rm|Equal0~10_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|rm|Equal0~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|Equal0~14 .lut_mask = 16'h8000;
defparam \u0|dma_0|rm|Equal0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N24
cycloneii_lcell_comb \u0|dma_0|rm|Equal0~20 (
// Equation(s):
// \u0|dma_0|rm|Equal0~20_combout  = (\u0|dma_0|rm|Equal0~4_combout  & (\u0|dma_0|rm|Equal0~19_combout  & (\u0|dma_0|rm|Equal0~9_combout  & \u0|dma_0|rm|Equal0~14_combout )))

	.dataa(\u0|dma_0|rm|Equal0~4_combout ),
	.datab(\u0|dma_0|rm|Equal0~19_combout ),
	.datac(\u0|dma_0|rm|Equal0~9_combout ),
	.datad(\u0|dma_0|rm|Equal0~14_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|rm|Equal0~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|Equal0~20 .lut_mask = 16'h8000;
defparam \u0|dma_0|rm|Equal0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N18
cycloneii_lcell_comb \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg~4 (
// Equation(s):
// \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg~4_combout  = (\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout  & !\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used 
// [1])

	.dataa(\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout ),
	.datab(vcc),
	.datac(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg~4 .lut_mask = 16'h0A0A;
defparam \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N6
cycloneii_lcell_comb \u0|dma_0|rm|state~2 (
// Equation(s):
// \u0|dma_0|rm|state~2_combout  = (\u0|dma_0|rm|state [1] & (((\u0|dma_0|rm|state [0]) # (!\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg~4_combout )) # (!\u0|cmd_xbar_mux_001|saved_grant [2])))

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [2]),
	.datab(\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg~4_combout ),
	.datac(\u0|dma_0|rm|state [0]),
	.datad(\u0|dma_0|rm|state [1]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|state~2 .lut_mask = 16'hF700;
defparam \u0|dma_0|rm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N18
cycloneii_lcell_comb \u0|dma_0|rm|state~3 (
// Equation(s):
// \u0|dma_0|rm|state~3_combout  = (\u0|dma_0|rm|always1~0_combout  & ((\u0|dma_0|rm|state~2_combout ) # ((!\u0|dma_0|rm|Equal0~20_combout  & \u0|dma_0|rm|state [0]))))

	.dataa(\u0|dma_0|rm|always1~0_combout ),
	.datab(\u0|dma_0|rm|Equal0~20_combout ),
	.datac(\u0|dma_0|rm|state [0]),
	.datad(\u0|dma_0|rm|state~2_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|rm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|state~3 .lut_mask = 16'hAA20;
defparam \u0|dma_0|rm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y16_N19
cycloneii_lcell_ff \u0|dma_0|rm|state[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|state~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|state[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|state [1]));

// Location: LCCOMB_X34_Y16_N30
cycloneii_lcell_comb \u0|dma_0|rm|oRM_read~1 (
// Equation(s):
// \u0|dma_0|rm|oRM_read~1_combout  = (!\u0|dma_0|control|oStart~regout  & (\u0|dma_0|rm|state [1] $ (\u0|dma_0|rm|state [0])))

	.dataa(vcc),
	.datab(\u0|dma_0|rm|state [1]),
	.datac(\u0|dma_0|rm|state [0]),
	.datad(\u0|dma_0|control|oStart~regout ),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oRM_read~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oRM_read~1 .lut_mask = 16'h003C;
defparam \u0|dma_0|rm|oRM_read~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N20
cycloneii_lcell_comb \u0|dma_0|rm|always1~0 (
// Equation(s):
// \u0|dma_0|rm|always1~0_combout  = (((!\u0|dma_0|fi|FF_almostfull~0_combout ) # (!\u0|dma_0|rm|oFF_writerequest~2_combout )) # (!\u0|dma_0|fi|FF_almostfull~1_combout )) # (!\u0|dma_0|fi|compare~combout )

	.dataa(\u0|dma_0|fi|compare~combout ),
	.datab(\u0|dma_0|fi|FF_almostfull~1_combout ),
	.datac(\u0|dma_0|rm|oFF_writerequest~2_combout ),
	.datad(\u0|dma_0|fi|FF_almostfull~0_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|rm|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|always1~0 .lut_mask = 16'h7FFF;
defparam \u0|dma_0|rm|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N0
cycloneii_lcell_comb \u0|dma_0|rm|oRM_read~2 (
// Equation(s):
// \u0|dma_0|rm|oRM_read~2_combout  = (\u0|dma_0|rm|oRM_read~regout  & ((\u0|dma_0|rm|oRM_read~0_combout ) # ((!\u0|dma_0|rm|always1~0_combout ) # (!\u0|dma_0|rm|oRM_read~1_combout ))))

	.dataa(\u0|dma_0|rm|oRM_read~0_combout ),
	.datab(\u0|dma_0|rm|oRM_read~1_combout ),
	.datac(\u0|dma_0|rm|always1~0_combout ),
	.datad(\u0|dma_0|rm|oRM_read~regout ),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oRM_read~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oRM_read~2 .lut_mask = 16'hBF00;
defparam \u0|dma_0|rm|oRM_read~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N28
cycloneii_lcell_comb \u0|dma_0|rm|oRM_read~4 (
// Equation(s):
// \u0|dma_0|rm|oRM_read~4_combout  = (\u0|dma_0|rm|oRM_read~2_combout ) # ((\u0|dma_0|rm|oRM_read~3_combout  & (!\u0|dma_0|rm|state [1] & !\u0|dma_0|rm|Equal0~20_combout )))

	.dataa(\u0|dma_0|rm|oRM_read~3_combout ),
	.datab(\u0|dma_0|rm|state [1]),
	.datac(\u0|dma_0|rm|Equal0~20_combout ),
	.datad(\u0|dma_0|rm|oRM_read~2_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oRM_read~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oRM_read~4 .lut_mask = 16'hFF02;
defparam \u0|dma_0|rm|oRM_read~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y16_N29
cycloneii_lcell_ff \u0|dma_0|rm|oRM_read (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oRM_read~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|rm|oRM_read~regout ));

// Location: LCCOMB_X33_Y16_N12
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_valid~0 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_valid~0_combout  = (\u0|cmd_xbar_mux_001|saved_grant [2] & \u0|dma_0|rm|oRM_read~regout )

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|rm|oRM_read~regout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_valid~0 .lut_mask = 16'hAA00;
defparam \u0|cmd_xbar_mux_001|src_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N14
cycloneii_lcell_comb \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1 (
// Equation(s):
// \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout  = (\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout ) # ((\u0|cmd_xbar_mux_001|src_valid~0_combout ) # 
// ((\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|cmd_xbar_mux_003|src_payload~0_combout )))

	.dataa(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout ),
	.datab(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datac(\u0|cmd_xbar_mux_003|src_payload~0_combout ),
	.datad(\u0|cmd_xbar_mux_001|src_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1 .lut_mask = 16'hFFEA;
defparam \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N24
cycloneii_lcell_comb \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg~5 (
// Equation(s):
// \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg~5_combout  = (\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout  & (\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg~4_combout  & 
// ((\u0|cmd_xbar_mux_001|src_valid~0_combout ) # (\u0|cmd_xbar_mux_001|WideOr1~0_combout ))))

	.dataa(\u0|cmd_xbar_mux_001|src_valid~0_combout ),
	.datab(\u0|cmd_xbar_mux_001|WideOr1~0_combout ),
	.datac(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout ),
	.datad(\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg~4_combout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg~5 .lut_mask = 16'hE000;
defparam \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y16_N25
cycloneii_lcell_ff \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg~5_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]));

// Location: LCCOMB_X30_Y16_N22
cycloneii_lcell_comb \u0|rsp_xbar_demux_001|src1_valid~0 (
// Equation(s):
// \u0|rsp_xbar_demux_001|src1_valid~0_combout  = (\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]~regout  & (!\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout  & 
// \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]))

	.dataa(vcc),
	.datab(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]~regout ),
	.datac(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout ),
	.datad(\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_demux_001|src1_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_demux_001|src1_valid~0 .lut_mask = 16'h0C00;
defparam \u0|rsp_xbar_demux_001|src1_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y16_N15
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]~regout ));

// Location: LCCOMB_X31_Y16_N14
cycloneii_lcell_comb \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3 (
// Equation(s):
// \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout  = (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ) # 
// ((\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]~regout  & \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]))

	.dataa(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]~regout ),
	.datad(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3 .lut_mask = 16'hFAAA;
defparam \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y16_N31
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout ));

// Location: LCCOMB_X31_Y16_N30
cycloneii_lcell_comb \u0|nios2_qsys_0_data_master_translator|av_waitrequest~0 (
// Equation(s):
// \u0|nios2_qsys_0_data_master_translator|av_waitrequest~0_combout  = (\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout  & ((\u0|rsp_xbar_demux_001|src1_valid~0_combout ) # 
// ((\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout  & \u0|rsp_xbar_demux|src1_valid~0_combout )))) # (!\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout  & 
// (((\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout  & \u0|rsp_xbar_demux|src1_valid~0_combout ))))

	.dataa(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout ),
	.datab(\u0|rsp_xbar_demux_001|src1_valid~0_combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout ),
	.datad(\u0|rsp_xbar_demux|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_data_master_translator|av_waitrequest~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_data_master_translator|av_waitrequest~0 .lut_mask = 16'hF888;
defparam \u0|nios2_qsys_0_data_master_translator|av_waitrequest~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N0
cycloneii_lcell_comb \u0|nios2_qsys_0_data_master_translator|av_waitrequest~2 (
// Equation(s):
// \u0|nios2_qsys_0_data_master_translator|av_waitrequest~2_combout  = (\u0|nios2_qsys_0_data_master_translator|av_waitrequest~1_combout ) # ((\u0|rsp_xbar_mux_001|WideOr1~1_combout ) # ((\u0|rsp_xbar_mux_001|src_payload~0_combout ) # 
// (\u0|nios2_qsys_0_data_master_translator|av_waitrequest~0_combout )))

	.dataa(\u0|nios2_qsys_0_data_master_translator|av_waitrequest~1_combout ),
	.datab(\u0|rsp_xbar_mux_001|WideOr1~1_combout ),
	.datac(\u0|rsp_xbar_mux_001|src_payload~0_combout ),
	.datad(\u0|nios2_qsys_0_data_master_translator|av_waitrequest~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_data_master_translator|av_waitrequest~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_data_master_translator|av_waitrequest~2 .lut_mask = 16'hFFFE;
defparam \u0|nios2_qsys_0_data_master_translator|av_waitrequest~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N18
cycloneii_lcell_comb \u0|nios2_qsys_0_data_master_translator|av_waitrequest~3 (
// Equation(s):
// \u0|nios2_qsys_0_data_master_translator|av_waitrequest~3_combout  = (\u0|nios2_qsys_0_data_master_translator|write_accepted~regout ) # ((\u0|nios2_qsys_0_data_master_translator|end_begintransfer~regout  & 
// \u0|nios2_qsys_0_data_master_translator|read_accepted~0_combout ))

	.dataa(\u0|nios2_qsys_0_data_master_translator|end_begintransfer~regout ),
	.datab(\u0|nios2_qsys_0_data_master_translator|write_accepted~regout ),
	.datac(\u0|nios2_qsys_0_data_master_translator|read_accepted~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_data_master_translator|av_waitrequest~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_data_master_translator|av_waitrequest~3 .lut_mask = 16'hECEC;
defparam \u0|nios2_qsys_0_data_master_translator|av_waitrequest~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N28
cycloneii_lcell_comb \u0|nios2_qsys_0_data_master_translator|av_waitrequest~4 (
// Equation(s):
// \u0|nios2_qsys_0_data_master_translator|av_waitrequest~4_combout  = (\u0|nios2_qsys_0|d_read~regout  & (((\u0|nios2_qsys_0_data_master_translator|av_waitrequest~2_combout )))) # (!\u0|nios2_qsys_0|d_read~regout  & 
// (((!\u0|nios2_qsys_0_data_master_translator|av_waitrequest~3_combout )) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_test_bench|d_write~regout )))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_test_bench|d_write~regout ),
	.datab(\u0|nios2_qsys_0_data_master_translator|av_waitrequest~2_combout ),
	.datac(\u0|nios2_qsys_0|d_read~regout ),
	.datad(\u0|nios2_qsys_0_data_master_translator|av_waitrequest~3_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_data_master_translator|av_waitrequest~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_data_master_translator|av_waitrequest~4 .lut_mask = 16'hC5CF;
defparam \u0|nios2_qsys_0_data_master_translator|av_waitrequest~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|E_valid~0 (
// Equation(s):
// \u0|nios2_qsys_0|E_valid~0_combout  = (\u0|nios2_qsys_0|R_valid~regout ) # ((\u0|nios2_qsys_0|E_new_inst~regout  & \u0|nios2_qsys_0|R_ctrl_st~regout ))

	.dataa(\u0|nios2_qsys_0|E_new_inst~regout ),
	.datab(\u0|nios2_qsys_0|R_ctrl_st~regout ),
	.datac(\u0|nios2_qsys_0|R_valid~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_valid~0 .lut_mask = 16'hF8F8;
defparam \u0|nios2_qsys_0|E_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|E_valid~1 (
// Equation(s):
// \u0|nios2_qsys_0|E_valid~1_combout  = (\u0|nios2_qsys_0|E_stall~4_combout ) # ((\u0|nios2_qsys_0|E_valid~0_combout ) # ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_test_bench|d_write~regout  & \u0|nios2_qsys_0_data_master_translator|av_waitrequest~4_combout 
// )))

	.dataa(\u0|nios2_qsys_0|E_stall~4_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_test_bench|d_write~regout ),
	.datac(\u0|nios2_qsys_0_data_master_translator|av_waitrequest~4_combout ),
	.datad(\u0|nios2_qsys_0|E_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_valid~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_valid~1 .lut_mask = 16'hFFEA;
defparam \u0|nios2_qsys_0|E_valid~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y18_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|E_valid (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_valid~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_valid~regout ));

// Location: LCCOMB_X18_Y20_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_exception~6 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_exception~6_combout  = (((\u0|nios2_qsys_0|D_iw [12]) # (!\u0|nios2_qsys_0|D_ctrl_break~2_combout )) # (!\u0|nios2_qsys_0|D_iw [15])) # (!\u0|nios2_qsys_0|D_iw [14])

	.dataa(\u0|nios2_qsys_0|D_iw [14]),
	.datab(\u0|nios2_qsys_0|D_iw [15]),
	.datac(\u0|nios2_qsys_0|D_iw [12]),
	.datad(\u0|nios2_qsys_0|D_ctrl_break~2_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_exception~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_exception~6 .lut_mask = 16'hF7FF;
defparam \u0|nios2_qsys_0|D_ctrl_exception~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_retaddr~1 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_retaddr~1_combout  = (\u0|nios2_qsys_0|D_iw [14] & (!\u0|nios2_qsys_0|D_iw [12] & (\u0|nios2_qsys_0|D_iw [15] $ (\u0|nios2_qsys_0|D_iw [16]))))

	.dataa(\u0|nios2_qsys_0|D_iw [14]),
	.datab(\u0|nios2_qsys_0|D_iw [15]),
	.datac(\u0|nios2_qsys_0|D_iw [12]),
	.datad(\u0|nios2_qsys_0|D_iw [16]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_retaddr~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_retaddr~1 .lut_mask = 16'h0208;
defparam \u0|nios2_qsys_0|D_ctrl_retaddr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_force_src2_zero~2 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_force_src2_zero~2_combout  = (\u0|nios2_qsys_0|D_ctrl_exception~6_combout  & (!\u0|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout  & ((!\u0|nios2_qsys_0|D_ctrl_retaddr~1_combout ) # (!\u0|nios2_qsys_0|D_ctrl_retaddr~0_combout 
// ))))

	.dataa(\u0|nios2_qsys_0|D_ctrl_retaddr~0_combout ),
	.datab(\u0|nios2_qsys_0|D_ctrl_exception~6_combout ),
	.datac(\u0|nios2_qsys_0|D_ctrl_retaddr~1_combout ),
	.datad(\u0|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_force_src2_zero~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_force_src2_zero~2 .lut_mask = 16'h004C;
defparam \u0|nios2_qsys_0|D_ctrl_force_src2_zero~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_retaddr~2 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_retaddr~2_combout  = (!\u0|nios2_qsys_0|D_iw [14] & (((!\u0|nios2_qsys_0|D_iw [15] & \u0|nios2_qsys_0|D_iw [11])) # (!\u0|nios2_qsys_0|D_iw [12])))

	.dataa(\u0|nios2_qsys_0|D_iw [14]),
	.datab(\u0|nios2_qsys_0|D_iw [15]),
	.datac(\u0|nios2_qsys_0|D_iw [12]),
	.datad(\u0|nios2_qsys_0|D_iw [11]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_retaddr~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_retaddr~2 .lut_mask = 16'h1505;
defparam \u0|nios2_qsys_0|D_ctrl_retaddr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_retaddr~3 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_retaddr~3_combout  = (((\u0|nios2_qsys_0|D_ctrl_break~2_combout  & \u0|nios2_qsys_0|D_ctrl_retaddr~2_combout )) # (!\u0|nios2_qsys_0|D_ctrl_force_src2_zero~2_combout )) # (!\u0|nios2_qsys_0|D_ctrl_exception~5_combout )

	.dataa(\u0|nios2_qsys_0|D_ctrl_exception~5_combout ),
	.datab(\u0|nios2_qsys_0|D_ctrl_force_src2_zero~2_combout ),
	.datac(\u0|nios2_qsys_0|D_ctrl_break~2_combout ),
	.datad(\u0|nios2_qsys_0|D_ctrl_retaddr~2_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_retaddr~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_retaddr~3 .lut_mask = 16'hF777;
defparam \u0|nios2_qsys_0|D_ctrl_retaddr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y20_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|R_ctrl_retaddr (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_ctrl_retaddr~3_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_ctrl_retaddr~regout ));

// Location: LCCOMB_X20_Y20_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src1~33 (
// Equation(s):
// \u0|nios2_qsys_0|R_src1~33_combout  = (\u0|nios2_qsys_0|R_ctrl_br~regout  & ((\u0|nios2_qsys_0|E_valid~regout ) # ((\u0|nios2_qsys_0|R_valid~regout  & \u0|nios2_qsys_0|R_ctrl_retaddr~regout )))) # (!\u0|nios2_qsys_0|R_ctrl_br~regout  & 
// (((\u0|nios2_qsys_0|R_valid~regout  & \u0|nios2_qsys_0|R_ctrl_retaddr~regout ))))

	.dataa(\u0|nios2_qsys_0|R_ctrl_br~regout ),
	.datab(\u0|nios2_qsys_0|E_valid~regout ),
	.datac(\u0|nios2_qsys_0|R_valid~regout ),
	.datad(\u0|nios2_qsys_0|R_ctrl_retaddr~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src1~33_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src1~33 .lut_mask = 16'hF888;
defparam \u0|nios2_qsys_0|R_src1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y22_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src1[15]~2_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[13]~26_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [15]));

// Location: LCCOMB_X21_Y22_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc[13]~0 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc[13]~0_combout  = (\u0|nios2_qsys_0|E_alu_sub~regout  & (\u0|nios2_qsys_0|Add1~30_combout )) # (!\u0|nios2_qsys_0|E_alu_sub~regout  & ((\u0|nios2_qsys_0|Add2~30_combout )))

	.dataa(\u0|nios2_qsys_0|E_alu_sub~regout ),
	.datab(\u0|nios2_qsys_0|Add1~30_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|Add2~30_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_pc[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc[13]~0 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|F_pc[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y22_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|F_pc[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_pc[13]~0_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[13]~26_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout ),
	.sload(\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout ),
	.ena(\u0|nios2_qsys_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|F_pc [13]));

// Location: LCCOMB_X22_Y21_N20
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_data[51]~1 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_data[51]~1_combout  = (\u0|nios2_qsys_0|W_alu_result [15] & ((\u0|cmd_xbar_mux_001|saved_grant [1]) # ((\u0|nios2_qsys_0|F_pc [13] & \u0|cmd_xbar_mux_001|saved_grant [0])))) # (!\u0|nios2_qsys_0|W_alu_result [15] & 
// (((\u0|nios2_qsys_0|F_pc [13] & \u0|cmd_xbar_mux_001|saved_grant [0]))))

	.dataa(\u0|nios2_qsys_0|W_alu_result [15]),
	.datab(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datac(\u0|nios2_qsys_0|F_pc [13]),
	.datad(\u0|cmd_xbar_mux_001|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_data[51]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_data[51]~1 .lut_mask = 16'hF888;
defparam \u0|cmd_xbar_mux_001|src_data[51]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N4
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_data[51] (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_data [51] = (\u0|cmd_xbar_mux_001|src_data[51]~1_combout ) # ((\u0|cmd_xbar_mux_001|saved_grant [2] & \u0|dma_0|rm|oRM_readaddress [15]))

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux_001|saved_grant [2]),
	.datac(\u0|cmd_xbar_mux_001|src_data[51]~1_combout ),
	.datad(\u0|dma_0|rm|oRM_readaddress [15]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_data [51]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_data[51] .lut_mask = 16'hFCF0;
defparam \u0|cmd_xbar_mux_001|src_data[51] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y19_N5
cycloneii_lcell_ff \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux_001|src_data [51]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|rst_controller|r_sync_rst_dly~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]));

// Location: LCCOMB_X23_Y18_N4
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[6]~19 (
// Equation(s):
// \u0|dma_0|rm|oFF_data[6]~19_combout  = (\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[6]~26_combout ) # 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70~portadataout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[6]~26_combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70~portadataout ),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[6]~19 .lut_mask = 16'hE0A0;
defparam \u0|dma_0|rm|oFF_data[6]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N16
cycloneii_lcell_comb \u0|dma_0|rm|oFF_data[6] (
// Equation(s):
// \u0|dma_0|rm|oFF_data [6] = (GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & (\u0|dma_0|rm|oFF_data[6]~19_combout )) # (!GLOBAL(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ) & ((\u0|dma_0|rm|oFF_data [6])))

	.dataa(vcc),
	.datab(\u0|dma_0|rm|oFF_data[6]~19_combout ),
	.datac(\u0|dma_0|rm|oFF_data[31]~1clkctrl_outclk ),
	.datad(\u0|dma_0|rm|oFF_data [6]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_data [6]),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_data[6] .lut_mask = 16'hCFC0;
defparam \u0|dma_0|rm|oFF_data[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y16_N21
cycloneii_lcell_ff \u0|dma_0|fi|buffer~20 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oFF_data [19]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|fi|buffer~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer~20_regout ));

// Location: LCCOMB_X27_Y18_N30
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writedata[19]~16 (
// Equation(s):
// \u0|dma_0|wm|oWM_writedata[19]~16_combout  = (\u0|dma_0|fi|buffer~0_regout  & (\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a19 )) # (!\u0|dma_0|fi|buffer~0_regout  & ((\u0|dma_0|fi|buffer~20_regout )))

	.dataa(\u0|dma_0|fi|buffer~0_regout ),
	.datab(\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a19 ),
	.datac(vcc),
	.datad(\u0|dma_0|fi|buffer~20_regout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writedata[19]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writedata[19]~16 .lut_mask = 16'hDD88;
defparam \u0|dma_0|wm|oWM_writedata[19]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y16_N23
cycloneii_lcell_ff \u0|dma_0|fi|buffer_rtl_0_bypass[36] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|dma_0|rm|oFF_data [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer_rtl_0_bypass [36]));

// Location: LCFF_X27_Y18_N31
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writedata[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writedata[19]~16_combout ),
	.sdata(\u0|dma_0|fi|buffer_rtl_0_bypass [36]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|fi|buffer~38_combout ),
	.ena(\u0|dma_0|wm|oWM_writedata[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writedata [19]));

// Location: LCCOMB_X28_Y21_N2
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[19] (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data [19] = (\u0|nios2_qsys_0|d_writedata [19] & ((\u0|cmd_xbar_mux_002|saved_grant [1]) # ((\u0|cmd_xbar_mux_002|saved_grant [2] & \u0|dma_0|wm|oWM_writedata [19])))) # (!\u0|nios2_qsys_0|d_writedata [19] & 
// (\u0|cmd_xbar_mux_002|saved_grant [2] & (\u0|dma_0|wm|oWM_writedata [19])))

	.dataa(\u0|nios2_qsys_0|d_writedata [19]),
	.datab(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.datac(\u0|dma_0|wm|oWM_writedata [19]),
	.datad(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data [19]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[19] .lut_mask = 16'hEAC0;
defparam \u0|cmd_xbar_mux_002|src_data[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[19]~55 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[19]~55_combout  = (\u0|nios2_qsys_0|F_iw[19]~54_combout ) # (((\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [19] & \u0|rsp_xbar_demux_002|src0_valid~0_combout )) # (!\u0|nios2_qsys_0|D_iw[6]~0_combout ))

	.dataa(\u0|nios2_qsys_0|F_iw[19]~54_combout ),
	.datab(\u0|nios2_qsys_0|D_iw[6]~0_combout ),
	.datac(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [19]),
	.datad(\u0|rsp_xbar_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[19]~55_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[19]~55 .lut_mask = 16'hFBBB;
defparam \u0|nios2_qsys_0|F_iw[19]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y21_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[19]~55_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [19]));

// Location: LCCOMB_X24_Y18_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src2_lo[13]~16 (
// Equation(s):
// \u0|nios2_qsys_0|R_src2_lo[13]~16_combout  = (!\u0|nios2_qsys_0|R_src2_lo~0_combout  & ((\u0|nios2_qsys_0|R_src2_use_imm~regout  & (\u0|nios2_qsys_0|D_iw [19])) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & 
// ((\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [13])))))

	.dataa(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datab(\u0|nios2_qsys_0|D_iw [19]),
	.datac(\u0|nios2_qsys_0|R_src2_lo~0_combout ),
	.datad(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src2_lo[13]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src2_lo[13]~16 .lut_mask = 16'h0D08;
defparam \u0|nios2_qsys_0|R_src2_lo[13]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y18_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src2_lo[13]~16_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [13]));

// Location: LCCOMB_X22_Y22_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[13]~5 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[13]~5_combout  = (\u0|nios2_qsys_0|E_src2 [13] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|R_logic_op [0] & \u0|nios2_qsys_0|E_src1 [13]))))) # (!\u0|nios2_qsys_0|E_src2 [13] & ((\u0|nios2_qsys_0|R_logic_op [1] 
// & ((\u0|nios2_qsys_0|E_src1 [13]))) # (!\u0|nios2_qsys_0|R_logic_op [1] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|E_src1 [13]))))

	.dataa(\u0|nios2_qsys_0|R_logic_op [1]),
	.datab(\u0|nios2_qsys_0|R_logic_op [0]),
	.datac(\u0|nios2_qsys_0|E_src2 [13]),
	.datad(\u0|nios2_qsys_0|E_src1 [13]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[13]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[13]~5 .lut_mask = 16'h6AA1;
defparam \u0|nios2_qsys_0|E_logic_result[13]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|E_arith_result[13]~2 (
// Equation(s):
// \u0|nios2_qsys_0|E_arith_result[13]~2_combout  = (\u0|nios2_qsys_0|E_alu_sub~regout  & (\u0|nios2_qsys_0|Add1~26_combout )) # (!\u0|nios2_qsys_0|E_alu_sub~regout  & ((\u0|nios2_qsys_0|Add2~26_combout )))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|Add1~26_combout ),
	.datac(\u0|nios2_qsys_0|E_alu_sub~regout ),
	.datad(\u0|nios2_qsys_0|Add2~26_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_arith_result[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_arith_result[13]~2 .lut_mask = 16'hCFC0;
defparam \u0|nios2_qsys_0|E_arith_result[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|W_alu_result[13]~4 (
// Equation(s):
// \u0|nios2_qsys_0|W_alu_result[13]~4_combout  = (\u0|nios2_qsys_0|R_ctrl_logic~regout  & (\u0|nios2_qsys_0|E_logic_result[13]~5_combout )) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout  & ((\u0|nios2_qsys_0|E_arith_result[13]~2_combout )))

	.dataa(\u0|nios2_qsys_0|R_ctrl_logic~regout ),
	.datab(\u0|nios2_qsys_0|E_logic_result[13]~5_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_arith_result[13]~2_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_alu_result[13]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_alu_result[13]~4 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|W_alu_result[13]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[13]~5 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[13]~5_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [14]))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [12]))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_result [12]),
	.datab(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [14]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[13]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[13]~5 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[13]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[13]~5_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [13]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [13]));

// Location: LCFF_X21_Y20_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|W_alu_result[13]~4_combout ),
	.sdata(\u0|nios2_qsys_0|E_shift_rot_result [13]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [13]));

// Location: LCCOMB_X32_Y20_N26
cycloneii_lcell_comb \u0|addr_router_001|Equal3~1 (
// Equation(s):
// \u0|addr_router_001|Equal3~1_combout  = (!\u0|nios2_qsys_0|W_alu_result [11] & (\u0|nios2_qsys_0|W_alu_result [13] & (!\u0|nios2_qsys_0|W_alu_result [10] & !\u0|nios2_qsys_0|W_alu_result [9])))

	.dataa(\u0|nios2_qsys_0|W_alu_result [11]),
	.datab(\u0|nios2_qsys_0|W_alu_result [13]),
	.datac(\u0|nios2_qsys_0|W_alu_result [10]),
	.datad(\u0|nios2_qsys_0|W_alu_result [9]),
	.cin(gnd),
	.combout(\u0|addr_router_001|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|addr_router_001|Equal3~1 .lut_mask = 16'h0004;
defparam \u0|addr_router_001|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N6
cycloneii_lcell_comb \u0|addr_router_001|Equal3~3 (
// Equation(s):
// \u0|addr_router_001|Equal3~3_combout  = (\u0|addr_router_001|Equal3~2_combout  & (\u0|nios2_qsys_0|W_alu_result [12] & (\u0|addr_router_001|Equal2~0_combout  & \u0|addr_router_001|Equal3~1_combout )))

	.dataa(\u0|addr_router_001|Equal3~2_combout ),
	.datab(\u0|nios2_qsys_0|W_alu_result [12]),
	.datac(\u0|addr_router_001|Equal2~0_combout ),
	.datad(\u0|addr_router_001|Equal3~1_combout ),
	.cin(gnd),
	.combout(\u0|addr_router_001|Equal3~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|addr_router_001|Equal3~3 .lut_mask = 16'h8000;
defparam \u0|addr_router_001|Equal3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N2
cycloneii_lcell_comb \u0|cmd_xbar_demux_001|src3_valid~0 (
// Equation(s):
// \u0|cmd_xbar_demux_001|src3_valid~0_combout  = (!\u0|nios2_qsys_0|W_alu_result [6] & (\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout  & (\u0|nios2_qsys_0|W_alu_result [5] & \u0|addr_router_001|Equal3~3_combout )))

	.dataa(\u0|nios2_qsys_0|W_alu_result [6]),
	.datab(\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout ),
	.datac(\u0|nios2_qsys_0|W_alu_result [5]),
	.datad(\u0|addr_router_001|Equal3~3_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_demux_001|src3_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_demux_001|src3_valid~0 .lut_mask = 16'h4000;
defparam \u0|cmd_xbar_demux_001|src3_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N26
cycloneii_lcell_comb \u0|cmd_xbar_mux_003|WideOr1 (
// Equation(s):
// \u0|cmd_xbar_mux_003|WideOr1~combout  = (\u0|cmd_xbar_mux_003|src_valid~4_combout ) # ((\u0|cmd_xbar_demux_001|src3_valid~0_combout  & \u0|cmd_xbar_mux_003|saved_grant [1]))

	.dataa(\u0|cmd_xbar_mux_003|src_valid~4_combout ),
	.datab(vcc),
	.datac(\u0|cmd_xbar_demux_001|src3_valid~0_combout ),
	.datad(\u0|cmd_xbar_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_003|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_003|WideOr1 .lut_mask = 16'hFAAA;
defparam \u0|cmd_xbar_mux_003|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N4
cycloneii_lcell_comb \u0|cmd_xbar_mux_003|packet_in_progress~0 (
// Equation(s):
// \u0|cmd_xbar_mux_003|packet_in_progress~0_combout  = !\u0|cmd_xbar_mux_003|update_grant~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|cmd_xbar_mux_003|update_grant~1_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_003|packet_in_progress~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_003|packet_in_progress~0 .lut_mask = 16'h00FF;
defparam \u0|cmd_xbar_mux_003|packet_in_progress~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y18_N5
cycloneii_lcell_ff \u0|cmd_xbar_mux_003|packet_in_progress (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux_003|packet_in_progress~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|cmd_xbar_mux_003|packet_in_progress~regout ));

// Location: LCCOMB_X33_Y18_N30
cycloneii_lcell_comb \u0|cmd_xbar_mux_003|update_grant~1 (
// Equation(s):
// \u0|cmd_xbar_mux_003|update_grant~1_combout  = (\u0|cmd_xbar_mux_003|WideOr1~combout  & (\u0|cmd_xbar_mux_003|update_grant~0_combout  & ((!\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1])))) # 
// (!\u0|cmd_xbar_mux_003|WideOr1~combout  & (((!\u0|cmd_xbar_mux_003|packet_in_progress~regout ))))

	.dataa(\u0|cmd_xbar_mux_003|update_grant~0_combout ),
	.datab(\u0|cmd_xbar_mux_003|WideOr1~combout ),
	.datac(\u0|cmd_xbar_mux_003|packet_in_progress~regout ),
	.datad(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_003|update_grant~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_003|update_grant~1 .lut_mask = 16'h038B;
defparam \u0|cmd_xbar_mux_003|update_grant~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N18
cycloneii_lcell_comb \u0|cmd_xbar_mux_003|arb|top_priority_reg[0]~0 (
// Equation(s):
// \u0|cmd_xbar_mux_003|arb|top_priority_reg[0]~0_combout  = (\u0|cmd_xbar_mux_003|update_grant~1_combout  & ((\u0|cmd_xbar_demux_001|src3_valid~0_combout ) # (\u0|cmd_xbar_mux_003|src_valid~5_combout )))

	.dataa(\u0|cmd_xbar_demux_001|src3_valid~0_combout ),
	.datab(\u0|cmd_xbar_mux_003|src_valid~5_combout ),
	.datac(\u0|cmd_xbar_mux_003|update_grant~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_003|arb|top_priority_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_003|arb|top_priority_reg[0]~0 .lut_mask = 16'hE0E0;
defparam \u0|cmd_xbar_mux_003|arb|top_priority_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y18_N1
cycloneii_lcell_ff \u0|cmd_xbar_mux_003|arb|top_priority_reg[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux_003|arb|top_priority_reg[0]~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cmd_xbar_mux_003|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|cmd_xbar_mux_003|arb|top_priority_reg [0]));

// Location: LCCOMB_X34_Y18_N26
cycloneii_lcell_comb \u0|cmd_xbar_mux_003|arb|grant[1]~0 (
// Equation(s):
// \u0|cmd_xbar_mux_003|arb|grant[1]~0_combout  = (\u0|cmd_xbar_demux_001|src3_valid~0_combout  & ((\u0|cmd_xbar_mux_003|arb|top_priority_reg [1]) # ((!\u0|cmd_xbar_mux_003|src_valid~5_combout  & !\u0|cmd_xbar_mux_003|arb|top_priority_reg [0]))))

	.dataa(\u0|cmd_xbar_demux_001|src3_valid~0_combout ),
	.datab(\u0|cmd_xbar_mux_003|src_valid~5_combout ),
	.datac(\u0|cmd_xbar_mux_003|arb|top_priority_reg [0]),
	.datad(\u0|cmd_xbar_mux_003|arb|top_priority_reg [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_003|arb|grant[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_003|arb|grant[1]~0 .lut_mask = 16'hAA02;
defparam \u0|cmd_xbar_mux_003|arb|grant[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y18_N27
cycloneii_lcell_ff \u0|cmd_xbar_mux_003|saved_grant[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux_003|arb|grant[1]~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cmd_xbar_mux_003|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|cmd_xbar_mux_003|saved_grant [1]));

// Location: LCCOMB_X37_Y21_N6
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress~28 (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress~28_combout  = (\u0|rst_controller|r_sync_rst~regout  & (\u0|cmd_xbar_mux_003|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [2]))

	.dataa(\u0|rst_controller|r_sync_rst~regout ),
	.datab(\u0|cmd_xbar_mux_003|saved_grant [1]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|d_writedata [2]),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress~28 .lut_mask = 16'h8800;
defparam \u0|dma_0|control|oWM_startaddress~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N11
cycloneii_lcell_ff \u0|dma_0|control|oWM_startaddress[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|dma_0|control|oWM_startaddress~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|dma_0|control|oWM_startaddress[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oWM_startaddress [2]));

// Location: LCCOMB_X34_Y23_N18
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writeaddress~30 (
// Equation(s):
// \u0|dma_0|wm|oWM_writeaddress~30_combout  = (\u0|dma_0|control|oStart~regout  & ((\u0|dma_0|control|oWM_startaddress [2]))) # (!\u0|dma_0|control|oStart~regout  & (\u0|dma_0|wm|Add1~0_combout ))

	.dataa(\u0|dma_0|wm|Add1~0_combout ),
	.datab(\u0|dma_0|control|oStart~regout ),
	.datac(\u0|dma_0|control|oWM_startaddress [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writeaddress~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writeaddress~30 .lut_mask = 16'hE2E2;
defparam \u0|dma_0|wm|oWM_writeaddress~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y23_N19
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writeaddress[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writeaddress~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|wm|oWM_writeaddress[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writeaddress [2]));

// Location: LCCOMB_X34_Y23_N0
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[38] (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data [38] = (\u0|cmd_xbar_mux_002|src_data[38]~0_combout ) # ((\u0|cmd_xbar_mux_002|saved_grant [2] & \u0|dma_0|wm|oWM_writeaddress [2]))

	.dataa(\u0|cmd_xbar_mux_002|src_data[38]~0_combout ),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.datad(\u0|dma_0|wm|oWM_writeaddress [2]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data [38]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[38] .lut_mask = 16'hFAAA;
defparam \u0|cmd_xbar_mux_002|src_data[38] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y17_N29
cycloneii_lcell_ff \u0|dma_0|fi|buffer~2 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oFF_data [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|fi|buffer~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer~2_regout ));

// Location: LCCOMB_X29_Y17_N6
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writedata[1]~6 (
// Equation(s):
// \u0|dma_0|wm|oWM_writedata[1]~6_combout  = (\u0|dma_0|fi|buffer~0_regout  & ((\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a1 ))) # (!\u0|dma_0|fi|buffer~0_regout  & (\u0|dma_0|fi|buffer~2_regout ))

	.dataa(\u0|dma_0|fi|buffer~0_regout ),
	.datab(\u0|dma_0|fi|buffer~2_regout ),
	.datac(vcc),
	.datad(\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writedata[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writedata[1]~6 .lut_mask = 16'hEE44;
defparam \u0|dma_0|wm|oWM_writedata[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N4
cycloneii_lcell_comb \u0|dma_0|fi|buffer_rtl_0_bypass[18]~feeder (
// Equation(s):
// \u0|dma_0|fi|buffer_rtl_0_bypass[18]~feeder_combout  = \u0|dma_0|rm|oFF_data [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|rm|oFF_data [1]),
	.cin(gnd),
	.combout(\u0|dma_0|fi|buffer_rtl_0_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[18]~feeder .lut_mask = 16'hFF00;
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y17_N5
cycloneii_lcell_ff \u0|dma_0|fi|buffer_rtl_0_bypass[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|fi|buffer_rtl_0_bypass[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer_rtl_0_bypass [18]));

// Location: LCFF_X29_Y17_N7
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writedata[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writedata[1]~6_combout ),
	.sdata(\u0|dma_0|fi|buffer_rtl_0_bypass [18]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|fi|buffer~38_combout ),
	.ena(\u0|dma_0|wm|oWM_writedata[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writedata [1]));

// Location: LCCOMB_X30_Y20_N6
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[1] (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data [1] = (\u0|nios2_qsys_0|d_writedata [1] & ((\u0|cmd_xbar_mux_002|saved_grant [1]) # ((\u0|dma_0|wm|oWM_writedata [1] & \u0|cmd_xbar_mux_002|saved_grant [2])))) # (!\u0|nios2_qsys_0|d_writedata [1] & 
// (((\u0|dma_0|wm|oWM_writedata [1] & \u0|cmd_xbar_mux_002|saved_grant [2]))))

	.dataa(\u0|nios2_qsys_0|d_writedata [1]),
	.datab(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datac(\u0|dma_0|wm|oWM_writedata [1]),
	.datad(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data [1]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[1] .lut_mask = 16'hF888;
defparam \u0|cmd_xbar_mux_002|src_data[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y18_N21
cycloneii_lcell_ff \u0|dma_0|fi|buffer~4 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oFF_data [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|fi|buffer~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer~4_regout ));

// Location: LCCOMB_X27_Y18_N26
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writedata[3]~1 (
// Equation(s):
// \u0|dma_0|wm|oWM_writedata[3]~1_combout  = (\u0|dma_0|fi|buffer~0_regout  & ((\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a3 ))) # (!\u0|dma_0|fi|buffer~0_regout  & (\u0|dma_0|fi|buffer~4_regout ))

	.dataa(\u0|dma_0|fi|buffer~0_regout ),
	.datab(\u0|dma_0|fi|buffer~4_regout ),
	.datac(vcc),
	.datad(\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writedata[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writedata[3]~1 .lut_mask = 16'hEE44;
defparam \u0|dma_0|wm|oWM_writedata[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N8
cycloneii_lcell_comb \u0|dma_0|fi|buffer_rtl_0_bypass[20]~feeder (
// Equation(s):
// \u0|dma_0|fi|buffer_rtl_0_bypass[20]~feeder_combout  = \u0|dma_0|rm|oFF_data [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|rm|oFF_data [3]),
	.cin(gnd),
	.combout(\u0|dma_0|fi|buffer_rtl_0_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[20]~feeder .lut_mask = 16'hFF00;
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y18_N9
cycloneii_lcell_ff \u0|dma_0|fi|buffer_rtl_0_bypass[20] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|fi|buffer_rtl_0_bypass[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer_rtl_0_bypass [20]));

// Location: LCFF_X27_Y18_N27
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writedata[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writedata[3]~1_combout ),
	.sdata(\u0|dma_0|fi|buffer_rtl_0_bypass [20]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|fi|buffer~38_combout ),
	.ena(\u0|dma_0|wm|oWM_writedata[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writedata [3]));

// Location: LCCOMB_X27_Y18_N0
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[3] (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data [3] = (\u0|cmd_xbar_mux_002|saved_grant [1] & ((\u0|nios2_qsys_0|d_writedata [3]) # ((\u0|dma_0|wm|oWM_writedata [3] & \u0|cmd_xbar_mux_002|saved_grant [2])))) # (!\u0|cmd_xbar_mux_002|saved_grant [1] & 
// (\u0|dma_0|wm|oWM_writedata [3] & (\u0|cmd_xbar_mux_002|saved_grant [2])))

	.dataa(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datab(\u0|dma_0|wm|oWM_writedata [3]),
	.datac(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.datad(\u0|nios2_qsys_0|d_writedata [3]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data [3]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[3] .lut_mask = 16'hEAC0;
defparam \u0|cmd_xbar_mux_002|src_data[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y18_N9
cycloneii_lcell_ff \u0|dma_0|fi|buffer~5 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oFF_data [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|fi|buffer~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer~5_regout ));

// Location: LCCOMB_X27_Y17_N2
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writedata[4]~0 (
// Equation(s):
// \u0|dma_0|wm|oWM_writedata[4]~0_combout  = (\u0|dma_0|fi|buffer~0_regout  & (\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a4 )) # (!\u0|dma_0|fi|buffer~0_regout  & ((\u0|dma_0|fi|buffer~5_regout )))

	.dataa(\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\u0|dma_0|fi|buffer~0_regout ),
	.datac(vcc),
	.datad(\u0|dma_0|fi|buffer~5_regout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writedata[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writedata[4]~0 .lut_mask = 16'hBB88;
defparam \u0|dma_0|wm|oWM_writedata[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y18_N3
cycloneii_lcell_ff \u0|dma_0|fi|buffer_rtl_0_bypass[21] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|dma_0|rm|oFF_data [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer_rtl_0_bypass [21]));

// Location: LCFF_X27_Y17_N3
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writedata[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writedata[4]~0_combout ),
	.sdata(\u0|dma_0|fi|buffer_rtl_0_bypass [21]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|fi|buffer~38_combout ),
	.ena(\u0|dma_0|wm|oWM_writedata[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writedata [4]));

// Location: LCCOMB_X28_Y21_N12
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[4] (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data [4] = (\u0|cmd_xbar_mux_002|saved_grant [1] & ((\u0|nios2_qsys_0|d_writedata [4]) # ((\u0|dma_0|wm|oWM_writedata [4] & \u0|cmd_xbar_mux_002|saved_grant [2])))) # (!\u0|cmd_xbar_mux_002|saved_grant [1] & 
// (((\u0|dma_0|wm|oWM_writedata [4] & \u0|cmd_xbar_mux_002|saved_grant [2]))))

	.dataa(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datab(\u0|nios2_qsys_0|d_writedata [4]),
	.datac(\u0|dma_0|wm|oWM_writedata [4]),
	.datad(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data [4]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[4] .lut_mask = 16'hF888;
defparam \u0|cmd_xbar_mux_002|src_data[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[3]~9 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[3]~9_combout  = (\u0|nios2_qsys_0|F_iw[3]~8_combout ) # (((\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [3] & \u0|rsp_xbar_demux_002|src0_valid~0_combout )) # (!\u0|nios2_qsys_0|D_iw[6]~0_combout ))

	.dataa(\u0|nios2_qsys_0|F_iw[3]~8_combout ),
	.datab(\u0|nios2_qsys_0|D_iw[6]~0_combout ),
	.datac(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [3]),
	.datad(\u0|rsp_xbar_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[3]~9 .lut_mask = 16'hFBBB;
defparam \u0|nios2_qsys_0|F_iw[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y18_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[3]~9_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [3]));

// Location: LCCOMB_X20_Y18_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_hi_imm16~0 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_hi_imm16~0_combout  = (!\u0|nios2_qsys_0|D_iw [0] & (!\u0|nios2_qsys_0|D_iw [1] & ((\u0|nios2_qsys_0|D_iw [4]) # (\u0|nios2_qsys_0|D_iw [3]))))

	.dataa(\u0|nios2_qsys_0|D_iw [4]),
	.datab(\u0|nios2_qsys_0|D_iw [0]),
	.datac(\u0|nios2_qsys_0|D_iw [3]),
	.datad(\u0|nios2_qsys_0|D_iw [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_hi_imm16~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_hi_imm16~0 .lut_mask = 16'h0032;
defparam \u0|nios2_qsys_0|D_ctrl_hi_imm16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_hi_imm16~1 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_hi_imm16~1_combout  = (\u0|nios2_qsys_0|D_iw [5] & (\u0|nios2_qsys_0|D_ctrl_hi_imm16~0_combout  & \u0|nios2_qsys_0|D_iw [2]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|D_iw [5]),
	.datac(\u0|nios2_qsys_0|D_ctrl_hi_imm16~0_combout ),
	.datad(\u0|nios2_qsys_0|D_iw [2]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_hi_imm16~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_hi_imm16~1 .lut_mask = 16'hC000;
defparam \u0|nios2_qsys_0|D_ctrl_hi_imm16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|R_ctrl_hi_imm16 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_ctrl_hi_imm16~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_ctrl_hi_imm16~regout ));

// Location: LCCOMB_X22_Y18_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src2_lo~0 (
// Equation(s):
// \u0|nios2_qsys_0|R_src2_lo~0_combout  = (\u0|nios2_qsys_0|R_ctrl_force_src2_zero~regout ) # (\u0|nios2_qsys_0|R_ctrl_hi_imm16~regout )

	.dataa(\u0|nios2_qsys_0|R_ctrl_force_src2_zero~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|R_ctrl_hi_imm16~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src2_lo~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src2_lo~0 .lut_mask = 16'hFFAA;
defparam \u0|nios2_qsys_0|R_src2_lo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src2_lo[10]~3 (
// Equation(s):
// \u0|nios2_qsys_0|R_src2_lo[10]~3_combout  = (!\u0|nios2_qsys_0|R_src2_lo~0_combout  & ((\u0|nios2_qsys_0|R_src2_use_imm~regout  & ((\u0|nios2_qsys_0|D_iw [16]))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & 
// (\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [10]))))

	.dataa(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.datab(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datac(\u0|nios2_qsys_0|R_src2_lo~0_combout ),
	.datad(\u0|nios2_qsys_0|D_iw [16]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src2_lo[10]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src2_lo[10]~3 .lut_mask = 16'h0E02;
defparam \u0|nios2_qsys_0|R_src2_lo[10]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src2_lo[10]~3_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [10]));

// Location: LCCOMB_X22_Y23_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc[8]~3 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc[8]~3_combout  = (\u0|nios2_qsys_0|E_alu_sub~regout  & (\u0|nios2_qsys_0|Add1~20_combout )) # (!\u0|nios2_qsys_0|E_alu_sub~regout  & ((\u0|nios2_qsys_0|Add2~20_combout )))

	.dataa(\u0|nios2_qsys_0|E_alu_sub~regout ),
	.datab(\u0|nios2_qsys_0|Add1~20_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|Add2~20_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_pc[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc[8]~3 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|F_pc[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y23_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|F_pc[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_pc[8]~3_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[8]~16_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout ),
	.sload(\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout ),
	.ena(\u0|nios2_qsys_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|F_pc [8]));

// Location: LCCOMB_X32_Y20_N20
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_data[46] (
// Equation(s):
// \u0|cmd_xbar_mux|src_data [46] = (\u0|cmd_xbar_mux|saved_grant [1] & ((\u0|nios2_qsys_0|W_alu_result [10]) # ((\u0|nios2_qsys_0|F_pc [8] & \u0|cmd_xbar_mux|saved_grant [0])))) # (!\u0|cmd_xbar_mux|saved_grant [1] & (\u0|nios2_qsys_0|F_pc [8] & 
// (\u0|cmd_xbar_mux|saved_grant [0])))

	.dataa(\u0|cmd_xbar_mux|saved_grant [1]),
	.datab(\u0|nios2_qsys_0|F_pc [8]),
	.datac(\u0|cmd_xbar_mux|saved_grant [0]),
	.datad(\u0|nios2_qsys_0|W_alu_result [10]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_data [46]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_data[46] .lut_mask = 16'hEAC0;
defparam \u0|cmd_xbar_mux|src_data[46] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y20_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_data [46]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8]));

// Location: LCCOMB_X30_Y22_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~14 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~14_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20] & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout ))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~14 .lut_mask = 16'h8F80;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [9]));

// Location: LCFF_X24_Y18_N15
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [9]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [9]));

// Location: LCCOMB_X24_Y18_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[9]~41 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[9]~41_combout  = (\u0|nios2_qsys_0|F_iw[9]~40_combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [9] & \u0|rsp_xbar_demux|src0_valid~0_combout ))

	.dataa(\u0|nios2_qsys_0|F_iw[9]~40_combout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [9]),
	.datad(\u0|rsp_xbar_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[9]~41_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[9]~41 .lut_mask = 16'hFAAA;
defparam \u0|nios2_qsys_0|F_iw[9]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[9]~42 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[9]~42_combout  = (\u0|nios2_qsys_0|D_iw[6]~0_combout  & ((\u0|nios2_qsys_0|F_iw[9]~41_combout ) # ((\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [9] & \u0|rsp_xbar_demux_002|src0_valid~0_combout ))))

	.dataa(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [9]),
	.datab(\u0|nios2_qsys_0|D_iw[6]~0_combout ),
	.datac(\u0|nios2_qsys_0|F_iw[9]~41_combout ),
	.datad(\u0|rsp_xbar_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[9]~42_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[9]~42 .lut_mask = 16'hC8C0;
defparam \u0|nios2_qsys_0|F_iw[9]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y21_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[9]~42_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [9]));

// Location: LCCOMB_X24_Y22_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src1[5]~12 (
// Equation(s):
// \u0|nios2_qsys_0|E_src1[5]~12_combout  = (\u0|nios2_qsys_0|R_src1~32_combout  & (\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [5])) # (!\u0|nios2_qsys_0|R_src1~32_combout  & ((\u0|nios2_qsys_0|D_iw [9])))

	.dataa(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [5]),
	.datab(\u0|nios2_qsys_0|D_iw [9]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|R_src1~32_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src1[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src1[5]~12 .lut_mask = 16'hAACC;
defparam \u0|nios2_qsys_0|E_src1[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y22_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src1[5]~12_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[3]~6_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [5]));

// Location: LCCOMB_X19_Y23_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|E_arith_result[5]~4 (
// Equation(s):
// \u0|nios2_qsys_0|E_arith_result[5]~4_combout  = (\u0|nios2_qsys_0|E_alu_sub~regout  & ((\u0|nios2_qsys_0|Add1~10_combout ))) # (!\u0|nios2_qsys_0|E_alu_sub~regout  & (\u0|nios2_qsys_0|Add2~10_combout ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|E_alu_sub~regout ),
	.datac(\u0|nios2_qsys_0|Add2~10_combout ),
	.datad(\u0|nios2_qsys_0|Add1~10_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_arith_result[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_arith_result[5]~4 .lut_mask = 16'hFC30;
defparam \u0|nios2_qsys_0|E_arith_result[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[5]~7 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[5]~7_combout  = (\u0|nios2_qsys_0|E_src2 [5] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|E_src1 [5] & \u0|nios2_qsys_0|R_logic_op [0]))))) # (!\u0|nios2_qsys_0|E_src2 [5] & ((\u0|nios2_qsys_0|R_logic_op [1] & 
// (\u0|nios2_qsys_0|E_src1 [5])) # (!\u0|nios2_qsys_0|R_logic_op [1] & (!\u0|nios2_qsys_0|E_src1 [5] & !\u0|nios2_qsys_0|R_logic_op [0]))))

	.dataa(\u0|nios2_qsys_0|E_src2 [5]),
	.datab(\u0|nios2_qsys_0|R_logic_op [1]),
	.datac(\u0|nios2_qsys_0|E_src1 [5]),
	.datad(\u0|nios2_qsys_0|R_logic_op [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[5]~7 .lut_mask = 16'h68C9;
defparam \u0|nios2_qsys_0|E_logic_result[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|W_alu_result[5]~12 (
// Equation(s):
// \u0|nios2_qsys_0|W_alu_result[5]~12_combout  = (\u0|nios2_qsys_0|R_ctrl_logic~regout  & ((\u0|nios2_qsys_0|E_logic_result[5]~7_combout ))) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout  & (\u0|nios2_qsys_0|E_arith_result[5]~4_combout ))

	.dataa(\u0|nios2_qsys_0|R_ctrl_logic~regout ),
	.datab(\u0|nios2_qsys_0|E_arith_result[5]~4_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_logic_result[5]~7_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_alu_result[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_alu_result[5]~12 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|W_alu_result[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y19_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|W_alu_result[5]~12_combout ),
	.sdata(\u0|nios2_qsys_0|E_shift_rot_result [5]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [5]));

// Location: LCCOMB_X32_Y20_N14
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_data[41] (
// Equation(s):
// \u0|cmd_xbar_mux|src_data [41] = (\u0|cmd_xbar_mux|saved_grant [1] & ((\u0|nios2_qsys_0|W_alu_result [5]) # ((\u0|cmd_xbar_mux|saved_grant [0] & \u0|nios2_qsys_0|F_pc [3])))) # (!\u0|cmd_xbar_mux|saved_grant [1] & (((\u0|cmd_xbar_mux|saved_grant [0] & 
// \u0|nios2_qsys_0|F_pc [3]))))

	.dataa(\u0|cmd_xbar_mux|saved_grant [1]),
	.datab(\u0|nios2_qsys_0|W_alu_result [5]),
	.datac(\u0|cmd_xbar_mux|saved_grant [0]),
	.datad(\u0|nios2_qsys_0|F_pc [3]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_data [41]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_data[41] .lut_mask = 16'hF888;
defparam \u0|cmd_xbar_mux|src_data[41] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y20_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_data [41]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [3]));

// Location: LCCOMB_X29_Y23_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [5]))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [3]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [3]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [5]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3 .lut_mask = 16'hF0CC;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~5 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~5_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20] & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout )))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~5 .lut_mask = 16'hAC0C;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y15_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [11]));

// Location: LCFF_X25_Y15_N3
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [11]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [11]));

// Location: LCCOMB_X25_Y15_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[11]~14 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[11]~14_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[11]~13_combout  & ((\u0|rsp_xbar_demux_001|src0_valid~0_combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [11] & 
// \u0|rsp_xbar_demux|src0_valid~0_combout )))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[11]~13_combout  & (((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [11] & \u0|rsp_xbar_demux|src0_valid~0_combout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[11]~13_combout ),
	.datab(\u0|rsp_xbar_demux_001|src0_valid~0_combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [11]),
	.datad(\u0|rsp_xbar_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[11]~14 .lut_mask = 16'hF888;
defparam \u0|nios2_qsys_0|F_iw[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[11]~15 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[11]~15_combout  = ((\u0|nios2_qsys_0|F_iw[11]~14_combout ) # ((\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [11] & \u0|rsp_xbar_demux_002|src0_valid~0_combout ))) # (!\u0|nios2_qsys_0|D_iw[6]~0_combout )

	.dataa(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [11]),
	.datab(\u0|nios2_qsys_0|D_iw[6]~0_combout ),
	.datac(\u0|nios2_qsys_0|F_iw[11]~14_combout ),
	.datad(\u0|rsp_xbar_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[11]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[11]~15 .lut_mask = 16'hFBF3;
defparam \u0|nios2_qsys_0|F_iw[11]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[11]~15_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [11]));

// Location: LCCOMB_X24_Y22_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src1[7]~10 (
// Equation(s):
// \u0|nios2_qsys_0|E_src1[7]~10_combout  = (\u0|nios2_qsys_0|R_src1~32_combout  & (\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [7])) # (!\u0|nios2_qsys_0|R_src1~32_combout  & ((\u0|nios2_qsys_0|D_iw [11])))

	.dataa(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [7]),
	.datab(\u0|nios2_qsys_0|R_src1~32_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|D_iw [11]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src1[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src1[7]~10 .lut_mask = 16'hBB88;
defparam \u0|nios2_qsys_0|E_src1[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y22_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src1[7]~10_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[5]~10_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [7]));

// Location: LCCOMB_X22_Y23_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc[5]~6 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc[5]~6_combout  = (\u0|nios2_qsys_0|E_alu_sub~regout  & (\u0|nios2_qsys_0|Add1~14_combout )) # (!\u0|nios2_qsys_0|E_alu_sub~regout  & ((\u0|nios2_qsys_0|Add2~14_combout )))

	.dataa(\u0|nios2_qsys_0|E_alu_sub~regout ),
	.datab(\u0|nios2_qsys_0|Add1~14_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|Add2~14_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_pc[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc[5]~6 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|F_pc[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[7]~14 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[7]~14_combout  = (\u0|nios2_qsys_0|E_src1 [7] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|R_logic_op [0] & \u0|nios2_qsys_0|E_src2 [7]))))) # (!\u0|nios2_qsys_0|E_src1 [7] & ((\u0|nios2_qsys_0|R_logic_op [1] & 
// ((\u0|nios2_qsys_0|E_src2 [7]))) # (!\u0|nios2_qsys_0|R_logic_op [1] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|E_src2 [7]))))

	.dataa(\u0|nios2_qsys_0|R_logic_op [0]),
	.datab(\u0|nios2_qsys_0|R_logic_op [1]),
	.datac(\u0|nios2_qsys_0|E_src1 [7]),
	.datad(\u0|nios2_qsys_0|E_src2 [7]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[7]~14 .lut_mask = 16'h6CC1;
defparam \u0|nios2_qsys_0|E_logic_result[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|W_alu_result[7]~10 (
// Equation(s):
// \u0|nios2_qsys_0|W_alu_result[7]~10_combout  = (\u0|nios2_qsys_0|R_ctrl_logic~regout  & ((\u0|nios2_qsys_0|E_logic_result[7]~14_combout ))) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout  & (\u0|nios2_qsys_0|F_pc[5]~6_combout ))

	.dataa(\u0|nios2_qsys_0|R_ctrl_logic~regout ),
	.datab(\u0|nios2_qsys_0|F_pc[5]~6_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_logic_result[7]~14_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_alu_result[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_alu_result[7]~10 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|W_alu_result[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y19_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|W_alu_result[7]~10_combout ),
	.sdata(\u0|nios2_qsys_0|E_shift_rot_result [7]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [7]));

// Location: LCCOMB_X33_Y20_N28
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_data[43] (
// Equation(s):
// \u0|cmd_xbar_mux|src_data [43] = (\u0|nios2_qsys_0|F_pc [5] & ((\u0|cmd_xbar_mux|saved_grant [0]) # ((\u0|nios2_qsys_0|W_alu_result [7] & \u0|cmd_xbar_mux|saved_grant [1])))) # (!\u0|nios2_qsys_0|F_pc [5] & (((\u0|nios2_qsys_0|W_alu_result [7] & 
// \u0|cmd_xbar_mux|saved_grant [1]))))

	.dataa(\u0|nios2_qsys_0|F_pc [5]),
	.datab(\u0|cmd_xbar_mux|saved_grant [0]),
	.datac(\u0|nios2_qsys_0|W_alu_result [7]),
	.datad(\u0|cmd_xbar_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_data [43]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_data[43] .lut_mask = 16'hF888;
defparam \u0|cmd_xbar_mux|src_data[43] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y20_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_data [43]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [5]));

// Location: LCCOMB_X28_Y23_N18
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_data[44] (
// Equation(s):
// \u0|cmd_xbar_mux|src_data [44] = (\u0|cmd_xbar_mux|saved_grant [1] & ((\u0|nios2_qsys_0|W_alu_result [8]) # ((\u0|nios2_qsys_0|F_pc [6] & \u0|cmd_xbar_mux|saved_grant [0])))) # (!\u0|cmd_xbar_mux|saved_grant [1] & (\u0|nios2_qsys_0|F_pc [6] & 
// ((\u0|cmd_xbar_mux|saved_grant [0]))))

	.dataa(\u0|cmd_xbar_mux|saved_grant [1]),
	.datab(\u0|nios2_qsys_0|F_pc [6]),
	.datac(\u0|nios2_qsys_0|W_alu_result [8]),
	.datad(\u0|cmd_xbar_mux|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_data [44]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_data[44] .lut_mask = 16'hECA0;
defparam \u0|cmd_xbar_mux|src_data[44] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y23_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_data [44]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [6]));

// Location: LCCOMB_X29_Y23_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal0~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout  = (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [7] & (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [5] & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & !\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [6])))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [7]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [5]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [6]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal0~0 .lut_mask = 16'h0010;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [0] & \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout ))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [0]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0 .lut_mask = 16'h8080;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~10 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~10_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout  & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20])))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15]))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~10 .lut_mask = 16'hCA0A;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [15]));

// Location: LCFF_X23_Y15_N5
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [15]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [15]));

// Location: LCCOMB_X30_Y20_N4
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_payload~11 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_payload~11_combout  = (\u0|nios2_qsys_0|d_writedata [15] & \u0|cmd_xbar_mux_001|saved_grant [1])

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|d_writedata [15]),
	.datac(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_payload~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_payload~11 .lut_mask = 16'hC0C0;
defparam \u0|cmd_xbar_mux_001|src_payload~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y31
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode822w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode822w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~11_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[15]~18 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[15]~18_combout  = (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout )) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout )))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[15]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[15]~18 .lut_mask = 16'h0B08;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[15]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cycloneii_lcell_comb \u0|rsp_xbar_mux|src_payload~2 (
// Equation(s):
// \u0|rsp_xbar_mux|src_payload~2_combout  = (\u0|rsp_xbar_demux_001|src0_valid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[15]~18_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[15]~18_combout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|rsp_xbar_demux_001|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux|src_payload~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux|src_payload~2 .lut_mask = 16'hEC00;
defparam \u0|rsp_xbar_mux|src_payload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[15]~27 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[15]~27_combout  = (\u0|rsp_xbar_mux|src_payload~2_combout ) # ((\u0|rsp_xbar_demux|src0_valid~0_combout  & \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [15]))

	.dataa(\u0|rsp_xbar_demux|src0_valid~0_combout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [15]),
	.datad(\u0|rsp_xbar_mux|src_payload~2_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[15]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[15]~27 .lut_mask = 16'hFFA0;
defparam \u0|nios2_qsys_0|F_iw[15]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y17_N11
cycloneii_lcell_ff \u0|dma_0|fi|buffer~9 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oFF_data [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|fi|buffer~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer~9_regout ));

// Location: LCCOMB_X27_Y17_N28
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writedata[8]~21 (
// Equation(s):
// \u0|dma_0|wm|oWM_writedata[8]~21_combout  = (\u0|dma_0|fi|buffer~0_regout  & (\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a8 )) # (!\u0|dma_0|fi|buffer~0_regout  & ((\u0|dma_0|fi|buffer~9_regout )))

	.dataa(\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a8 ),
	.datab(\u0|dma_0|fi|buffer~9_regout ),
	.datac(vcc),
	.datad(\u0|dma_0|fi|buffer~0_regout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writedata[8]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writedata[8]~21 .lut_mask = 16'hAACC;
defparam \u0|dma_0|wm|oWM_writedata[8]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N24
cycloneii_lcell_comb \u0|dma_0|fi|buffer_rtl_0_bypass[25]~feeder (
// Equation(s):
// \u0|dma_0|fi|buffer_rtl_0_bypass[25]~feeder_combout  = \u0|dma_0|rm|oFF_data [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|dma_0|rm|oFF_data [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|dma_0|fi|buffer_rtl_0_bypass[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[25]~feeder .lut_mask = 16'hF0F0;
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y17_N25
cycloneii_lcell_ff \u0|dma_0|fi|buffer_rtl_0_bypass[25] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|fi|buffer_rtl_0_bypass[25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer_rtl_0_bypass [25]));

// Location: LCFF_X27_Y17_N29
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writedata[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writedata[8]~21_combout ),
	.sdata(\u0|dma_0|fi|buffer_rtl_0_bypass [25]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|fi|buffer~38_combout ),
	.ena(\u0|dma_0|wm|oWM_writedata[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writedata [8]));

// Location: LCCOMB_X27_Y21_N6
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[8] (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data [8] = (\u0|cmd_xbar_mux_002|saved_grant [2] & ((\u0|dma_0|wm|oWM_writedata [8]) # ((\u0|nios2_qsys_0|d_writedata [8] & \u0|cmd_xbar_mux_002|saved_grant [1])))) # (!\u0|cmd_xbar_mux_002|saved_grant [2] & 
// (\u0|nios2_qsys_0|d_writedata [8] & (\u0|cmd_xbar_mux_002|saved_grant [1])))

	.dataa(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.datab(\u0|nios2_qsys_0|d_writedata [8]),
	.datac(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datad(\u0|dma_0|wm|oWM_writedata [8]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data [8]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[8] .lut_mask = 16'hEAC0;
defparam \u0|cmd_xbar_mux_002|src_data[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y17_N5
cycloneii_lcell_ff \u0|dma_0|fi|buffer~10 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oFF_data [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|fi|buffer~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer~10_regout ));

// Location: LCCOMB_X27_Y17_N22
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writedata[9]~20 (
// Equation(s):
// \u0|dma_0|wm|oWM_writedata[9]~20_combout  = (\u0|dma_0|fi|buffer~0_regout  & (\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a9 )) # (!\u0|dma_0|fi|buffer~0_regout  & ((\u0|dma_0|fi|buffer~10_regout )))

	.dataa(\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a9 ),
	.datab(\u0|dma_0|fi|buffer~0_regout ),
	.datac(vcc),
	.datad(\u0|dma_0|fi|buffer~10_regout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writedata[9]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writedata[9]~20 .lut_mask = 16'hBB88;
defparam \u0|dma_0|wm|oWM_writedata[9]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N20
cycloneii_lcell_comb \u0|dma_0|fi|buffer_rtl_0_bypass[26]~feeder (
// Equation(s):
// \u0|dma_0|fi|buffer_rtl_0_bypass[26]~feeder_combout  = \u0|dma_0|rm|oFF_data [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|dma_0|rm|oFF_data [9]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|dma_0|fi|buffer_rtl_0_bypass[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[26]~feeder .lut_mask = 16'hF0F0;
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y17_N21
cycloneii_lcell_ff \u0|dma_0|fi|buffer_rtl_0_bypass[26] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|fi|buffer_rtl_0_bypass[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer_rtl_0_bypass [26]));

// Location: LCFF_X27_Y17_N23
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writedata[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writedata[9]~20_combout ),
	.sdata(\u0|dma_0|fi|buffer_rtl_0_bypass [26]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|fi|buffer~38_combout ),
	.ena(\u0|dma_0|wm|oWM_writedata[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writedata [9]));

// Location: LCCOMB_X29_Y22_N24
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[9] (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data [9] = (\u0|cmd_xbar_mux_002|saved_grant [1] & ((\u0|nios2_qsys_0|d_writedata [9]) # ((\u0|cmd_xbar_mux_002|saved_grant [2] & \u0|dma_0|wm|oWM_writedata [9])))) # (!\u0|cmd_xbar_mux_002|saved_grant [1] & 
// (((\u0|cmd_xbar_mux_002|saved_grant [2] & \u0|dma_0|wm|oWM_writedata [9]))))

	.dataa(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datab(\u0|nios2_qsys_0|d_writedata [9]),
	.datac(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.datad(\u0|dma_0|wm|oWM_writedata [9]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data [9]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[9] .lut_mask = 16'hF888;
defparam \u0|cmd_xbar_mux_002|src_data[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y17_N25
cycloneii_lcell_ff \u0|dma_0|fi|buffer~11 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oFF_data [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|fi|buffer~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer~11_regout ));

// Location: LCCOMB_X27_Y18_N2
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writedata[10]~19 (
// Equation(s):
// \u0|dma_0|wm|oWM_writedata[10]~19_combout  = (\u0|dma_0|fi|buffer~0_regout  & (\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a10 )) # (!\u0|dma_0|fi|buffer~0_regout  & ((\u0|dma_0|fi|buffer~11_regout )))

	.dataa(\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a10 ),
	.datab(\u0|dma_0|fi|buffer~11_regout ),
	.datac(vcc),
	.datad(\u0|dma_0|fi|buffer~0_regout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writedata[10]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writedata[10]~19 .lut_mask = 16'hAACC;
defparam \u0|dma_0|wm|oWM_writedata[10]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N14
cycloneii_lcell_comb \u0|dma_0|fi|buffer_rtl_0_bypass[27]~feeder (
// Equation(s):
// \u0|dma_0|fi|buffer_rtl_0_bypass[27]~feeder_combout  = \u0|dma_0|rm|oFF_data [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|dma_0|rm|oFF_data [10]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|dma_0|fi|buffer_rtl_0_bypass[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[27]~feeder .lut_mask = 16'hF0F0;
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y18_N15
cycloneii_lcell_ff \u0|dma_0|fi|buffer_rtl_0_bypass[27] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|fi|buffer_rtl_0_bypass[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer_rtl_0_bypass [27]));

// Location: LCFF_X27_Y18_N3
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writedata[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writedata[10]~19_combout ),
	.sdata(\u0|dma_0|fi|buffer_rtl_0_bypass [27]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|fi|buffer~38_combout ),
	.ena(\u0|dma_0|wm|oWM_writedata[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writedata [10]));

// Location: LCCOMB_X27_Y18_N12
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[10] (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data [10] = (\u0|cmd_xbar_mux_002|saved_grant [1] & ((\u0|nios2_qsys_0|d_writedata [10]) # ((\u0|dma_0|wm|oWM_writedata [10] & \u0|cmd_xbar_mux_002|saved_grant [2])))) # (!\u0|cmd_xbar_mux_002|saved_grant [1] & 
// (\u0|dma_0|wm|oWM_writedata [10] & (\u0|cmd_xbar_mux_002|saved_grant [2])))

	.dataa(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datab(\u0|dma_0|wm|oWM_writedata [10]),
	.datac(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.datad(\u0|nios2_qsys_0|d_writedata [10]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data [10]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[10] .lut_mask = 16'hEAC0;
defparam \u0|cmd_xbar_mux_002|src_data[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y15_N29
cycloneii_lcell_ff \u0|dma_0|fi|buffer~16 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oFF_data [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|fi|buffer~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer~16_regout ));

// Location: LCCOMB_X27_Y15_N22
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writedata[15]~3 (
// Equation(s):
// \u0|dma_0|wm|oWM_writedata[15]~3_combout  = (\u0|dma_0|fi|buffer~0_regout  & (\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a15 )) # (!\u0|dma_0|fi|buffer~0_regout  & ((\u0|dma_0|fi|buffer~16_regout )))

	.dataa(\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\u0|dma_0|fi|buffer~16_regout ),
	.datac(vcc),
	.datad(\u0|dma_0|fi|buffer~0_regout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writedata[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writedata[15]~3 .lut_mask = 16'hAACC;
defparam \u0|dma_0|wm|oWM_writedata[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N16
cycloneii_lcell_comb \u0|dma_0|fi|buffer_rtl_0_bypass[32]~feeder (
// Equation(s):
// \u0|dma_0|fi|buffer_rtl_0_bypass[32]~feeder_combout  = \u0|dma_0|rm|oFF_data [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|rm|oFF_data [15]),
	.cin(gnd),
	.combout(\u0|dma_0|fi|buffer_rtl_0_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[32]~feeder .lut_mask = 16'hFF00;
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y15_N17
cycloneii_lcell_ff \u0|dma_0|fi|buffer_rtl_0_bypass[32] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|fi|buffer_rtl_0_bypass[32]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer_rtl_0_bypass [32]));

// Location: LCFF_X27_Y15_N23
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writedata[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writedata[15]~3_combout ),
	.sdata(\u0|dma_0|fi|buffer_rtl_0_bypass [32]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|fi|buffer~38_combout ),
	.ena(\u0|dma_0|wm|oWM_writedata[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writedata [15]));

// Location: LCCOMB_X28_Y21_N22
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[15] (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data [15] = (\u0|cmd_xbar_mux_002|saved_grant [1] & ((\u0|nios2_qsys_0|d_writedata [15]) # ((\u0|dma_0|wm|oWM_writedata [15] & \u0|cmd_xbar_mux_002|saved_grant [2])))) # (!\u0|cmd_xbar_mux_002|saved_grant [1] & 
// (((\u0|dma_0|wm|oWM_writedata [15] & \u0|cmd_xbar_mux_002|saved_grant [2]))))

	.dataa(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datab(\u0|nios2_qsys_0|d_writedata [15]),
	.datac(\u0|dma_0|wm|oWM_writedata [15]),
	.datad(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data [15]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[15] .lut_mask = 16'hF888;
defparam \u0|cmd_xbar_mux_002|src_data[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[15]~28 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[15]~28_combout  = ((\u0|nios2_qsys_0|F_iw[15]~27_combout ) # ((\u0|rsp_xbar_demux_002|src0_valid~0_combout  & \u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [15]))) # (!\u0|nios2_qsys_0|D_iw[6]~0_combout )

	.dataa(\u0|nios2_qsys_0|D_iw[6]~0_combout ),
	.datab(\u0|nios2_qsys_0|F_iw[15]~27_combout ),
	.datac(\u0|rsp_xbar_demux_002|src0_valid~0_combout ),
	.datad(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[15]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[15]~28 .lut_mask = 16'hFDDD;
defparam \u0|nios2_qsys_0|F_iw[15]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y17_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[15]~28_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [15]));

// Location: LCCOMB_X21_Y18_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal101~1 (
// Equation(s):
// \u0|nios2_qsys_0|Equal101~1_combout  = (\u0|nios2_qsys_0|Equal101~0_combout  & (!\u0|nios2_qsys_0|D_iw [15] & (\u0|nios2_qsys_0|D_iw [14] & !\u0|nios2_qsys_0|D_iw [13])))

	.dataa(\u0|nios2_qsys_0|Equal101~0_combout ),
	.datab(\u0|nios2_qsys_0|D_iw [15]),
	.datac(\u0|nios2_qsys_0|D_iw [14]),
	.datad(\u0|nios2_qsys_0|D_iw [13]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal101~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal101~1 .lut_mask = 16'h0020;
defparam \u0|nios2_qsys_0|Equal101~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|hbreak_enabled~0 (
// Equation(s):
// \u0|nios2_qsys_0|hbreak_enabled~0_combout  = (\u0|nios2_qsys_0|R_ctrl_break~regout ) # ((\u0|nios2_qsys_0|hbreak_enabled~regout  & !\u0|nios2_qsys_0|Equal101~1_combout ))

	.dataa(\u0|nios2_qsys_0|R_ctrl_break~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|hbreak_enabled~regout ),
	.datad(\u0|nios2_qsys_0|Equal101~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|hbreak_enabled~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|hbreak_enabled~0 .lut_mask = 16'hAAFA;
defparam \u0|nios2_qsys_0|hbreak_enabled~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y20_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|hbreak_enabled (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|hbreak_enabled~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|E_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|hbreak_enabled~regout ));

// Location: LCCOMB_X30_Y19_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[17]~34 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[17]~34_combout  = (\u0|rsp_xbar_demux_001|src0_valid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[17]~20_combout ) # 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout  & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[17]~20_combout ),
	.datac(\u0|rsp_xbar_demux_001|src0_valid~0_combout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[17]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[17]~34 .lut_mask = 16'hE0C0;
defparam \u0|nios2_qsys_0|F_iw[17]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[17]~35 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[17]~35_combout  = (\u0|nios2_qsys_0|F_iw[17]~33_combout ) # ((\u0|nios2_qsys_0|F_iw[17]~34_combout ) # ((\u0|rsp_xbar_demux|src0_valid~0_combout  & \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [17])))

	.dataa(\u0|nios2_qsys_0|F_iw[17]~33_combout ),
	.datab(\u0|rsp_xbar_demux|src0_valid~0_combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [17]),
	.datad(\u0|nios2_qsys_0|F_iw[17]~34_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[17]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[17]~35 .lut_mask = 16'hFFEA;
defparam \u0|nios2_qsys_0|F_iw[17]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[17]~36 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[17]~36_combout  = (\u0|nios2_qsys_0|D_iw[6]~0_combout  & (((\u0|nios2_qsys_0|F_iw[17]~35_combout )))) # (!\u0|nios2_qsys_0|D_iw[6]~0_combout  & (((\u0|nios2_qsys_0|hbreak_enabled~regout )) # (!\u0|nios2_qsys_0|hbreak_req~0_combout 
// )))

	.dataa(\u0|nios2_qsys_0|hbreak_req~0_combout ),
	.datab(\u0|nios2_qsys_0|D_iw[6]~0_combout ),
	.datac(\u0|nios2_qsys_0|hbreak_enabled~regout ),
	.datad(\u0|nios2_qsys_0|F_iw[17]~35_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[17]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[17]~36 .lut_mask = 16'hFD31;
defparam \u0|nios2_qsys_0|F_iw[17]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[17]~36_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [17]));

// Location: LCCOMB_X24_Y21_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src2_lo[11]~2 (
// Equation(s):
// \u0|nios2_qsys_0|R_src2_lo[11]~2_combout  = (!\u0|nios2_qsys_0|R_src2_lo~0_combout  & ((\u0|nios2_qsys_0|R_src2_use_imm~regout  & ((\u0|nios2_qsys_0|D_iw [17]))) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & 
// (\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [11]))))

	.dataa(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.datab(\u0|nios2_qsys_0|D_iw [17]),
	.datac(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datad(\u0|nios2_qsys_0|R_src2_lo~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src2_lo[11]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src2_lo[11]~2 .lut_mask = 16'h00CA;
defparam \u0|nios2_qsys_0|R_src2_lo[11]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y21_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src2_lo[11]~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [11]));

// Location: LCCOMB_X22_Y23_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|E_arith_result[11]~3 (
// Equation(s):
// \u0|nios2_qsys_0|E_arith_result[11]~3_combout  = (\u0|nios2_qsys_0|E_alu_sub~regout  & (\u0|nios2_qsys_0|Add1~22_combout )) # (!\u0|nios2_qsys_0|E_alu_sub~regout  & ((\u0|nios2_qsys_0|Add2~22_combout )))

	.dataa(\u0|nios2_qsys_0|Add1~22_combout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|E_alu_sub~regout ),
	.datad(\u0|nios2_qsys_0|Add2~22_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_arith_result[11]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_arith_result[11]~3 .lut_mask = 16'hAFA0;
defparam \u0|nios2_qsys_0|E_arith_result[11]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_plus_one[9]~18 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_plus_one[9]~18_combout  = (\u0|nios2_qsys_0|F_pc [9] & (!\u0|nios2_qsys_0|F_pc_plus_one[8]~17 )) # (!\u0|nios2_qsys_0|F_pc [9] & ((\u0|nios2_qsys_0|F_pc_plus_one[8]~17 ) # (GND)))
// \u0|nios2_qsys_0|F_pc_plus_one[9]~19  = CARRY((!\u0|nios2_qsys_0|F_pc_plus_one[8]~17 ) # (!\u0|nios2_qsys_0|F_pc [9]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|F_pc [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|nios2_qsys_0|F_pc_plus_one[8]~17 ),
	.combout(\u0|nios2_qsys_0|F_pc_plus_one[9]~18_combout ),
	.cout(\u0|nios2_qsys_0|F_pc_plus_one[9]~19 ));
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_plus_one[9]~18 .lut_mask = 16'h3C3F;
defparam \u0|nios2_qsys_0|F_pc_plus_one[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_no_crst_nxt[9]~7 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_no_crst_nxt[9]~7_combout  = (\u0|nios2_qsys_0|R_ctrl_break~regout ) # ((\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout  & ((\u0|nios2_qsys_0|F_pc_plus_one[9]~18_combout ))) # (!\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout  & 
// (\u0|nios2_qsys_0|E_arith_result[11]~3_combout )))

	.dataa(\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout ),
	.datab(\u0|nios2_qsys_0|E_arith_result[11]~3_combout ),
	.datac(\u0|nios2_qsys_0|F_pc_plus_one[9]~18_combout ),
	.datad(\u0|nios2_qsys_0|R_ctrl_break~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_pc_no_crst_nxt[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_no_crst_nxt[9]~7 .lut_mask = 16'hFFE4;
defparam \u0|nios2_qsys_0|F_pc_no_crst_nxt[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_no_crst_nxt[9]~8 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_no_crst_nxt[9]~8_combout  = (\u0|nios2_qsys_0|F_pc_no_crst_nxt[9]~7_combout  & !\u0|nios2_qsys_0|R_ctrl_exception~regout )

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|F_pc_no_crst_nxt[9]~7_combout ),
	.datac(\u0|nios2_qsys_0|R_ctrl_exception~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_pc_no_crst_nxt[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_no_crst_nxt[9]~8 .lut_mask = 16'h0C0C;
defparam \u0|nios2_qsys_0|F_pc_no_crst_nxt[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y23_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|F_pc[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_pc_no_crst_nxt[9]~8_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|F_pc [9]));

// Location: LCFF_X21_Y22_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|F_pc[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_pc[10]~2_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[10]~20_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout ),
	.sload(\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout ),
	.ena(\u0|nios2_qsys_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|F_pc [10]));

// Location: LCCOMB_X32_Y18_N2
cycloneii_lcell_comb \u0|cmd_xbar_demux|src2_valid (
// Equation(s):
// \u0|cmd_xbar_demux|src2_valid~combout  = (!\u0|nios2_qsys_0|F_pc [11] & (\u0|addr_router|Equal2~0_combout  & (\u0|nios2_qsys_0_instruction_master_translator|uav_read~combout  & \u0|nios2_qsys_0|F_pc [10])))

	.dataa(\u0|nios2_qsys_0|F_pc [11]),
	.datab(\u0|addr_router|Equal2~0_combout ),
	.datac(\u0|nios2_qsys_0_instruction_master_translator|uav_read~combout ),
	.datad(\u0|nios2_qsys_0|F_pc [10]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_demux|src2_valid~combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_demux|src2_valid .lut_mask = 16'h4000;
defparam \u0|cmd_xbar_demux|src2_valid .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N30
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|arb|grant[0]~1 (
// Equation(s):
// \u0|cmd_xbar_mux_002|arb|grant[0]~1_combout  = ((\u0|cmd_xbar_mux_002|arb|adder|full_adder.cout [1] & ((\u0|cmd_xbar_mux_002|arb|top_priority_reg [2]) # (!\u0|dma_0|wm|oWM_write~regout ))) # (!\u0|cmd_xbar_mux_002|arb|adder|full_adder.cout [1] & 
// (!\u0|dma_0|wm|oWM_write~regout  & \u0|cmd_xbar_mux_002|arb|top_priority_reg [2]))) # (!\u0|cmd_xbar_mux_002|arb|top_priority_reg [0])

	.dataa(\u0|cmd_xbar_mux_002|arb|adder|full_adder.cout [1]),
	.datab(\u0|cmd_xbar_mux_002|arb|top_priority_reg [0]),
	.datac(\u0|dma_0|wm|oWM_write~regout ),
	.datad(\u0|cmd_xbar_mux_002|arb|top_priority_reg [2]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|arb|grant[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|arb|grant[0]~1 .lut_mask = 16'hBF3B;
defparam \u0|cmd_xbar_mux_002|arb|grant[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N10
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|arb|grant[0]~2 (
// Equation(s):
// \u0|cmd_xbar_mux_002|arb|grant[0]~2_combout  = (\u0|cmd_xbar_demux|src2_valid~combout  & \u0|cmd_xbar_mux_002|arb|grant[0]~1_combout )

	.dataa(vcc),
	.datab(\u0|cmd_xbar_demux|src2_valid~combout ),
	.datac(vcc),
	.datad(\u0|cmd_xbar_mux_002|arb|grant[0]~1_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|arb|grant[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|arb|grant[0]~2 .lut_mask = 16'hCC00;
defparam \u0|cmd_xbar_mux_002|arb|grant[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y17_N29
cycloneii_lcell_ff \u0|cmd_xbar_mux_002|saved_grant[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|cmd_xbar_mux_002|arb|grant[0]~2_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cmd_xbar_mux_002|update_grant~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|cmd_xbar_mux_002|saved_grant [0]));

// Location: LCCOMB_X33_Y17_N28
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|WideOr1~0 (
// Equation(s):
// \u0|cmd_xbar_mux_002|WideOr1~0_combout  = (\u0|cmd_xbar_mux_002|saved_grant [1] & ((\u0|cmd_xbar_demux_001|src2_valid~0_combout ) # ((\u0|cmd_xbar_mux_002|saved_grant [0] & \u0|cmd_xbar_demux|src2_valid~combout )))) # (!\u0|cmd_xbar_mux_002|saved_grant 
// [1] & (((\u0|cmd_xbar_mux_002|saved_grant [0] & \u0|cmd_xbar_demux|src2_valid~combout ))))

	.dataa(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datab(\u0|cmd_xbar_demux_001|src2_valid~0_combout ),
	.datac(\u0|cmd_xbar_mux_002|saved_grant [0]),
	.datad(\u0|cmd_xbar_demux|src2_valid~combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|WideOr1~0 .lut_mask = 16'hF888;
defparam \u0|cmd_xbar_mux_002|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N10
cycloneii_lcell_comb \u0|nios2_qsys_0_data_master_translator|read_accepted~1 (
// Equation(s):
// \u0|nios2_qsys_0_data_master_translator|read_accepted~1_combout  = (\u0|nios2_qsys_0_data_master_translator|av_waitrequest~2_combout  & ((\u0|nios2_qsys_0_data_master_translator|read_accepted~regout ) # ((\u0|nios2_qsys_0|d_read~regout  & 
// \u0|nios2_qsys_0_data_master_translator|read_accepted~0_combout ))))

	.dataa(\u0|nios2_qsys_0|d_read~regout ),
	.datab(\u0|nios2_qsys_0_data_master_translator|read_accepted~0_combout ),
	.datac(\u0|nios2_qsys_0_data_master_translator|read_accepted~regout ),
	.datad(\u0|nios2_qsys_0_data_master_translator|av_waitrequest~2_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_data_master_translator|read_accepted~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_data_master_translator|read_accepted~1 .lut_mask = 16'hF800;
defparam \u0|nios2_qsys_0_data_master_translator|read_accepted~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y15_N11
cycloneii_lcell_ff \u0|nios2_qsys_0_data_master_translator|read_accepted (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0_data_master_translator|read_accepted~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_data_master_translator|read_accepted~regout ));

// Location: LCCOMB_X33_Y17_N14
cycloneii_lcell_comb \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1 (
// Equation(s):
// \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout  = (\u0|nios2_qsys_0|d_read~regout  & (\u0|cmd_xbar_mux_002|saved_grant [1] & !\u0|nios2_qsys_0_data_master_translator|read_accepted~regout ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|d_read~regout ),
	.datac(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datad(\u0|nios2_qsys_0_data_master_translator|read_accepted~regout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1 .lut_mask = 16'h00C0;
defparam \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N24
cycloneii_lcell_comb \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~2 (
// Equation(s):
// \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~2_combout  = (\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout  & ((\u0|cmd_xbar_mux_002|WideOr1~0_combout ) # 
// ((\u0|cmd_xbar_mux_002|src_valid~0_combout )))) # (!\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout  & (\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout  & 
// ((\u0|cmd_xbar_mux_002|WideOr1~0_combout ) # (\u0|cmd_xbar_mux_002|src_valid~0_combout ))))

	.dataa(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout ),
	.datab(\u0|cmd_xbar_mux_002|WideOr1~0_combout ),
	.datac(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout ),
	.datad(\u0|cmd_xbar_mux_002|src_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~2 .lut_mask = 16'hFAC8;
defparam \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N30
cycloneii_lcell_comb \u0|onchip_memory2_1_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u0|onchip_memory2_1_s1_translator|read_latency_shift_reg~0_combout  = (\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout  & 
// (\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~2_combout  & !\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout ),
	.datac(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~2_combout ),
	.datad(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_1_s1_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_1_s1_translator|read_latency_shift_reg~0 .lut_mask = 16'h00C0;
defparam \u0|onchip_memory2_1_s1_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N12
cycloneii_lcell_comb \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout  = (\u0|onchip_memory2_1_s1_translator|read_latency_shift_reg~0_combout ) # 
// ((\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & ((\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) # (!\u0|onchip_memory2_1_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|onchip_memory2_1_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|onchip_memory2_1_s1_translator|read_latency_shift_reg~0_combout ),
	.datac(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datad(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 16'hFCDC;
defparam \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y17_N13
cycloneii_lcell_ff \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]));

// Location: LCCOMB_X30_Y17_N24
cycloneii_lcell_comb \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout  = (\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ) # 
// ((\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ((!\u0|onchip_memory2_1_s1_translator|read_latency_shift_reg [0]) # (!\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]))))

	.dataa(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datab(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datac(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|onchip_memory2_1_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'hBAFA;
defparam \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y17_N25
cycloneii_lcell_ff \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]));

// Location: LCCOMB_X30_Y17_N0
cycloneii_lcell_comb \u0|onchip_memory2_1|wren~2 (
// Equation(s):
// \u0|onchip_memory2_1|wren~2_combout  = (!\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ((\u0|cmd_xbar_mux_002|src_valid~0_combout ) # ((\u0|nios2_qsys_0_data_master_translator|uav_write~0_combout  & 
// \u0|cmd_xbar_mux_002|saved_grant [1]))))

	.dataa(\u0|cmd_xbar_mux_002|src_valid~0_combout ),
	.datab(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|nios2_qsys_0_data_master_translator|uav_write~0_combout ),
	.datad(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_1|wren~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_1|wren~2 .lut_mask = 16'h3222;
defparam \u0|onchip_memory2_1|wren~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y17_N3
cycloneii_lcell_ff \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]~regout ));

// Location: LCCOMB_X30_Y17_N2
cycloneii_lcell_comb \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2 (
// Equation(s):
// \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout  = (\u0|onchip_memory2_1|wren~2_combout ) # ((\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]~regout  & 
// \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]))

	.dataa(vcc),
	.datab(\u0|onchip_memory2_1|wren~2_combout ),
	.datac(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]~regout ),
	.datad(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2 .lut_mask = 16'hFCCC;
defparam \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y17_N23
cycloneii_lcell_ff \u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout ));

// Location: LCFF_X30_Y18_N17
cycloneii_lcell_ff \u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]~regout ));

// Location: LCCOMB_X30_Y18_N16
cycloneii_lcell_comb \u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4 (
// Equation(s):
// \u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout  = (\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// (((\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]~regout )))) # (!\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & (\u0|nios2_qsys_0_data_master_translator|uav_write~0_combout  & 
// ((\u0|cmd_xbar_mux_003|saved_grant [1]))))

	.dataa(\u0|nios2_qsys_0_data_master_translator|uav_write~0_combout ),
	.datab(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]~regout ),
	.datad(\u0|cmd_xbar_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4 .lut_mask = 16'hE2C0;
defparam \u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y18_N27
cycloneii_lcell_ff \u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout ));

// Location: LCCOMB_X30_Y18_N26
cycloneii_lcell_comb \u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0 (
// Equation(s):
// \u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout  = (\u0|rsp_xbar_demux_002|src0_valid~0_combout  & (!\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout  & 
// ((!\u0|rsp_xbar_demux_003|src0_valid~0_combout ) # (!\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout )))) # (!\u0|rsp_xbar_demux_002|src0_valid~0_combout  & (((!\u0|rsp_xbar_demux_003|src0_valid~0_combout ) # 
// (!\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout ))))

	.dataa(\u0|rsp_xbar_demux_002|src0_valid~0_combout ),
	.datab(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout ),
	.datac(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout ),
	.datad(\u0|rsp_xbar_demux_003|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0 .lut_mask = 16'h0777;
defparam \u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N22
cycloneii_lcell_comb \u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2 (
// Equation(s):
// \u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout  = (\u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout  & 
// (\u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout  & \u0|rsp_xbar_mux|WideOr1~0_combout ))

	.dataa(\u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout ),
	.datab(\u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout ),
	.datac(vcc),
	.datad(\u0|rsp_xbar_mux|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2 .lut_mask = 16'h8800;
defparam \u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_no_crst_nxt[11]~5 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_no_crst_nxt[11]~5_combout  = (\u0|nios2_qsys_0|R_ctrl_break~regout ) # ((\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout  & ((\u0|nios2_qsys_0|F_pc_plus_one[11]~22_combout ))) # (!\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout  & 
// (\u0|nios2_qsys_0|E_arith_result[13]~2_combout )))

	.dataa(\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout ),
	.datab(\u0|nios2_qsys_0|E_arith_result[13]~2_combout ),
	.datac(\u0|nios2_qsys_0|F_pc_plus_one[11]~22_combout ),
	.datad(\u0|nios2_qsys_0|R_ctrl_break~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_pc_no_crst_nxt[11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_no_crst_nxt[11]~5 .lut_mask = 16'hFFE4;
defparam \u0|nios2_qsys_0|F_pc_no_crst_nxt[11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_no_crst_nxt[11]~6 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_no_crst_nxt[11]~6_combout  = (\u0|nios2_qsys_0|F_pc_no_crst_nxt[11]~5_combout  & !\u0|nios2_qsys_0|R_ctrl_exception~regout )

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|F_pc_no_crst_nxt[11]~5_combout ),
	.datac(\u0|nios2_qsys_0|R_ctrl_exception~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_pc_no_crst_nxt[11]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_no_crst_nxt[11]~6 .lut_mask = 16'h0C0C;
defparam \u0|nios2_qsys_0|F_pc_no_crst_nxt[11]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y23_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|F_pc[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_pc_no_crst_nxt[11]~6_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|F_pc [11]));

// Location: LCCOMB_X32_Y18_N0
cycloneii_lcell_comb \u0|addr_router|Equal2~1 (
// Equation(s):
// \u0|addr_router|Equal2~1_combout  = (!\u0|nios2_qsys_0|F_pc [10] & (\u0|addr_router|Equal2~0_combout  & (\u0|nios2_qsys_0|F_pc [11] & \u0|nios2_qsys_0|F_pc [9])))

	.dataa(\u0|nios2_qsys_0|F_pc [10]),
	.datab(\u0|addr_router|Equal2~0_combout ),
	.datac(\u0|nios2_qsys_0|F_pc [11]),
	.datad(\u0|nios2_qsys_0|F_pc [9]),
	.cin(gnd),
	.combout(\u0|addr_router|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|addr_router|Equal2~1 .lut_mask = 16'h4000;
defparam \u0|addr_router|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N8
cycloneii_lcell_comb \u0|nios2_qsys_0_instruction_master_translator|read_accepted~2 (
// Equation(s):
// \u0|nios2_qsys_0_instruction_master_translator|read_accepted~2_combout  = (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|waitrequest~regout  & 
// (!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & (\u0|cmd_xbar_mux|saved_grant [0] & \u0|addr_router|Equal2~1_combout )))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|waitrequest~regout ),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|cmd_xbar_mux|saved_grant [0]),
	.datad(\u0|addr_router|Equal2~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_instruction_master_translator|read_accepted~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_instruction_master_translator|read_accepted~2 .lut_mask = 16'h1000;
defparam \u0|nios2_qsys_0_instruction_master_translator|read_accepted~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N18
cycloneii_lcell_comb \u0|addr_router|Equal1~0 (
// Equation(s):
// \u0|addr_router|Equal1~0_combout  = ((\u0|nios2_qsys_0|F_pc [11]) # (!\u0|nios2_qsys_0|F_pc [10])) # (!\u0|addr_router|Equal2~0_combout )

	.dataa(vcc),
	.datab(\u0|addr_router|Equal2~0_combout ),
	.datac(\u0|nios2_qsys_0|F_pc [11]),
	.datad(\u0|nios2_qsys_0|F_pc [10]),
	.cin(gnd),
	.combout(\u0|addr_router|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|addr_router|Equal1~0 .lut_mask = 16'hF3FF;
defparam \u0|addr_router|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N14
cycloneii_lcell_comb \u0|nios2_qsys_0_instruction_master_translator|read_accepted~3 (
// Equation(s):
// \u0|nios2_qsys_0_instruction_master_translator|read_accepted~3_combout  = (\u0|nios2_qsys_0_instruction_master_translator|read_accepted~2_combout ) # ((\u0|cmd_xbar_mux_002|saved_grant [0] & 
// (!\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & !\u0|addr_router|Equal1~0_combout )))

	.dataa(\u0|cmd_xbar_mux_002|saved_grant [0]),
	.datab(\u0|nios2_qsys_0_instruction_master_translator|read_accepted~2_combout ),
	.datac(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|addr_router|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_instruction_master_translator|read_accepted~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_instruction_master_translator|read_accepted~3 .lut_mask = 16'hCCCE;
defparam \u0|nios2_qsys_0_instruction_master_translator|read_accepted~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N4
cycloneii_lcell_comb \u0|nios2_qsys_0_instruction_master_translator|read_accepted~4 (
// Equation(s):
// \u0|nios2_qsys_0_instruction_master_translator|read_accepted~4_combout  = (\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout  & (!\u0|nios2_qsys_0|i_read~regout  & 
// ((\u0|nios2_qsys_0_instruction_master_translator|read_accepted~1_combout ) # (\u0|nios2_qsys_0_instruction_master_translator|read_accepted~3_combout ))))

	.dataa(\u0|nios2_qsys_0_instruction_master_translator|read_accepted~1_combout ),
	.datab(\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout ),
	.datac(\u0|nios2_qsys_0_instruction_master_translator|read_accepted~3_combout ),
	.datad(\u0|nios2_qsys_0|i_read~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_instruction_master_translator|read_accepted~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_instruction_master_translator|read_accepted~4 .lut_mask = 16'h00C8;
defparam \u0|nios2_qsys_0_instruction_master_translator|read_accepted~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N12
cycloneii_lcell_comb \u0|nios2_qsys_0_instruction_master_translator|read_accepted~5 (
// Equation(s):
// \u0|nios2_qsys_0_instruction_master_translator|read_accepted~5_combout  = (!\u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout  & ((\u0|nios2_qsys_0_instruction_master_translator|read_accepted~regout 
// ) # (\u0|nios2_qsys_0_instruction_master_translator|read_accepted~4_combout )))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout ),
	.datac(\u0|nios2_qsys_0_instruction_master_translator|read_accepted~regout ),
	.datad(\u0|nios2_qsys_0_instruction_master_translator|read_accepted~4_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_instruction_master_translator|read_accepted~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_instruction_master_translator|read_accepted~5 .lut_mask = 16'h3330;
defparam \u0|nios2_qsys_0_instruction_master_translator|read_accepted~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y18_N13
cycloneii_lcell_ff \u0|nios2_qsys_0_instruction_master_translator|read_accepted (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0_instruction_master_translator|read_accepted~5_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_instruction_master_translator|read_accepted~regout ));

// Location: LCCOMB_X31_Y17_N22
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_valid~2 (
// Equation(s):
// \u0|cmd_xbar_mux|src_valid~2_combout  = (!\u0|nios2_qsys_0_instruction_master_translator|read_accepted~regout  & (!\u0|nios2_qsys_0|i_read~regout  & \u0|addr_router|Equal2~1_combout ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0_instruction_master_translator|read_accepted~regout ),
	.datac(\u0|nios2_qsys_0|i_read~regout ),
	.datad(\u0|addr_router|Equal2~1_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_valid~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_valid~2 .lut_mask = 16'h0300;
defparam \u0|cmd_xbar_mux|src_valid~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N6
cycloneii_lcell_comb \u0|cmd_xbar_mux|arb|grant[0]~1 (
// Equation(s):
// \u0|cmd_xbar_mux|arb|grant[0]~1_combout  = (\u0|cmd_xbar_mux|src_valid~2_combout  & (((!\u0|cmd_xbar_demux_001|src0_valid~0_combout  & \u0|cmd_xbar_mux|arb|top_priority_reg [1])) # (!\u0|cmd_xbar_mux|arb|top_priority_reg [0])))

	.dataa(\u0|cmd_xbar_mux|arb|top_priority_reg [0]),
	.datab(\u0|cmd_xbar_demux_001|src0_valid~0_combout ),
	.datac(\u0|cmd_xbar_mux|src_valid~2_combout ),
	.datad(\u0|cmd_xbar_mux|arb|top_priority_reg [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|arb|grant[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|arb|grant[0]~1 .lut_mask = 16'h7050;
defparam \u0|cmd_xbar_mux|arb|grant[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y17_N7
cycloneii_lcell_ff \u0|cmd_xbar_mux|saved_grant[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|arb|grant[0]~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cmd_xbar_mux|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|cmd_xbar_mux|saved_grant [0]));

// Location: LCCOMB_X31_Y17_N4
cycloneii_lcell_comb \u0|cmd_xbar_mux|WideOr1 (
// Equation(s):
// \u0|cmd_xbar_mux|WideOr1~combout  = (\u0|cmd_xbar_mux|src_valid~2_combout  & ((\u0|cmd_xbar_mux|saved_grant [0]) # ((\u0|cmd_xbar_demux_001|src0_valid~0_combout  & \u0|cmd_xbar_mux|saved_grant [1])))) # (!\u0|cmd_xbar_mux|src_valid~2_combout  & 
// (\u0|cmd_xbar_demux_001|src0_valid~0_combout  & ((\u0|cmd_xbar_mux|saved_grant [1]))))

	.dataa(\u0|cmd_xbar_mux|src_valid~2_combout ),
	.datab(\u0|cmd_xbar_demux_001|src0_valid~0_combout ),
	.datac(\u0|cmd_xbar_mux|saved_grant [0]),
	.datad(\u0|cmd_xbar_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|WideOr1 .lut_mask = 16'hECA0;
defparam \u0|cmd_xbar_mux|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|write~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|write~0_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|write~regout  & (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|waitrequest~regout )))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|write~regout  & (\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout  & (\u0|cmd_xbar_mux|WideOr1~combout )))

	.dataa(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.datab(\u0|cmd_xbar_mux|WideOr1~combout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|write~regout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|waitrequest~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|write~0 .lut_mask = 16'hF808;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y17_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|write (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|write~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|write~regout ));

// Location: LCCOMB_X29_Y23_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|debugaccess~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|write~regout  & \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout ))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|debugaccess~regout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|write~regout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0 .lut_mask = 16'h8080;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_error~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_error~0_combout  = (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|always1~0_combout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_error~regout ) # ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [1] & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [1]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|always1~0_combout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_error~regout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_error~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_error~0 .lut_mask = 16'h3230;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_error~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y23_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_error (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_error~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_error~regout ));

// Location: LCCOMB_X28_Y20_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata[0]~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata[0]~0_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_error~regout )))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout  & 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [0] & ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [0]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_error~regout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata[0]~0 .lut_mask = 16'hC5C0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[0]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[0]~feeder_combout  = \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata[0]~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata[0]~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y20_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[0]~feeder_combout ),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [0]));

// Location: LCFF_X28_Y19_N27
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [0]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [0]));

// Location: LCCOMB_X28_Y19_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[0]~3 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[0]~3_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[0]~3_combout  & ((\u0|rsp_xbar_demux_001|src0_valid~0_combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [0] & 
// \u0|rsp_xbar_demux|src0_valid~0_combout )))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[0]~3_combout  & (((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [0] & \u0|rsp_xbar_demux|src0_valid~0_combout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[0]~3_combout ),
	.datab(\u0|rsp_xbar_demux_001|src0_valid~0_combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [0]),
	.datad(\u0|rsp_xbar_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[0]~3 .lut_mask = 16'hF888;
defparam \u0|nios2_qsys_0|F_iw[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[0]~5 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[0]~5_combout  = (\u0|nios2_qsys_0|D_iw[6]~0_combout  & ((\u0|nios2_qsys_0|F_iw[0]~4_combout ) # (\u0|nios2_qsys_0|F_iw[0]~3_combout )))

	.dataa(\u0|nios2_qsys_0|F_iw[0]~4_combout ),
	.datab(\u0|nios2_qsys_0|D_iw[6]~0_combout ),
	.datac(\u0|nios2_qsys_0|F_iw[0]~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[0]~5 .lut_mask = 16'hC8C8;
defparam \u0|nios2_qsys_0|F_iw[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y18_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[0]~5_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [0]));

// Location: LCCOMB_X20_Y18_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_ld~4 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_ld~4_combout  = (\u0|nios2_qsys_0|D_iw [1] & (\u0|nios2_qsys_0|D_iw [0] & ((\u0|nios2_qsys_0|D_iw [2]) # (!\u0|nios2_qsys_0|D_iw [4]))))

	.dataa(\u0|nios2_qsys_0|D_iw [1]),
	.datab(\u0|nios2_qsys_0|D_iw [2]),
	.datac(\u0|nios2_qsys_0|D_iw [4]),
	.datad(\u0|nios2_qsys_0|D_iw [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_ld~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_ld~4 .lut_mask = 16'h8A00;
defparam \u0|nios2_qsys_0|D_ctrl_ld~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y18_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|R_ctrl_ld (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_ctrl_ld~4_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_ctrl_ld~regout ));

// Location: LCCOMB_X19_Y20_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~0 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~0_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & \u0|nios2_qsys_0|E_new_inst~regout )

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datac(\u0|nios2_qsys_0|E_new_inst~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~0 .lut_mask = 16'hC0C0;
defparam \u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|d_read_nxt (
// Equation(s):
// \u0|nios2_qsys_0|d_read_nxt~combout  = (\u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~0_combout ) # ((\u0|nios2_qsys_0|d_read~regout  & ((\u0|rsp_xbar_mux_001|WideOr1~1_combout ) # (\u0|nios2_qsys_0_data_master_translator|av_waitrequest~5_combout ))))

	.dataa(\u0|rsp_xbar_mux_001|WideOr1~1_combout ),
	.datab(\u0|nios2_qsys_0|av_ld_waiting_for_data_nxt~0_combout ),
	.datac(\u0|nios2_qsys_0|d_read~regout ),
	.datad(\u0|nios2_qsys_0_data_master_translator|av_waitrequest~5_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|d_read_nxt~combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|d_read_nxt .lut_mask = 16'hFCEC;
defparam \u0|nios2_qsys_0|d_read_nxt .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y19_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|d_read (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|d_read_nxt~combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_read~regout ));

// Location: LCCOMB_X31_Y15_N6
cycloneii_lcell_comb \u0|cmd_xbar_mux_003|src_payload~0 (
// Equation(s):
// \u0|cmd_xbar_mux_003|src_payload~0_combout  = (\u0|nios2_qsys_0|d_read~regout  & !\u0|nios2_qsys_0_data_master_translator|read_accepted~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|d_read~regout ),
	.datad(\u0|nios2_qsys_0_data_master_translator|read_accepted~regout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_003|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_003|src_payload~0 .lut_mask = 16'h00F0;
defparam \u0|cmd_xbar_mux_003|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N26
cycloneii_lcell_comb \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout  = (\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout ) # 
// ((\u0|jtag_uart_0|av_waitrequest~regout  & (\u0|jtag_uart_0|av_waitrequest~0_combout  & \u0|cmd_xbar_mux_003|src_payload~0_combout )))

	.dataa(\u0|jtag_uart_0|av_waitrequest~regout ),
	.datab(\u0|jtag_uart_0|av_waitrequest~0_combout ),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout ),
	.datad(\u0|cmd_xbar_mux_003|src_payload~0_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 16'hF8F0;
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y15_N27
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]));

// Location: LCCOMB_X31_Y15_N22
cycloneii_lcell_comb \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3 (
// Equation(s):
// \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout  = (\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & 
// (!\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ) # 
// (\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1])))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & 
// (\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout  & ((\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]))))

	.dataa(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ),
	.datab(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3 .lut_mask = 16'h32A0;
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y15_N23
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]));

// Location: LCCOMB_X34_Y18_N16
cycloneii_lcell_comb \u0|addr_router_001|Equal4~0 (
// Equation(s):
// \u0|addr_router_001|Equal4~0_combout  = (!\u0|nios2_qsys_0|W_alu_result [3] & (!\u0|nios2_qsys_0|W_alu_result [5] & (!\u0|nios2_qsys_0|W_alu_result [4] & \u0|nios2_qsys_0|W_alu_result [6])))

	.dataa(\u0|nios2_qsys_0|W_alu_result [3]),
	.datab(\u0|nios2_qsys_0|W_alu_result [5]),
	.datac(\u0|nios2_qsys_0|W_alu_result [4]),
	.datad(\u0|nios2_qsys_0|W_alu_result [6]),
	.cin(gnd),
	.combout(\u0|addr_router_001|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|addr_router_001|Equal4~0 .lut_mask = 16'h0100;
defparam \u0|addr_router_001|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N14
cycloneii_lcell_comb \u0|jtag_uart_0|av_waitrequest~0 (
// Equation(s):
// \u0|jtag_uart_0|av_waitrequest~0_combout  = (\u0|addr_router_001|Equal3~3_combout  & (!\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & \u0|addr_router_001|Equal4~0_combout ))

	.dataa(\u0|addr_router_001|Equal3~3_combout ),
	.datab(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|addr_router_001|Equal4~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|av_waitrequest~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|av_waitrequest~0 .lut_mask = 16'h2020;
defparam \u0|jtag_uart_0|av_waitrequest~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
cycloneii_lcell_comb \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  = (\u0|jtag_uart_0|av_waitrequest~regout  & (\u0|jtag_uart_0|av_waitrequest~0_combout  & (\u0|cmd_xbar_mux_003|src_payload~0_combout  & 
// \u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout )))

	.dataa(\u0|jtag_uart_0|av_waitrequest~regout ),
	.datab(\u0|jtag_uart_0|av_waitrequest~0_combout ),
	.datac(\u0|cmd_xbar_mux_003|src_payload~0_combout ),
	.datad(\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 .lut_mask = 16'h8000;
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y15_N1
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]));

// Location: LCCOMB_X31_Y15_N2
cycloneii_lcell_comb \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~3 (
// Equation(s):
// \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~3_combout  = (\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// (\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout )) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// ((\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & ((\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout ))) # 
// (!\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & (\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout ))))

	.dataa(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout ),
	.datab(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout ),
	.datad(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~3 .lut_mask = 16'hB8AA;
defparam \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y15_N3
cycloneii_lcell_ff \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~3_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout ));

// Location: LCCOMB_X30_Y16_N2
cycloneii_lcell_comb \u0|nios2_qsys_0_data_master_translator|av_waitrequest~5 (
// Equation(s):
// \u0|nios2_qsys_0_data_master_translator|av_waitrequest~5_combout  = (\u0|nios2_qsys_0_data_master_translator|av_waitrequest~1_combout ) # ((\u0|nios2_qsys_0_data_master_translator|av_waitrequest~0_combout ) # 
// ((\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout  & \u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))

	.dataa(\u0|nios2_qsys_0_data_master_translator|av_waitrequest~1_combout ),
	.datab(\u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout ),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|nios2_qsys_0_data_master_translator|av_waitrequest~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_data_master_translator|av_waitrequest~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_data_master_translator|av_waitrequest~5 .lut_mask = 16'hFFEA;
defparam \u0|nios2_qsys_0_data_master_translator|av_waitrequest~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_align_cycle_nxt[0]~0 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_align_cycle_nxt[0]~0_combout  = (!\u0|nios2_qsys_0|av_ld_align_cycle [0] & ((\u0|rsp_xbar_mux_001|WideOr1~1_combout ) # ((\u0|nios2_qsys_0_data_master_translator|av_waitrequest~5_combout ) # (!\u0|nios2_qsys_0|d_read~regout ))))

	.dataa(\u0|rsp_xbar_mux_001|WideOr1~1_combout ),
	.datab(\u0|nios2_qsys_0_data_master_translator|av_waitrequest~5_combout ),
	.datac(\u0|nios2_qsys_0|av_ld_align_cycle [0]),
	.datad(\u0|nios2_qsys_0|d_read~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_align_cycle_nxt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_align_cycle_nxt[0]~0 .lut_mask = 16'h0E0F;
defparam \u0|nios2_qsys_0|av_ld_align_cycle_nxt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y19_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_align_cycle[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_align_cycle_nxt[0]~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_align_cycle [0]));

// Location: LCCOMB_X20_Y19_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal1~0 (
// Equation(s):
// \u0|nios2_qsys_0|Equal1~0_combout  = (\u0|nios2_qsys_0|D_iw [3] & !\u0|nios2_qsys_0|D_iw [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|D_iw [3]),
	.datad(\u0|nios2_qsys_0|D_iw [4]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal1~0 .lut_mask = 16'h00F0;
defparam \u0|nios2_qsys_0|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_aligning_data_nxt~0 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_aligning_data_nxt~0_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((\u0|nios2_qsys_0|av_ld_align_cycle [0] $ (!\u0|nios2_qsys_0|Equal1~0_combout )) # (!\u0|nios2_qsys_0|av_ld_align_cycle [1])))

	.dataa(\u0|nios2_qsys_0|av_ld_align_cycle [1]),
	.datab(\u0|nios2_qsys_0|av_ld_align_cycle [0]),
	.datac(\u0|nios2_qsys_0|Equal1~0_combout ),
	.datad(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_aligning_data_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_aligning_data_nxt~0 .lut_mask = 16'hD700;
defparam \u0|nios2_qsys_0|av_ld_aligning_data_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_aligning_data_nxt~1 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_aligning_data_nxt~1_combout  = (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & !\u0|nios2_qsys_0|D_iw [4])

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|D_iw [4]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_aligning_data_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_aligning_data_nxt~1 .lut_mask = 16'h0033;
defparam \u0|nios2_qsys_0|av_ld_aligning_data_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_aligning_data_nxt~2 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_aligning_data_nxt~2_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data_nxt~0_combout ) # ((\u0|nios2_qsys_0|d_read~regout  & (\u0|nios2_qsys_0|av_ld_aligning_data_nxt~1_combout  & 
// !\u0|nios2_qsys_0_data_master_translator|av_waitrequest~2_combout )))

	.dataa(\u0|nios2_qsys_0|d_read~regout ),
	.datab(\u0|nios2_qsys_0|av_ld_aligning_data_nxt~0_combout ),
	.datac(\u0|nios2_qsys_0|av_ld_aligning_data_nxt~1_combout ),
	.datad(\u0|nios2_qsys_0_data_master_translator|av_waitrequest~2_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_aligning_data_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_aligning_data_nxt~2 .lut_mask = 16'hCCEC;
defparam \u0|nios2_qsys_0|av_ld_aligning_data_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y19_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_aligning_data (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_aligning_data_nxt~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_aligning_data~regout ));

// Location: LCCOMB_X23_Y19_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte1_data[0]~7 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte1_data[0]~7_combout  = (\u0|nios2_qsys_0|av_ld_aligning_data~regout  & ((\u0|nios2_qsys_0|av_fill_bit~0_combout ))) # (!\u0|nios2_qsys_0|av_ld_aligning_data~regout  & (\u0|rsp_xbar_mux_001|src_data [8]))

	.dataa(\u0|rsp_xbar_mux_001|src_data [8]),
	.datab(\u0|nios2_qsys_0|av_ld_aligning_data~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte1_data[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte1_data[0]~7 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|av_ld_byte1_data[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y19_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte1_data[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte1_data[0]~7_combout ),
	.sdata(\u0|nios2_qsys_0|av_ld_byte2_data [0]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.ena(\u0|nios2_qsys_0|av_ld_byte1_data_en~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte1_data [0]));

// Location: LCCOMB_X35_Y18_N6
cycloneii_lcell_comb \u0|dma_0|control|oReaddata~3 (
// Equation(s):
// \u0|dma_0|control|oReaddata~3_combout  = (\u0|rst_controller|r_sync_rst~regout  & \u0|dma_0|control|status [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|rst_controller|r_sync_rst~regout ),
	.datad(\u0|dma_0|control|status [0]),
	.cin(gnd),
	.combout(\u0|dma_0|control|oReaddata~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oReaddata~3 .lut_mask = 16'hF000;
defparam \u0|dma_0|control|oReaddata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y18_N7
cycloneii_lcell_ff \u0|dma_0|control|oReaddata[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oReaddata~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oReaddata[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oReaddata [0]));

// Location: LCFF_X25_Y18_N13
cycloneii_lcell_ff \u0|dma_0_control_translator|av_readdata_pre[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|dma_0|control|oReaddata [0]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0_control_translator|av_readdata_pre [0]));

// Location: LCCOMB_X25_Y18_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~14 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~14_combout  = (\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [0] & ((\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # ((\u0|dma_0_control_translator|av_readdata_pre [0] & 
// \u0|rsp_xbar_demux_003|src1_valid~0_combout )))) # (!\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [0] & (\u0|dma_0_control_translator|av_readdata_pre [0] & ((\u0|rsp_xbar_demux_003|src1_valid~0_combout ))))

	.dataa(\u0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [0]),
	.datab(\u0|dma_0_control_translator|av_readdata_pre [0]),
	.datac(\u0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|rsp_xbar_demux_003|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~14 .lut_mask = 16'hECA0;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~15 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~15_combout  = (\u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~14_combout ) # ((\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [0] & \u0|rsp_xbar_demux_002|src1_valid~0_combout ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~14_combout ),
	.datac(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [0]),
	.datad(\u0|rsp_xbar_demux_002|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~15 .lut_mask = 16'hFCCC;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~16 (
// Equation(s):
// \u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~16_combout  = (\u0|nios2_qsys_0|av_ld_rshift8~1_combout  & ((\u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~13_combout ) # ((\u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~15_combout )))) # 
// (!\u0|nios2_qsys_0|av_ld_rshift8~1_combout  & (((\u0|nios2_qsys_0|av_ld_byte1_data [0]))))

	.dataa(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~13_combout ),
	.datab(\u0|nios2_qsys_0|av_ld_byte1_data [0]),
	.datac(\u0|nios2_qsys_0|av_ld_rshift8~1_combout ),
	.datad(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~15_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~16 .lut_mask = 16'hFCAC;
defparam \u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y19_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|av_ld_byte0_data[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|av_ld_byte0_data_nxt[0]~16_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|av_ld_byte0_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|av_ld_byte0_data [0]));

// Location: LCCOMB_X24_Y17_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[8]~43 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[8]~43_combout  = (\u0|rsp_xbar_demux_001|src0_valid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[8]~23_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout  
// & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[8]~23_combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout ),
	.datac(\u0|rsp_xbar_demux_001|src0_valid~0_combout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[8]~43_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[8]~43 .lut_mask = 16'hE0A0;
defparam \u0|nios2_qsys_0|F_iw[8]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~15 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~15_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20] & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout )))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~15 .lut_mask = 16'hAC0C;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y20_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [8]));

// Location: LCFF_X24_Y17_N19
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [8]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [8]));

// Location: LCCOMB_X24_Y17_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[8]~44 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[8]~44_combout  = (\u0|nios2_qsys_0|F_iw[8]~43_combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [8] & \u0|rsp_xbar_demux|src0_valid~0_combout ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|F_iw[8]~43_combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [8]),
	.datad(\u0|rsp_xbar_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[8]~44_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[8]~44 .lut_mask = 16'hFCCC;
defparam \u0|nios2_qsys_0|F_iw[8]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[8]~45 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[8]~45_combout  = (\u0|nios2_qsys_0|D_iw[6]~0_combout  & ((\u0|nios2_qsys_0|F_iw[8]~44_combout ) # ((\u0|rsp_xbar_demux_002|src0_valid~0_combout  & \u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [8]))))

	.dataa(\u0|rsp_xbar_demux_002|src0_valid~0_combout ),
	.datab(\u0|nios2_qsys_0|D_iw[6]~0_combout ),
	.datac(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [8]),
	.datad(\u0|nios2_qsys_0|F_iw[8]~44_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[8]~45_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[8]~45 .lut_mask = 16'hCC80;
defparam \u0|nios2_qsys_0|F_iw[8]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y18_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[8]~45_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [8]));

// Location: LCCOMB_X24_Y15_N6
cycloneii_lcell_comb \u0|jtag_uart_0|ien_AE~0 (
// Equation(s):
// \u0|jtag_uart_0|ien_AE~0_combout  = (!\u0|jtag_uart_0|av_waitrequest~regout  & (\u0|jtag_uart_0|av_waitrequest~0_combout  & (\u0|nios2_qsys_0|W_alu_result [2] & \u0|nios2_qsys_0_data_master_translator|uav_write~0_combout )))

	.dataa(\u0|jtag_uart_0|av_waitrequest~regout ),
	.datab(\u0|jtag_uart_0|av_waitrequest~0_combout ),
	.datac(\u0|nios2_qsys_0|W_alu_result [2]),
	.datad(\u0|nios2_qsys_0_data_master_translator|uav_write~0_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|ien_AE~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|ien_AE~0 .lut_mask = 16'h4000;
defparam \u0|jtag_uart_0|ien_AE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y14_N21
cycloneii_lcell_ff \u0|jtag_uart_0|ien_AE (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|d_writedata [1]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|jtag_uart_0|ien_AE~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|ien_AE~regout ));

// Location: LCCOMB_X24_Y20_N22
cycloneii_lcell_comb \u0|jtag_uart_0|av_readdata[9] (
// Equation(s):
// \u0|jtag_uart_0|av_readdata [9] = (\u0|jtag_uart_0|fifo_AE~regout  & \u0|jtag_uart_0|ien_AE~regout )

	.dataa(\u0|jtag_uart_0|fifo_AE~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|ien_AE~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|av_readdata [9]),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|av_readdata[9] .lut_mask = 16'hAA00;
defparam \u0|jtag_uart_0|av_readdata[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N16
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|jupdate~1 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|jupdate~regout ),
	.datad(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|jupdate~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|jupdate~1 .lut_mask = 16'h3CF0;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|jupdate~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N17
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|jupdate (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|jupdate~1_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|jupdate~regout ));

// Location: LCCOMB_X25_Y14_N4
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|jupdate~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder .lut_mask = 16'hFF00;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y14_N5
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|jupdate1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|jupdate1~regout ));

// Location: LCFF_X25_Y14_N15
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|jupdate2 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|jupdate1~regout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|jupdate2~regout ));

// Location: LCCOMB_X25_Y14_N14
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|always2~1 (
	.dataa(vcc),
	.datab(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|jupdate1~regout ),
	.datac(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|jupdate2~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|always2~1 .lut_mask = 16'h3C3C;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N6
cycloneii_lcell_comb \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|t_pause~0 (
	.dataa(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|t_ena~0_combout ),
	.datab(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|always2~0_combout ),
	.datac(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|always2~1_combout ),
	.datad(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|rst2~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|t_pause~0 .lut_mask = 16'hF400;
defparam \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|t_pause~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y14_N7
cycloneii_lcell_ff \u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout ));

// Location: LCCOMB_X25_Y14_N26
cycloneii_lcell_comb \u0|jtag_uart_0|pause_irq~0 (
// Equation(s):
// \u0|jtag_uart_0|pause_irq~0_combout  = (\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout  & ((\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout ) # 
// ((!\u0|jtag_uart_0|read_0~regout  & \u0|jtag_uart_0|pause_irq~regout )))) # (!\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout  & (!\u0|jtag_uart_0|read_0~regout  & (\u0|jtag_uart_0|pause_irq~regout 
// )))

	.dataa(\u0|jtag_uart_0|the_System_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout ),
	.datab(\u0|jtag_uart_0|read_0~regout ),
	.datac(\u0|jtag_uart_0|pause_irq~regout ),
	.datad(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|pause_irq~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|pause_irq~0 .lut_mask = 16'hBA30;
defparam \u0|jtag_uart_0|pause_irq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y14_N27
cycloneii_lcell_ff \u0|jtag_uart_0|pause_irq (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|pause_irq~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|pause_irq~regout ));

// Location: LCCOMB_X25_Y14_N12
cycloneii_lcell_comb \u0|jtag_uart_0|ien_AF~feeder (
// Equation(s):
// \u0|jtag_uart_0|ien_AF~feeder_combout  = \u0|nios2_qsys_0|d_writedata [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|d_writedata [0]),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|ien_AF~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|ien_AF~feeder .lut_mask = 16'hFF00;
defparam \u0|jtag_uart_0|ien_AF~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y14_N13
cycloneii_lcell_ff \u0|jtag_uart_0|ien_AF (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|jtag_uart_0|ien_AF~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|jtag_uart_0|ien_AE~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|jtag_uart_0|ien_AF~regout ));

// Location: LCCOMB_X25_Y14_N0
cycloneii_lcell_comb \u0|jtag_uart_0|av_readdata[8]~0 (
// Equation(s):
// \u0|jtag_uart_0|av_readdata[8]~0_combout  = (\u0|jtag_uart_0|ien_AF~regout  & ((\u0|jtag_uart_0|fifo_AF~regout ) # (\u0|jtag_uart_0|pause_irq~regout )))

	.dataa(\u0|jtag_uart_0|fifo_AF~regout ),
	.datab(\u0|jtag_uart_0|pause_irq~regout ),
	.datac(vcc),
	.datad(\u0|jtag_uart_0|ien_AF~regout ),
	.cin(gnd),
	.combout(\u0|jtag_uart_0|av_readdata[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|jtag_uart_0|av_readdata[8]~0 .lut_mask = 16'hEE00;
defparam \u0|jtag_uart_0|av_readdata[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N12
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~1 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~1_combout  = (\u0|cmd_xbar_mux|saved_grant [1] & \u0|nios2_qsys_0|d_writedata [0])

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux|saved_grant [1]),
	.datac(\u0|nios2_qsys_0|d_writedata [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~1 .lut_mask = 16'hC0C0;
defparam \u0|cmd_xbar_mux|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y23_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [0]));

// Location: LCCOMB_X28_Y20_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]~0_combout  = !\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]~0 .lut_mask = 16'h0F0F;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y20_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [0]));

// Location: LCCOMB_X24_Y20_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|W_ipending_reg_nxt[0]~0 (
// Equation(s):
// \u0|nios2_qsys_0|W_ipending_reg_nxt[0]~0_combout  = (\u0|nios2_qsys_0|W_ienable_reg [0] & (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [0] & ((\u0|jtag_uart_0|av_readdata [9]) # 
// (\u0|jtag_uart_0|av_readdata[8]~0_combout ))))

	.dataa(\u0|nios2_qsys_0|W_ienable_reg [0]),
	.datab(\u0|jtag_uart_0|av_readdata [9]),
	.datac(\u0|jtag_uart_0|av_readdata[8]~0_combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_ipending_reg_nxt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_ipending_reg_nxt[0]~0 .lut_mask = 16'h00A8;
defparam \u0|nios2_qsys_0|W_ipending_reg_nxt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y20_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|W_ipending_reg[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|W_ipending_reg_nxt[0]~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_ipending_reg [0]));

// Location: LCCOMB_X24_Y20_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|E_control_rd_data[0]~1 (
// Equation(s):
// \u0|nios2_qsys_0|E_control_rd_data[0]~1_combout  = (\u0|nios2_qsys_0|E_control_rd_data[0]~0_combout  & (((\u0|nios2_qsys_0|D_iw [8])))) # (!\u0|nios2_qsys_0|E_control_rd_data[0]~0_combout  & ((\u0|nios2_qsys_0|D_iw [8] & ((\u0|nios2_qsys_0|W_ipending_reg 
// [0]))) # (!\u0|nios2_qsys_0|D_iw [8] & (\u0|nios2_qsys_0|W_status_reg_pie~regout ))))

	.dataa(\u0|nios2_qsys_0|E_control_rd_data[0]~0_combout ),
	.datab(\u0|nios2_qsys_0|W_status_reg_pie~regout ),
	.datac(\u0|nios2_qsys_0|D_iw [8]),
	.datad(\u0|nios2_qsys_0|W_ipending_reg [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_control_rd_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_control_rd_data[0]~1 .lut_mask = 16'hF4A4;
defparam \u0|nios2_qsys_0|E_control_rd_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|W_ienable_reg[0]~0 (
// Equation(s):
// \u0|nios2_qsys_0|W_ienable_reg[0]~0_combout  = (\u0|nios2_qsys_0|W_ienable_reg_nxt~0_combout  & ((\u0|nios2_qsys_0|E_valid~regout  & (\u0|nios2_qsys_0|E_src1 [0])) # (!\u0|nios2_qsys_0|E_valid~regout  & ((\u0|nios2_qsys_0|W_ienable_reg [0]))))) # 
// (!\u0|nios2_qsys_0|W_ienable_reg_nxt~0_combout  & (((\u0|nios2_qsys_0|W_ienable_reg [0]))))

	.dataa(\u0|nios2_qsys_0|W_ienable_reg_nxt~0_combout ),
	.datab(\u0|nios2_qsys_0|E_src1 [0]),
	.datac(\u0|nios2_qsys_0|W_ienable_reg [0]),
	.datad(\u0|nios2_qsys_0|E_valid~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_ienable_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_ienable_reg[0]~0 .lut_mask = 16'hD8F0;
defparam \u0|nios2_qsys_0|W_ienable_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y20_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|W_ienable_reg[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|W_ienable_reg[0]~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_ienable_reg [0]));

// Location: LCCOMB_X18_Y20_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal101~11 (
// Equation(s):
// \u0|nios2_qsys_0|Equal101~11_combout  = (\u0|nios2_qsys_0|D_iw [14] & (\u0|nios2_qsys_0|Equal2~7_combout  & (!\u0|nios2_qsys_0|D_iw [15] & \u0|nios2_qsys_0|D_iw [16])))

	.dataa(\u0|nios2_qsys_0|D_iw [14]),
	.datab(\u0|nios2_qsys_0|Equal2~7_combout ),
	.datac(\u0|nios2_qsys_0|D_iw [15]),
	.datad(\u0|nios2_qsys_0|D_iw [16]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal101~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal101~11 .lut_mask = 16'h0800;
defparam \u0|nios2_qsys_0|Equal101~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y20_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|R_ctrl_wrctl_inst (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|Equal101~11_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_ctrl_wrctl_inst~regout ));

// Location: LCCOMB_X23_Y20_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal127~2 (
// Equation(s):
// \u0|nios2_qsys_0|Equal127~2_combout  = (!\u0|nios2_qsys_0|D_iw [8] & (!\u0|nios2_qsys_0|D_iw [6] & (\u0|nios2_qsys_0|R_ctrl_wrctl_inst~regout  & \u0|nios2_qsys_0|D_iw [7])))

	.dataa(\u0|nios2_qsys_0|D_iw [8]),
	.datab(\u0|nios2_qsys_0|D_iw [6]),
	.datac(\u0|nios2_qsys_0|R_ctrl_wrctl_inst~regout ),
	.datad(\u0|nios2_qsys_0|D_iw [7]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal127~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal127~2 .lut_mask = 16'h1000;
defparam \u0|nios2_qsys_0|Equal127~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|W_bstatus_reg_inst_nxt~0 (
// Equation(s):
// \u0|nios2_qsys_0|W_bstatus_reg_inst_nxt~0_combout  = (!\u0|nios2_qsys_0|R_ctrl_break~regout  & ((\u0|nios2_qsys_0|Equal127~2_combout  & (\u0|nios2_qsys_0|E_src1 [0])) # (!\u0|nios2_qsys_0|Equal127~2_combout  & ((\u0|nios2_qsys_0|W_bstatus_reg~regout )))))

	.dataa(\u0|nios2_qsys_0|R_ctrl_break~regout ),
	.datab(\u0|nios2_qsys_0|Equal127~2_combout ),
	.datac(\u0|nios2_qsys_0|E_src1 [0]),
	.datad(\u0|nios2_qsys_0|W_bstatus_reg~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_bstatus_reg_inst_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_bstatus_reg_inst_nxt~0 .lut_mask = 16'h5140;
defparam \u0|nios2_qsys_0|W_bstatus_reg_inst_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|W_bstatus_reg_inst_nxt~1 (
// Equation(s):
// \u0|nios2_qsys_0|W_bstatus_reg_inst_nxt~1_combout  = (\u0|nios2_qsys_0|W_bstatus_reg_inst_nxt~0_combout ) # ((\u0|nios2_qsys_0|R_ctrl_break~regout  & \u0|nios2_qsys_0|W_status_reg_pie~regout ))

	.dataa(\u0|nios2_qsys_0|R_ctrl_break~regout ),
	.datab(\u0|nios2_qsys_0|W_status_reg_pie~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|W_bstatus_reg_inst_nxt~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_bstatus_reg_inst_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_bstatus_reg_inst_nxt~1 .lut_mask = 16'hFF88;
defparam \u0|nios2_qsys_0|W_bstatus_reg_inst_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y20_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|W_bstatus_reg (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|W_bstatus_reg_inst_nxt~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|E_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_bstatus_reg~regout ));

// Location: LCCOMB_X24_Y20_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|E_control_rd_data[0]~0 (
// Equation(s):
// \u0|nios2_qsys_0|E_control_rd_data[0]~0_combout  = (\u0|nios2_qsys_0|D_iw [7] & ((\u0|nios2_qsys_0|D_iw [6] & (\u0|nios2_qsys_0|W_ienable_reg [0])) # (!\u0|nios2_qsys_0|D_iw [6] & ((\u0|nios2_qsys_0|W_bstatus_reg~regout ))))) # (!\u0|nios2_qsys_0|D_iw [7] 
// & (\u0|nios2_qsys_0|D_iw [6]))

	.dataa(\u0|nios2_qsys_0|D_iw [7]),
	.datab(\u0|nios2_qsys_0|D_iw [6]),
	.datac(\u0|nios2_qsys_0|W_ienable_reg [0]),
	.datad(\u0|nios2_qsys_0|W_bstatus_reg~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_control_rd_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_control_rd_data[0]~0 .lut_mask = 16'hE6C4;
defparam \u0|nios2_qsys_0|E_control_rd_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|E_control_rd_data[0]~2 (
// Equation(s):
// \u0|nios2_qsys_0|E_control_rd_data[0]~2_combout  = (\u0|nios2_qsys_0|E_control_rd_data[0]~1_combout  & (!\u0|nios2_qsys_0|D_iw [7] & (!\u0|nios2_qsys_0|E_control_rd_data[0]~0_combout ))) # (!\u0|nios2_qsys_0|E_control_rd_data[0]~1_combout  & 
// (\u0|nios2_qsys_0|E_control_rd_data[0]~0_combout  & ((\u0|nios2_qsys_0|D_iw [7]) # (\u0|nios2_qsys_0|W_estatus_reg~regout ))))

	.dataa(\u0|nios2_qsys_0|D_iw [7]),
	.datab(\u0|nios2_qsys_0|E_control_rd_data[0]~1_combout ),
	.datac(\u0|nios2_qsys_0|E_control_rd_data[0]~0_combout ),
	.datad(\u0|nios2_qsys_0|W_estatus_reg~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_control_rd_data[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_control_rd_data[0]~2 .lut_mask = 16'h3424;
defparam \u0|nios2_qsys_0|E_control_rd_data[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y20_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|W_control_rd_data[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_control_rd_data[0]~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_control_rd_data [0]));

// Location: LCCOMB_X24_Y19_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[0]~13 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[0]~13_combout  = (!\u0|nios2_qsys_0|R_ctrl_br_cmp~regout  & ((\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout  & ((\u0|nios2_qsys_0|W_control_rd_data [0]))) # (!\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout  & 
// (\u0|nios2_qsys_0|W_alu_result [0]))))

	.dataa(\u0|nios2_qsys_0|R_ctrl_rdctl_inst~regout ),
	.datab(\u0|nios2_qsys_0|W_alu_result [0]),
	.datac(\u0|nios2_qsys_0|W_control_rd_data [0]),
	.datad(\u0|nios2_qsys_0|R_ctrl_br_cmp~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[0]~13 .lut_mask = 16'h00E4;
defparam \u0|nios2_qsys_0|W_rf_wr_data[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|D_logic_op_raw[0]~0 (
// Equation(s):
// \u0|nios2_qsys_0|D_logic_op_raw[0]~0_combout  = (\u0|nios2_qsys_0|Equal2~0_combout  & ((\u0|nios2_qsys_0|Equal2~2_combout  & (\u0|nios2_qsys_0|D_iw [14])) # (!\u0|nios2_qsys_0|Equal2~2_combout  & ((\u0|nios2_qsys_0|D_iw [3]))))) # 
// (!\u0|nios2_qsys_0|Equal2~0_combout  & (((\u0|nios2_qsys_0|D_iw [3]))))

	.dataa(\u0|nios2_qsys_0|Equal2~0_combout ),
	.datab(\u0|nios2_qsys_0|Equal2~2_combout ),
	.datac(\u0|nios2_qsys_0|D_iw [14]),
	.datad(\u0|nios2_qsys_0|D_iw [3]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_logic_op_raw[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_logic_op_raw[0]~0 .lut_mask = 16'hF780;
defparam \u0|nios2_qsys_0|D_logic_op_raw[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y18_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|R_compare_op[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_logic_op_raw[0]~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_compare_op [0]));

// Location: LCCOMB_X22_Y22_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[9]~12 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[9]~12_combout  = (\u0|nios2_qsys_0|E_src1 [9] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|R_logic_op [0] & \u0|nios2_qsys_0|E_src2 [9]))))) # (!\u0|nios2_qsys_0|E_src1 [9] & ((\u0|nios2_qsys_0|R_logic_op [1] & 
// ((\u0|nios2_qsys_0|E_src2 [9]))) # (!\u0|nios2_qsys_0|R_logic_op [1] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|E_src2 [9]))))

	.dataa(\u0|nios2_qsys_0|E_src1 [9]),
	.datab(\u0|nios2_qsys_0|R_logic_op [0]),
	.datac(\u0|nios2_qsys_0|R_logic_op [1]),
	.datad(\u0|nios2_qsys_0|E_src2 [9]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[9]~12 .lut_mask = 16'h78A1;
defparam \u0|nios2_qsys_0|E_logic_result[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src1[11]~6 (
// Equation(s):
// \u0|nios2_qsys_0|E_src1[11]~6_combout  = (\u0|nios2_qsys_0|R_src1~32_combout  & ((\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [11]))) # (!\u0|nios2_qsys_0|R_src1~32_combout  & (\u0|nios2_qsys_0|D_iw [15]))

	.dataa(\u0|nios2_qsys_0|R_src1~32_combout ),
	.datab(\u0|nios2_qsys_0|D_iw [15]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src1[11]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src1[11]~6 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|E_src1[11]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y22_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src1[11]~6_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[9]~18_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [11]));

// Location: LCCOMB_X22_Y22_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[11]~6 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[11]~6_combout  = (\u0|nios2_qsys_0|E_src2 [11] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|R_logic_op [0] & \u0|nios2_qsys_0|E_src1 [11]))))) # (!\u0|nios2_qsys_0|E_src2 [11] & ((\u0|nios2_qsys_0|R_logic_op [1] 
// & ((\u0|nios2_qsys_0|E_src1 [11]))) # (!\u0|nios2_qsys_0|R_logic_op [1] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|E_src1 [11]))))

	.dataa(\u0|nios2_qsys_0|E_src2 [11]),
	.datab(\u0|nios2_qsys_0|R_logic_op [0]),
	.datac(\u0|nios2_qsys_0|R_logic_op [1]),
	.datad(\u0|nios2_qsys_0|E_src1 [11]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[11]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[11]~6 .lut_mask = 16'h78A1;
defparam \u0|nios2_qsys_0|E_logic_result[11]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal122~2 (
// Equation(s):
// \u0|nios2_qsys_0|Equal122~2_combout  = (!\u0|nios2_qsys_0|E_logic_result[4]~10_combout  & (!\u0|nios2_qsys_0|E_logic_result[10]~11_combout  & (!\u0|nios2_qsys_0|E_logic_result[9]~12_combout  & !\u0|nios2_qsys_0|E_logic_result[11]~6_combout )))

	.dataa(\u0|nios2_qsys_0|E_logic_result[4]~10_combout ),
	.datab(\u0|nios2_qsys_0|E_logic_result[10]~11_combout ),
	.datac(\u0|nios2_qsys_0|E_logic_result[9]~12_combout ),
	.datad(\u0|nios2_qsys_0|E_logic_result[11]~6_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal122~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal122~2 .lut_mask = 16'h0001;
defparam \u0|nios2_qsys_0|Equal122~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal122~3 (
// Equation(s):
// \u0|nios2_qsys_0|Equal122~3_combout  = (!\u0|nios2_qsys_0|E_logic_result[7]~14_combout  & (!\u0|nios2_qsys_0|E_logic_result[5]~7_combout  & (!\u0|nios2_qsys_0|E_logic_result[6]~8_combout  & !\u0|nios2_qsys_0|E_logic_result[8]~13_combout )))

	.dataa(\u0|nios2_qsys_0|E_logic_result[7]~14_combout ),
	.datab(\u0|nios2_qsys_0|E_logic_result[5]~7_combout ),
	.datac(\u0|nios2_qsys_0|E_logic_result[6]~8_combout ),
	.datad(\u0|nios2_qsys_0|E_logic_result[8]~13_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal122~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal122~3 .lut_mask = 16'h0001;
defparam \u0|nios2_qsys_0|Equal122~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src2_lo[15]~14 (
// Equation(s):
// \u0|nios2_qsys_0|R_src2_lo[15]~14_combout  = (!\u0|nios2_qsys_0|R_src2_lo~0_combout  & ((\u0|nios2_qsys_0|R_src2_use_imm~regout  & (\u0|nios2_qsys_0|D_iw [21])) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & 
// ((\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [15])))))

	.dataa(\u0|nios2_qsys_0|D_iw [21]),
	.datab(\u0|nios2_qsys_0|R_src2_lo~0_combout ),
	.datac(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datad(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src2_lo[15]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src2_lo[15]~14 .lut_mask = 16'h2320;
defparam \u0|nios2_qsys_0|R_src2_lo[15]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src2_lo[15]~14_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [15]));

// Location: LCCOMB_X22_Y21_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[15]~3 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[15]~3_combout  = (\u0|nios2_qsys_0|E_src1 [15] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|R_logic_op [0] & \u0|nios2_qsys_0|E_src2 [15]))))) # (!\u0|nios2_qsys_0|E_src1 [15] & ((\u0|nios2_qsys_0|R_logic_op [1] 
// & ((\u0|nios2_qsys_0|E_src2 [15]))) # (!\u0|nios2_qsys_0|R_logic_op [1] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|E_src2 [15]))))

	.dataa(\u0|nios2_qsys_0|E_src1 [15]),
	.datab(\u0|nios2_qsys_0|R_logic_op [1]),
	.datac(\u0|nios2_qsys_0|R_logic_op [0]),
	.datad(\u0|nios2_qsys_0|E_src2 [15]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[15]~3 .lut_mask = 16'h6C89;
defparam \u0|nios2_qsys_0|E_logic_result[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal122~0 (
// Equation(s):
// \u0|nios2_qsys_0|Equal122~0_combout  = (!\u0|nios2_qsys_0|E_logic_result[17]~1_combout  & (!\u0|nios2_qsys_0|E_logic_result[15]~3_combout  & (!\u0|nios2_qsys_0|E_logic_result[14]~4_combout  & !\u0|nios2_qsys_0|E_logic_result[16]~2_combout )))

	.dataa(\u0|nios2_qsys_0|E_logic_result[17]~1_combout ),
	.datab(\u0|nios2_qsys_0|E_logic_result[15]~3_combout ),
	.datac(\u0|nios2_qsys_0|E_logic_result[14]~4_combout ),
	.datad(\u0|nios2_qsys_0|E_logic_result[16]~2_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal122~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal122~0 .lut_mask = 16'h0001;
defparam \u0|nios2_qsys_0|Equal122~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal122~4 (
// Equation(s):
// \u0|nios2_qsys_0|Equal122~4_combout  = (\u0|nios2_qsys_0|Equal122~1_combout  & (\u0|nios2_qsys_0|Equal122~2_combout  & (\u0|nios2_qsys_0|Equal122~3_combout  & \u0|nios2_qsys_0|Equal122~0_combout )))

	.dataa(\u0|nios2_qsys_0|Equal122~1_combout ),
	.datab(\u0|nios2_qsys_0|Equal122~2_combout ),
	.datac(\u0|nios2_qsys_0|Equal122~3_combout ),
	.datad(\u0|nios2_qsys_0|Equal122~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal122~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal122~4 .lut_mask = 16'h8000;
defparam \u0|nios2_qsys_0|Equal122~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[21]~25 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[21]~25_combout  = (\u0|nios2_qsys_0|E_src1 [21] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|R_logic_op [0] & \u0|nios2_qsys_0|E_src2 [21]))))) # (!\u0|nios2_qsys_0|E_src1 [21] & ((\u0|nios2_qsys_0|R_logic_op 
// [1] & ((\u0|nios2_qsys_0|E_src2 [21]))) # (!\u0|nios2_qsys_0|R_logic_op [1] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|E_src2 [21]))))

	.dataa(\u0|nios2_qsys_0|R_logic_op [1]),
	.datab(\u0|nios2_qsys_0|R_logic_op [0]),
	.datac(\u0|nios2_qsys_0|E_src1 [21]),
	.datad(\u0|nios2_qsys_0|E_src2 [21]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[21]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[21]~25 .lut_mask = 16'h6AA1;
defparam \u0|nios2_qsys_0|E_logic_result[21]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[19]~27 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[19]~27_combout  = (\u0|nios2_qsys_0|E_src2 [19] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|R_logic_op [0] & \u0|nios2_qsys_0|E_src1 [19]))))) # (!\u0|nios2_qsys_0|E_src2 [19] & ((\u0|nios2_qsys_0|R_logic_op 
// [1] & ((\u0|nios2_qsys_0|E_src1 [19]))) # (!\u0|nios2_qsys_0|R_logic_op [1] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|E_src1 [19]))))

	.dataa(\u0|nios2_qsys_0|R_logic_op [1]),
	.datab(\u0|nios2_qsys_0|R_logic_op [0]),
	.datac(\u0|nios2_qsys_0|E_src2 [19]),
	.datad(\u0|nios2_qsys_0|E_src1 [19]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[19]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[19]~27 .lut_mask = 16'h6AA1;
defparam \u0|nios2_qsys_0|E_logic_result[19]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal122~7 (
// Equation(s):
// \u0|nios2_qsys_0|Equal122~7_combout  = (!\u0|nios2_qsys_0|E_logic_result[22]~24_combout  & (!\u0|nios2_qsys_0|E_logic_result[21]~25_combout  & (!\u0|nios2_qsys_0|E_logic_result[31]~26_combout  & !\u0|nios2_qsys_0|E_logic_result[19]~27_combout )))

	.dataa(\u0|nios2_qsys_0|E_logic_result[22]~24_combout ),
	.datab(\u0|nios2_qsys_0|E_logic_result[21]~25_combout ),
	.datac(\u0|nios2_qsys_0|E_logic_result[31]~26_combout ),
	.datad(\u0|nios2_qsys_0|E_logic_result[19]~27_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal122~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal122~7 .lut_mask = 16'h0001;
defparam \u0|nios2_qsys_0|Equal122~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[27]~18 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[27]~18_combout  = (\u0|nios2_qsys_0|E_src2 [27] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|E_src1 [27] & \u0|nios2_qsys_0|R_logic_op [0]))))) # (!\u0|nios2_qsys_0|E_src2 [27] & ((\u0|nios2_qsys_0|R_logic_op 
// [1] & (\u0|nios2_qsys_0|E_src1 [27])) # (!\u0|nios2_qsys_0|R_logic_op [1] & (!\u0|nios2_qsys_0|E_src1 [27] & !\u0|nios2_qsys_0|R_logic_op [0]))))

	.dataa(\u0|nios2_qsys_0|R_logic_op [1]),
	.datab(\u0|nios2_qsys_0|E_src2 [27]),
	.datac(\u0|nios2_qsys_0|E_src1 [27]),
	.datad(\u0|nios2_qsys_0|R_logic_op [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[27]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[27]~18 .lut_mask = 16'h68A9;
defparam \u0|nios2_qsys_0|E_logic_result[27]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[26]~17 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[26]~17_combout  = (\u0|nios2_qsys_0|E_src1 [26] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|R_logic_op [0] & \u0|nios2_qsys_0|E_src2 [26]))))) # (!\u0|nios2_qsys_0|E_src1 [26] & ((\u0|nios2_qsys_0|R_logic_op 
// [1] & ((\u0|nios2_qsys_0|E_src2 [26]))) # (!\u0|nios2_qsys_0|R_logic_op [1] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|E_src2 [26]))))

	.dataa(\u0|nios2_qsys_0|R_logic_op [1]),
	.datab(\u0|nios2_qsys_0|R_logic_op [0]),
	.datac(\u0|nios2_qsys_0|E_src1 [26]),
	.datad(\u0|nios2_qsys_0|E_src2 [26]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[26]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[26]~17 .lut_mask = 16'h6AA1;
defparam \u0|nios2_qsys_0|E_logic_result[26]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src2[25]~2 (
// Equation(s):
// \u0|nios2_qsys_0|E_src2[25]~2_combout  = (\u0|nios2_qsys_0|R_src2_use_imm~regout  & (\u0|nios2_qsys_0|D_iw [21])) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & ((\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b 
// [25])))

	.dataa(\u0|nios2_qsys_0|D_iw [21]),
	.datab(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [25]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src2[25]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src2[25]~2 .lut_mask = 16'hBB88;
defparam \u0|nios2_qsys_0|E_src2[25]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y21_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[25] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src2[25]~2_combout ),
	.sdata(\u0|nios2_qsys_0|D_iw [15]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|R_src2_hi~0_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [25]));

// Location: LCCOMB_X20_Y21_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[25]~16 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[25]~16_combout  = (\u0|nios2_qsys_0|E_src2 [25] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|R_logic_op [0] & \u0|nios2_qsys_0|E_src1 [25]))))) # (!\u0|nios2_qsys_0|E_src2 [25] & ((\u0|nios2_qsys_0|R_logic_op 
// [1] & ((\u0|nios2_qsys_0|E_src1 [25]))) # (!\u0|nios2_qsys_0|R_logic_op [1] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|E_src1 [25]))))

	.dataa(\u0|nios2_qsys_0|R_logic_op [1]),
	.datab(\u0|nios2_qsys_0|R_logic_op [0]),
	.datac(\u0|nios2_qsys_0|E_src2 [25]),
	.datad(\u0|nios2_qsys_0|E_src1 [25]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[25]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[25]~16 .lut_mask = 16'h6AA1;
defparam \u0|nios2_qsys_0|E_logic_result[25]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal122~5 (
// Equation(s):
// \u0|nios2_qsys_0|Equal122~5_combout  = (!\u0|nios2_qsys_0|E_logic_result[28]~19_combout  & (!\u0|nios2_qsys_0|E_logic_result[27]~18_combout  & (!\u0|nios2_qsys_0|E_logic_result[26]~17_combout  & !\u0|nios2_qsys_0|E_logic_result[25]~16_combout )))

	.dataa(\u0|nios2_qsys_0|E_logic_result[28]~19_combout ),
	.datab(\u0|nios2_qsys_0|E_logic_result[27]~18_combout ),
	.datac(\u0|nios2_qsys_0|E_logic_result[26]~17_combout ),
	.datad(\u0|nios2_qsys_0|E_logic_result[25]~16_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal122~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal122~5 .lut_mask = 16'h0001;
defparam \u0|nios2_qsys_0|Equal122~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src1[20]~48 (
// Equation(s):
// \u0|nios2_qsys_0|R_src1[20]~48_combout  = (!\u0|nios2_qsys_0|R_src1~33_combout  & (\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [20] & ((!\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ) # 
// (!\u0|nios2_qsys_0|E_valid~regout ))))

	.dataa(\u0|nios2_qsys_0|R_src1~33_combout ),
	.datab(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [20]),
	.datac(\u0|nios2_qsys_0|E_valid~regout ),
	.datad(\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src1[20]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src1[20]~48 .lut_mask = 16'h0444;
defparam \u0|nios2_qsys_0|R_src1[20]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y21_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[20] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src1[20]~48_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [20]));

// Location: LCCOMB_X21_Y23_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[20]~29 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[20]~29_combout  = (\u0|nios2_qsys_0|E_src2 [20] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|R_logic_op [0] & \u0|nios2_qsys_0|E_src1 [20]))))) # (!\u0|nios2_qsys_0|E_src2 [20] & ((\u0|nios2_qsys_0|R_logic_op 
// [1] & ((\u0|nios2_qsys_0|E_src1 [20]))) # (!\u0|nios2_qsys_0|R_logic_op [1] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|E_src1 [20]))))

	.dataa(\u0|nios2_qsys_0|E_src2 [20]),
	.datab(\u0|nios2_qsys_0|R_logic_op [0]),
	.datac(\u0|nios2_qsys_0|R_logic_op [1]),
	.datad(\u0|nios2_qsys_0|E_src1 [20]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[20]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[20]~29 .lut_mask = 16'h78A1;
defparam \u0|nios2_qsys_0|E_logic_result[20]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal122~8 (
// Equation(s):
// \u0|nios2_qsys_0|Equal122~8_combout  = (!\u0|nios2_qsys_0|E_logic_result[0]~32_combout  & (!\u0|nios2_qsys_0|E_logic_result[18]~30_combout  & (!\u0|nios2_qsys_0|E_logic_result[1]~28_combout  & !\u0|nios2_qsys_0|E_logic_result[20]~29_combout )))

	.dataa(\u0|nios2_qsys_0|E_logic_result[0]~32_combout ),
	.datab(\u0|nios2_qsys_0|E_logic_result[18]~30_combout ),
	.datac(\u0|nios2_qsys_0|E_logic_result[1]~28_combout ),
	.datad(\u0|nios2_qsys_0|E_logic_result[20]~29_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal122~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal122~8 .lut_mask = 16'h0001;
defparam \u0|nios2_qsys_0|Equal122~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal122~9 (
// Equation(s):
// \u0|nios2_qsys_0|Equal122~9_combout  = (\u0|nios2_qsys_0|Equal122~6_combout  & (\u0|nios2_qsys_0|Equal122~7_combout  & (\u0|nios2_qsys_0|Equal122~5_combout  & \u0|nios2_qsys_0|Equal122~8_combout )))

	.dataa(\u0|nios2_qsys_0|Equal122~6_combout ),
	.datab(\u0|nios2_qsys_0|Equal122~7_combout ),
	.datac(\u0|nios2_qsys_0|Equal122~5_combout ),
	.datad(\u0|nios2_qsys_0|Equal122~8_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal122~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal122~9 .lut_mask = 16'h8000;
defparam \u0|nios2_qsys_0|Equal122~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|E_cmp_result~0 (
// Equation(s):
// \u0|nios2_qsys_0|E_cmp_result~0_combout  = (\u0|nios2_qsys_0|R_compare_op [1] & (\u0|nios2_qsys_0|R_compare_op [0] & ((!\u0|nios2_qsys_0|Equal122~9_combout ) # (!\u0|nios2_qsys_0|Equal122~4_combout )))) # (!\u0|nios2_qsys_0|R_compare_op [1] & 
// (!\u0|nios2_qsys_0|R_compare_op [0] & (\u0|nios2_qsys_0|Equal122~4_combout  & \u0|nios2_qsys_0|Equal122~9_combout )))

	.dataa(\u0|nios2_qsys_0|R_compare_op [1]),
	.datab(\u0|nios2_qsys_0|R_compare_op [0]),
	.datac(\u0|nios2_qsys_0|Equal122~4_combout ),
	.datad(\u0|nios2_qsys_0|Equal122~9_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_cmp_result~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_cmp_result~0 .lut_mask = 16'h1888;
defparam \u0|nios2_qsys_0|E_cmp_result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|D_logic_op_raw[1]~1 (
// Equation(s):
// \u0|nios2_qsys_0|D_logic_op_raw[1]~1_combout  = (\u0|nios2_qsys_0|Equal2~0_combout  & ((\u0|nios2_qsys_0|Equal2~2_combout  & (\u0|nios2_qsys_0|D_iw [15])) # (!\u0|nios2_qsys_0|Equal2~2_combout  & ((\u0|nios2_qsys_0|D_iw [4]))))) # 
// (!\u0|nios2_qsys_0|Equal2~0_combout  & (((\u0|nios2_qsys_0|D_iw [4]))))

	.dataa(\u0|nios2_qsys_0|Equal2~0_combout ),
	.datab(\u0|nios2_qsys_0|Equal2~2_combout ),
	.datac(\u0|nios2_qsys_0|D_iw [15]),
	.datad(\u0|nios2_qsys_0|D_iw [4]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_logic_op_raw[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_logic_op_raw[1]~1 .lut_mask = 16'hF780;
defparam \u0|nios2_qsys_0|D_logic_op_raw[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y18_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|R_compare_op[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_logic_op_raw[1]~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_compare_op [1]));

// Location: LCCOMB_X20_Y20_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|E_cmp_result~1 (
// Equation(s):
// \u0|nios2_qsys_0|E_cmp_result~1_combout  = (\u0|nios2_qsys_0|E_cmp_result~0_combout ) # ((\u0|nios2_qsys_0|E_arith_result[32]~5_combout  & (!\u0|nios2_qsys_0|R_compare_op [0] & \u0|nios2_qsys_0|R_compare_op [1])) # 
// (!\u0|nios2_qsys_0|E_arith_result[32]~5_combout  & (\u0|nios2_qsys_0|R_compare_op [0] & !\u0|nios2_qsys_0|R_compare_op [1])))

	.dataa(\u0|nios2_qsys_0|E_arith_result[32]~5_combout ),
	.datab(\u0|nios2_qsys_0|R_compare_op [0]),
	.datac(\u0|nios2_qsys_0|E_cmp_result~0_combout ),
	.datad(\u0|nios2_qsys_0|R_compare_op [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_cmp_result~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_cmp_result~1 .lut_mask = 16'hF2F4;
defparam \u0|nios2_qsys_0|E_cmp_result~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y20_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|W_cmp_result (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_cmp_result~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_cmp_result~regout ));

// Location: LCCOMB_X24_Y19_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[0]~12 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[0]~12_combout  = (\u0|nios2_qsys_0|R_ctrl_br_cmp~regout  & \u0|nios2_qsys_0|W_cmp_result~regout )

	.dataa(\u0|nios2_qsys_0|R_ctrl_br_cmp~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|W_cmp_result~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[0]~12 .lut_mask = 16'hAA00;
defparam \u0|nios2_qsys_0|W_rf_wr_data[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|W_rf_wr_data[0]~14 (
// Equation(s):
// \u0|nios2_qsys_0|W_rf_wr_data[0]~14_combout  = (\u0|nios2_qsys_0|R_ctrl_ld~regout  & (\u0|nios2_qsys_0|av_ld_byte0_data [0])) # (!\u0|nios2_qsys_0|R_ctrl_ld~regout  & (((\u0|nios2_qsys_0|W_rf_wr_data[0]~13_combout ) # 
// (\u0|nios2_qsys_0|W_rf_wr_data[0]~12_combout ))))

	.dataa(\u0|nios2_qsys_0|R_ctrl_ld~regout ),
	.datab(\u0|nios2_qsys_0|av_ld_byte0_data [0]),
	.datac(\u0|nios2_qsys_0|W_rf_wr_data[0]~13_combout ),
	.datad(\u0|nios2_qsys_0|W_rf_wr_data[0]~12_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_rf_wr_data[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_rf_wr_data[0]~14 .lut_mask = 16'hDDD8;
defparam \u0|nios2_qsys_0|W_rf_wr_data[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y22_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|d_writedata[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|d_writedata [3]));

// Location: LCCOMB_X29_Y21_N8
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~4 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~4_combout  = (\u0|nios2_qsys_0|d_writedata [3] & \u0|cmd_xbar_mux|saved_grant [1])

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|d_writedata [3]),
	.datac(vcc),
	.datad(\u0|cmd_xbar_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~4 .lut_mask = 16'hCC00;
defparam \u0|cmd_xbar_mux|src_payload~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y21_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [3]));

// Location: LCCOMB_X25_Y22_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [3])) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~regout )))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [3]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0 .lut_mask = 16'hD8D8;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~regout ));

// Location: LCCOMB_X25_Y22_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|wait_for_one_post_bret_inst~0 (
// Equation(s):
// \u0|nios2_qsys_0|wait_for_one_post_bret_inst~0_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~regout  & ((\u0|nios2_qsys_0|hbreak_enabled~regout ) # 
// ((\u0|nios2_qsys_0|wait_for_one_post_bret_inst~regout  & !\u0|nios2_qsys_0|F_valid~0_combout ))))

	.dataa(\u0|nios2_qsys_0|hbreak_enabled~regout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~regout ),
	.datac(\u0|nios2_qsys_0|wait_for_one_post_bret_inst~regout ),
	.datad(\u0|nios2_qsys_0|F_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|wait_for_one_post_bret_inst~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|wait_for_one_post_bret_inst~0 .lut_mask = 16'h88C8;
defparam \u0|nios2_qsys_0|wait_for_one_post_bret_inst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|wait_for_one_post_bret_inst (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|wait_for_one_post_bret_inst~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|wait_for_one_post_bret_inst~regout ));

// Location: LCCOMB_X25_Y22_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|hbreak_req~0 (
// Equation(s):
// \u0|nios2_qsys_0|hbreak_req~0_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|jtag_break~regout  & (((\u0|nios2_qsys_0|W_valid~regout ) # (!\u0|nios2_qsys_0|wait_for_one_post_bret_inst~regout )))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|jtag_break~regout  & (\u0|nios2_qsys_0|hbreak_pending~regout  & ((\u0|nios2_qsys_0|W_valid~regout ) # (!\u0|nios2_qsys_0|wait_for_one_post_bret_inst~regout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|jtag_break~regout ),
	.datab(\u0|nios2_qsys_0|hbreak_pending~regout ),
	.datac(\u0|nios2_qsys_0|wait_for_one_post_bret_inst~regout ),
	.datad(\u0|nios2_qsys_0|W_valid~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|hbreak_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|hbreak_req~0 .lut_mask = 16'hEE0E;
defparam \u0|nios2_qsys_0|hbreak_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[14]~22 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[14]~22_combout  = (\u0|rsp_xbar_demux_001|src0_valid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[14]~16_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[14]~16_combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 ),
	.datac(\u0|rsp_xbar_demux_001|src0_valid~0_combout ),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[14]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[14]~22 .lut_mask = 16'hE0A0;
defparam \u0|nios2_qsys_0|F_iw[14]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~8 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~8_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20] & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout ))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~8 .lut_mask = 16'h8F80;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [14]));

// Location: LCFF_X24_Y15_N25
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [14]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [14]));

// Location: LCCOMB_X27_Y19_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[14]~21 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[14]~21_combout  = (\u0|onchip_memory2_1_s1_translator|read_latency_shift_reg [0] & (\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [14] & 
// (\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]~regout  $ (!\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout ))))

	.dataa(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]~regout ),
	.datab(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout ),
	.datac(\u0|onchip_memory2_1_s1_translator|read_latency_shift_reg [0]),
	.datad(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[14]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[14]~21 .lut_mask = 16'h9000;
defparam \u0|nios2_qsys_0|F_iw[14]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[14]~23 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[14]~23_combout  = (\u0|nios2_qsys_0|F_iw[14]~22_combout ) # ((\u0|nios2_qsys_0|F_iw[14]~21_combout ) # ((\u0|rsp_xbar_demux|src0_valid~0_combout  & \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [14])))

	.dataa(\u0|rsp_xbar_demux|src0_valid~0_combout ),
	.datab(\u0|nios2_qsys_0|F_iw[14]~22_combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [14]),
	.datad(\u0|nios2_qsys_0|F_iw[14]~21_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[14]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[14]~23 .lut_mask = 16'hFFEC;
defparam \u0|nios2_qsys_0|F_iw[14]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[14]~24 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[14]~24_combout  = (\u0|nios2_qsys_0|D_iw[6]~0_combout  & (((\u0|nios2_qsys_0|F_iw[14]~23_combout )))) # (!\u0|nios2_qsys_0|D_iw[6]~0_combout  & ((\u0|nios2_qsys_0|hbreak_enabled~regout ) # ((!\u0|nios2_qsys_0|hbreak_req~0_combout 
// ))))

	.dataa(\u0|nios2_qsys_0|hbreak_enabled~regout ),
	.datab(\u0|nios2_qsys_0|D_iw[6]~0_combout ),
	.datac(\u0|nios2_qsys_0|hbreak_req~0_combout ),
	.datad(\u0|nios2_qsys_0|F_iw[14]~23_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[14]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[14]~24 .lut_mask = 16'hEF23;
defparam \u0|nios2_qsys_0|F_iw[14]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N7
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[14]~24_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [14]));

// Location: LCCOMB_X21_Y18_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|D_logic_op[0]~1 (
// Equation(s):
// \u0|nios2_qsys_0|D_logic_op[0]~1_combout  = (\u0|nios2_qsys_0|D_ctrl_alu_force_xor~8_combout ) # ((\u0|nios2_qsys_0|Equal2~1_combout  & (\u0|nios2_qsys_0|D_iw [14])) # (!\u0|nios2_qsys_0|Equal2~1_combout  & ((\u0|nios2_qsys_0|D_iw [3]))))

	.dataa(\u0|nios2_qsys_0|D_ctrl_alu_force_xor~8_combout ),
	.datab(\u0|nios2_qsys_0|D_iw [14]),
	.datac(\u0|nios2_qsys_0|D_iw [3]),
	.datad(\u0|nios2_qsys_0|Equal2~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_logic_op[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_logic_op[0]~1 .lut_mask = 16'hEEFA;
defparam \u0|nios2_qsys_0|D_logic_op[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y18_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|R_logic_op[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_logic_op[0]~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_logic_op [0]));

// Location: LCCOMB_X24_Y21_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src2_lo[14]~15 (
// Equation(s):
// \u0|nios2_qsys_0|R_src2_lo[14]~15_combout  = (!\u0|nios2_qsys_0|R_src2_lo~0_combout  & ((\u0|nios2_qsys_0|R_src2_use_imm~regout  & (\u0|nios2_qsys_0|D_iw [20])) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & 
// ((\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [14])))))

	.dataa(\u0|nios2_qsys_0|R_src2_lo~0_combout ),
	.datab(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datac(\u0|nios2_qsys_0|D_iw [20]),
	.datad(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src2_lo[14]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src2_lo[14]~15 .lut_mask = 16'h5140;
defparam \u0|nios2_qsys_0|R_src2_lo[14]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y21_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src2_lo[14]~15_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [14]));

// Location: LCCOMB_X22_Y21_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[14]~4 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[14]~4_combout  = (\u0|nios2_qsys_0|E_src1 [14] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|R_logic_op [0] & \u0|nios2_qsys_0|E_src2 [14]))))) # (!\u0|nios2_qsys_0|E_src1 [14] & ((\u0|nios2_qsys_0|E_src2 [14] & 
// ((\u0|nios2_qsys_0|R_logic_op [1]))) # (!\u0|nios2_qsys_0|E_src2 [14] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|R_logic_op [1]))))

	.dataa(\u0|nios2_qsys_0|E_src1 [14]),
	.datab(\u0|nios2_qsys_0|R_logic_op [0]),
	.datac(\u0|nios2_qsys_0|E_src2 [14]),
	.datad(\u0|nios2_qsys_0|R_logic_op [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[14]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[14]~4 .lut_mask = 16'h7A81;
defparam \u0|nios2_qsys_0|E_logic_result[14]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|W_alu_result[14]~3 (
// Equation(s):
// \u0|nios2_qsys_0|W_alu_result[14]~3_combout  = (\u0|nios2_qsys_0|R_ctrl_logic~regout  & ((\u0|nios2_qsys_0|E_logic_result[14]~4_combout ))) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout  & (\u0|nios2_qsys_0|F_pc[12]~1_combout ))

	.dataa(\u0|nios2_qsys_0|R_ctrl_logic~regout ),
	.datab(\u0|nios2_qsys_0|F_pc[12]~1_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_logic_result[14]~4_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_alu_result[14]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_alu_result[14]~3 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|W_alu_result[14]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y21_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|W_alu_result[14]~3_combout ),
	.sdata(\u0|nios2_qsys_0|E_shift_rot_result [14]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [14]));

// Location: LCCOMB_X22_Y21_N10
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_data[50]~0 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_data[50]~0_combout  = (\u0|cmd_xbar_mux_001|saved_grant [0] & ((\u0|nios2_qsys_0|F_pc [12]) # ((\u0|cmd_xbar_mux_001|saved_grant [1] & \u0|nios2_qsys_0|W_alu_result [14])))) # (!\u0|cmd_xbar_mux_001|saved_grant [0] & 
// (\u0|cmd_xbar_mux_001|saved_grant [1] & ((\u0|nios2_qsys_0|W_alu_result [14]))))

	.dataa(\u0|cmd_xbar_mux_001|saved_grant [0]),
	.datab(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datac(\u0|nios2_qsys_0|F_pc [12]),
	.datad(\u0|nios2_qsys_0|W_alu_result [14]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_data[50]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_data[50]~0 .lut_mask = 16'hECA0;
defparam \u0|cmd_xbar_mux_001|src_data[50]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N30
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_data[50] (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_data [50] = (\u0|cmd_xbar_mux_001|src_data[50]~0_combout ) # ((\u0|dma_0|rm|oRM_readaddress [14] & \u0|cmd_xbar_mux_001|saved_grant [2]))

	.dataa(\u0|dma_0|rm|oRM_readaddress [14]),
	.datab(\u0|cmd_xbar_mux_001|src_data[50]~0_combout ),
	.datac(\u0|cmd_xbar_mux_001|saved_grant [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_data [50]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_data[50] .lut_mask = 16'hECEC;
defparam \u0|cmd_xbar_mux_001|src_data[50] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N16
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode843w[2]~0 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode843w[2]~0_combout  = (!\u0|cmd_xbar_mux_001|src_data [50] & (\u0|cmd_xbar_mux_001|src_data [51] & \u0|rst_controller|r_sync_rst_dly~regout ))

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux_001|src_data [50]),
	.datac(\u0|cmd_xbar_mux_001|src_data [51]),
	.datad(\u0|rst_controller|r_sync_rst_dly~regout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode843w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode843w[2]~0 .lut_mask = 16'h3000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode843w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X52_Y25
cycloneii_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 (
	.portawe(\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode822w[2]~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|onchip_memory2_0|the_altsyncram|auto_generated|deep_decode|w_anode822w [2]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|cmd_xbar_mux_001|src_payload~18_combout }),
	.portaaddr({\u0|cmd_xbar_mux_001|src_data [49],\u0|cmd_xbar_mux_001|src_data [48],\u0|cmd_xbar_mux_001|src_data [47],\u0|cmd_xbar_mux_001|src_data [46],\u0|cmd_xbar_mux_001|src_data [45],\u0|cmd_xbar_mux_001|src_data [44],\u0|cmd_xbar_mux_001|src_data [43],\u0|cmd_xbar_mux_001|src_data [42],
\u0|cmd_xbar_mux_001|src_data [41],\u0|cmd_xbar_mux_001|src_data [40],\u0|cmd_xbar_mux_001|src_data [39],\u0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .init_file = "System_onchip_memory2_0.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .logical_ram_name = "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_buc1:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_enable_mask_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_size = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 10000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N6
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[6]~26 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[6]~26_combout  = (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout )) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout )))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[6]~26 .lut_mask = 16'h0B08;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
cycloneii_lcell_comb \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[6]~27 (
// Equation(s):
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[6]~27_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[6]~26_combout ) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70~portadataout  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]))

	.dataa(vcc),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70~portadataout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[6]~26_combout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[6]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[6]~27 .lut_mask = 16'hFFC0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[6]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~17 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~17_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20] & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout ))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~17 .lut_mask = 16'h8F80;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y18_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [6]));

// Location: LCFF_X23_Y18_N11
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [6]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [6]));

// Location: LCCOMB_X23_Y18_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[6]~48 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[6]~48_combout  = (\u0|rsp_xbar_demux_001|src0_valid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[6]~27_combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [6] & 
// \u0|rsp_xbar_demux|src0_valid~0_combout )))) # (!\u0|rsp_xbar_demux_001|src0_valid~0_combout  & (((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [6] & \u0|rsp_xbar_demux|src0_valid~0_combout ))))

	.dataa(\u0|rsp_xbar_demux_001|src0_valid~0_combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[6]~27_combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [6]),
	.datad(\u0|rsp_xbar_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[6]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[6]~48 .lut_mask = 16'hF888;
defparam \u0|nios2_qsys_0|F_iw[6]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[6]~49 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[6]~49_combout  = (\u0|nios2_qsys_0|D_iw[6]~0_combout  & ((\u0|nios2_qsys_0|F_iw[6]~48_combout ) # ((\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [6] & \u0|rsp_xbar_demux_002|src0_valid~0_combout ))))

	.dataa(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [6]),
	.datab(\u0|nios2_qsys_0|D_iw[6]~0_combout ),
	.datac(\u0|nios2_qsys_0|F_iw[6]~48_combout ),
	.datad(\u0|rsp_xbar_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[6]~49_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[6]~49 .lut_mask = 16'hC8C0;
defparam \u0|nios2_qsys_0|F_iw[6]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y20_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[6]~49_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [6]));

// Location: LCCOMB_X23_Y20_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal127~1 (
// Equation(s):
// \u0|nios2_qsys_0|Equal127~1_combout  = (!\u0|nios2_qsys_0|D_iw [8] & (\u0|nios2_qsys_0|D_iw [6] & (\u0|nios2_qsys_0|R_ctrl_wrctl_inst~regout  & !\u0|nios2_qsys_0|D_iw [7])))

	.dataa(\u0|nios2_qsys_0|D_iw [8]),
	.datab(\u0|nios2_qsys_0|D_iw [6]),
	.datac(\u0|nios2_qsys_0|R_ctrl_wrctl_inst~regout ),
	.datad(\u0|nios2_qsys_0|D_iw [7]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal127~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal127~1 .lut_mask = 16'h0040;
defparam \u0|nios2_qsys_0|Equal127~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|W_estatus_reg_inst_nxt~0 (
// Equation(s):
// \u0|nios2_qsys_0|W_estatus_reg_inst_nxt~0_combout  = (!\u0|nios2_qsys_0|R_ctrl_exception~regout  & ((\u0|nios2_qsys_0|Equal127~1_combout  & (\u0|nios2_qsys_0|E_src1 [0])) # (!\u0|nios2_qsys_0|Equal127~1_combout  & ((\u0|nios2_qsys_0|W_estatus_reg~regout 
// )))))

	.dataa(\u0|nios2_qsys_0|R_ctrl_exception~regout ),
	.datab(\u0|nios2_qsys_0|Equal127~1_combout ),
	.datac(\u0|nios2_qsys_0|E_src1 [0]),
	.datad(\u0|nios2_qsys_0|W_estatus_reg~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_estatus_reg_inst_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_estatus_reg_inst_nxt~0 .lut_mask = 16'h5140;
defparam \u0|nios2_qsys_0|W_estatus_reg_inst_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_crst~1 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_crst~1_combout  = (\u0|nios2_qsys_0|D_iw [14] & (\u0|nios2_qsys_0|D_ctrl_crst~0_combout  & (\u0|nios2_qsys_0|D_iw [15] & \u0|nios2_qsys_0|D_iw [16])))

	.dataa(\u0|nios2_qsys_0|D_iw [14]),
	.datab(\u0|nios2_qsys_0|D_ctrl_crst~0_combout ),
	.datac(\u0|nios2_qsys_0|D_iw [15]),
	.datad(\u0|nios2_qsys_0|D_iw [16]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_crst~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_crst~1 .lut_mask = 16'h8000;
defparam \u0|nios2_qsys_0|D_ctrl_crst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y20_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|R_ctrl_crst (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_ctrl_crst~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_ctrl_crst~regout ));

// Location: LCCOMB_X24_Y20_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|W_estatus_reg_inst_nxt~1 (
// Equation(s):
// \u0|nios2_qsys_0|W_estatus_reg_inst_nxt~1_combout  = (!\u0|nios2_qsys_0|R_ctrl_crst~regout  & ((\u0|nios2_qsys_0|W_estatus_reg_inst_nxt~0_combout ) # ((\u0|nios2_qsys_0|R_ctrl_exception~regout  & \u0|nios2_qsys_0|W_status_reg_pie~regout ))))

	.dataa(\u0|nios2_qsys_0|R_ctrl_exception~regout ),
	.datab(\u0|nios2_qsys_0|W_status_reg_pie~regout ),
	.datac(\u0|nios2_qsys_0|W_estatus_reg_inst_nxt~0_combout ),
	.datad(\u0|nios2_qsys_0|R_ctrl_crst~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_estatus_reg_inst_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_estatus_reg_inst_nxt~1 .lut_mask = 16'h00F8;
defparam \u0|nios2_qsys_0|W_estatus_reg_inst_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y20_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|W_estatus_reg (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|W_estatus_reg_inst_nxt~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|E_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_estatus_reg~regout ));

// Location: LCCOMB_X21_Y18_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal101~9 (
// Equation(s):
// \u0|nios2_qsys_0|Equal101~9_combout  = (\u0|nios2_qsys_0|Equal101~0_combout  & (!\u0|nios2_qsys_0|D_iw [15] & (!\u0|nios2_qsys_0|D_iw [14] & !\u0|nios2_qsys_0|D_iw [13])))

	.dataa(\u0|nios2_qsys_0|Equal101~0_combout ),
	.datab(\u0|nios2_qsys_0|D_iw [15]),
	.datac(\u0|nios2_qsys_0|D_iw [14]),
	.datad(\u0|nios2_qsys_0|D_iw [13]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal101~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal101~9 .lut_mask = 16'h0002;
defparam \u0|nios2_qsys_0|Equal101~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~2 (
// Equation(s):
// \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~2_combout  = (\u0|nios2_qsys_0|Equal127~0_combout  & ((\u0|nios2_qsys_0|E_src1 [0]))) # (!\u0|nios2_qsys_0|Equal127~0_combout  & (\u0|nios2_qsys_0|W_status_reg_pie~regout ))

	.dataa(\u0|nios2_qsys_0|Equal127~0_combout ),
	.datab(\u0|nios2_qsys_0|W_status_reg_pie~regout ),
	.datac(\u0|nios2_qsys_0|E_src1 [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~2 .lut_mask = 16'hE4E4;
defparam \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~3 (
// Equation(s):
// \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~3_combout  = (\u0|nios2_qsys_0|Equal101~1_combout  & ((\u0|nios2_qsys_0|W_bstatus_reg~regout ))) # (!\u0|nios2_qsys_0|Equal101~1_combout  & (\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~2_combout ))

	.dataa(\u0|nios2_qsys_0|Equal101~1_combout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~2_combout ),
	.datad(\u0|nios2_qsys_0|W_bstatus_reg~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~3 .lut_mask = 16'hFA50;
defparam \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~4 (
// Equation(s):
// \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~4_combout  = (\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~1_combout  & ((\u0|nios2_qsys_0|Equal101~9_combout  & (\u0|nios2_qsys_0|W_estatus_reg~regout )) # (!\u0|nios2_qsys_0|Equal101~9_combout  & 
// ((\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~3_combout )))))

	.dataa(\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~1_combout ),
	.datab(\u0|nios2_qsys_0|W_estatus_reg~regout ),
	.datac(\u0|nios2_qsys_0|Equal101~9_combout ),
	.datad(\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~3_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~4 .lut_mask = 16'h8A80;
defparam \u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y20_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|W_status_reg_pie (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~4_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|E_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_status_reg_pie~regout ));

// Location: LCCOMB_X24_Y20_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|D_iw[6]~0 (
// Equation(s):
// \u0|nios2_qsys_0|D_iw[6]~0_combout  = (\u0|nios2_qsys_0|W_ipending_reg [0] & (!\u0|nios2_qsys_0|W_status_reg_pie~regout  & ((\u0|nios2_qsys_0|hbreak_enabled~regout ) # (!\u0|nios2_qsys_0|hbreak_req~0_combout )))) # (!\u0|nios2_qsys_0|W_ipending_reg [0] & 
// (((\u0|nios2_qsys_0|hbreak_enabled~regout ) # (!\u0|nios2_qsys_0|hbreak_req~0_combout ))))

	.dataa(\u0|nios2_qsys_0|W_ipending_reg [0]),
	.datab(\u0|nios2_qsys_0|W_status_reg_pie~regout ),
	.datac(\u0|nios2_qsys_0|hbreak_req~0_combout ),
	.datad(\u0|nios2_qsys_0|hbreak_enabled~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_iw[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_iw[6]~0 .lut_mask = 16'h7707;
defparam \u0|nios2_qsys_0|D_iw[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[18]~29 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[18]~29_combout  = (\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [18] & (\u0|onchip_memory2_1_s1_translator|read_latency_shift_reg [0] & 
// (\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]~regout  $ (!\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout ))))

	.dataa(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]~regout ),
	.datab(\u0|onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout ),
	.datac(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [18]),
	.datad(\u0|onchip_memory2_1_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[18]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[18]~29 .lut_mask = 16'h9000;
defparam \u0|nios2_qsys_0|F_iw[18]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~11 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~11_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout  & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20])))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18]))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~11 .lut_mask = 16'hCA0A;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [18]));

// Location: LCFF_X30_Y19_N31
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [18]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [18]));

// Location: LCCOMB_X30_Y19_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[18]~31 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[18]~31_combout  = (\u0|nios2_qsys_0|F_iw[18]~30_combout ) # ((\u0|nios2_qsys_0|F_iw[18]~29_combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [18] & \u0|rsp_xbar_demux|src0_valid~0_combout )))

	.dataa(\u0|nios2_qsys_0|F_iw[18]~30_combout ),
	.datab(\u0|nios2_qsys_0|F_iw[18]~29_combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [18]),
	.datad(\u0|rsp_xbar_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[18]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[18]~31 .lut_mask = 16'hFEEE;
defparam \u0|nios2_qsys_0|F_iw[18]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[18]~32 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[18]~32_combout  = (\u0|nios2_qsys_0|hbreak_req~0_combout  & (((\u0|nios2_qsys_0|D_iw[6]~0_combout  & \u0|nios2_qsys_0|F_iw[18]~31_combout )) # (!\u0|nios2_qsys_0|hbreak_enabled~regout ))) # (!\u0|nios2_qsys_0|hbreak_req~0_combout  & 
// (\u0|nios2_qsys_0|D_iw[6]~0_combout  & ((\u0|nios2_qsys_0|F_iw[18]~31_combout ))))

	.dataa(\u0|nios2_qsys_0|hbreak_req~0_combout ),
	.datab(\u0|nios2_qsys_0|D_iw[6]~0_combout ),
	.datac(\u0|nios2_qsys_0|hbreak_enabled~regout ),
	.datad(\u0|nios2_qsys_0|F_iw[18]~31_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[18]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[18]~32 .lut_mask = 16'hCE0A;
defparam \u0|nios2_qsys_0|F_iw[18]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[18]~32_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [18]));

// Location: LCCOMB_X25_Y22_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src1[14]~3 (
// Equation(s):
// \u0|nios2_qsys_0|E_src1[14]~3_combout  = (\u0|nios2_qsys_0|R_src1~32_combout  & (\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [14])) # (!\u0|nios2_qsys_0|R_src1~32_combout  & ((\u0|nios2_qsys_0|D_iw [18])))

	.dataa(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [14]),
	.datab(\u0|nios2_qsys_0|R_src1~32_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|D_iw [18]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src1[14]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src1[14]~3 .lut_mask = 16'hBB88;
defparam \u0|nios2_qsys_0|E_src1[14]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src1[14]~3_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[12]~24_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [14]));

// Location: LCCOMB_X21_Y22_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc[12]~1 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc[12]~1_combout  = (\u0|nios2_qsys_0|E_alu_sub~regout  & (\u0|nios2_qsys_0|Add1~28_combout )) # (!\u0|nios2_qsys_0|E_alu_sub~regout  & ((\u0|nios2_qsys_0|Add2~28_combout )))

	.dataa(\u0|nios2_qsys_0|E_alu_sub~regout ),
	.datab(\u0|nios2_qsys_0|Add1~28_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|Add2~28_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_pc[12]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc[12]~1 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|F_pc[12]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y22_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|F_pc[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_pc[12]~1_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[12]~24_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout ),
	.sload(\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout ),
	.ena(\u0|nios2_qsys_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|F_pc [12]));

// Location: LCCOMB_X22_Y23_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|E_arith_result[16]~1 (
// Equation(s):
// \u0|nios2_qsys_0|E_arith_result[16]~1_combout  = (\u0|nios2_qsys_0|E_alu_sub~regout  & (\u0|nios2_qsys_0|Add1~32_combout )) # (!\u0|nios2_qsys_0|E_alu_sub~regout  & ((\u0|nios2_qsys_0|Add2~32_combout )))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|Add1~32_combout ),
	.datac(\u0|nios2_qsys_0|E_alu_sub~regout ),
	.datad(\u0|nios2_qsys_0|Add2~32_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_arith_result[16]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_arith_result[16]~1 .lut_mask = 16'hCFC0;
defparam \u0|nios2_qsys_0|E_arith_result[16]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_no_crst_nxt[14]~10 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_no_crst_nxt[14]~10_combout  = (!\u0|nios2_qsys_0|R_ctrl_break~regout  & (\u0|nios2_qsys_0|F_pc_plus_one[14]~28_combout  & ((\u0|nios2_qsys_0|R_ctrl_exception~regout ) # (!\u0|nios2_qsys_0|F_pc_sel_nxt~0_combout ))))

	.dataa(\u0|nios2_qsys_0|R_ctrl_break~regout ),
	.datab(\u0|nios2_qsys_0|F_pc_sel_nxt~0_combout ),
	.datac(\u0|nios2_qsys_0|R_ctrl_exception~regout ),
	.datad(\u0|nios2_qsys_0|F_pc_plus_one[14]~28_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_pc_no_crst_nxt[14]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_no_crst_nxt[14]~10 .lut_mask = 16'h5100;
defparam \u0|nios2_qsys_0|F_pc_no_crst_nxt[14]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc_no_crst_nxt[14]~4 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc_no_crst_nxt[14]~4_combout  = (!\u0|nios2_qsys_0|R_ctrl_exception~regout  & (!\u0|nios2_qsys_0|F_pc_no_crst_nxt[14]~10_combout  & ((\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout ) # (!\u0|nios2_qsys_0|E_arith_result[16]~1_combout ))))

	.dataa(\u0|nios2_qsys_0|R_ctrl_exception~regout ),
	.datab(\u0|nios2_qsys_0|E_arith_result[16]~1_combout ),
	.datac(\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout ),
	.datad(\u0|nios2_qsys_0|F_pc_no_crst_nxt[14]~10_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_pc_no_crst_nxt[14]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc_no_crst_nxt[14]~4 .lut_mask = 16'h0051;
defparam \u0|nios2_qsys_0|F_pc_no_crst_nxt[14]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y23_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|F_pc[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_pc_no_crst_nxt[14]~4_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|F_pc [14]));

// Location: LCCOMB_X22_Y21_N18
cycloneii_lcell_comb \u0|addr_router|Equal2~0 (
// Equation(s):
// \u0|addr_router|Equal2~0_combout  = (\u0|nios2_qsys_0|F_pc [15] & (!\u0|nios2_qsys_0|F_pc [12] & (!\u0|nios2_qsys_0|F_pc [13] & \u0|nios2_qsys_0|F_pc [14])))

	.dataa(\u0|nios2_qsys_0|F_pc [15]),
	.datab(\u0|nios2_qsys_0|F_pc [12]),
	.datac(\u0|nios2_qsys_0|F_pc [13]),
	.datad(\u0|nios2_qsys_0|F_pc [14]),
	.cin(gnd),
	.combout(\u0|addr_router|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|addr_router|Equal2~0 .lut_mask = 16'h0200;
defparam \u0|addr_router|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N22
cycloneii_lcell_comb \u0|cmd_xbar_demux|src1_valid~2 (
// Equation(s):
// \u0|cmd_xbar_demux|src1_valid~2_combout  = ((\u0|nios2_qsys_0|F_pc [10] & (\u0|nios2_qsys_0|F_pc [11])) # (!\u0|nios2_qsys_0|F_pc [10] & ((!\u0|nios2_qsys_0|F_pc [9]) # (!\u0|nios2_qsys_0|F_pc [11])))) # (!\u0|addr_router|Equal2~0_combout )

	.dataa(\u0|nios2_qsys_0|F_pc [10]),
	.datab(\u0|addr_router|Equal2~0_combout ),
	.datac(\u0|nios2_qsys_0|F_pc [11]),
	.datad(\u0|nios2_qsys_0|F_pc [9]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_demux|src1_valid~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_demux|src1_valid~2 .lut_mask = 16'hB7F7;
defparam \u0|cmd_xbar_demux|src1_valid~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N10
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|src_valid~1 (
// Equation(s):
// \u0|cmd_xbar_mux_001|src_valid~1_combout  = (!\u0|addr_router|Equal3~2_combout  & (\u0|cmd_xbar_demux|src1_valid~2_combout  & (\u0|nios2_qsys_0_instruction_master_translator|uav_read~combout  & \u0|cmd_xbar_mux_001|saved_grant [0])))

	.dataa(\u0|addr_router|Equal3~2_combout ),
	.datab(\u0|cmd_xbar_demux|src1_valid~2_combout ),
	.datac(\u0|nios2_qsys_0_instruction_master_translator|uav_read~combout ),
	.datad(\u0|cmd_xbar_mux_001|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|src_valid~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|src_valid~1 .lut_mask = 16'h4000;
defparam \u0|cmd_xbar_mux_001|src_valid~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N22
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|WideOr1~0 (
// Equation(s):
// \u0|cmd_xbar_mux_001|WideOr1~0_combout  = (\u0|cmd_xbar_mux_001|src_valid~1_combout ) # ((\u0|addr_router_001|src_channel[1]~1_combout  & (\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout  & 
// \u0|cmd_xbar_mux_001|saved_grant [1])))

	.dataa(\u0|addr_router_001|src_channel[1]~1_combout ),
	.datab(\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout ),
	.datac(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\u0|cmd_xbar_mux_001|src_valid~1_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|WideOr1~0 .lut_mask = 16'hFF80;
defparam \u0|cmd_xbar_mux_001|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N30
cycloneii_lcell_comb \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg~6 (
// Equation(s):
// \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg~6_combout  = (\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout  & 
// (!\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ((\u0|cmd_xbar_mux_001|WideOr1~0_combout ) # (\u0|cmd_xbar_mux_001|src_valid~0_combout ))))

	.dataa(\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout ),
	.datab(\u0|cmd_xbar_mux_001|WideOr1~0_combout ),
	.datac(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|cmd_xbar_mux_001|src_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg~6 .lut_mask = 16'h0A08;
defparam \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N14
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|update_grant~1 (
// Equation(s):
// \u0|cmd_xbar_mux_001|update_grant~1_combout  = (\u0|cmd_xbar_mux_001|always6~0_combout ) # ((\u0|cmd_xbar_mux_001|update_grant~0_combout  & \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg~6_combout ))

	.dataa(\u0|cmd_xbar_mux_001|always6~0_combout ),
	.datab(\u0|cmd_xbar_mux_001|update_grant~0_combout ),
	.datac(vcc),
	.datad(\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg~6_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|update_grant~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|update_grant~1 .lut_mask = 16'hEEAA;
defparam \u0|cmd_xbar_mux_001|update_grant~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y16_N9
cycloneii_lcell_ff \u0|cmd_xbar_mux_001|saved_grant[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux_001|arb|grant[2]~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cmd_xbar_mux_001|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|cmd_xbar_mux_001|saved_grant [2]));

// Location: LCCOMB_X32_Y16_N28
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|update_grant~0 (
// Equation(s):
// \u0|cmd_xbar_mux_001|update_grant~0_combout  = (\u0|cmd_xbar_mux_001|saved_grant [0]) # ((\u0|cmd_xbar_mux_001|saved_grant [1]) # (\u0|cmd_xbar_mux_001|saved_grant [2]))

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux_001|saved_grant [0]),
	.datac(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.datad(\u0|cmd_xbar_mux_001|saved_grant [2]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|update_grant~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|update_grant~0 .lut_mask = 16'hFFFC;
defparam \u0|cmd_xbar_mux_001|update_grant~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N20
cycloneii_lcell_comb \u0|addr_router_001|Equal3~0 (
// Equation(s):
// \u0|addr_router_001|Equal3~0_combout  = (!\u0|nios2_qsys_0|W_alu_result [6] & \u0|nios2_qsys_0|W_alu_result [5])

	.dataa(\u0|nios2_qsys_0|W_alu_result [6]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|W_alu_result [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|addr_router_001|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|addr_router_001|Equal3~0 .lut_mask = 16'h5050;
defparam \u0|addr_router_001|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N8
cycloneii_lcell_comb \u0|addr_router_001|src_channel[1]~1 (
// Equation(s):
// \u0|addr_router_001|src_channel[1]~1_combout  = (\u0|addr_router_001|src_channel[1]~0_combout  & (((!\u0|addr_router_001|Equal4~0_combout  & !\u0|addr_router_001|Equal3~0_combout )) # (!\u0|addr_router_001|Equal3~3_combout )))

	.dataa(\u0|addr_router_001|src_channel[1]~0_combout ),
	.datab(\u0|addr_router_001|Equal4~0_combout ),
	.datac(\u0|addr_router_001|Equal3~0_combout ),
	.datad(\u0|addr_router_001|Equal3~3_combout ),
	.cin(gnd),
	.combout(\u0|addr_router_001|src_channel[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|addr_router_001|src_channel[1]~1 .lut_mask = 16'h02AA;
defparam \u0|addr_router_001|src_channel[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N18
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|arb|top_priority_reg[1]~0 (
// Equation(s):
// \u0|cmd_xbar_mux_001|arb|top_priority_reg[1]~0_combout  = (\u0|cmd_xbar_demux|src1_valid~3_combout ) # ((\u0|dma_0|rm|oRM_read~regout ) # ((\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout  & 
// \u0|addr_router_001|src_channel[1]~1_combout )))

	.dataa(\u0|cmd_xbar_demux|src1_valid~3_combout ),
	.datab(\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout ),
	.datac(\u0|addr_router_001|src_channel[1]~1_combout ),
	.datad(\u0|dma_0|rm|oRM_read~regout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|arb|top_priority_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|arb|top_priority_reg[1]~0 .lut_mask = 16'hFFEA;
defparam \u0|cmd_xbar_mux_001|arb|top_priority_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N20
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|arb|top_priority_reg[1]~1 (
// Equation(s):
// \u0|cmd_xbar_mux_001|arb|top_priority_reg[1]~1_combout  = (\u0|cmd_xbar_mux_001|arb|top_priority_reg[1]~0_combout  & ((\u0|cmd_xbar_mux_001|always6~0_combout ) # ((\u0|cmd_xbar_mux_001|update_grant~0_combout  & 
// \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg~6_combout ))))

	.dataa(\u0|cmd_xbar_mux_001|always6~0_combout ),
	.datab(\u0|cmd_xbar_mux_001|update_grant~0_combout ),
	.datac(\u0|cmd_xbar_mux_001|arb|top_priority_reg[1]~0_combout ),
	.datad(\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg~6_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|arb|top_priority_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|arb|top_priority_reg[1]~1 .lut_mask = 16'hE0A0;
defparam \u0|cmd_xbar_mux_001|arb|top_priority_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y16_N25
cycloneii_lcell_ff \u0|cmd_xbar_mux_001|arb|top_priority_reg[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|cmd_xbar_mux_001|arb|grant[0]~3_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cmd_xbar_mux_001|arb|top_priority_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|cmd_xbar_mux_001|arb|top_priority_reg [1]));

// Location: LCCOMB_X32_Y18_N20
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|arb|adder|full_adder.cout[0] (
// Equation(s):
// \u0|cmd_xbar_mux_001|arb|adder|full_adder.cout [0] = (!\u0|cmd_xbar_mux_001|arb|top_priority_reg [0] & ((\u0|addr_router|Equal3~2_combout ) # ((!\u0|nios2_qsys_0_instruction_master_translator|uav_read~combout ) # (!\u0|cmd_xbar_demux|src1_valid~2_combout 
// ))))

	.dataa(\u0|addr_router|Equal3~2_combout ),
	.datab(\u0|cmd_xbar_demux|src1_valid~2_combout ),
	.datac(\u0|nios2_qsys_0_instruction_master_translator|uav_read~combout ),
	.datad(\u0|cmd_xbar_mux_001|arb|top_priority_reg [0]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|arb|adder|full_adder.cout [0]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|arb|adder|full_adder.cout[0] .lut_mask = 16'h00BF;
defparam \u0|cmd_xbar_mux_001|arb|adder|full_adder.cout[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N4
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|arb|grant[1]~4 (
// Equation(s):
// \u0|cmd_xbar_mux_001|arb|grant[1]~4_combout  = (\u0|cmd_xbar_demux_001|src1_valid~0_combout  & ((\u0|cmd_xbar_mux_001|arb|adder|cout~0_combout ) # (\u0|cmd_xbar_mux_001|arb|top_priority_reg [1] $ (\u0|cmd_xbar_mux_001|arb|adder|full_adder.cout [0]))))

	.dataa(\u0|cmd_xbar_mux_001|arb|adder|cout~0_combout ),
	.datab(\u0|cmd_xbar_demux_001|src1_valid~0_combout ),
	.datac(\u0|cmd_xbar_mux_001|arb|top_priority_reg [1]),
	.datad(\u0|cmd_xbar_mux_001|arb|adder|full_adder.cout [0]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|arb|grant[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|arb|grant[1]~4 .lut_mask = 16'h8CC8;
defparam \u0|cmd_xbar_mux_001|arb|grant[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y16_N5
cycloneii_lcell_ff \u0|cmd_xbar_mux_001|saved_grant[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux_001|arb|grant[1]~4_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cmd_xbar_mux_001|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|cmd_xbar_mux_001|saved_grant [1]));

// Location: LCCOMB_X30_Y16_N14
cycloneii_lcell_comb \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 (
// Equation(s):
// \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout  = (\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// (((\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~regout )))) # (!\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ((\u0|cmd_xbar_mux_001|saved_grant [0]) # 
// ((\u0|cmd_xbar_mux_001|saved_grant [1]))))

	.dataa(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(\u0|cmd_xbar_mux_001|saved_grant [0]),
	.datac(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]~regout ),
	.datad(\u0|cmd_xbar_mux_001|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 .lut_mask = 16'hF5E4;
defparam \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N20
cycloneii_lcell_comb \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0 (
// Equation(s):
// \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout  = (\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]) # (!\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0])

	.dataa(vcc),
	.datab(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datac(vcc),
	.datad(\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0 .lut_mask = 16'hFF33;
defparam \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y16_N11
cycloneii_lcell_ff \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]~regout ));

// Location: LCCOMB_X30_Y16_N16
cycloneii_lcell_comb \u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0 (
// Equation(s):
// \u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout  = (!\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout  & 
// (!\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]~regout  & (!\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout  & \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg 
// [0])))

	.dataa(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]~regout ),
	.datab(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]~regout ),
	.datac(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout ),
	.datad(\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0 .lut_mask = 16'h0100;
defparam \u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N26
cycloneii_lcell_comb \u0|dma_0|rm|oFF_writerequest~3 (
// Equation(s):
// \u0|dma_0|rm|oFF_writerequest~3_combout  = (\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout  & (((!\u0|dma_0|fi|FF_almostfull~1_combout ) # (!\u0|dma_0|fi|FF_almostfull~0_combout )) # (!\u0|dma_0|fi|compare~combout )))

	.dataa(\u0|dma_0|fi|compare~combout ),
	.datab(\u0|dma_0|fi|FF_almostfull~0_combout ),
	.datac(\u0|dma_0|fi|FF_almostfull~1_combout ),
	.datad(\u0|dma_0_read_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_writerequest~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_writerequest~3 .lut_mask = 16'h7F00;
defparam \u0|dma_0|rm|oFF_writerequest~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N4
cycloneii_lcell_comb \u0|dma_0|rm|oFF_writerequest~4 (
// Equation(s):
// \u0|dma_0|rm|oFF_writerequest~4_combout  = (\u0|rst_controller|r_sync_rst~regout  & (\u0|dma_0|rm|oFF_writerequest~3_combout  & (!\u0|dma_0|rm|state [0] & !\u0|dma_0|rm|state [1])))

	.dataa(\u0|rst_controller|r_sync_rst~regout ),
	.datab(\u0|dma_0|rm|oFF_writerequest~3_combout ),
	.datac(\u0|dma_0|rm|state [0]),
	.datad(\u0|dma_0|rm|state [1]),
	.cin(gnd),
	.combout(\u0|dma_0|rm|oFF_writerequest~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|rm|oFF_writerequest~4 .lut_mask = 16'h0008;
defparam \u0|dma_0|rm|oFF_writerequest~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y16_N3
cycloneii_lcell_ff \u0|dma_0|fi|pos_write[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|fi|pos_write[1]~7_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oFF_writerequest~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|pos_write [1]));

// Location: LCCOMB_X29_Y16_N4
cycloneii_lcell_comb \u0|dma_0|fi|pos_write[2]~9 (
// Equation(s):
// \u0|dma_0|fi|pos_write[2]~9_combout  = (\u0|dma_0|fi|pos_write [2] & (!\u0|dma_0|fi|pos_write[1]~8 )) # (!\u0|dma_0|fi|pos_write [2] & ((\u0|dma_0|fi|pos_write[1]~8 ) # (GND)))
// \u0|dma_0|fi|pos_write[2]~10  = CARRY((!\u0|dma_0|fi|pos_write[1]~8 ) # (!\u0|dma_0|fi|pos_write [2]))

	.dataa(vcc),
	.datab(\u0|dma_0|fi|pos_write [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|fi|pos_write[1]~8 ),
	.combout(\u0|dma_0|fi|pos_write[2]~9_combout ),
	.cout(\u0|dma_0|fi|pos_write[2]~10 ));
// synopsys translate_off
defparam \u0|dma_0|fi|pos_write[2]~9 .lut_mask = 16'h3C3F;
defparam \u0|dma_0|fi|pos_write[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y16_N5
cycloneii_lcell_ff \u0|dma_0|fi|pos_write[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|fi|pos_write[2]~9_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oFF_writerequest~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|pos_write [2]));

// Location: LCCOMB_X29_Y16_N8
cycloneii_lcell_comb \u0|dma_0|fi|pos_write[4]~13 (
// Equation(s):
// \u0|dma_0|fi|pos_write[4]~13_combout  = (\u0|dma_0|fi|pos_write [4] & (!\u0|dma_0|fi|pos_write[3]~12 )) # (!\u0|dma_0|fi|pos_write [4] & ((\u0|dma_0|fi|pos_write[3]~12 ) # (GND)))
// \u0|dma_0|fi|pos_write[4]~14  = CARRY((!\u0|dma_0|fi|pos_write[3]~12 ) # (!\u0|dma_0|fi|pos_write [4]))

	.dataa(vcc),
	.datab(\u0|dma_0|fi|pos_write [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|fi|pos_write[3]~12 ),
	.combout(\u0|dma_0|fi|pos_write[4]~13_combout ),
	.cout(\u0|dma_0|fi|pos_write[4]~14 ));
// synopsys translate_off
defparam \u0|dma_0|fi|pos_write[4]~13 .lut_mask = 16'h3C3F;
defparam \u0|dma_0|fi|pos_write[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y16_N9
cycloneii_lcell_ff \u0|dma_0|fi|pos_write[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|fi|pos_write[4]~13_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oFF_writerequest~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|pos_write [4]));

// Location: LCCOMB_X29_Y16_N10
cycloneii_lcell_comb \u0|dma_0|fi|pos_write[5]~15 (
// Equation(s):
// \u0|dma_0|fi|pos_write[5]~15_combout  = (\u0|dma_0|fi|pos_write [5] & (\u0|dma_0|fi|pos_write[4]~14  $ (GND))) # (!\u0|dma_0|fi|pos_write [5] & (!\u0|dma_0|fi|pos_write[4]~14  & VCC))
// \u0|dma_0|fi|pos_write[5]~16  = CARRY((\u0|dma_0|fi|pos_write [5] & !\u0|dma_0|fi|pos_write[4]~14 ))

	.dataa(vcc),
	.datab(\u0|dma_0|fi|pos_write [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|fi|pos_write[4]~14 ),
	.combout(\u0|dma_0|fi|pos_write[5]~15_combout ),
	.cout(\u0|dma_0|fi|pos_write[5]~16 ));
// synopsys translate_off
defparam \u0|dma_0|fi|pos_write[5]~15 .lut_mask = 16'hC30C;
defparam \u0|dma_0|fi|pos_write[5]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y16_N11
cycloneii_lcell_ff \u0|dma_0|fi|pos_write[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|fi|pos_write[5]~15_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oFF_writerequest~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|pos_write [5]));

// Location: LCCOMB_X29_Y16_N14
cycloneii_lcell_comb \u0|dma_0|fi|pos_write[7]~19 (
// Equation(s):
// \u0|dma_0|fi|pos_write[7]~19_combout  = \u0|dma_0|fi|pos_write[6]~18  $ (!\u0|dma_0|fi|pos_write [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|fi|pos_write [7]),
	.cin(\u0|dma_0|fi|pos_write[6]~18 ),
	.combout(\u0|dma_0|fi|pos_write[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|pos_write[7]~19 .lut_mask = 16'hF00F;
defparam \u0|dma_0|fi|pos_write[7]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y16_N15
cycloneii_lcell_ff \u0|dma_0|fi|pos_write[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|fi|pos_write[7]~19_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oFF_writerequest~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|pos_write [7]));

// Location: LCCOMB_X27_Y16_N4
cycloneii_lcell_comb \u0|dma_0|fi|compare (
// Equation(s):
// \u0|dma_0|fi|compare~combout  = \u0|dma_0|fi|pos_read [7] $ (\u0|dma_0|fi|pos_write [7])

	.dataa(vcc),
	.datab(\u0|dma_0|fi|pos_read [7]),
	.datac(vcc),
	.datad(\u0|dma_0|fi|pos_write [7]),
	.cin(gnd),
	.combout(\u0|dma_0|fi|compare~combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|compare .lut_mask = 16'h33CC;
defparam \u0|dma_0|fi|compare .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N12
cycloneii_lcell_comb \u0|dma_0|wm|state[0]~4 (
// Equation(s):
// \u0|dma_0|wm|state[0]~4_combout  = (!\u0|dma_0|fi|Add2~8_combout  & (!\u0|dma_0|fi|Add2~10_combout  & (\u0|dma_0|wm|always0~0_combout  & !\u0|dma_0|fi|Add2~12_combout )))

	.dataa(\u0|dma_0|fi|Add2~8_combout ),
	.datab(\u0|dma_0|fi|Add2~10_combout ),
	.datac(\u0|dma_0|wm|always0~0_combout ),
	.datad(\u0|dma_0|fi|Add2~12_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|state[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|state[0]~4 .lut_mask = 16'h0010;
defparam \u0|dma_0|wm|state[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N14
cycloneii_lcell_comb \u0|dma_0|wm|state[0]~5 (
// Equation(s):
// \u0|dma_0|wm|state[0]~5_combout  = (!\u0|dma_0|control|oStart~regout  & (((\u0|dma_0|fi|compare~combout ) # (!\u0|dma_0|wm|state[0]~4_combout )) # (!\u0|dma_0|fi|FF_almostfull~0_combout )))

	.dataa(\u0|dma_0|fi|FF_almostfull~0_combout ),
	.datab(\u0|dma_0|fi|compare~combout ),
	.datac(\u0|dma_0|control|oStart~regout ),
	.datad(\u0|dma_0|wm|state[0]~4_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|state[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|state[0]~5 .lut_mask = 16'h0D0F;
defparam \u0|dma_0|wm|state[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N10
cycloneii_lcell_comb \u0|dma_0|wm|state[0]~9 (
// Equation(s):
// \u0|dma_0|wm|state[0]~9_combout  = (\u0|dma_0|wm|state [1]) # ((!\u0|dma_0|wm|state[0]~7_combout  & (\u0|dma_0_write_translator_avalon_universal_master_0_agent|av_waitrequest~0_combout  & \u0|dma_0|wm|state [0])))

	.dataa(\u0|dma_0|wm|state[0]~7_combout ),
	.datab(\u0|dma_0_write_translator_avalon_universal_master_0_agent|av_waitrequest~0_combout ),
	.datac(\u0|dma_0|wm|state [1]),
	.datad(\u0|dma_0|wm|state [0]),
	.cin(gnd),
	.combout(\u0|dma_0|wm|state[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|state[0]~9 .lut_mask = 16'hF4F0;
defparam \u0|dma_0|wm|state[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N30
cycloneii_lcell_comb \u0|dma_0|wm|state[0]~8 (
// Equation(s):
// \u0|dma_0|wm|state[0]~8_combout  = (\u0|rst_controller|r_sync_rst~regout  & (\u0|dma_0|wm|state [0] $ (((\u0|dma_0|wm|state[0]~5_combout  & !\u0|dma_0|wm|state[0]~9_combout )))))

	.dataa(\u0|rst_controller|r_sync_rst~regout ),
	.datab(\u0|dma_0|wm|state[0]~5_combout ),
	.datac(\u0|dma_0|wm|state [0]),
	.datad(\u0|dma_0|wm|state[0]~9_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|state[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|state[0]~8 .lut_mask = 16'hA028;
defparam \u0|dma_0|wm|state[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y16_N31
cycloneii_lcell_ff \u0|dma_0|wm|state[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|state[0]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|state [0]));

// Location: LCCOMB_X35_Y20_N22
cycloneii_lcell_comb \u0|dma_0|wm|Add1~20 (
// Equation(s):
// \u0|dma_0|wm|Add1~20_combout  = (\u0|dma_0|wm|oWM_writeaddress [12] & (\u0|dma_0|wm|Add1~19  $ (GND))) # (!\u0|dma_0|wm|oWM_writeaddress [12] & (!\u0|dma_0|wm|Add1~19  & VCC))
// \u0|dma_0|wm|Add1~21  = CARRY((\u0|dma_0|wm|oWM_writeaddress [12] & !\u0|dma_0|wm|Add1~19 ))

	.dataa(\u0|dma_0|wm|oWM_writeaddress [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|Add1~19 ),
	.combout(\u0|dma_0|wm|Add1~20_combout ),
	.cout(\u0|dma_0|wm|Add1~21 ));
// synopsys translate_off
defparam \u0|dma_0|wm|Add1~20 .lut_mask = 16'hA50A;
defparam \u0|dma_0|wm|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X36_Y21_N19
cycloneii_lcell_ff \u0|dma_0|control|oWM_startaddress[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|dma_0|control|oWM_startaddress~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|dma_0|control|oWM_startaddress[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oWM_startaddress [13]));

// Location: LCCOMB_X36_Y20_N10
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writeaddress~19 (
// Equation(s):
// \u0|dma_0|wm|oWM_writeaddress~19_combout  = (\u0|dma_0|control|oStart~regout  & ((\u0|dma_0|control|oWM_startaddress [13]))) # (!\u0|dma_0|control|oStart~regout  & (\u0|dma_0|wm|Add1~22_combout ))

	.dataa(vcc),
	.datab(\u0|dma_0|wm|Add1~22_combout ),
	.datac(\u0|dma_0|control|oWM_startaddress [13]),
	.datad(\u0|dma_0|control|oStart~regout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writeaddress~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writeaddress~19 .lut_mask = 16'hF0CC;
defparam \u0|dma_0|wm|oWM_writeaddress~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y20_N11
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writeaddress[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writeaddress~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|wm|oWM_writeaddress[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writeaddress [13]));

// Location: LCCOMB_X35_Y20_N24
cycloneii_lcell_comb \u0|dma_0|wm|Add1~22 (
// Equation(s):
// \u0|dma_0|wm|Add1~22_combout  = (\u0|dma_0|wm|oWM_writeaddress [13] & (!\u0|dma_0|wm|Add1~21 )) # (!\u0|dma_0|wm|oWM_writeaddress [13] & ((\u0|dma_0|wm|Add1~21 ) # (GND)))
// \u0|dma_0|wm|Add1~23  = CARRY((!\u0|dma_0|wm|Add1~21 ) # (!\u0|dma_0|wm|oWM_writeaddress [13]))

	.dataa(vcc),
	.datab(\u0|dma_0|wm|oWM_writeaddress [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|Add1~21 ),
	.combout(\u0|dma_0|wm|Add1~22_combout ),
	.cout(\u0|dma_0|wm|Add1~23 ));
// synopsys translate_off
defparam \u0|dma_0|wm|Add1~22 .lut_mask = 16'h3C3F;
defparam \u0|dma_0|wm|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X37_Y22_N5
cycloneii_lcell_ff \u0|dma_0|control|oLength[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oWM_startaddress~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oLength[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oLength [12]));

// Location: LCFF_X37_Y21_N3
cycloneii_lcell_ff \u0|dma_0|control|oLength[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oWM_startaddress~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oLength[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oLength [9]));

// Location: LCCOMB_X36_Y21_N26
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress[6]~feeder (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress[6]~feeder_combout  = \u0|dma_0|control|oWM_startaddress~24_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|control|oWM_startaddress~24_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress[6]~feeder .lut_mask = 16'hFF00;
defparam \u0|dma_0|control|oWM_startaddress[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N27
cycloneii_lcell_ff \u0|dma_0|control|oWM_startaddress[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oWM_startaddress[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oWM_startaddress[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oWM_startaddress [6]));

// Location: LCFF_X37_Y21_N9
cycloneii_lcell_ff \u0|dma_0|control|oLength[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oWM_startaddress~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oLength[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oLength [5]));

// Location: LCFF_X37_Y21_N21
cycloneii_lcell_ff \u0|dma_0|control|oLength[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oWM_startaddress~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oLength[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oLength [3]));

// Location: LCFF_X30_Y20_N3
cycloneii_lcell_ff \u0|dma_0|control|oWM_startaddress[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oWM_startaddress~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oWM_startaddress[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oWM_startaddress [1]));

// Location: LCCOMB_X37_Y20_N16
cycloneii_lcell_comb \u0|dma_0|wm|WM_lastwriteaddress[8]~48 (
// Equation(s):
// \u0|dma_0|wm|WM_lastwriteaddress[8]~48_combout  = ((\u0|dma_0|control|oWM_startaddress [8] $ (\u0|dma_0|control|oLength [8] $ (!\u0|dma_0|wm|WM_lastwriteaddress[7]~47 )))) # (GND)
// \u0|dma_0|wm|WM_lastwriteaddress[8]~49  = CARRY((\u0|dma_0|control|oWM_startaddress [8] & ((\u0|dma_0|control|oLength [8]) # (!\u0|dma_0|wm|WM_lastwriteaddress[7]~47 ))) # (!\u0|dma_0|control|oWM_startaddress [8] & (\u0|dma_0|control|oLength [8] & 
// !\u0|dma_0|wm|WM_lastwriteaddress[7]~47 )))

	.dataa(\u0|dma_0|control|oWM_startaddress [8]),
	.datab(\u0|dma_0|control|oLength [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|WM_lastwriteaddress[7]~47 ),
	.combout(\u0|dma_0|wm|WM_lastwriteaddress[8]~48_combout ),
	.cout(\u0|dma_0|wm|WM_lastwriteaddress[8]~49 ));
// synopsys translate_off
defparam \u0|dma_0|wm|WM_lastwriteaddress[8]~48 .lut_mask = 16'h698E;
defparam \u0|dma_0|wm|WM_lastwriteaddress[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N18
cycloneii_lcell_comb \u0|dma_0|wm|WM_lastwriteaddress[9]~50 (
// Equation(s):
// \u0|dma_0|wm|WM_lastwriteaddress[9]~50_combout  = (\u0|dma_0|control|oWM_startaddress [9] & ((\u0|dma_0|control|oLength [9] & (\u0|dma_0|wm|WM_lastwriteaddress[8]~49  & VCC)) # (!\u0|dma_0|control|oLength [9] & (!\u0|dma_0|wm|WM_lastwriteaddress[8]~49 
// )))) # (!\u0|dma_0|control|oWM_startaddress [9] & ((\u0|dma_0|control|oLength [9] & (!\u0|dma_0|wm|WM_lastwriteaddress[8]~49 )) # (!\u0|dma_0|control|oLength [9] & ((\u0|dma_0|wm|WM_lastwriteaddress[8]~49 ) # (GND)))))
// \u0|dma_0|wm|WM_lastwriteaddress[9]~51  = CARRY((\u0|dma_0|control|oWM_startaddress [9] & (!\u0|dma_0|control|oLength [9] & !\u0|dma_0|wm|WM_lastwriteaddress[8]~49 )) # (!\u0|dma_0|control|oWM_startaddress [9] & ((!\u0|dma_0|wm|WM_lastwriteaddress[8]~49 ) 
// # (!\u0|dma_0|control|oLength [9]))))

	.dataa(\u0|dma_0|control|oWM_startaddress [9]),
	.datab(\u0|dma_0|control|oLength [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|WM_lastwriteaddress[8]~49 ),
	.combout(\u0|dma_0|wm|WM_lastwriteaddress[9]~50_combout ),
	.cout(\u0|dma_0|wm|WM_lastwriteaddress[9]~51 ));
// synopsys translate_off
defparam \u0|dma_0|wm|WM_lastwriteaddress[9]~50 .lut_mask = 16'h9617;
defparam \u0|dma_0|wm|WM_lastwriteaddress[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N22
cycloneii_lcell_comb \u0|dma_0|wm|WM_lastwriteaddress[11]~54 (
// Equation(s):
// \u0|dma_0|wm|WM_lastwriteaddress[11]~54_combout  = (\u0|dma_0|control|oLength [11] & ((\u0|dma_0|control|oWM_startaddress [11] & (\u0|dma_0|wm|WM_lastwriteaddress[10]~53  & VCC)) # (!\u0|dma_0|control|oWM_startaddress [11] & 
// (!\u0|dma_0|wm|WM_lastwriteaddress[10]~53 )))) # (!\u0|dma_0|control|oLength [11] & ((\u0|dma_0|control|oWM_startaddress [11] & (!\u0|dma_0|wm|WM_lastwriteaddress[10]~53 )) # (!\u0|dma_0|control|oWM_startaddress [11] & 
// ((\u0|dma_0|wm|WM_lastwriteaddress[10]~53 ) # (GND)))))
// \u0|dma_0|wm|WM_lastwriteaddress[11]~55  = CARRY((\u0|dma_0|control|oLength [11] & (!\u0|dma_0|control|oWM_startaddress [11] & !\u0|dma_0|wm|WM_lastwriteaddress[10]~53 )) # (!\u0|dma_0|control|oLength [11] & ((!\u0|dma_0|wm|WM_lastwriteaddress[10]~53 ) # 
// (!\u0|dma_0|control|oWM_startaddress [11]))))

	.dataa(\u0|dma_0|control|oLength [11]),
	.datab(\u0|dma_0|control|oWM_startaddress [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|WM_lastwriteaddress[10]~53 ),
	.combout(\u0|dma_0|wm|WM_lastwriteaddress[11]~54_combout ),
	.cout(\u0|dma_0|wm|WM_lastwriteaddress[11]~55 ));
// synopsys translate_off
defparam \u0|dma_0|wm|WM_lastwriteaddress[11]~54 .lut_mask = 16'h9617;
defparam \u0|dma_0|wm|WM_lastwriteaddress[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N24
cycloneii_lcell_comb \u0|dma_0|wm|WM_lastwriteaddress[12]~56 (
// Equation(s):
// \u0|dma_0|wm|WM_lastwriteaddress[12]~56_combout  = ((\u0|dma_0|control|oWM_startaddress [12] $ (\u0|dma_0|control|oLength [12] $ (!\u0|dma_0|wm|WM_lastwriteaddress[11]~55 )))) # (GND)
// \u0|dma_0|wm|WM_lastwriteaddress[12]~57  = CARRY((\u0|dma_0|control|oWM_startaddress [12] & ((\u0|dma_0|control|oLength [12]) # (!\u0|dma_0|wm|WM_lastwriteaddress[11]~55 ))) # (!\u0|dma_0|control|oWM_startaddress [12] & (\u0|dma_0|control|oLength [12] & 
// !\u0|dma_0|wm|WM_lastwriteaddress[11]~55 )))

	.dataa(\u0|dma_0|control|oWM_startaddress [12]),
	.datab(\u0|dma_0|control|oLength [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|WM_lastwriteaddress[11]~55 ),
	.combout(\u0|dma_0|wm|WM_lastwriteaddress[12]~56_combout ),
	.cout(\u0|dma_0|wm|WM_lastwriteaddress[12]~57 ));
// synopsys translate_off
defparam \u0|dma_0|wm|WM_lastwriteaddress[12]~56 .lut_mask = 16'h698E;
defparam \u0|dma_0|wm|WM_lastwriteaddress[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X37_Y20_N25
cycloneii_lcell_ff \u0|dma_0|wm|WM_lastwriteaddress[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|WM_lastwriteaddress[12]~56_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|WM_lastwriteaddress [12]));

// Location: LCCOMB_X36_Y20_N26
cycloneii_lcell_comb \u0|dma_0|wm|Equal0~13 (
// Equation(s):
// \u0|dma_0|wm|Equal0~13_combout  = (\u0|dma_0|wm|WM_lastwriteaddress [13] & (\u0|dma_0|wm|Add1~22_combout  & (\u0|dma_0|wm|Add1~20_combout  $ (!\u0|dma_0|wm|WM_lastwriteaddress [12])))) # (!\u0|dma_0|wm|WM_lastwriteaddress [13] & 
// (!\u0|dma_0|wm|Add1~22_combout  & (\u0|dma_0|wm|Add1~20_combout  $ (!\u0|dma_0|wm|WM_lastwriteaddress [12]))))

	.dataa(\u0|dma_0|wm|WM_lastwriteaddress [13]),
	.datab(\u0|dma_0|wm|Add1~20_combout ),
	.datac(\u0|dma_0|wm|Add1~22_combout ),
	.datad(\u0|dma_0|wm|WM_lastwriteaddress [12]),
	.cin(gnd),
	.combout(\u0|dma_0|wm|Equal0~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|Equal0~13 .lut_mask = 16'h8421;
defparam \u0|dma_0|wm|Equal0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N23
cycloneii_lcell_ff \u0|dma_0|wm|WM_lastwriteaddress[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|WM_lastwriteaddress[11]~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|WM_lastwriteaddress [11]));

// Location: LCCOMB_X36_Y20_N16
cycloneii_lcell_comb \u0|dma_0|wm|Equal0~12 (
// Equation(s):
// \u0|dma_0|wm|Equal0~12_combout  = (\u0|dma_0|wm|WM_lastwriteaddress [10] & (\u0|dma_0|wm|Add1~16_combout  & (\u0|dma_0|wm|Add1~18_combout  $ (!\u0|dma_0|wm|WM_lastwriteaddress [11])))) # (!\u0|dma_0|wm|WM_lastwriteaddress [10] & 
// (!\u0|dma_0|wm|Add1~16_combout  & (\u0|dma_0|wm|Add1~18_combout  $ (!\u0|dma_0|wm|WM_lastwriteaddress [11]))))

	.dataa(\u0|dma_0|wm|WM_lastwriteaddress [10]),
	.datab(\u0|dma_0|wm|Add1~16_combout ),
	.datac(\u0|dma_0|wm|Add1~18_combout ),
	.datad(\u0|dma_0|wm|WM_lastwriteaddress [11]),
	.cin(gnd),
	.combout(\u0|dma_0|wm|Equal0~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|Equal0~12 .lut_mask = 16'h9009;
defparam \u0|dma_0|wm|Equal0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N17
cycloneii_lcell_ff \u0|dma_0|wm|WM_lastwriteaddress[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|WM_lastwriteaddress[8]~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|WM_lastwriteaddress [8]));

// Location: LCFF_X37_Y20_N19
cycloneii_lcell_ff \u0|dma_0|wm|WM_lastwriteaddress[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|WM_lastwriteaddress[9]~50_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|WM_lastwriteaddress [9]));

// Location: LCCOMB_X36_Y20_N30
cycloneii_lcell_comb \u0|dma_0|wm|Equal0~11 (
// Equation(s):
// \u0|dma_0|wm|Equal0~11_combout  = (\u0|dma_0|wm|Add1~12_combout  & (\u0|dma_0|wm|WM_lastwriteaddress [8] & (\u0|dma_0|wm|Add1~14_combout  $ (!\u0|dma_0|wm|WM_lastwriteaddress [9])))) # (!\u0|dma_0|wm|Add1~12_combout  & (!\u0|dma_0|wm|WM_lastwriteaddress 
// [8] & (\u0|dma_0|wm|Add1~14_combout  $ (!\u0|dma_0|wm|WM_lastwriteaddress [9]))))

	.dataa(\u0|dma_0|wm|Add1~12_combout ),
	.datab(\u0|dma_0|wm|Add1~14_combout ),
	.datac(\u0|dma_0|wm|WM_lastwriteaddress [8]),
	.datad(\u0|dma_0|wm|WM_lastwriteaddress [9]),
	.cin(gnd),
	.combout(\u0|dma_0|wm|Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|Equal0~11 .lut_mask = 16'h8421;
defparam \u0|dma_0|wm|Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N22
cycloneii_lcell_comb \u0|dma_0|wm|Equal0~15 (
// Equation(s):
// \u0|dma_0|wm|Equal0~15_combout  = (\u0|dma_0|wm|Equal0~14_combout  & (\u0|dma_0|wm|Equal0~13_combout  & (\u0|dma_0|wm|Equal0~12_combout  & \u0|dma_0|wm|Equal0~11_combout )))

	.dataa(\u0|dma_0|wm|Equal0~14_combout ),
	.datab(\u0|dma_0|wm|Equal0~13_combout ),
	.datac(\u0|dma_0|wm|Equal0~12_combout ),
	.datad(\u0|dma_0|wm|Equal0~11_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|Equal0~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|Equal0~15 .lut_mask = 16'h8000;
defparam \u0|dma_0|wm|Equal0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N3
cycloneii_lcell_ff \u0|dma_0|control|oWM_startaddress[26] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|dma_0|control|oWM_startaddress~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|dma_0|control|oWM_startaddress[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oWM_startaddress [26]));

// Location: LCCOMB_X35_Y19_N30
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writeaddress~6 (
// Equation(s):
// \u0|dma_0|wm|oWM_writeaddress~6_combout  = (\u0|dma_0|control|oStart~regout  & ((\u0|dma_0|control|oWM_startaddress [26]))) # (!\u0|dma_0|control|oStart~regout  & (\u0|dma_0|wm|Add1~48_combout ))

	.dataa(vcc),
	.datab(\u0|dma_0|wm|Add1~48_combout ),
	.datac(\u0|dma_0|control|oWM_startaddress [26]),
	.datad(\u0|dma_0|control|oStart~regout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writeaddress~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writeaddress~6 .lut_mask = 16'hF0CC;
defparam \u0|dma_0|wm|oWM_writeaddress~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N31
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writeaddress[26] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writeaddress~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|wm|oWM_writeaddress[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writeaddress [26]));

// Location: LCCOMB_X36_Y19_N8
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress[25]~feeder (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress[25]~feeder_combout  = \u0|dma_0|control|oWM_startaddress~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|dma_0|control|oWM_startaddress~5_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress[25]~feeder .lut_mask = 16'hF0F0;
defparam \u0|dma_0|control|oWM_startaddress[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N9
cycloneii_lcell_ff \u0|dma_0|control|oWM_startaddress[25] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oWM_startaddress[25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oWM_startaddress[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oWM_startaddress [25]));

// Location: LCCOMB_X36_Y19_N10
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress[24]~feeder (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress[24]~feeder_combout  = \u0|dma_0|control|oWM_startaddress~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|dma_0|control|oWM_startaddress~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress[24]~feeder .lut_mask = 16'hF0F0;
defparam \u0|dma_0|control|oWM_startaddress[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N11
cycloneii_lcell_ff \u0|dma_0|control|oWM_startaddress[24] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oWM_startaddress[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oWM_startaddress[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oWM_startaddress [24]));

// Location: LCCOMB_X36_Y19_N12
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writeaddress~8 (
// Equation(s):
// \u0|dma_0|wm|oWM_writeaddress~8_combout  = (\u0|dma_0|control|oStart~regout  & ((\u0|dma_0|control|oWM_startaddress [24]))) # (!\u0|dma_0|control|oStart~regout  & (\u0|dma_0|wm|Add1~44_combout ))

	.dataa(\u0|dma_0|wm|Add1~44_combout ),
	.datab(vcc),
	.datac(\u0|dma_0|control|oStart~regout ),
	.datad(\u0|dma_0|control|oWM_startaddress [24]),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writeaddress~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writeaddress~8 .lut_mask = 16'hFA0A;
defparam \u0|dma_0|wm|oWM_writeaddress~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N13
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writeaddress[24] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writeaddress~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|wm|oWM_writeaddress[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writeaddress [24]));

// Location: LCCOMB_X36_Y21_N14
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress[22]~feeder (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress[22]~feeder_combout  = \u0|dma_0|control|oWM_startaddress~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|control|oWM_startaddress~8_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress[22]~feeder .lut_mask = 16'hFF00;
defparam \u0|dma_0|control|oWM_startaddress[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N15
cycloneii_lcell_ff \u0|dma_0|control|oWM_startaddress[22] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oWM_startaddress[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oWM_startaddress[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oWM_startaddress [22]));

// Location: LCCOMB_X36_Y18_N10
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writeaddress~10 (
// Equation(s):
// \u0|dma_0|wm|oWM_writeaddress~10_combout  = (\u0|dma_0|control|oStart~regout  & ((\u0|dma_0|control|oWM_startaddress [22]))) # (!\u0|dma_0|control|oStart~regout  & (\u0|dma_0|wm|Add1~40_combout ))

	.dataa(\u0|dma_0|wm|Add1~40_combout ),
	.datab(\u0|dma_0|control|oStart~regout ),
	.datac(\u0|dma_0|control|oWM_startaddress [22]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writeaddress~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writeaddress~10 .lut_mask = 16'hE2E2;
defparam \u0|dma_0|wm|oWM_writeaddress~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y18_N11
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writeaddress[22] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writeaddress~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|wm|oWM_writeaddress[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writeaddress [22]));

// Location: LCCOMB_X38_Y19_N28
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress[20]~feeder (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress[20]~feeder_combout  = \u0|dma_0|control|oWM_startaddress~10_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|control|oWM_startaddress~10_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress[20]~feeder .lut_mask = 16'hFF00;
defparam \u0|dma_0|control|oWM_startaddress[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y19_N29
cycloneii_lcell_ff \u0|dma_0|control|oWM_startaddress[20] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oWM_startaddress[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oWM_startaddress[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oWM_startaddress [20]));

// Location: LCCOMB_X38_Y19_N4
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writeaddress~12 (
// Equation(s):
// \u0|dma_0|wm|oWM_writeaddress~12_combout  = (\u0|dma_0|control|oStart~regout  & ((\u0|dma_0|control|oWM_startaddress [20]))) # (!\u0|dma_0|control|oStart~regout  & (\u0|dma_0|wm|Add1~36_combout ))

	.dataa(\u0|dma_0|wm|Add1~36_combout ),
	.datab(\u0|dma_0|control|oStart~regout ),
	.datac(vcc),
	.datad(\u0|dma_0|control|oWM_startaddress [20]),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writeaddress~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writeaddress~12 .lut_mask = 16'hEE22;
defparam \u0|dma_0|wm|oWM_writeaddress~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y19_N5
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writeaddress[20] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writeaddress~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|wm|oWM_writeaddress[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writeaddress [20]));

// Location: LCFF_X30_Y20_N17
cycloneii_lcell_ff \u0|dma_0|control|oWM_startaddress[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oWM_startaddress~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oWM_startaddress[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oWM_startaddress [16]));

// Location: LCCOMB_X35_Y20_N26
cycloneii_lcell_comb \u0|dma_0|wm|Add1~24 (
// Equation(s):
// \u0|dma_0|wm|Add1~24_combout  = (\u0|dma_0|wm|oWM_writeaddress [14] & (\u0|dma_0|wm|Add1~23  $ (GND))) # (!\u0|dma_0|wm|oWM_writeaddress [14] & (!\u0|dma_0|wm|Add1~23  & VCC))
// \u0|dma_0|wm|Add1~25  = CARRY((\u0|dma_0|wm|oWM_writeaddress [14] & !\u0|dma_0|wm|Add1~23 ))

	.dataa(vcc),
	.datab(\u0|dma_0|wm|oWM_writeaddress [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|Add1~23 ),
	.combout(\u0|dma_0|wm|Add1~24_combout ),
	.cout(\u0|dma_0|wm|Add1~25 ));
// synopsys translate_off
defparam \u0|dma_0|wm|Add1~24 .lut_mask = 16'hC30C;
defparam \u0|dma_0|wm|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N8
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writeaddress~18 (
// Equation(s):
// \u0|dma_0|wm|oWM_writeaddress~18_combout  = (\u0|dma_0|control|oStart~regout  & (\u0|dma_0|control|oWM_startaddress [14])) # (!\u0|dma_0|control|oStart~regout  & ((\u0|dma_0|wm|Add1~24_combout )))

	.dataa(\u0|dma_0|control|oWM_startaddress [14]),
	.datab(\u0|dma_0|wm|Add1~24_combout ),
	.datac(vcc),
	.datad(\u0|dma_0|control|oStart~regout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writeaddress~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writeaddress~18 .lut_mask = 16'hAACC;
defparam \u0|dma_0|wm|oWM_writeaddress~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y20_N9
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writeaddress[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writeaddress~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|wm|oWM_writeaddress[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writeaddress [14]));

// Location: LCCOMB_X35_Y20_N28
cycloneii_lcell_comb \u0|dma_0|wm|Add1~26 (
// Equation(s):
// \u0|dma_0|wm|Add1~26_combout  = (\u0|dma_0|wm|oWM_writeaddress [15] & (!\u0|dma_0|wm|Add1~25 )) # (!\u0|dma_0|wm|oWM_writeaddress [15] & ((\u0|dma_0|wm|Add1~25 ) # (GND)))
// \u0|dma_0|wm|Add1~27  = CARRY((!\u0|dma_0|wm|Add1~25 ) # (!\u0|dma_0|wm|oWM_writeaddress [15]))

	.dataa(vcc),
	.datab(\u0|dma_0|wm|oWM_writeaddress [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|Add1~25 ),
	.combout(\u0|dma_0|wm|Add1~26_combout ),
	.cout(\u0|dma_0|wm|Add1~27 ));
// synopsys translate_off
defparam \u0|dma_0|wm|Add1~26 .lut_mask = 16'h3C3F;
defparam \u0|dma_0|wm|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X30_Y20_N27
cycloneii_lcell_ff \u0|dma_0|control|oWM_startaddress[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oWM_startaddress~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oWM_startaddress[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oWM_startaddress [15]));

// Location: LCCOMB_X35_Y20_N0
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writeaddress~17 (
// Equation(s):
// \u0|dma_0|wm|oWM_writeaddress~17_combout  = (\u0|dma_0|control|oStart~regout  & ((\u0|dma_0|control|oWM_startaddress [15]))) # (!\u0|dma_0|control|oStart~regout  & (\u0|dma_0|wm|Add1~26_combout ))

	.dataa(\u0|dma_0|control|oStart~regout ),
	.datab(\u0|dma_0|wm|Add1~26_combout ),
	.datac(\u0|dma_0|control|oWM_startaddress [15]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writeaddress~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writeaddress~17 .lut_mask = 16'hE4E4;
defparam \u0|dma_0|wm|oWM_writeaddress~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y20_N1
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writeaddress[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writeaddress~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|wm|oWM_writeaddress[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writeaddress [15]));

// Location: LCCOMB_X35_Y20_N30
cycloneii_lcell_comb \u0|dma_0|wm|Add1~28 (
// Equation(s):
// \u0|dma_0|wm|Add1~28_combout  = (\u0|dma_0|wm|oWM_writeaddress [16] & (\u0|dma_0|wm|Add1~27  $ (GND))) # (!\u0|dma_0|wm|oWM_writeaddress [16] & (!\u0|dma_0|wm|Add1~27  & VCC))
// \u0|dma_0|wm|Add1~29  = CARRY((\u0|dma_0|wm|oWM_writeaddress [16] & !\u0|dma_0|wm|Add1~27 ))

	.dataa(vcc),
	.datab(\u0|dma_0|wm|oWM_writeaddress [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|Add1~27 ),
	.combout(\u0|dma_0|wm|Add1~28_combout ),
	.cout(\u0|dma_0|wm|Add1~29 ));
// synopsys translate_off
defparam \u0|dma_0|wm|Add1~28 .lut_mask = 16'hC30C;
defparam \u0|dma_0|wm|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N6
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writeaddress~16 (
// Equation(s):
// \u0|dma_0|wm|oWM_writeaddress~16_combout  = (\u0|dma_0|control|oStart~regout  & (\u0|dma_0|control|oWM_startaddress [16])) # (!\u0|dma_0|control|oStart~regout  & ((\u0|dma_0|wm|Add1~28_combout )))

	.dataa(vcc),
	.datab(\u0|dma_0|control|oWM_startaddress [16]),
	.datac(\u0|dma_0|wm|Add1~28_combout ),
	.datad(\u0|dma_0|control|oStart~regout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writeaddress~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writeaddress~16 .lut_mask = 16'hCCF0;
defparam \u0|dma_0|wm|oWM_writeaddress~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y18_N7
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writeaddress[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writeaddress~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|wm|oWM_writeaddress[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writeaddress [16]));

// Location: LCCOMB_X35_Y19_N8
cycloneii_lcell_comb \u0|dma_0|wm|Add1~38 (
// Equation(s):
// \u0|dma_0|wm|Add1~38_combout  = (\u0|dma_0|wm|oWM_writeaddress [21] & (!\u0|dma_0|wm|Add1~37 )) # (!\u0|dma_0|wm|oWM_writeaddress [21] & ((\u0|dma_0|wm|Add1~37 ) # (GND)))
// \u0|dma_0|wm|Add1~39  = CARRY((!\u0|dma_0|wm|Add1~37 ) # (!\u0|dma_0|wm|oWM_writeaddress [21]))

	.dataa(\u0|dma_0|wm|oWM_writeaddress [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|Add1~37 ),
	.combout(\u0|dma_0|wm|Add1~38_combout ),
	.cout(\u0|dma_0|wm|Add1~39 ));
// synopsys translate_off
defparam \u0|dma_0|wm|Add1~38 .lut_mask = 16'h5A5F;
defparam \u0|dma_0|wm|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N12
cycloneii_lcell_comb \u0|dma_0|wm|Add1~42 (
// Equation(s):
// \u0|dma_0|wm|Add1~42_combout  = (\u0|dma_0|wm|oWM_writeaddress [23] & (!\u0|dma_0|wm|Add1~41 )) # (!\u0|dma_0|wm|oWM_writeaddress [23] & ((\u0|dma_0|wm|Add1~41 ) # (GND)))
// \u0|dma_0|wm|Add1~43  = CARRY((!\u0|dma_0|wm|Add1~41 ) # (!\u0|dma_0|wm|oWM_writeaddress [23]))

	.dataa(vcc),
	.datab(\u0|dma_0|wm|oWM_writeaddress [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|Add1~41 ),
	.combout(\u0|dma_0|wm|Add1~42_combout ),
	.cout(\u0|dma_0|wm|Add1~43 ));
// synopsys translate_off
defparam \u0|dma_0|wm|Add1~42 .lut_mask = 16'h3C3F;
defparam \u0|dma_0|wm|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N28
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress[23]~feeder (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress[23]~feeder_combout  = \u0|dma_0|control|oWM_startaddress~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|control|oWM_startaddress~7_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress[23]~feeder .lut_mask = 16'hFF00;
defparam \u0|dma_0|control|oWM_startaddress[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N29
cycloneii_lcell_ff \u0|dma_0|control|oWM_startaddress[23] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oWM_startaddress[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oWM_startaddress[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oWM_startaddress [23]));

// Location: LCCOMB_X36_Y18_N24
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writeaddress~9 (
// Equation(s):
// \u0|dma_0|wm|oWM_writeaddress~9_combout  = (\u0|dma_0|control|oStart~regout  & ((\u0|dma_0|control|oWM_startaddress [23]))) # (!\u0|dma_0|control|oStart~regout  & (\u0|dma_0|wm|Add1~42_combout ))

	.dataa(vcc),
	.datab(\u0|dma_0|wm|Add1~42_combout ),
	.datac(\u0|dma_0|control|oWM_startaddress [23]),
	.datad(\u0|dma_0|control|oStart~regout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writeaddress~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writeaddress~9 .lut_mask = 16'hF0CC;
defparam \u0|dma_0|wm|oWM_writeaddress~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y18_N25
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writeaddress[23] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writeaddress~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|wm|oWM_writeaddress[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writeaddress [23]));

// Location: LCCOMB_X35_Y19_N16
cycloneii_lcell_comb \u0|dma_0|wm|Add1~46 (
// Equation(s):
// \u0|dma_0|wm|Add1~46_combout  = (\u0|dma_0|wm|oWM_writeaddress [25] & (!\u0|dma_0|wm|Add1~45 )) # (!\u0|dma_0|wm|oWM_writeaddress [25] & ((\u0|dma_0|wm|Add1~45 ) # (GND)))
// \u0|dma_0|wm|Add1~47  = CARRY((!\u0|dma_0|wm|Add1~45 ) # (!\u0|dma_0|wm|oWM_writeaddress [25]))

	.dataa(vcc),
	.datab(\u0|dma_0|wm|oWM_writeaddress [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|Add1~45 ),
	.combout(\u0|dma_0|wm|Add1~46_combout ),
	.cout(\u0|dma_0|wm|Add1~47 ));
// synopsys translate_off
defparam \u0|dma_0|wm|Add1~46 .lut_mask = 16'h3C3F;
defparam \u0|dma_0|wm|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N18
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writeaddress~7 (
// Equation(s):
// \u0|dma_0|wm|oWM_writeaddress~7_combout  = (\u0|dma_0|control|oStart~regout  & (\u0|dma_0|control|oWM_startaddress [25])) # (!\u0|dma_0|control|oStart~regout  & ((\u0|dma_0|wm|Add1~46_combout )))

	.dataa(\u0|dma_0|control|oStart~regout ),
	.datab(vcc),
	.datac(\u0|dma_0|control|oWM_startaddress [25]),
	.datad(\u0|dma_0|wm|Add1~46_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writeaddress~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writeaddress~7 .lut_mask = 16'hF5A0;
defparam \u0|dma_0|wm|oWM_writeaddress~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N19
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writeaddress[25] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writeaddress~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|wm|oWM_writeaddress[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writeaddress [25]));

// Location: LCCOMB_X35_Y19_N18
cycloneii_lcell_comb \u0|dma_0|wm|Add1~48 (
// Equation(s):
// \u0|dma_0|wm|Add1~48_combout  = (\u0|dma_0|wm|oWM_writeaddress [26] & (\u0|dma_0|wm|Add1~47  $ (GND))) # (!\u0|dma_0|wm|oWM_writeaddress [26] & (!\u0|dma_0|wm|Add1~47  & VCC))
// \u0|dma_0|wm|Add1~49  = CARRY((\u0|dma_0|wm|oWM_writeaddress [26] & !\u0|dma_0|wm|Add1~47 ))

	.dataa(vcc),
	.datab(\u0|dma_0|wm|oWM_writeaddress [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|Add1~47 ),
	.combout(\u0|dma_0|wm|Add1~48_combout ),
	.cout(\u0|dma_0|wm|Add1~49 ));
// synopsys translate_off
defparam \u0|dma_0|wm|Add1~48 .lut_mask = 16'hC30C;
defparam \u0|dma_0|wm|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X36_Y21_N25
cycloneii_lcell_ff \u0|dma_0|control|oWM_startaddress[27] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|dma_0|control|oWM_startaddress~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|dma_0|control|oWM_startaddress[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oWM_startaddress [27]));

// Location: LCCOMB_X36_Y19_N0
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writeaddress~5 (
// Equation(s):
// \u0|dma_0|wm|oWM_writeaddress~5_combout  = (\u0|dma_0|control|oStart~regout  & ((\u0|dma_0|control|oWM_startaddress [27]))) # (!\u0|dma_0|control|oStart~regout  & (\u0|dma_0|wm|Add1~50_combout ))

	.dataa(\u0|dma_0|control|oStart~regout ),
	.datab(vcc),
	.datac(\u0|dma_0|wm|Add1~50_combout ),
	.datad(\u0|dma_0|control|oWM_startaddress [27]),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writeaddress~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writeaddress~5 .lut_mask = 16'hFA50;
defparam \u0|dma_0|wm|oWM_writeaddress~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N1
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writeaddress[27] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writeaddress~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|wm|oWM_writeaddress[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writeaddress [27]));

// Location: LCCOMB_X35_Y19_N20
cycloneii_lcell_comb \u0|dma_0|wm|Add1~50 (
// Equation(s):
// \u0|dma_0|wm|Add1~50_combout  = (\u0|dma_0|wm|oWM_writeaddress [27] & (!\u0|dma_0|wm|Add1~49 )) # (!\u0|dma_0|wm|oWM_writeaddress [27] & ((\u0|dma_0|wm|Add1~49 ) # (GND)))
// \u0|dma_0|wm|Add1~51  = CARRY((!\u0|dma_0|wm|Add1~49 ) # (!\u0|dma_0|wm|oWM_writeaddress [27]))

	.dataa(vcc),
	.datab(\u0|dma_0|wm|oWM_writeaddress [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|Add1~49 ),
	.combout(\u0|dma_0|wm|Add1~50_combout ),
	.cout(\u0|dma_0|wm|Add1~51 ));
// synopsys translate_off
defparam \u0|dma_0|wm|Add1~50 .lut_mask = 16'h3C3F;
defparam \u0|dma_0|wm|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X37_Y18_N19
cycloneii_lcell_ff \u0|dma_0|control|oLength[27] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|dma_0|control|oWM_startaddress~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|dma_0|control|oLength[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oLength [27]));

// Location: LCCOMB_X37_Y18_N6
cycloneii_lcell_comb \u0|dma_0|control|oLength[25]~feeder (
// Equation(s):
// \u0|dma_0|control|oLength[25]~feeder_combout  = \u0|dma_0|control|oWM_startaddress~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|control|oWM_startaddress~5_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|control|oLength[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oLength[25]~feeder .lut_mask = 16'hFF00;
defparam \u0|dma_0|control|oLength[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y18_N7
cycloneii_lcell_ff \u0|dma_0|control|oLength[25] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oLength[25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oLength[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oLength [25]));

// Location: LCCOMB_X37_Y22_N2
cycloneii_lcell_comb \u0|dma_0|control|oLength[21]~feeder (
// Equation(s):
// \u0|dma_0|control|oLength[21]~feeder_combout  = \u0|dma_0|control|oWM_startaddress~9_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|control|oWM_startaddress~9_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|control|oLength[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oLength[21]~feeder .lut_mask = 16'hFF00;
defparam \u0|dma_0|control|oLength[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y22_N3
cycloneii_lcell_ff \u0|dma_0|control|oLength[21] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oLength[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oLength[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oLength [21]));

// Location: LCCOMB_X38_Y19_N14
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress[19]~feeder (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress[19]~feeder_combout  = \u0|dma_0|control|oWM_startaddress~11_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|dma_0|control|oWM_startaddress~11_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress[19]~feeder .lut_mask = 16'hF0F0;
defparam \u0|dma_0|control|oWM_startaddress[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y19_N15
cycloneii_lcell_ff \u0|dma_0|control|oWM_startaddress[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oWM_startaddress[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oWM_startaddress[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oWM_startaddress [19]));

// Location: LCFF_X37_Y22_N31
cycloneii_lcell_ff \u0|dma_0|control|oLength[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|dma_0|control|oWM_startaddress~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|dma_0|control|oLength[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oLength [18]));

// Location: LCFF_X37_Y22_N25
cycloneii_lcell_ff \u0|dma_0|control|oLength[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|dma_0|control|oWM_startaddress~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|dma_0|control|oLength[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oLength [17]));

// Location: LCCOMB_X37_Y19_N8
cycloneii_lcell_comb \u0|dma_0|wm|WM_lastwriteaddress[20]~72 (
// Equation(s):
// \u0|dma_0|wm|WM_lastwriteaddress[20]~72_combout  = ((\u0|dma_0|control|oLength [20] $ (\u0|dma_0|control|oWM_startaddress [20] $ (!\u0|dma_0|wm|WM_lastwriteaddress[19]~71 )))) # (GND)
// \u0|dma_0|wm|WM_lastwriteaddress[20]~73  = CARRY((\u0|dma_0|control|oLength [20] & ((\u0|dma_0|control|oWM_startaddress [20]) # (!\u0|dma_0|wm|WM_lastwriteaddress[19]~71 ))) # (!\u0|dma_0|control|oLength [20] & (\u0|dma_0|control|oWM_startaddress [20] & 
// !\u0|dma_0|wm|WM_lastwriteaddress[19]~71 )))

	.dataa(\u0|dma_0|control|oLength [20]),
	.datab(\u0|dma_0|control|oWM_startaddress [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|WM_lastwriteaddress[19]~71 ),
	.combout(\u0|dma_0|wm|WM_lastwriteaddress[20]~72_combout ),
	.cout(\u0|dma_0|wm|WM_lastwriteaddress[20]~73 ));
// synopsys translate_off
defparam \u0|dma_0|wm|WM_lastwriteaddress[20]~72 .lut_mask = 16'h698E;
defparam \u0|dma_0|wm|WM_lastwriteaddress[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N10
cycloneii_lcell_comb \u0|dma_0|wm|WM_lastwriteaddress[21]~74 (
// Equation(s):
// \u0|dma_0|wm|WM_lastwriteaddress[21]~74_combout  = (\u0|dma_0|control|oWM_startaddress [21] & ((\u0|dma_0|control|oLength [21] & (\u0|dma_0|wm|WM_lastwriteaddress[20]~73  & VCC)) # (!\u0|dma_0|control|oLength [21] & 
// (!\u0|dma_0|wm|WM_lastwriteaddress[20]~73 )))) # (!\u0|dma_0|control|oWM_startaddress [21] & ((\u0|dma_0|control|oLength [21] & (!\u0|dma_0|wm|WM_lastwriteaddress[20]~73 )) # (!\u0|dma_0|control|oLength [21] & ((\u0|dma_0|wm|WM_lastwriteaddress[20]~73 ) # 
// (GND)))))
// \u0|dma_0|wm|WM_lastwriteaddress[21]~75  = CARRY((\u0|dma_0|control|oWM_startaddress [21] & (!\u0|dma_0|control|oLength [21] & !\u0|dma_0|wm|WM_lastwriteaddress[20]~73 )) # (!\u0|dma_0|control|oWM_startaddress [21] & 
// ((!\u0|dma_0|wm|WM_lastwriteaddress[20]~73 ) # (!\u0|dma_0|control|oLength [21]))))

	.dataa(\u0|dma_0|control|oWM_startaddress [21]),
	.datab(\u0|dma_0|control|oLength [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|WM_lastwriteaddress[20]~73 ),
	.combout(\u0|dma_0|wm|WM_lastwriteaddress[21]~74_combout ),
	.cout(\u0|dma_0|wm|WM_lastwriteaddress[21]~75 ));
// synopsys translate_off
defparam \u0|dma_0|wm|WM_lastwriteaddress[21]~74 .lut_mask = 16'h9617;
defparam \u0|dma_0|wm|WM_lastwriteaddress[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N22
cycloneii_lcell_comb \u0|dma_0|wm|WM_lastwriteaddress[27]~86 (
// Equation(s):
// \u0|dma_0|wm|WM_lastwriteaddress[27]~86_combout  = (\u0|dma_0|control|oWM_startaddress [27] & ((\u0|dma_0|control|oLength [27] & (\u0|dma_0|wm|WM_lastwriteaddress[26]~85  & VCC)) # (!\u0|dma_0|control|oLength [27] & 
// (!\u0|dma_0|wm|WM_lastwriteaddress[26]~85 )))) # (!\u0|dma_0|control|oWM_startaddress [27] & ((\u0|dma_0|control|oLength [27] & (!\u0|dma_0|wm|WM_lastwriteaddress[26]~85 )) # (!\u0|dma_0|control|oLength [27] & ((\u0|dma_0|wm|WM_lastwriteaddress[26]~85 ) # 
// (GND)))))
// \u0|dma_0|wm|WM_lastwriteaddress[27]~87  = CARRY((\u0|dma_0|control|oWM_startaddress [27] & (!\u0|dma_0|control|oLength [27] & !\u0|dma_0|wm|WM_lastwriteaddress[26]~85 )) # (!\u0|dma_0|control|oWM_startaddress [27] & 
// ((!\u0|dma_0|wm|WM_lastwriteaddress[26]~85 ) # (!\u0|dma_0|control|oLength [27]))))

	.dataa(\u0|dma_0|control|oWM_startaddress [27]),
	.datab(\u0|dma_0|control|oLength [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|WM_lastwriteaddress[26]~85 ),
	.combout(\u0|dma_0|wm|WM_lastwriteaddress[27]~86_combout ),
	.cout(\u0|dma_0|wm|WM_lastwriteaddress[27]~87 ));
// synopsys translate_off
defparam \u0|dma_0|wm|WM_lastwriteaddress[27]~86 .lut_mask = 16'h9617;
defparam \u0|dma_0|wm|WM_lastwriteaddress[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X37_Y19_N23
cycloneii_lcell_ff \u0|dma_0|wm|WM_lastwriteaddress[27] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|WM_lastwriteaddress[27]~86_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|WM_lastwriteaddress [27]));

// Location: LCCOMB_X36_Y19_N16
cycloneii_lcell_comb \u0|dma_0|wm|Equal0~17 (
// Equation(s):
// \u0|dma_0|wm|Equal0~17_combout  = (\u0|dma_0|wm|WM_lastwriteaddress [26] & (\u0|dma_0|wm|Add1~48_combout  & (\u0|dma_0|wm|Add1~50_combout  $ (!\u0|dma_0|wm|WM_lastwriteaddress [27])))) # (!\u0|dma_0|wm|WM_lastwriteaddress [26] & 
// (!\u0|dma_0|wm|Add1~48_combout  & (\u0|dma_0|wm|Add1~50_combout  $ (!\u0|dma_0|wm|WM_lastwriteaddress [27]))))

	.dataa(\u0|dma_0|wm|WM_lastwriteaddress [26]),
	.datab(\u0|dma_0|wm|Add1~48_combout ),
	.datac(\u0|dma_0|wm|Add1~50_combout ),
	.datad(\u0|dma_0|wm|WM_lastwriteaddress [27]),
	.cin(gnd),
	.combout(\u0|dma_0|wm|Equal0~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|Equal0~17 .lut_mask = 16'h9009;
defparam \u0|dma_0|wm|Equal0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y19_N11
cycloneii_lcell_ff \u0|dma_0|wm|WM_lastwriteaddress[21] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|WM_lastwriteaddress[21]~74_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|WM_lastwriteaddress [21]));

// Location: LCFF_X37_Y19_N9
cycloneii_lcell_ff \u0|dma_0|wm|WM_lastwriteaddress[20] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|WM_lastwriteaddress[20]~72_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|WM_lastwriteaddress [20]));

// Location: LCCOMB_X38_Y19_N6
cycloneii_lcell_comb \u0|dma_0|wm|Equal0~18 (
// Equation(s):
// \u0|dma_0|wm|Equal0~18_combout  = (\u0|dma_0|wm|Add1~36_combout  & (\u0|dma_0|wm|WM_lastwriteaddress [20] & (\u0|dma_0|wm|WM_lastwriteaddress [21] $ (!\u0|dma_0|wm|Add1~38_combout )))) # (!\u0|dma_0|wm|Add1~36_combout  & (!\u0|dma_0|wm|WM_lastwriteaddress 
// [20] & (\u0|dma_0|wm|WM_lastwriteaddress [21] $ (!\u0|dma_0|wm|Add1~38_combout ))))

	.dataa(\u0|dma_0|wm|Add1~36_combout ),
	.datab(\u0|dma_0|wm|WM_lastwriteaddress [21]),
	.datac(\u0|dma_0|wm|Add1~38_combout ),
	.datad(\u0|dma_0|wm|WM_lastwriteaddress [20]),
	.cin(gnd),
	.combout(\u0|dma_0|wm|Equal0~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|Equal0~18 .lut_mask = 16'h8241;
defparam \u0|dma_0|wm|Equal0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N2
cycloneii_lcell_comb \u0|dma_0|wm|Equal0~19 (
// Equation(s):
// \u0|dma_0|wm|Equal0~19_combout  = (\u0|dma_0|wm|Equal0~16_combout  & (\u0|dma_0|wm|Equal0~15_combout  & (\u0|dma_0|wm|Equal0~17_combout  & \u0|dma_0|wm|Equal0~18_combout )))

	.dataa(\u0|dma_0|wm|Equal0~16_combout ),
	.datab(\u0|dma_0|wm|Equal0~15_combout ),
	.datac(\u0|dma_0|wm|Equal0~17_combout ),
	.datad(\u0|dma_0|wm|Equal0~18_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|Equal0~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|Equal0~19 .lut_mask = 16'h8000;
defparam \u0|dma_0|wm|Equal0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N28
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress[30]~feeder (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress[30]~feeder_combout  = \u0|dma_0|control|oWM_startaddress~32_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|dma_0|control|oWM_startaddress~32_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress[30]~feeder .lut_mask = 16'hF0F0;
defparam \u0|dma_0|control|oWM_startaddress[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N29
cycloneii_lcell_ff \u0|dma_0|control|oWM_startaddress[30] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oWM_startaddress[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oWM_startaddress[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oWM_startaddress [30]));

// Location: LCCOMB_X36_Y19_N30
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writeaddress~32 (
// Equation(s):
// \u0|dma_0|wm|oWM_writeaddress~32_combout  = (\u0|dma_0|control|oStart~regout  & ((\u0|dma_0|control|oWM_startaddress [30]))) # (!\u0|dma_0|control|oStart~regout  & (\u0|dma_0|wm|Add1~56_combout ))

	.dataa(\u0|dma_0|control|oStart~regout ),
	.datab(\u0|dma_0|wm|Add1~56_combout ),
	.datac(vcc),
	.datad(\u0|dma_0|control|oWM_startaddress [30]),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writeaddress~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writeaddress~32 .lut_mask = 16'hEE44;
defparam \u0|dma_0|wm|oWM_writeaddress~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N31
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writeaddress[30] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writeaddress~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|wm|oWM_writeaddress[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writeaddress [30]));

// Location: LCCOMB_X35_Y19_N22
cycloneii_lcell_comb \u0|dma_0|wm|Add1~52 (
// Equation(s):
// \u0|dma_0|wm|Add1~52_combout  = (\u0|dma_0|wm|oWM_writeaddress [28] & (\u0|dma_0|wm|Add1~51  $ (GND))) # (!\u0|dma_0|wm|oWM_writeaddress [28] & (!\u0|dma_0|wm|Add1~51  & VCC))
// \u0|dma_0|wm|Add1~53  = CARRY((\u0|dma_0|wm|oWM_writeaddress [28] & !\u0|dma_0|wm|Add1~51 ))

	.dataa(\u0|dma_0|wm|oWM_writeaddress [28]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|Add1~51 ),
	.combout(\u0|dma_0|wm|Add1~52_combout ),
	.cout(\u0|dma_0|wm|Add1~53 ));
// synopsys translate_off
defparam \u0|dma_0|wm|Add1~52 .lut_mask = 16'hA50A;
defparam \u0|dma_0|wm|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N26
cycloneii_lcell_comb \u0|dma_0|wm|Add1~56 (
// Equation(s):
// \u0|dma_0|wm|Add1~56_combout  = (\u0|dma_0|wm|oWM_writeaddress [30] & (\u0|dma_0|wm|Add1~55  $ (GND))) # (!\u0|dma_0|wm|oWM_writeaddress [30] & (!\u0|dma_0|wm|Add1~55  & VCC))
// \u0|dma_0|wm|Add1~57  = CARRY((\u0|dma_0|wm|oWM_writeaddress [30] & !\u0|dma_0|wm|Add1~55 ))

	.dataa(vcc),
	.datab(\u0|dma_0|wm|oWM_writeaddress [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|Add1~55 ),
	.combout(\u0|dma_0|wm|Add1~56_combout ),
	.cout(\u0|dma_0|wm|Add1~57 ));
// synopsys translate_off
defparam \u0|dma_0|wm|Add1~56 .lut_mask = 16'hC30C;
defparam \u0|dma_0|wm|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N14
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress[31]~feeder (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress[31]~feeder_combout  = \u0|dma_0|control|oWM_startaddress~33_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|control|oWM_startaddress~33_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress[31]~feeder .lut_mask = 16'hFF00;
defparam \u0|dma_0|control|oWM_startaddress[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N15
cycloneii_lcell_ff \u0|dma_0|control|oWM_startaddress[31] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oWM_startaddress[31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oWM_startaddress[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oWM_startaddress [31]));

// Location: LCCOMB_X36_Y19_N24
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writeaddress~33 (
// Equation(s):
// \u0|dma_0|wm|oWM_writeaddress~33_combout  = (\u0|dma_0|control|oStart~regout  & (\u0|dma_0|control|oWM_startaddress [31])) # (!\u0|dma_0|control|oStart~regout  & ((\u0|dma_0|wm|Add1~58_combout )))

	.dataa(\u0|dma_0|control|oStart~regout ),
	.datab(\u0|dma_0|control|oWM_startaddress [31]),
	.datac(\u0|dma_0|wm|Add1~58_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writeaddress~33_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writeaddress~33 .lut_mask = 16'hD8D8;
defparam \u0|dma_0|wm|oWM_writeaddress~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N25
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writeaddress[31] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writeaddress~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|wm|oWM_writeaddress[14]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writeaddress [31]));

// Location: LCCOMB_X35_Y19_N28
cycloneii_lcell_comb \u0|dma_0|wm|Add1~58 (
// Equation(s):
// \u0|dma_0|wm|Add1~58_combout  = \u0|dma_0|wm|Add1~57  $ (\u0|dma_0|wm|oWM_writeaddress [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|wm|oWM_writeaddress [31]),
	.cin(\u0|dma_0|wm|Add1~57 ),
	.combout(\u0|dma_0|wm|Add1~58_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|Add1~58 .lut_mask = 16'h0FF0;
defparam \u0|dma_0|wm|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N12
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress[29]~feeder (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress[29]~feeder_combout  = \u0|dma_0|control|oWM_startaddress~29_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|control|oWM_startaddress~29_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress[29]~feeder .lut_mask = 16'hFF00;
defparam \u0|dma_0|control|oWM_startaddress[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y19_N13
cycloneii_lcell_ff \u0|dma_0|control|oWM_startaddress[29] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oWM_startaddress[29]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oWM_startaddress[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oWM_startaddress [29]));

// Location: LCCOMB_X38_Y19_N0
cycloneii_lcell_comb \u0|dma_0|control|oWM_startaddress[28]~feeder (
// Equation(s):
// \u0|dma_0|control|oWM_startaddress[28]~feeder_combout  = \u0|dma_0|control|oWM_startaddress~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|dma_0|control|oWM_startaddress~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|dma_0|control|oWM_startaddress[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|oWM_startaddress[28]~feeder .lut_mask = 16'hF0F0;
defparam \u0|dma_0|control|oWM_startaddress[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y19_N1
cycloneii_lcell_ff \u0|dma_0|control|oWM_startaddress[28] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|oWM_startaddress[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|control|oWM_startaddress[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oWM_startaddress [28]));

// Location: LCCOMB_X37_Y19_N24
cycloneii_lcell_comb \u0|dma_0|wm|WM_lastwriteaddress[28]~88 (
// Equation(s):
// \u0|dma_0|wm|WM_lastwriteaddress[28]~88_combout  = ((\u0|dma_0|control|oLength [28] $ (\u0|dma_0|control|oWM_startaddress [28] $ (!\u0|dma_0|wm|WM_lastwriteaddress[27]~87 )))) # (GND)
// \u0|dma_0|wm|WM_lastwriteaddress[28]~89  = CARRY((\u0|dma_0|control|oLength [28] & ((\u0|dma_0|control|oWM_startaddress [28]) # (!\u0|dma_0|wm|WM_lastwriteaddress[27]~87 ))) # (!\u0|dma_0|control|oLength [28] & (\u0|dma_0|control|oWM_startaddress [28] & 
// !\u0|dma_0|wm|WM_lastwriteaddress[27]~87 )))

	.dataa(\u0|dma_0|control|oLength [28]),
	.datab(\u0|dma_0|control|oWM_startaddress [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|WM_lastwriteaddress[27]~87 ),
	.combout(\u0|dma_0|wm|WM_lastwriteaddress[28]~88_combout ),
	.cout(\u0|dma_0|wm|WM_lastwriteaddress[28]~89 ));
// synopsys translate_off
defparam \u0|dma_0|wm|WM_lastwriteaddress[28]~88 .lut_mask = 16'h698E;
defparam \u0|dma_0|wm|WM_lastwriteaddress[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N26
cycloneii_lcell_comb \u0|dma_0|wm|WM_lastwriteaddress[29]~90 (
// Equation(s):
// \u0|dma_0|wm|WM_lastwriteaddress[29]~90_combout  = (\u0|dma_0|control|oLength [29] & ((\u0|dma_0|control|oWM_startaddress [29] & (\u0|dma_0|wm|WM_lastwriteaddress[28]~89  & VCC)) # (!\u0|dma_0|control|oWM_startaddress [29] & 
// (!\u0|dma_0|wm|WM_lastwriteaddress[28]~89 )))) # (!\u0|dma_0|control|oLength [29] & ((\u0|dma_0|control|oWM_startaddress [29] & (!\u0|dma_0|wm|WM_lastwriteaddress[28]~89 )) # (!\u0|dma_0|control|oWM_startaddress [29] & 
// ((\u0|dma_0|wm|WM_lastwriteaddress[28]~89 ) # (GND)))))
// \u0|dma_0|wm|WM_lastwriteaddress[29]~91  = CARRY((\u0|dma_0|control|oLength [29] & (!\u0|dma_0|control|oWM_startaddress [29] & !\u0|dma_0|wm|WM_lastwriteaddress[28]~89 )) # (!\u0|dma_0|control|oLength [29] & ((!\u0|dma_0|wm|WM_lastwriteaddress[28]~89 ) # 
// (!\u0|dma_0|control|oWM_startaddress [29]))))

	.dataa(\u0|dma_0|control|oLength [29]),
	.datab(\u0|dma_0|control|oWM_startaddress [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u0|dma_0|wm|WM_lastwriteaddress[28]~89 ),
	.combout(\u0|dma_0|wm|WM_lastwriteaddress[29]~90_combout ),
	.cout(\u0|dma_0|wm|WM_lastwriteaddress[29]~91 ));
// synopsys translate_off
defparam \u0|dma_0|wm|WM_lastwriteaddress[29]~90 .lut_mask = 16'h9617;
defparam \u0|dma_0|wm|WM_lastwriteaddress[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X37_Y19_N29
cycloneii_lcell_ff \u0|dma_0|wm|WM_lastwriteaddress[30] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|WM_lastwriteaddress[30]~92_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|WM_lastwriteaddress [30]));

// Location: LCCOMB_X36_Y19_N4
cycloneii_lcell_comb \u0|dma_0|wm|Equal0~1 (
// Equation(s):
// \u0|dma_0|wm|Equal0~1_combout  = (\u0|dma_0|wm|WM_lastwriteaddress [31] & (\u0|dma_0|wm|Add1~58_combout  & (\u0|dma_0|wm|Add1~56_combout  $ (!\u0|dma_0|wm|WM_lastwriteaddress [30])))) # (!\u0|dma_0|wm|WM_lastwriteaddress [31] & 
// (!\u0|dma_0|wm|Add1~58_combout  & (\u0|dma_0|wm|Add1~56_combout  $ (!\u0|dma_0|wm|WM_lastwriteaddress [30]))))

	.dataa(\u0|dma_0|wm|WM_lastwriteaddress [31]),
	.datab(\u0|dma_0|wm|Add1~56_combout ),
	.datac(\u0|dma_0|wm|Add1~58_combout ),
	.datad(\u0|dma_0|wm|WM_lastwriteaddress [30]),
	.cin(gnd),
	.combout(\u0|dma_0|wm|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|Equal0~1 .lut_mask = 16'h8421;
defparam \u0|dma_0|wm|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y19_N27
cycloneii_lcell_ff \u0|dma_0|wm|WM_lastwriteaddress[29] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|WM_lastwriteaddress[29]~90_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|WM_lastwriteaddress [29]));

// Location: LCFF_X37_Y19_N25
cycloneii_lcell_ff \u0|dma_0|wm|WM_lastwriteaddress[28] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|WM_lastwriteaddress[28]~88_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(\u0|dma_0|rm|oRM_readaddress[22]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|WM_lastwriteaddress [28]));

// Location: LCCOMB_X36_Y19_N26
cycloneii_lcell_comb \u0|dma_0|wm|Equal0~0 (
// Equation(s):
// \u0|dma_0|wm|Equal0~0_combout  = (\u0|dma_0|wm|Add1~54_combout  & (\u0|dma_0|wm|WM_lastwriteaddress [29] & (\u0|dma_0|wm|Add1~52_combout  $ (!\u0|dma_0|wm|WM_lastwriteaddress [28])))) # (!\u0|dma_0|wm|Add1~54_combout  & (!\u0|dma_0|wm|WM_lastwriteaddress 
// [29] & (\u0|dma_0|wm|Add1~52_combout  $ (!\u0|dma_0|wm|WM_lastwriteaddress [28]))))

	.dataa(\u0|dma_0|wm|Add1~54_combout ),
	.datab(\u0|dma_0|wm|Add1~52_combout ),
	.datac(\u0|dma_0|wm|WM_lastwriteaddress [29]),
	.datad(\u0|dma_0|wm|WM_lastwriteaddress [28]),
	.cin(gnd),
	.combout(\u0|dma_0|wm|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|Equal0~0 .lut_mask = 16'h8421;
defparam \u0|dma_0|wm|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N20
cycloneii_lcell_comb \u0|dma_0|wm|Equal0~20 (
// Equation(s):
// \u0|dma_0|wm|Equal0~20_combout  = (\u0|dma_0|wm|Equal0~10_combout  & (\u0|dma_0|wm|Equal0~19_combout  & (\u0|dma_0|wm|Equal0~1_combout  & \u0|dma_0|wm|Equal0~0_combout )))

	.dataa(\u0|dma_0|wm|Equal0~10_combout ),
	.datab(\u0|dma_0|wm|Equal0~19_combout ),
	.datac(\u0|dma_0|wm|Equal0~1_combout ),
	.datad(\u0|dma_0|wm|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|Equal0~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|Equal0~20 .lut_mask = 16'h8000;
defparam \u0|dma_0|wm|Equal0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N6
cycloneii_lcell_comb \u0|dma_0|wm|state[1]~10 (
// Equation(s):
// \u0|dma_0|wm|state[1]~10_combout  = (\u0|dma_0|wm|state [1]) # ((\u0|dma_0_write_translator_avalon_universal_master_0_agent|av_waitrequest~0_combout  & (\u0|dma_0|wm|state[0]~5_combout  & \u0|dma_0|wm|Equal0~20_combout )))

	.dataa(\u0|dma_0|wm|state [1]),
	.datab(\u0|dma_0_write_translator_avalon_universal_master_0_agent|av_waitrequest~0_combout ),
	.datac(\u0|dma_0|wm|state[0]~5_combout ),
	.datad(\u0|dma_0|wm|Equal0~20_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|state[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|state[1]~10 .lut_mask = 16'hEAAA;
defparam \u0|dma_0|wm|state[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N24
cycloneii_lcell_comb \u0|dma_0|wm|state[1]~11 (
// Equation(s):
// \u0|dma_0|wm|state[1]~11_combout  = (\u0|rst_controller|r_sync_rst~regout  & (\u0|dma_0|wm|state[1]~10_combout  & ((\u0|dma_0|wm|state [0]) # (!\u0|dma_0|wm|state[0]~5_combout ))))

	.dataa(\u0|rst_controller|r_sync_rst~regout ),
	.datab(\u0|dma_0|wm|state [0]),
	.datac(\u0|dma_0|wm|state[0]~5_combout ),
	.datad(\u0|dma_0|wm|state[1]~10_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|state[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|state[1]~11 .lut_mask = 16'h8A00;
defparam \u0|dma_0|wm|state[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y16_N25
cycloneii_lcell_ff \u0|dma_0|wm|state[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|state[1]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|state [1]));

// Location: LCCOMB_X35_Y16_N26
cycloneii_lcell_comb \u0|dma_0|wm|always0~0 (
// Equation(s):
// \u0|dma_0|wm|always0~0_combout  = (!\u0|dma_0|wm|state [1] & !\u0|dma_0|wm|state [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|dma_0|wm|state [1]),
	.datad(\u0|dma_0|wm|state [0]),
	.cin(gnd),
	.combout(\u0|dma_0|wm|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|always0~0 .lut_mask = 16'h000F;
defparam \u0|dma_0|wm|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N2
cycloneii_lcell_comb \u0|dma_0|fi|fifo_rd~0 (
// Equation(s):
// \u0|dma_0|fi|fifo_rd~0_combout  = (((\u0|dma_0|fi|FF_almostfull~2_combout  & !\u0|dma_0|fi|compare~combout )) # (!\u0|rst_controller|r_sync_rst~regout )) # (!\u0|dma_0|wm|always0~0_combout )

	.dataa(\u0|dma_0|fi|FF_almostfull~2_combout ),
	.datab(\u0|dma_0|wm|always0~0_combout ),
	.datac(\u0|dma_0|fi|compare~combout ),
	.datad(\u0|rst_controller|r_sync_rst~regout ),
	.cin(gnd),
	.combout(\u0|dma_0|fi|fifo_rd~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|fifo_rd~0 .lut_mask = 16'h3BFF;
defparam \u0|dma_0|fi|fifo_rd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N6
cycloneii_lcell_comb \u0|dma_0|fi|fifo_rd~0_wirecell (
// Equation(s):
// \u0|dma_0|fi|fifo_rd~0_wirecell_combout  = !\u0|dma_0|fi|fifo_rd~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|fi|fifo_rd~0_combout ),
	.cin(gnd),
	.combout(\u0|dma_0|fi|fifo_rd~0_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|fifo_rd~0_wirecell .lut_mask = 16'h00FF;
defparam \u0|dma_0|fi|fifo_rd~0_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y17_N15
cycloneii_lcell_ff \u0|dma_0|fi|buffer~1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oFF_data [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|fi|buffer~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer~1_regout ));

// Location: LCCOMB_X29_Y17_N30
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writedata[0]~7 (
// Equation(s):
// \u0|dma_0|wm|oWM_writedata[0]~7_combout  = (\u0|dma_0|fi|buffer~0_regout  & (\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (!\u0|dma_0|fi|buffer~0_regout  & ((\u0|dma_0|fi|buffer~1_regout )))

	.dataa(\u0|dma_0|fi|buffer~0_regout ),
	.datab(\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(vcc),
	.datad(\u0|dma_0|fi|buffer~1_regout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writedata[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writedata[0]~7 .lut_mask = 16'hDD88;
defparam \u0|dma_0|wm|oWM_writedata[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N8
cycloneii_lcell_comb \u0|dma_0|fi|buffer_rtl_0_bypass[17]~feeder (
// Equation(s):
// \u0|dma_0|fi|buffer_rtl_0_bypass[17]~feeder_combout  = \u0|dma_0|rm|oFF_data [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|rm|oFF_data [0]),
	.cin(gnd),
	.combout(\u0|dma_0|fi|buffer_rtl_0_bypass[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[17]~feeder .lut_mask = 16'hFF00;
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y17_N9
cycloneii_lcell_ff \u0|dma_0|fi|buffer_rtl_0_bypass[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|fi|buffer_rtl_0_bypass[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer_rtl_0_bypass [17]));

// Location: LCFF_X29_Y17_N31
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writedata[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writedata[0]~7_combout ),
	.sdata(\u0|dma_0|fi|buffer_rtl_0_bypass [17]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|fi|buffer~38_combout ),
	.ena(\u0|dma_0|wm|oWM_writedata[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writedata [0]));

// Location: LCCOMB_X30_Y20_N24
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[0] (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data [0] = (\u0|nios2_qsys_0|d_writedata [0] & ((\u0|cmd_xbar_mux_002|saved_grant [1]) # ((\u0|dma_0|wm|oWM_writedata [0] & \u0|cmd_xbar_mux_002|saved_grant [2])))) # (!\u0|nios2_qsys_0|d_writedata [0] & 
// (\u0|dma_0|wm|oWM_writedata [0] & ((\u0|cmd_xbar_mux_002|saved_grant [2]))))

	.dataa(\u0|nios2_qsys_0|d_writedata [0]),
	.datab(\u0|dma_0|wm|oWM_writedata [0]),
	.datac(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datad(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data [0]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[0] .lut_mask = 16'hECA0;
defparam \u0|cmd_xbar_mux_002|src_data[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~1 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~1_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20])))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~1 .lut_mask = 16'hAC0C;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y19_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [4]));

// Location: LCFF_X28_Y19_N25
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [4]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [4]));

// Location: LCCOMB_X28_Y19_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[4]~6 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[4]~6_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[4]~5_combout  & ((\u0|rsp_xbar_demux_001|src0_valid~0_combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [4] & 
// \u0|rsp_xbar_demux|src0_valid~0_combout )))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[4]~5_combout  & (((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [4] & \u0|rsp_xbar_demux|src0_valid~0_combout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[4]~5_combout ),
	.datab(\u0|rsp_xbar_demux_001|src0_valid~0_combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [4]),
	.datad(\u0|rsp_xbar_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[4]~6 .lut_mask = 16'hF888;
defparam \u0|nios2_qsys_0|F_iw[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[4]~7 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[4]~7_combout  = (\u0|nios2_qsys_0|F_iw[4]~6_combout ) # (((\u0|rsp_xbar_demux_002|src0_valid~0_combout  & \u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [4])) # (!\u0|nios2_qsys_0|D_iw[6]~0_combout ))

	.dataa(\u0|rsp_xbar_demux_002|src0_valid~0_combout ),
	.datab(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [4]),
	.datac(\u0|nios2_qsys_0|F_iw[4]~6_combout ),
	.datad(\u0|nios2_qsys_0|D_iw[6]~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[4]~7 .lut_mask = 16'hF8FF;
defparam \u0|nios2_qsys_0|F_iw[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y18_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[4]~7_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [4]));

// Location: LCCOMB_X27_Y20_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal133~0 (
// Equation(s):
// \u0|nios2_qsys_0|Equal133~0_combout  = (!\u0|nios2_qsys_0|D_iw [4] & !\u0|nios2_qsys_0|D_iw [3])

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|D_iw [4]),
	.datac(\u0|nios2_qsys_0|D_iw [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal133~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal133~0 .lut_mask = 16'h0303;
defparam \u0|nios2_qsys_0|Equal133~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_jmp_direct~0 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_jmp_direct~0_combout  = (!\u0|nios2_qsys_0|D_iw [1] & (!\u0|nios2_qsys_0|D_iw [2] & (\u0|nios2_qsys_0|Equal133~0_combout  & !\u0|nios2_qsys_0|D_iw [5])))

	.dataa(\u0|nios2_qsys_0|D_iw [1]),
	.datab(\u0|nios2_qsys_0|D_iw [2]),
	.datac(\u0|nios2_qsys_0|Equal133~0_combout ),
	.datad(\u0|nios2_qsys_0|D_iw [5]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_jmp_direct~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_jmp_direct~0 .lut_mask = 16'h0010;
defparam \u0|nios2_qsys_0|D_ctrl_jmp_direct~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|R_ctrl_jmp_direct (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_ctrl_jmp_direct~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ));

// Location: LCCOMB_X24_Y22_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src1~32 (
// Equation(s):
// \u0|nios2_qsys_0|R_src1~32_combout  = (!\u0|nios2_qsys_0|E_valid~regout ) # (!\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout )

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|R_ctrl_jmp_direct~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_valid~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src1~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src1~32 .lut_mask = 16'h33FF;
defparam \u0|nios2_qsys_0|R_src1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|E_src1[3]~14 (
// Equation(s):
// \u0|nios2_qsys_0|E_src1[3]~14_combout  = (\u0|nios2_qsys_0|R_src1~32_combout  & ((\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [3]))) # (!\u0|nios2_qsys_0|R_src1~32_combout  & (\u0|nios2_qsys_0|D_iw [7]))

	.dataa(\u0|nios2_qsys_0|D_iw [7]),
	.datab(\u0|nios2_qsys_0|R_src1~32_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_src1[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_src1[3]~14 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|E_src1[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y22_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src1[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_src1[3]~14_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[1]~2_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src1 [3]));

// Location: LCCOMB_X21_Y22_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc[1]~9 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc[1]~9_combout  = (\u0|nios2_qsys_0|E_alu_sub~regout  & ((\u0|nios2_qsys_0|Add1~6_combout ))) # (!\u0|nios2_qsys_0|E_alu_sub~regout  & (\u0|nios2_qsys_0|Add2~6_combout ))

	.dataa(\u0|nios2_qsys_0|E_alu_sub~regout ),
	.datab(\u0|nios2_qsys_0|Add2~6_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|Add1~6_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_pc[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc[1]~9 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|F_pc[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y22_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|F_pc[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_pc[1]~9_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[1]~2_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout ),
	.sload(\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout ),
	.ena(\u0|nios2_qsys_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|F_pc [1]));

// Location: LCCOMB_X34_Y23_N16
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_data[39] (
// Equation(s):
// \u0|cmd_xbar_mux|src_data [39] = (\u0|cmd_xbar_mux|saved_grant [1] & ((\u0|nios2_qsys_0|W_alu_result [3]) # ((\u0|nios2_qsys_0|F_pc [1] & \u0|cmd_xbar_mux|saved_grant [0])))) # (!\u0|cmd_xbar_mux|saved_grant [1] & (\u0|nios2_qsys_0|F_pc [1] & 
// ((\u0|cmd_xbar_mux|saved_grant [0]))))

	.dataa(\u0|cmd_xbar_mux|saved_grant [1]),
	.datab(\u0|nios2_qsys_0|F_pc [1]),
	.datac(\u0|nios2_qsys_0|W_alu_result [3]),
	.datad(\u0|cmd_xbar_mux|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_data [39]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_data[39] .lut_mask = 16'hECA0;
defparam \u0|cmd_xbar_mux|src_data[39] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y23_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_data [39]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [1]));

// Location: LCCOMB_X31_Y23_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [3])) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [1])))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [3]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1 .lut_mask = 16'hCFC0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~9 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~9_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20])))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8] & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [8]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|oci_ienable [20]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~9 .lut_mask = 16'hAC0C;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y15_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [13]));

// Location: LCFF_X23_Y15_N1
cycloneii_lcell_ff \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|readdata [13]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [13]));

// Location: LCCOMB_X23_Y15_N18
cycloneii_lcell_comb \u0|rsp_xbar_mux|src_payload~1 (
// Equation(s):
// \u0|rsp_xbar_mux|src_payload~1_combout  = (\u0|rsp_xbar_demux_001|src0_valid~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[13]~17_combout ) # 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout  & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[13]~17_combout ),
	.datab(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout ),
	.datac(\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|rsp_xbar_demux_001|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|rsp_xbar_mux|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_mux|src_payload~1 .lut_mask = 16'hEA00;
defparam \u0|rsp_xbar_mux|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[13]~25 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[13]~25_combout  = (\u0|rsp_xbar_mux|src_payload~1_combout ) # ((\u0|rsp_xbar_demux|src0_valid~0_combout  & \u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [13]))

	.dataa(\u0|rsp_xbar_demux|src0_valid~0_combout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [13]),
	.datad(\u0|rsp_xbar_mux|src_payload~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[13]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[13]~25 .lut_mask = 16'hFFA0;
defparam \u0|nios2_qsys_0|F_iw[13]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[13]~26 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[13]~26_combout  = (\u0|nios2_qsys_0|F_iw[13]~25_combout ) # (((\u0|rsp_xbar_demux_002|src0_valid~0_combout  & \u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [13])) # (!\u0|nios2_qsys_0|D_iw[6]~0_combout ))

	.dataa(\u0|rsp_xbar_demux_002|src0_valid~0_combout ),
	.datab(\u0|nios2_qsys_0|F_iw[13]~25_combout ),
	.datac(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [13]),
	.datad(\u0|nios2_qsys_0|D_iw[6]~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[13]~26 .lut_mask = 16'hECFF;
defparam \u0|nios2_qsys_0|F_iw[13]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[13]~26_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [13]));

// Location: LCCOMB_X21_Y18_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_crst~0 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_crst~0_combout  = (\u0|nios2_qsys_0|Equal2~0_combout  & (\u0|nios2_qsys_0|D_iw [13] & (\u0|nios2_qsys_0|Equal2~2_combout  & \u0|nios2_qsys_0|D_iw [12])))

	.dataa(\u0|nios2_qsys_0|Equal2~0_combout ),
	.datab(\u0|nios2_qsys_0|D_iw [13]),
	.datac(\u0|nios2_qsys_0|Equal2~2_combout ),
	.datad(\u0|nios2_qsys_0|D_iw [12]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_crst~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_crst~0 .lut_mask = 16'h8000;
defparam \u0|nios2_qsys_0|D_ctrl_crst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal2~5 (
// Equation(s):
// \u0|nios2_qsys_0|Equal2~5_combout  = (!\u0|nios2_qsys_0|D_iw [0] & (\u0|nios2_qsys_0|D_iw [4] & (\u0|nios2_qsys_0|D_iw [3] & !\u0|nios2_qsys_0|D_iw [1])))

	.dataa(\u0|nios2_qsys_0|D_iw [0]),
	.datab(\u0|nios2_qsys_0|D_iw [4]),
	.datac(\u0|nios2_qsys_0|D_iw [3]),
	.datad(\u0|nios2_qsys_0|D_iw [1]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal2~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal2~5 .lut_mask = 16'h0040;
defparam \u0|nios2_qsys_0|Equal2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_logic~0 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_logic~0_combout  = (\u0|nios2_qsys_0|D_iw [2] & ((\u0|nios2_qsys_0|Equal2~6_combout ) # ((\u0|nios2_qsys_0|Equal2~3_combout ) # (\u0|nios2_qsys_0|Equal2~5_combout ))))

	.dataa(\u0|nios2_qsys_0|Equal2~6_combout ),
	.datab(\u0|nios2_qsys_0|Equal2~3_combout ),
	.datac(\u0|nios2_qsys_0|Equal2~5_combout ),
	.datad(\u0|nios2_qsys_0|D_iw [2]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_logic~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_logic~0 .lut_mask = 16'hFE00;
defparam \u0|nios2_qsys_0|D_ctrl_logic~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_logic~1 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_logic~1_combout  = (\u0|nios2_qsys_0|D_ctrl_logic~0_combout ) # ((!\u0|nios2_qsys_0|D_iw [16] & (\u0|nios2_qsys_0|D_ctrl_crst~0_combout  & !\u0|nios2_qsys_0|D_iw [11])))

	.dataa(\u0|nios2_qsys_0|D_iw [16]),
	.datab(\u0|nios2_qsys_0|D_ctrl_crst~0_combout ),
	.datac(\u0|nios2_qsys_0|D_ctrl_logic~0_combout ),
	.datad(\u0|nios2_qsys_0|D_iw [11]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_logic~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_logic~1 .lut_mask = 16'hF0F4;
defparam \u0|nios2_qsys_0|D_ctrl_logic~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y20_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|R_ctrl_logic (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|D_ctrl_logic~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_ctrl_logic~regout ));

// Location: LCCOMB_X19_Y23_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|E_arith_result[17]~0 (
// Equation(s):
// \u0|nios2_qsys_0|E_arith_result[17]~0_combout  = (\u0|nios2_qsys_0|E_alu_sub~regout  & (\u0|nios2_qsys_0|Add1~34_combout )) # (!\u0|nios2_qsys_0|E_alu_sub~regout  & ((\u0|nios2_qsys_0|Add2~34_combout )))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|E_alu_sub~regout ),
	.datac(\u0|nios2_qsys_0|Add1~34_combout ),
	.datad(\u0|nios2_qsys_0|Add2~34_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_arith_result[17]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_arith_result[17]~0 .lut_mask = 16'hF3C0;
defparam \u0|nios2_qsys_0|E_arith_result[17]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|W_alu_result[17]~0 (
// Equation(s):
// \u0|nios2_qsys_0|W_alu_result[17]~0_combout  = (\u0|nios2_qsys_0|R_ctrl_logic~regout  & (\u0|nios2_qsys_0|E_logic_result[17]~1_combout )) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout  & ((\u0|nios2_qsys_0|E_arith_result[17]~0_combout )))

	.dataa(\u0|nios2_qsys_0|E_logic_result[17]~1_combout ),
	.datab(\u0|nios2_qsys_0|R_ctrl_logic~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_arith_result[17]~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_alu_result[17]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_alu_result[17]~0 .lut_mask = 16'hBB88;
defparam \u0|nios2_qsys_0|W_alu_result[17]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y21_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|W_alu_result[17]~0_combout ),
	.sdata(\u0|nios2_qsys_0|E_shift_rot_result [17]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [17]));

// Location: LCCOMB_X22_Y21_N24
cycloneii_lcell_comb \u0|addr_router_001|Equal2~0 (
// Equation(s):
// \u0|addr_router_001|Equal2~0_combout  = (!\u0|nios2_qsys_0|W_alu_result [15] & (\u0|nios2_qsys_0|W_alu_result [17] & (!\u0|nios2_qsys_0|W_alu_result [14] & !\u0|nios2_qsys_0|W_alu_result [16])))

	.dataa(\u0|nios2_qsys_0|W_alu_result [15]),
	.datab(\u0|nios2_qsys_0|W_alu_result [17]),
	.datac(\u0|nios2_qsys_0|W_alu_result [14]),
	.datad(\u0|nios2_qsys_0|W_alu_result [16]),
	.cin(gnd),
	.combout(\u0|addr_router_001|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|addr_router_001|Equal2~0 .lut_mask = 16'h0004;
defparam \u0|addr_router_001|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N0
cycloneii_lcell_comb \u0|cmd_xbar_demux_001|sink_ready~6 (
// Equation(s):
// \u0|cmd_xbar_demux_001|sink_ready~6_combout  = (\u0|cmd_xbar_demux_001|sink_ready~5_combout  & (\u0|nios2_qsys_0|W_alu_result [12] & (\u0|addr_router_001|Equal2~0_combout  & !\u0|nios2_qsys_0|W_alu_result [13])))

	.dataa(\u0|cmd_xbar_demux_001|sink_ready~5_combout ),
	.datab(\u0|nios2_qsys_0|W_alu_result [12]),
	.datac(\u0|addr_router_001|Equal2~0_combout ),
	.datad(\u0|nios2_qsys_0|W_alu_result [13]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_demux_001|sink_ready~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_demux_001|sink_ready~6 .lut_mask = 16'h0080;
defparam \u0|cmd_xbar_demux_001|sink_ready~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N6
cycloneii_lcell_comb \u0|cmd_xbar_demux_001|sink_ready~7 (
// Equation(s):
// \u0|cmd_xbar_demux_001|sink_ready~7_combout  = (\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout  & (!\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// \u0|cmd_xbar_mux_003|saved_grant [1]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout ),
	.datac(\u0|dma_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|cmd_xbar_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_demux_001|sink_ready~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_demux_001|sink_ready~7 .lut_mask = 16'h0C00;
defparam \u0|cmd_xbar_demux_001|sink_ready~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N16
cycloneii_lcell_comb \u0|addr_router_001|Equal3~2 (
// Equation(s):
// \u0|addr_router_001|Equal3~2_combout  = (!\u0|nios2_qsys_0|W_alu_result [8] & !\u0|nios2_qsys_0|W_alu_result [7])

	.dataa(\u0|nios2_qsys_0|W_alu_result [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|W_alu_result [7]),
	.cin(gnd),
	.combout(\u0|addr_router_001|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|addr_router_001|Equal3~2 .lut_mask = 16'h0055;
defparam \u0|addr_router_001|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N24
cycloneii_lcell_comb \u0|addr_router_001|Equal3~4 (
// Equation(s):
// \u0|addr_router_001|Equal3~4_combout  = (!\u0|nios2_qsys_0|W_alu_result [6] & (\u0|nios2_qsys_0|W_alu_result [5] & \u0|nios2_qsys_0|W_alu_result [12]))

	.dataa(\u0|nios2_qsys_0|W_alu_result [6]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|W_alu_result [5]),
	.datad(\u0|nios2_qsys_0|W_alu_result [12]),
	.cin(gnd),
	.combout(\u0|addr_router_001|Equal3~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|addr_router_001|Equal3~4 .lut_mask = 16'h5000;
defparam \u0|addr_router_001|Equal3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N26
cycloneii_lcell_comb \u0|addr_router_001|Equal3~5 (
// Equation(s):
// \u0|addr_router_001|Equal3~5_combout  = (\u0|addr_router_001|Equal2~0_combout  & (\u0|addr_router_001|Equal3~2_combout  & (\u0|addr_router_001|Equal3~4_combout  & \u0|addr_router_001|Equal3~1_combout )))

	.dataa(\u0|addr_router_001|Equal2~0_combout ),
	.datab(\u0|addr_router_001|Equal3~2_combout ),
	.datac(\u0|addr_router_001|Equal3~4_combout ),
	.datad(\u0|addr_router_001|Equal3~1_combout ),
	.cin(gnd),
	.combout(\u0|addr_router_001|Equal3~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|addr_router_001|Equal3~5 .lut_mask = 16'h8000;
defparam \u0|addr_router_001|Equal3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N18
cycloneii_lcell_comb \u0|cmd_xbar_demux_001|WideOr0~0 (
// Equation(s):
// \u0|cmd_xbar_demux_001|WideOr0~0_combout  = (\u0|cmd_xbar_demux_001|sink_ready~4_combout ) # ((\u0|cmd_xbar_demux_001|sink_ready~6_combout ) # ((\u0|cmd_xbar_demux_001|sink_ready~7_combout  & \u0|addr_router_001|Equal3~5_combout )))

	.dataa(\u0|cmd_xbar_demux_001|sink_ready~4_combout ),
	.datab(\u0|cmd_xbar_demux_001|sink_ready~6_combout ),
	.datac(\u0|cmd_xbar_demux_001|sink_ready~7_combout ),
	.datad(\u0|addr_router_001|Equal3~5_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_demux_001|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_demux_001|WideOr0~0 .lut_mask = 16'hFEEE;
defparam \u0|cmd_xbar_demux_001|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N2
cycloneii_lcell_comb \u0|cmd_xbar_demux_001|sink_ready~0 (
// Equation(s):
// \u0|cmd_xbar_demux_001|sink_ready~0_combout  = (!\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & (\u0|cmd_xbar_mux|saved_grant [1] & 
// !\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|waitrequest~regout ))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|cmd_xbar_mux|saved_grant [1]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|waitrequest~regout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_demux_001|sink_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_demux_001|sink_ready~0 .lut_mask = 16'h0030;
defparam \u0|cmd_xbar_demux_001|sink_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|W_alu_result[11]~6 (
// Equation(s):
// \u0|nios2_qsys_0|W_alu_result[11]~6_combout  = (\u0|nios2_qsys_0|R_ctrl_logic~regout  & (\u0|nios2_qsys_0|E_logic_result[11]~6_combout )) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout  & ((\u0|nios2_qsys_0|E_arith_result[11]~3_combout )))

	.dataa(\u0|nios2_qsys_0|E_logic_result[11]~6_combout ),
	.datab(\u0|nios2_qsys_0|R_ctrl_logic~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_arith_result[11]~3_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_alu_result[11]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_alu_result[11]~6 .lut_mask = 16'hBB88;
defparam \u0|nios2_qsys_0|W_alu_result[11]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[12]~0 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[12]~0_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [13]))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [11]))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_result [11]),
	.datab(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [13]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[12]~0 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[12]~0_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [12]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [12]));

// Location: LCCOMB_X21_Y21_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|E_shift_rot_result_nxt[11]~6 (
// Equation(s):
// \u0|nios2_qsys_0|E_shift_rot_result_nxt[11]~6_combout  = (\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & ((\u0|nios2_qsys_0|E_shift_rot_result [12]))) # (!\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout  & (\u0|nios2_qsys_0|E_shift_rot_result [10]))

	.dataa(\u0|nios2_qsys_0|E_shift_rot_result [10]),
	.datab(\u0|nios2_qsys_0|R_ctrl_shift_rot_right~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_shift_rot_result [12]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_shift_rot_result_nxt[11]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[11]~6 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|E_shift_rot_result_nxt[11]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|E_shift_rot_result[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_shift_rot_result_nxt[11]~6_combout ),
	.sdata(\u0|nios2_qsys_0|E_src1 [11]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_shift_rot_result [11]));

// Location: LCFF_X21_Y20_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|W_alu_result[11]~6_combout ),
	.sdata(\u0|nios2_qsys_0|E_shift_rot_result [11]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [11]));

// Location: LCCOMB_X31_Y18_N28
cycloneii_lcell_comb \u0|addr_router_001|Equal2~1 (
// Equation(s):
// \u0|addr_router_001|Equal2~1_combout  = (\u0|nios2_qsys_0|W_alu_result [13] & (\u0|nios2_qsys_0|W_alu_result [11] & !\u0|nios2_qsys_0|W_alu_result [12]))

	.dataa(\u0|nios2_qsys_0|W_alu_result [13]),
	.datab(\u0|nios2_qsys_0|W_alu_result [11]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|W_alu_result [12]),
	.cin(gnd),
	.combout(\u0|addr_router_001|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|addr_router_001|Equal2~1 .lut_mask = 16'h0088;
defparam \u0|addr_router_001|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N30
cycloneii_lcell_comb \u0|cmd_xbar_demux_001|sink_ready~1 (
// Equation(s):
// \u0|cmd_xbar_demux_001|sink_ready~1_combout  = (\u0|cmd_xbar_demux_001|sink_ready~0_combout  & (\u0|addr_router_001|Equal2~0_combout  & \u0|addr_router_001|Equal2~1_combout ))

	.dataa(vcc),
	.datab(\u0|cmd_xbar_demux_001|sink_ready~0_combout ),
	.datac(\u0|addr_router_001|Equal2~0_combout ),
	.datad(\u0|addr_router_001|Equal2~1_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_demux_001|sink_ready~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_demux_001|sink_ready~1 .lut_mask = 16'hC000;
defparam \u0|cmd_xbar_demux_001|sink_ready~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N4
cycloneii_lcell_comb \u0|nios2_qsys_0_data_master_translator|read_accepted~0 (
// Equation(s):
// \u0|nios2_qsys_0_data_master_translator|read_accepted~0_combout  = (\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout  & ((\u0|cmd_xbar_demux_001|sink_ready~3_combout ) # 
// ((\u0|cmd_xbar_demux_001|WideOr0~0_combout ) # (\u0|cmd_xbar_demux_001|sink_ready~1_combout ))))

	.dataa(\u0|cmd_xbar_demux_001|sink_ready~3_combout ),
	.datab(\u0|cmd_xbar_demux_001|WideOr0~0_combout ),
	.datac(\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout ),
	.datad(\u0|cmd_xbar_demux_001|sink_ready~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_data_master_translator|read_accepted~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_data_master_translator|read_accepted~0 .lut_mask = 16'hF0E0;
defparam \u0|nios2_qsys_0_data_master_translator|read_accepted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N0
cycloneii_lcell_comb \u0|nios2_qsys_0_data_master_translator|write_accepted~0 (
// Equation(s):
// \u0|nios2_qsys_0_data_master_translator|write_accepted~0_combout  = (\u0|nios2_qsys_0_data_master_translator|av_waitrequest~4_combout  & ((\u0|nios2_qsys_0_data_master_translator|write_accepted~regout ) # 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_test_bench|d_write~regout  & \u0|nios2_qsys_0_data_master_translator|read_accepted~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_test_bench|d_write~regout ),
	.datab(\u0|nios2_qsys_0_data_master_translator|read_accepted~0_combout ),
	.datac(\u0|nios2_qsys_0_data_master_translator|write_accepted~regout ),
	.datad(\u0|nios2_qsys_0_data_master_translator|av_waitrequest~4_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_data_master_translator|write_accepted~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_data_master_translator|write_accepted~0 .lut_mask = 16'hF800;
defparam \u0|nios2_qsys_0_data_master_translator|write_accepted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y15_N1
cycloneii_lcell_ff \u0|nios2_qsys_0_data_master_translator|write_accepted (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0_data_master_translator|write_accepted~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0_data_master_translator|write_accepted~regout ));

// Location: LCCOMB_X31_Y15_N20
cycloneii_lcell_comb \u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid (
// Equation(s):
// \u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_test_bench|d_write~regout  & (((\u0|nios2_qsys_0|d_read~regout  & 
// !\u0|nios2_qsys_0_data_master_translator|read_accepted~regout )) # (!\u0|nios2_qsys_0_data_master_translator|write_accepted~regout ))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_test_bench|d_write~regout  & (((\u0|nios2_qsys_0|d_read~regout  & 
// !\u0|nios2_qsys_0_data_master_translator|read_accepted~regout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_test_bench|d_write~regout ),
	.datab(\u0|nios2_qsys_0_data_master_translator|write_accepted~regout ),
	.datac(\u0|nios2_qsys_0|d_read~regout ),
	.datad(\u0|nios2_qsys_0_data_master_translator|read_accepted~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid .lut_mask = 16'h22F2;
defparam \u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N0
cycloneii_lcell_comb \u0|cmd_xbar_demux_001|src1_valid~0 (
// Equation(s):
// \u0|cmd_xbar_demux_001|src1_valid~0_combout  = (\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout  & \u0|addr_router_001|src_channel[1]~1_combout )

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout ),
	.datac(\u0|addr_router_001|src_channel[1]~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_demux_001|src1_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_demux_001|src1_valid~0 .lut_mask = 16'hC0C0;
defparam \u0|cmd_xbar_demux_001|src1_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N24
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|arb|adder|full_adder.cout[1] (
// Equation(s):
// \u0|cmd_xbar_mux_001|arb|adder|full_adder.cout [1] = (\u0|cmd_xbar_mux_001|arb|top_priority_reg [1] & (((\u0|cmd_xbar_mux_001|arb|adder|full_adder.cout [0]) # (!\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout )) # 
// (!\u0|addr_router_001|src_channel[1]~1_combout ))) # (!\u0|cmd_xbar_mux_001|arb|top_priority_reg [1] & (\u0|cmd_xbar_mux_001|arb|adder|full_adder.cout [0] & ((!\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout ) # 
// (!\u0|addr_router_001|src_channel[1]~1_combout ))))

	.dataa(\u0|addr_router_001|src_channel[1]~1_combout ),
	.datab(\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout ),
	.datac(\u0|cmd_xbar_mux_001|arb|top_priority_reg [1]),
	.datad(\u0|cmd_xbar_mux_001|arb|adder|full_adder.cout [0]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|arb|adder|full_adder.cout [1]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|arb|adder|full_adder.cout[1] .lut_mask = 16'hF770;
defparam \u0|cmd_xbar_mux_001|arb|adder|full_adder.cout[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y16_N13
cycloneii_lcell_ff \u0|cmd_xbar_mux_001|arb|top_priority_reg[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|cmd_xbar_mux_001|arb|grant[1]~4_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cmd_xbar_mux_001|arb|top_priority_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|cmd_xbar_mux_001|arb|top_priority_reg [2]));

// Location: LCCOMB_X32_Y16_N12
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|arb|grant[2]~0 (
// Equation(s):
// \u0|cmd_xbar_mux_001|arb|grant[2]~0_combout  = (\u0|dma_0|rm|oRM_read~regout  & (\u0|cmd_xbar_mux_001|arb|adder|full_adder.cout [1] $ (\u0|cmd_xbar_mux_001|arb|top_priority_reg [2])))

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux_001|arb|adder|full_adder.cout [1]),
	.datac(\u0|cmd_xbar_mux_001|arb|top_priority_reg [2]),
	.datad(\u0|dma_0|rm|oRM_read~regout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|arb|grant[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|arb|grant[2]~0 .lut_mask = 16'h3C00;
defparam \u0|cmd_xbar_mux_001|arb|grant[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N8
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|arb|grant[2]~1 (
// Equation(s):
// \u0|cmd_xbar_mux_001|arb|grant[2]~1_combout  = (\u0|cmd_xbar_mux_001|arb|grant[2]~0_combout ) # ((\u0|cmd_xbar_mux_001|arb|adder|cout~0_combout  & (!\u0|cmd_xbar_demux_001|src1_valid~0_combout  & \u0|dma_0|rm|oRM_read~regout )))

	.dataa(\u0|cmd_xbar_mux_001|arb|adder|cout~0_combout ),
	.datab(\u0|cmd_xbar_demux_001|src1_valid~0_combout ),
	.datac(\u0|cmd_xbar_mux_001|arb|grant[2]~0_combout ),
	.datad(\u0|dma_0|rm|oRM_read~regout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|arb|grant[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|arb|grant[2]~1 .lut_mask = 16'hF2F0;
defparam \u0|cmd_xbar_mux_001|arb|grant[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N26
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|arb|top_priority_reg[0]~2 (
// Equation(s):
// \u0|cmd_xbar_mux_001|arb|top_priority_reg[0]~2_combout  = !\u0|cmd_xbar_mux_001|arb|grant[2]~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|cmd_xbar_mux_001|arb|grant[2]~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|arb|top_priority_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|arb|top_priority_reg[0]~2 .lut_mask = 16'h0F0F;
defparam \u0|cmd_xbar_mux_001|arb|top_priority_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y16_N27
cycloneii_lcell_ff \u0|cmd_xbar_mux_001|arb|top_priority_reg[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux_001|arb|top_priority_reg[0]~2_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cmd_xbar_mux_001|arb|top_priority_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|cmd_xbar_mux_001|arb|top_priority_reg [0]));

// Location: LCCOMB_X32_Y16_N16
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|arb|grant[0]~2 (
// Equation(s):
// \u0|cmd_xbar_mux_001|arb|grant[0]~2_combout  = ((\u0|cmd_xbar_mux_001|arb|top_priority_reg [2] & ((\u0|cmd_xbar_mux_001|arb|adder|full_adder.cout [1]) # (!\u0|dma_0|rm|oRM_read~regout ))) # (!\u0|cmd_xbar_mux_001|arb|top_priority_reg [2] & 
// (!\u0|dma_0|rm|oRM_read~regout  & \u0|cmd_xbar_mux_001|arb|adder|full_adder.cout [1]))) # (!\u0|cmd_xbar_mux_001|arb|top_priority_reg [0])

	.dataa(\u0|cmd_xbar_mux_001|arb|top_priority_reg [2]),
	.datab(\u0|cmd_xbar_mux_001|arb|top_priority_reg [0]),
	.datac(\u0|dma_0|rm|oRM_read~regout ),
	.datad(\u0|cmd_xbar_mux_001|arb|adder|full_adder.cout [1]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|arb|grant[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|arb|grant[0]~2 .lut_mask = 16'hBF3B;
defparam \u0|cmd_xbar_mux_001|arb|grant[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N24
cycloneii_lcell_comb \u0|cmd_xbar_demux|src1_valid~3 (
// Equation(s):
// \u0|cmd_xbar_demux|src1_valid~3_combout  = (!\u0|addr_router|Equal3~2_combout  & (!\u0|nios2_qsys_0|i_read~regout  & (!\u0|nios2_qsys_0_instruction_master_translator|read_accepted~regout  & \u0|cmd_xbar_demux|src1_valid~2_combout )))

	.dataa(\u0|addr_router|Equal3~2_combout ),
	.datab(\u0|nios2_qsys_0|i_read~regout ),
	.datac(\u0|nios2_qsys_0_instruction_master_translator|read_accepted~regout ),
	.datad(\u0|cmd_xbar_demux|src1_valid~2_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_demux|src1_valid~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_demux|src1_valid~3 .lut_mask = 16'h0100;
defparam \u0|cmd_xbar_demux|src1_valid~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N2
cycloneii_lcell_comb \u0|cmd_xbar_mux_001|arb|grant[0]~3 (
// Equation(s):
// \u0|cmd_xbar_mux_001|arb|grant[0]~3_combout  = (\u0|cmd_xbar_mux_001|arb|grant[0]~2_combout  & \u0|cmd_xbar_demux|src1_valid~3_combout )

	.dataa(vcc),
	.datab(\u0|cmd_xbar_mux_001|arb|grant[0]~2_combout ),
	.datac(vcc),
	.datad(\u0|cmd_xbar_demux|src1_valid~3_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_001|arb|grant[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_001|arb|grant[0]~3 .lut_mask = 16'hCC00;
defparam \u0|cmd_xbar_mux_001|arb|grant[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y16_N3
cycloneii_lcell_ff \u0|cmd_xbar_mux_001|saved_grant[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux_001|arb|grant[0]~3_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cmd_xbar_mux_001|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|cmd_xbar_mux_001|saved_grant [0]));

// Location: LCFF_X30_Y16_N25
cycloneii_lcell_ff \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]~regout ));

// Location: LCCOMB_X30_Y16_N24
cycloneii_lcell_comb \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 (
// Equation(s):
// \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout  = (\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// ((\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]~regout ))) # (!\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & (\u0|cmd_xbar_mux_001|saved_grant [0]))

	.dataa(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(\u0|cmd_xbar_mux_001|saved_grant [0]),
	.datac(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .lut_mask = 16'hE4E4;
defparam \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y16_N17
cycloneii_lcell_ff \u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout ));

// Location: LCCOMB_X30_Y16_N28
cycloneii_lcell_comb \u0|rsp_xbar_demux_001|src0_valid~0 (
// Equation(s):
// \u0|rsp_xbar_demux_001|src0_valid~0_combout  = (\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout  & \u0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]~regout ),
	.datad(\u0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|rsp_xbar_demux_001|src0_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rsp_xbar_demux_001|src0_valid~0 .lut_mask = 16'hF000;
defparam \u0|rsp_xbar_demux_001|src0_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[2]~12 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[2]~12_combout  = (\u0|rsp_xbar_demux|src0_valid~0_combout  & ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [2]) # ((\u0|rsp_xbar_demux_001|src0_valid~0_combout  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[2]~11_combout )))) # (!\u0|rsp_xbar_demux|src0_valid~0_combout  & (\u0|rsp_xbar_demux_001|src0_valid~0_combout  & 
// ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[2]~11_combout ))))

	.dataa(\u0|rsp_xbar_demux|src0_valid~0_combout ),
	.datab(\u0|rsp_xbar_demux_001|src0_valid~0_combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [2]),
	.datad(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[2]~11_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[2]~12 .lut_mask = 16'hECA0;
defparam \u0|nios2_qsys_0|F_iw[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[2]~13 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[2]~13_combout  = (\u0|nios2_qsys_0|D_iw[6]~0_combout  & ((\u0|nios2_qsys_0|F_iw[2]~12_combout ) # ((\u0|rsp_xbar_demux_002|src0_valid~0_combout  & \u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [2]))))

	.dataa(\u0|nios2_qsys_0|D_iw[6]~0_combout ),
	.datab(\u0|nios2_qsys_0|F_iw[2]~12_combout ),
	.datac(\u0|rsp_xbar_demux_002|src0_valid~0_combout ),
	.datad(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[2]~13 .lut_mask = 16'hA888;
defparam \u0|nios2_qsys_0|F_iw[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y17_N11
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[2]~13_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [2]));

// Location: LCCOMB_X20_Y18_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|R_ctrl_br_nxt~0 (
// Equation(s):
// \u0|nios2_qsys_0|R_ctrl_br_nxt~0_combout  = (\u0|nios2_qsys_0|D_iw [1] & (\u0|nios2_qsys_0|D_iw [2] & !\u0|nios2_qsys_0|D_iw [0]))

	.dataa(\u0|nios2_qsys_0|D_iw [1]),
	.datab(\u0|nios2_qsys_0|D_iw [2]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|D_iw [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_ctrl_br_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_ctrl_br_nxt~0 .lut_mask = 16'h0088;
defparam \u0|nios2_qsys_0|R_ctrl_br_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src2_use_imm~0 (
// Equation(s):
// \u0|nios2_qsys_0|R_src2_use_imm~0_combout  = (\u0|nios2_qsys_0|D_ctrl_shift_logical~0_combout  & (((\u0|nios2_qsys_0|R_ctrl_br_nxt~0_combout  & \u0|nios2_qsys_0|R_valid~regout )) # (!\u0|nios2_qsys_0|D_iw [11]))) # 
// (!\u0|nios2_qsys_0|D_ctrl_shift_logical~0_combout  & (\u0|nios2_qsys_0|R_ctrl_br_nxt~0_combout  & ((\u0|nios2_qsys_0|R_valid~regout ))))

	.dataa(\u0|nios2_qsys_0|D_ctrl_shift_logical~0_combout ),
	.datab(\u0|nios2_qsys_0|R_ctrl_br_nxt~0_combout ),
	.datac(\u0|nios2_qsys_0|D_iw [11]),
	.datad(\u0|nios2_qsys_0|R_valid~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src2_use_imm~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src2_use_imm~0 .lut_mask = 16'hCE0A;
defparam \u0|nios2_qsys_0|R_src2_use_imm~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src2_use_imm~1 (
// Equation(s):
// \u0|nios2_qsys_0|R_src2_use_imm~1_combout  = (\u0|nios2_qsys_0|R_src2_use_imm~0_combout ) # ((\u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout ) # ((!\u0|nios2_qsys_0|D_wr_dst_reg~2_combout  & \u0|nios2_qsys_0|D_iw [2])))

	.dataa(\u0|nios2_qsys_0|D_wr_dst_reg~2_combout ),
	.datab(\u0|nios2_qsys_0|R_src2_use_imm~0_combout ),
	.datac(\u0|nios2_qsys_0|D_iw [2]),
	.datad(\u0|nios2_qsys_0|D_ctrl_b_is_dst~1_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src2_use_imm~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src2_use_imm~1 .lut_mask = 16'hFFDC;
defparam \u0|nios2_qsys_0|R_src2_use_imm~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|R_src2_use_imm (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src2_use_imm~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|R_src2_use_imm~regout ));

// Location: LCCOMB_X24_Y21_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|R_src2_lo[12]~1 (
// Equation(s):
// \u0|nios2_qsys_0|R_src2_lo[12]~1_combout  = (!\u0|nios2_qsys_0|R_src2_lo~0_combout  & ((\u0|nios2_qsys_0|R_src2_use_imm~regout  & (\u0|nios2_qsys_0|D_iw [18])) # (!\u0|nios2_qsys_0|R_src2_use_imm~regout  & 
// ((\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [12])))))

	.dataa(\u0|nios2_qsys_0|D_iw [18]),
	.datab(\u0|nios2_qsys_0|R_src2_use_imm~regout ),
	.datac(\u0|nios2_qsys_0|R_src2_lo~0_combout ),
	.datad(\u0|nios2_qsys_0|System_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|R_src2_lo[12]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|R_src2_lo[12]~1 .lut_mask = 16'h0B08;
defparam \u0|nios2_qsys_0|R_src2_lo[12]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y21_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|E_src2[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|R_src2_lo[12]~1_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_src2 [12]));

// Location: LCCOMB_X21_Y22_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc[10]~2 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc[10]~2_combout  = (\u0|nios2_qsys_0|E_alu_sub~regout  & (\u0|nios2_qsys_0|Add1~24_combout )) # (!\u0|nios2_qsys_0|E_alu_sub~regout  & ((\u0|nios2_qsys_0|Add2~24_combout )))

	.dataa(\u0|nios2_qsys_0|E_alu_sub~regout ),
	.datab(\u0|nios2_qsys_0|Add1~24_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|Add2~24_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_pc[10]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc[10]~2 .lut_mask = 16'hDD88;
defparam \u0|nios2_qsys_0|F_pc[10]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|E_logic_result[12]~0 (
// Equation(s):
// \u0|nios2_qsys_0|E_logic_result[12]~0_combout  = (\u0|nios2_qsys_0|E_src1 [12] & (\u0|nios2_qsys_0|R_logic_op [1] $ (((\u0|nios2_qsys_0|R_logic_op [0] & \u0|nios2_qsys_0|E_src2 [12]))))) # (!\u0|nios2_qsys_0|E_src1 [12] & ((\u0|nios2_qsys_0|R_logic_op [1] 
// & ((\u0|nios2_qsys_0|E_src2 [12]))) # (!\u0|nios2_qsys_0|R_logic_op [1] & (!\u0|nios2_qsys_0|R_logic_op [0] & !\u0|nios2_qsys_0|E_src2 [12]))))

	.dataa(\u0|nios2_qsys_0|E_src1 [12]),
	.datab(\u0|nios2_qsys_0|R_logic_op [0]),
	.datac(\u0|nios2_qsys_0|R_logic_op [1]),
	.datad(\u0|nios2_qsys_0|E_src2 [12]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_logic_result[12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_logic_result[12]~0 .lut_mask = 16'h78A1;
defparam \u0|nios2_qsys_0|E_logic_result[12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|W_alu_result[12]~5 (
// Equation(s):
// \u0|nios2_qsys_0|W_alu_result[12]~5_combout  = (\u0|nios2_qsys_0|R_ctrl_logic~regout  & ((\u0|nios2_qsys_0|E_logic_result[12]~0_combout ))) # (!\u0|nios2_qsys_0|R_ctrl_logic~regout  & (\u0|nios2_qsys_0|F_pc[10]~2_combout ))

	.dataa(\u0|nios2_qsys_0|R_ctrl_logic~regout ),
	.datab(\u0|nios2_qsys_0|F_pc[10]~2_combout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|E_logic_result[12]~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|W_alu_result[12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|W_alu_result[12]~5 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|W_alu_result[12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y20_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|W_alu_result[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|W_alu_result[12]~5_combout ),
	.sdata(\u0|nios2_qsys_0|E_shift_rot_result [12]),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|E_alu_result~26_combout ),
	.sload(\u0|nios2_qsys_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|W_alu_result [12]));

// Location: LCCOMB_X31_Y18_N16
cycloneii_lcell_comb \u0|cmd_xbar_demux_001|src2_valid~0 (
// Equation(s):
// \u0|cmd_xbar_demux_001|src2_valid~0_combout  = (\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout  & (\u0|nios2_qsys_0|W_alu_result [12] & (\u0|addr_router_001|Equal2~0_combout  & !\u0|nios2_qsys_0|W_alu_result 
// [13])))

	.dataa(\u0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout ),
	.datab(\u0|nios2_qsys_0|W_alu_result [12]),
	.datac(\u0|addr_router_001|Equal2~0_combout ),
	.datad(\u0|nios2_qsys_0|W_alu_result [13]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_demux_001|src2_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_demux_001|src2_valid~0 .lut_mask = 16'h0080;
defparam \u0|cmd_xbar_demux_001|src2_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N16
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|arb|grant[2]~0 (
// Equation(s):
// \u0|cmd_xbar_mux_002|arb|grant[2]~0_combout  = (\u0|dma_0|wm|oWM_write~regout  & (((!\u0|cmd_xbar_demux_001|src2_valid~0_combout  & \u0|cmd_xbar_mux_002|arb|adder|cout~0_combout )) # (!\u0|cmd_xbar_mux_002|arb|adder|sum [2])))

	.dataa(\u0|cmd_xbar_mux_002|arb|adder|sum [2]),
	.datab(\u0|cmd_xbar_demux_001|src2_valid~0_combout ),
	.datac(\u0|dma_0|wm|oWM_write~regout ),
	.datad(\u0|cmd_xbar_mux_002|arb|adder|cout~0_combout ),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|arb|grant[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|arb|grant[2]~0 .lut_mask = 16'h7050;
defparam \u0|cmd_xbar_mux_002|arb|grant[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y17_N17
cycloneii_lcell_ff \u0|cmd_xbar_mux_002|saved_grant[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux_002|arb|grant[2]~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cmd_xbar_mux_002|update_grant~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|cmd_xbar_mux_002|saved_grant [2]));

// Location: LCFF_X25_Y15_N29
cycloneii_lcell_ff \u0|dma_0|fi|buffer~3 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|rm|oFF_data [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|dma_0|fi|buffer~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer~3_regout ));

// Location: LCCOMB_X29_Y17_N2
cycloneii_lcell_comb \u0|dma_0|wm|oWM_writedata[2]~5 (
// Equation(s):
// \u0|dma_0|wm|oWM_writedata[2]~5_combout  = (\u0|dma_0|fi|buffer~0_regout  & (\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a2 )) # (!\u0|dma_0|fi|buffer~0_regout  & ((\u0|dma_0|fi|buffer~3_regout )))

	.dataa(\u0|dma_0|fi|buffer_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\u0|dma_0|fi|buffer~3_regout ),
	.datac(vcc),
	.datad(\u0|dma_0|fi|buffer~0_regout ),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_writedata[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_writedata[2]~5 .lut_mask = 16'hAACC;
defparam \u0|dma_0|wm|oWM_writedata[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N16
cycloneii_lcell_comb \u0|dma_0|fi|buffer_rtl_0_bypass[19]~feeder (
// Equation(s):
// \u0|dma_0|fi|buffer_rtl_0_bypass[19]~feeder_combout  = \u0|dma_0|rm|oFF_data [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|dma_0|rm|oFF_data [2]),
	.cin(gnd),
	.combout(\u0|dma_0|fi|buffer_rtl_0_bypass[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[19]~feeder .lut_mask = 16'hFF00;
defparam \u0|dma_0|fi|buffer_rtl_0_bypass[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y17_N17
cycloneii_lcell_ff \u0|dma_0|fi|buffer_rtl_0_bypass[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|fi|buffer_rtl_0_bypass[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|fi|buffer_rtl_0_bypass [19]));

// Location: LCFF_X29_Y17_N3
cycloneii_lcell_ff \u0|dma_0|wm|oWM_writedata[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_writedata[2]~5_combout ),
	.sdata(\u0|dma_0|fi|buffer_rtl_0_bypass [19]),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(\u0|dma_0|fi|buffer~38_combout ),
	.ena(\u0|dma_0|wm|oWM_writedata[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_writedata [2]));

// Location: LCCOMB_X29_Y21_N6
cycloneii_lcell_comb \u0|cmd_xbar_mux_002|src_data[2] (
// Equation(s):
// \u0|cmd_xbar_mux_002|src_data [2] = (\u0|cmd_xbar_mux_002|saved_grant [1] & ((\u0|nios2_qsys_0|d_writedata [2]) # ((\u0|cmd_xbar_mux_002|saved_grant [2] & \u0|dma_0|wm|oWM_writedata [2])))) # (!\u0|cmd_xbar_mux_002|saved_grant [1] & 
// (\u0|cmd_xbar_mux_002|saved_grant [2] & (\u0|dma_0|wm|oWM_writedata [2])))

	.dataa(\u0|cmd_xbar_mux_002|saved_grant [1]),
	.datab(\u0|cmd_xbar_mux_002|saved_grant [2]),
	.datac(\u0|dma_0|wm|oWM_writedata [2]),
	.datad(\u0|nios2_qsys_0|d_writedata [2]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux_002|src_data [2]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux_002|src_data[2] .lut_mask = 16'hEAC0;
defparam \u0|cmd_xbar_mux_002|src_data[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[5]~10 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[5]~10_combout  = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[5]~9_combout  & ((\u0|rsp_xbar_demux_001|src0_valid~0_combout ) # ((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [5] & 
// \u0|rsp_xbar_demux|src0_valid~0_combout )))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[5]~9_combout  & (((\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [5] & \u0|rsp_xbar_demux|src0_valid~0_combout ))))

	.dataa(\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[5]~9_combout ),
	.datab(\u0|rsp_xbar_demux_001|src0_valid~0_combout ),
	.datac(\u0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [5]),
	.datad(\u0|rsp_xbar_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[5]~10 .lut_mask = 16'hF888;
defparam \u0|nios2_qsys_0|F_iw[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|F_iw[5]~11 (
// Equation(s):
// \u0|nios2_qsys_0|F_iw[5]~11_combout  = ((\u0|nios2_qsys_0|F_iw[5]~10_combout ) # ((\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [5] & \u0|rsp_xbar_demux_002|src0_valid~0_combout ))) # (!\u0|nios2_qsys_0|D_iw[6]~0_combout )

	.dataa(\u0|nios2_qsys_0|D_iw[6]~0_combout ),
	.datab(\u0|onchip_memory2_1|the_altsyncram|auto_generated|q_a [5]),
	.datac(\u0|rsp_xbar_demux_002|src0_valid~0_combout ),
	.datad(\u0|nios2_qsys_0|F_iw[5]~10_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_iw[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_iw[5]~11 .lut_mask = 16'hFFD5;
defparam \u0|nios2_qsys_0|F_iw[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y17_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|D_iw[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_iw[5]~11_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|D_iw [5]));

// Location: LCCOMB_X19_Y18_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|Equal101~3 (
// Equation(s):
// \u0|nios2_qsys_0|Equal101~3_combout  = (\u0|nios2_qsys_0|Equal101~2_combout  & (\u0|nios2_qsys_0|D_iw [5] & (\u0|nios2_qsys_0|Equal2~0_combout  & !\u0|nios2_qsys_0|D_iw [2])))

	.dataa(\u0|nios2_qsys_0|Equal101~2_combout ),
	.datab(\u0|nios2_qsys_0|D_iw [5]),
	.datac(\u0|nios2_qsys_0|Equal2~0_combout ),
	.datad(\u0|nios2_qsys_0|D_iw [2]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|Equal101~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|Equal101~3 .lut_mask = 16'h0080;
defparam \u0|nios2_qsys_0|Equal101~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_alu_subtract~5 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_alu_subtract~5_combout  = ((\u0|nios2_qsys_0|D_iw [16]) # (\u0|nios2_qsys_0|D_iw [15] $ (!\u0|nios2_qsys_0|D_iw [14]))) # (!\u0|nios2_qsys_0|Equal101~3_combout )

	.dataa(\u0|nios2_qsys_0|D_iw [15]),
	.datab(\u0|nios2_qsys_0|Equal101~3_combout ),
	.datac(\u0|nios2_qsys_0|D_iw [14]),
	.datad(\u0|nios2_qsys_0|D_iw [16]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_alu_subtract~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_alu_subtract~5 .lut_mask = 16'hFFB7;
defparam \u0|nios2_qsys_0|D_ctrl_alu_subtract~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_alu_subtract~3 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_alu_subtract~3_combout  = (\u0|nios2_qsys_0|D_iw [11] & (\u0|nios2_qsys_0|D_iw [15] & (\u0|nios2_qsys_0|D_iw [14]))) # (!\u0|nios2_qsys_0|D_iw [11] & (\u0|nios2_qsys_0|D_iw [16] & (\u0|nios2_qsys_0|D_iw [15] $ 
// (\u0|nios2_qsys_0|D_iw [14]))))

	.dataa(\u0|nios2_qsys_0|D_iw [15]),
	.datab(\u0|nios2_qsys_0|D_iw [11]),
	.datac(\u0|nios2_qsys_0|D_iw [14]),
	.datad(\u0|nios2_qsys_0|D_iw [16]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_alu_subtract~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_alu_subtract~3 .lut_mask = 16'h9280;
defparam \u0|nios2_qsys_0|D_ctrl_alu_subtract~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|D_ctrl_alu_subtract~4 (
// Equation(s):
// \u0|nios2_qsys_0|D_ctrl_alu_subtract~4_combout  = (!\u0|nios2_qsys_0|D_iw [13] & (\u0|nios2_qsys_0|D_ctrl_alu_subtract~3_combout  & (\u0|nios2_qsys_0|Equal2~1_combout  & !\u0|nios2_qsys_0|D_iw [12])))

	.dataa(\u0|nios2_qsys_0|D_iw [13]),
	.datab(\u0|nios2_qsys_0|D_ctrl_alu_subtract~3_combout ),
	.datac(\u0|nios2_qsys_0|Equal2~1_combout ),
	.datad(\u0|nios2_qsys_0|D_iw [12]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|D_ctrl_alu_subtract~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|D_ctrl_alu_subtract~4 .lut_mask = 16'h0040;
defparam \u0|nios2_qsys_0|D_ctrl_alu_subtract~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|E_alu_sub~0 (
// Equation(s):
// \u0|nios2_qsys_0|E_alu_sub~0_combout  = (\u0|nios2_qsys_0|R_valid~regout  & ((\u0|nios2_qsys_0|D_ctrl_alu_subtract~6_combout ) # ((\u0|nios2_qsys_0|D_ctrl_alu_subtract~4_combout ) # (!\u0|nios2_qsys_0|D_ctrl_alu_subtract~5_combout ))))

	.dataa(\u0|nios2_qsys_0|D_ctrl_alu_subtract~6_combout ),
	.datab(\u0|nios2_qsys_0|D_ctrl_alu_subtract~5_combout ),
	.datac(\u0|nios2_qsys_0|R_valid~regout ),
	.datad(\u0|nios2_qsys_0|D_ctrl_alu_subtract~4_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|E_alu_sub~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|E_alu_sub~0 .lut_mask = 16'hF0B0;
defparam \u0|nios2_qsys_0|E_alu_sub~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y18_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|E_alu_sub (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|E_alu_sub~0_combout ),
	.sdata(gnd),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|E_alu_sub~regout ));

// Location: LCCOMB_X21_Y22_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|F_pc[0]~8 (
// Equation(s):
// \u0|nios2_qsys_0|F_pc[0]~8_combout  = (\u0|nios2_qsys_0|E_alu_sub~regout  & ((\u0|nios2_qsys_0|Add1~4_combout ))) # (!\u0|nios2_qsys_0|E_alu_sub~regout  & (\u0|nios2_qsys_0|Add2~4_combout ))

	.dataa(\u0|nios2_qsys_0|Add2~4_combout ),
	.datab(\u0|nios2_qsys_0|E_alu_sub~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|Add1~4_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|F_pc[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|F_pc[0]~8 .lut_mask = 16'hEE22;
defparam \u0|nios2_qsys_0|F_pc[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y22_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|F_pc[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|F_pc[0]~8_combout ),
	.sdata(\u0|nios2_qsys_0|F_pc_plus_one[0]~0_combout ),
	.aclr(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.sclr(\u0|nios2_qsys_0|W_status_reg_pie_inst_nxt~0_combout ),
	.sload(\u0|nios2_qsys_0|F_pc_sel_nxt.10~0_combout ),
	.ena(\u0|nios2_qsys_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|F_pc [0]));

// Location: LCCOMB_X34_Y23_N14
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_data[38] (
// Equation(s):
// \u0|cmd_xbar_mux|src_data [38] = (\u0|nios2_qsys_0|W_alu_result [2] & ((\u0|cmd_xbar_mux|saved_grant [1]) # ((\u0|nios2_qsys_0|F_pc [0] & \u0|cmd_xbar_mux|saved_grant [0])))) # (!\u0|nios2_qsys_0|W_alu_result [2] & (\u0|nios2_qsys_0|F_pc [0] & 
// ((\u0|cmd_xbar_mux|saved_grant [0]))))

	.dataa(\u0|nios2_qsys_0|W_alu_result [2]),
	.datab(\u0|nios2_qsys_0|F_pc [0]),
	.datac(\u0|cmd_xbar_mux|saved_grant [1]),
	.datad(\u0|cmd_xbar_mux|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_data [38]),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_data[38] .lut_mask = 16'hECA0;
defparam \u0|cmd_xbar_mux|src_data[38] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y23_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_data [38]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [0]));

// Location: LCCOMB_X31_Y23_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [2])) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [0])))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [2]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|address [0]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0 .lut_mask = 16'hACAC;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~33 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~33_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [11])) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout  & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [11]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~33_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~33 .lut_mask = 16'hB888;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [8]));

// Location: LCCOMB_X27_Y21_N16
cycloneii_lcell_comb \u0|cmd_xbar_mux|src_payload~25 (
// Equation(s):
// \u0|cmd_xbar_mux|src_payload~25_combout  = (\u0|nios2_qsys_0|d_writedata [8] & \u0|cmd_xbar_mux|saved_grant [1])

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|d_writedata [8]),
	.datac(\u0|cmd_xbar_mux|saved_grant [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cmd_xbar_mux|src_payload~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cmd_xbar_mux|src_payload~25 .lut_mask = 16'hC0C0;
defparam \u0|cmd_xbar_mux|src_payload~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y21_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|cmd_xbar_mux|src_payload~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [8]));

// Location: LCCOMB_X27_Y21_N10
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~24 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~24_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [8])) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [8])))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [8]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [8]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~24 .lut_mask = 16'hCCF0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~23 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~23_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [23])) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout  & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [23]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~23 .lut_mask = 16'hB888;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y22_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[20] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [20]));

// Location: LCCOMB_X34_Y22_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~17 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~17_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [20] & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [20]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~17 .lut_mask = 16'hCC8C;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y22_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg[20] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [20]));

// Location: LCCOMB_X28_Y22_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~52 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~52_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [20]))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [20]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [20]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [20]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~52_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~52 .lut_mask = 16'hFC0C;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N14
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~53 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~53_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout  & 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [22]))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~52_combout ) # 
// ((!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [22]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [22]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~52_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~53_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~53 .lut_mask = 16'h7530;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y22_N15
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~53_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [21]));

// Location: LCCOMB_X34_Y22_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~18 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~18_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [19] & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [19]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~18 .lut_mask = 16'hCC8C;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y22_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [19]));

// Location: LCCOMB_X33_Y22_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~54 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~54_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [19]))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [19]))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [19]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [19]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~54_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~54 .lut_mask = 16'hF0CC;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~55 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~55_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout  & 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [21]))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~54_combout ) # 
// ((!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [21]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [21]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~54_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~55_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~55 .lut_mask = 16'h7530;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y22_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~55_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [20]));

// Location: LCCOMB_X34_Y22_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~20 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~20_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [18] & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [18]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~20 .lut_mask = 16'hCC8C;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y22_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [18]));

// Location: LCCOMB_X31_Y23_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|Equal0~3 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|Equal0~3_combout  = (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [4] & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [3] & !\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [2]))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [4]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [3]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonAReg [2]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|Equal0~3 .lut_mask = 16'h0044;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[18]~6 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[18]~6_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18])) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout  & ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|Equal0~3_combout )))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|Equal0~3_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[18]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[18]~6 .lut_mask = 16'hBB88;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[18]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y22_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [21]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [21]));

// Location: LCFF_X30_Y22_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[18]~6_combout ),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [21]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [18]));

// Location: LCCOMB_X33_Y22_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~58 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~58_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [18])) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [18])))

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [18]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [18]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~58_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~58 .lut_mask = 16'hCCF0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~59 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~59_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout  & 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [20]))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~58_combout ) # 
// ((!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [20]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [20]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~58_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~59_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~59 .lut_mask = 16'h7530;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y22_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~59_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [19]));

// Location: LCCOMB_X34_Y22_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~16 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~16_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [17] & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [17]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~16 .lut_mask = 16'hEF00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y22_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [17]));

// Location: LCCOMB_X33_Y22_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~50 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~50_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [17]))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [17]))

	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [17]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [17]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~50_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~50 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~51 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~51_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout  & 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [19]))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~50_combout ) # 
// ((!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [19]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [19]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~50_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~51_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~51 .lut_mask = 16'h7530;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y22_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~51_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [18]));

// Location: LCCOMB_X34_Y22_N20
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~24 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~24_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [15] & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [15]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~24 .lut_mask = 16'hEF00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y22_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [15]));

// Location: LCCOMB_X33_Y22_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~66 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~66_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [15]))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [15]))

	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [15]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [15]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~66_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~66 .lut_mask = 16'hFA50;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~67 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~67_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout  & 
// (((!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [17])))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~66_combout ) # 
// ((!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [17]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~66_combout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [17]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~67_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~67 .lut_mask = 16'h4F44;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y22_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~67_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [16]));

// Location: LCFF_X33_Y21_N21
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [16]));

// Location: LCCOMB_X34_Y22_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~10 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~10_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [16] & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [16]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~10 .lut_mask = 16'hEF00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y22_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [16]));

// Location: LCCOMB_X33_Y22_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~41 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~41_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [16]))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [16]))

	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [16]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [16]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~41_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~41 .lut_mask = 16'hEE44;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~42 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~42_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [18] & 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~41_combout ) # 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [18] & 
// !\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [18]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~41_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~42_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~42 .lut_mask = 16'h5D0C;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y22_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [17]));

// Location: LCFF_X33_Y23_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [17]));

// Location: LCCOMB_X32_Y23_N0
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~1 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~1_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0_combout  & 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [17])) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0_combout  & ((!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout )))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [17]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~1 .lut_mask = 16'h084C;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y23_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ));

// Location: LCCOMB_X32_Y21_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~19 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~18_combout  & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [5]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~18_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [5]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~19 .lut_mask = 16'h3B08;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y21_N3
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[11]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [4]));

// Location: LCCOMB_X32_Y21_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~17 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~17_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~16_combout  & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [4]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~16_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [4]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~17 .lut_mask = 16'h3B08;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y21_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[11]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [3]));

// Location: LCCOMB_X33_Y21_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]~feeder_combout  = 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [3]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [3]));

// Location: LCCOMB_X31_Y21_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~8 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~8_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [3])))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [3]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~8 .lut_mask = 16'hCAC0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [0]));

// Location: LCCOMB_X30_Y23_N6
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [0]))) # (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [0]))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [0]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_access~regout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0 .lut_mask = 16'hFA0A;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~15 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~15_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [29])) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26] & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [29]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|System_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~15 .lut_mask = 16'hB888;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y22_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[26] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [26]));

// Location: LCCOMB_X31_Y22_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~39 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~39_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [26])) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [26])))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [26]),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [26]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~39_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~39 .lut_mask = 16'hAACC;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N8
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~40 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~40_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~39_combout )))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [28]) # 
// ((!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout  & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~39_combout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [28]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~39_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~40_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~40 .lut_mask = 16'h7350;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y22_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [27]));

// Location: LCCOMB_X31_Y21_N30
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~7 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~7_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [25] & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]) # 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36])) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout )))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [25]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~7 .lut_mask = 16'hF0D0;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N31
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg[25] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [25]));

// Location: LCCOMB_X27_Y22_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~35 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~35_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [25]))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [25]))

	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_ocimem|MonDReg [25]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_break|break_readreg [25]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~35_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~35 .lut_mask = 16'hFA50;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N28
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~36 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~36_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (((!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout  & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~35_combout )))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [27]) # 
// ((!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout  & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~35_combout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [27]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~35_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~36_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~36 .lut_mask = 16'h4F44;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y22_N29
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [26]));

// Location: LCCOMB_X31_Y22_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~32 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~32_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~30_combout  & 
// (((!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [26])) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout ))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~30_combout  & 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [26]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~30_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [26]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~32 .lut_mask = 16'h3B0A;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y22_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [25]));

// Location: LCCOMB_X33_Y21_N26
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[25]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[25]~feeder_combout  = 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [25]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [25]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[25]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N27
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[25] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [25]));

// Location: LCCOMB_X30_Y23_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|always1~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|always1~0_combout  = 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34] & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [25]))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [25]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|always1~0 .lut_mask = 16'h5000;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_ready~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_ready~0_combout  = (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|always1~0_combout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_ready~regout ) # ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout  & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [0]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|always1~0_combout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_ready~regout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|writedata [0]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_ready~0 .lut_mask = 16'h3230;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y23_N17
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_ready (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_ready~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_ready~regout ));

// Location: LCCOMB_X33_Y21_N24
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout  = 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_ready~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|monitor_ready~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N25
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~regout ));

// Location: LCFF_X33_Y21_N13
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg [0]));

// Location: LCCOMB_X33_Y21_N12
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~10 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~10_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout  & 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [0])) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout  & 
// (((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg [0] & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout ))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [0]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg [0]),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~10 .lut_mask = 16'hD888;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N9
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5_combout ),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [0]));

// Location: LCCOMB_X17_Y18_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6 (
	.dataa(\u0|jtag_uart_0|System_jtag_uart_0_alt_jtag_atlantic|tdo~reg0_regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6 .lut_mask = 16'hB888;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7 .lut_mask = 16'h1011;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .lut_mask = 16'hFCFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y18_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout ));

// Location: LCCOMB_X6_Y18_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .lut_mask = 16'h0A0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y17_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]));

// Location: LCCOMB_X17_Y16_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .lut_mask = 16'hFFFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y16_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]));

// Location: LCCOMB_X31_Y19_N2
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  = ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ) # 
// (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4])) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout )

	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0 .lut_mask = 16'hFF5F;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N22
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~69 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~69_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~68_combout  & 
// (((!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [24])) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout ))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~68_combout  & 
// (((!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [24]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~68_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [24]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~69_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~69 .lut_mask = 16'h2F22;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y22_N23
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~69_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [23]));

// Location: LCCOMB_X31_Y22_N4
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~63 (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~63_combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~62_combout  & 
// (((!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [23])) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout ))) # 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~62_combout  & 
// (!\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// ((\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [23]))))

	.dataa(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~62_combout ),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|System_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout ),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [23]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~63_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~63 .lut_mask = 16'h3B0A;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y22_N5
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr~63_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [22]));

// Location: LCCOMB_X35_Y23_N18
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]~feeder (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]~feeder_combout  = 
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [22]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_tck|sr [22]),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]~feeder .lut_mask = 16'hFF00;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y23_N19
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [22]));

// Location: LCCOMB_X32_Y23_N16
cycloneii_lcell_comb \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a (
// Equation(s):
// \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout  = 
// (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34] & 
// !\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout )

	.dataa(vcc),
	.datab(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34]),
	.datac(vcc),
	.datad(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.cin(gnd),
	.combout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.cout());
// synopsys translate_off
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a .lut_mask = 16'h00CC;
defparam \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y23_N1
cycloneii_lcell_ff \u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|resetrequest (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|jdo [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_jtag_debug_module_wrapper|the_System_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|resetrequest~regout ));

// Location: LCCOMB_X35_Y23_N0
cycloneii_lcell_comb \u0|rst_controller|merged_reset~0 (
// Equation(s):
// \u0|rst_controller|merged_reset~0_combout  = (\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|resetrequest~regout ) # (!\SW~combout [0])

	.dataa(\SW~combout [0]),
	.datab(vcc),
	.datac(\u0|nios2_qsys_0|the_System_nios2_qsys_0_nios2_oci|the_System_nios2_qsys_0_nios2_oci_debug|resetrequest~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|rst_controller|merged_reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller|merged_reset~0 .lut_mask = 16'hF5F5;
defparam \u0|rst_controller|merged_reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneii_clkctrl \u0|rst_controller|merged_reset~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\u0|rst_controller|merged_reset~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u0|rst_controller|merged_reset~0clkctrl_outclk ));
// synopsys translate_off
defparam \u0|rst_controller|merged_reset~0clkctrl .clock_type = "global clock";
defparam \u0|rst_controller|merged_reset~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X32_Y19_N3
cycloneii_lcell_ff \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\u0|rst_controller|merged_reset~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]));

// Location: LCCOMB_X32_Y19_N26
cycloneii_lcell_comb \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout  = \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.cin(gnd),
	.combout(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y19_N27
cycloneii_lcell_ff \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\u0|rst_controller|merged_reset~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]));

// Location: LCFF_X32_Y19_N19
cycloneii_lcell_ff \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.aclr(\u0|rst_controller|merged_reset~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout ));

// Location: LCCOMB_X32_Y19_N14
cycloneii_lcell_comb \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout  = \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout ),
	.cin(gnd),
	.combout(\u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y19_N15
cycloneii_lcell_ff \u0|rst_controller|altera_reset_synchronizer_int_chain[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|rst_controller|altera_reset_synchronizer_int_chain [0]));

// Location: LCCOMB_X32_Y19_N6
cycloneii_lcell_comb \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout  = \u0|rst_controller|altera_reset_synchronizer_int_chain [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|rst_controller|altera_reset_synchronizer_int_chain [0]),
	.cin(gnd),
	.combout(\u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 16'hFF00;
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y19_N7
cycloneii_lcell_ff \u0|rst_controller|altera_reset_synchronizer_int_chain[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|rst_controller|altera_reset_synchronizer_int_chain [1]));

// Location: LCCOMB_X32_Y19_N10
cycloneii_lcell_comb \u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder (
// Equation(s):
// \u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout  = \u0|rst_controller|altera_reset_synchronizer_int_chain [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|rst_controller|altera_reset_synchronizer_int_chain [1]),
	.cin(gnd),
	.combout(\u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder .lut_mask = 16'hFF00;
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y19_N11
cycloneii_lcell_ff \u0|rst_controller|altera_reset_synchronizer_int_chain[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|rst_controller|altera_reset_synchronizer_int_chain [2]));

// Location: LCCOMB_X32_Y19_N24
cycloneii_lcell_comb \u0|rst_controller|r_sync_rst_chain[1]~feeder (
// Equation(s):
// \u0|rst_controller|r_sync_rst_chain[1]~feeder_combout  = \u0|rst_controller|altera_reset_synchronizer_int_chain [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u0|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.cin(gnd),
	.combout(\u0|rst_controller|r_sync_rst_chain[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller|r_sync_rst_chain[1]~feeder .lut_mask = 16'hFF00;
defparam \u0|rst_controller|r_sync_rst_chain[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y19_N25
cycloneii_lcell_ff \u0|rst_controller|r_sync_rst_chain[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|rst_controller|r_sync_rst_chain[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|rst_controller|r_sync_rst_chain [1]));

// Location: LCFF_X32_Y19_N1
cycloneii_lcell_ff \u0|rst_controller|r_sync_rst_dly (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u0|rst_controller|r_sync_rst_chain [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|rst_controller|r_sync_rst_dly~regout ));

// Location: LCCOMB_X32_Y19_N12
cycloneii_lcell_comb \u0|rst_controller|WideOr0~0 (
// Equation(s):
// \u0|rst_controller|WideOr0~0_combout  = (\u0|rst_controller|r_sync_rst_dly~regout  & ((\u0|rst_controller|r_sync_rst_chain [1]) # (\u0|rst_controller|r_sync_rst~regout )))

	.dataa(\u0|rst_controller|r_sync_rst_chain [1]),
	.datab(vcc),
	.datac(\u0|rst_controller|r_sync_rst~regout ),
	.datad(\u0|rst_controller|r_sync_rst_dly~regout ),
	.cin(gnd),
	.combout(\u0|rst_controller|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller|WideOr0~0 .lut_mask = 16'hFA00;
defparam \u0|rst_controller|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y19_N13
cycloneii_lcell_ff \u0|rst_controller|r_sync_rst (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|rst_controller|WideOr0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|rst_controller|r_sync_rst~regout ));

// Location: LCCOMB_X36_Y18_N22
cycloneii_lcell_comb \u0|dma_0|control|state~8 (
// Equation(s):
// \u0|dma_0|control|state~8_combout  = (\u0|dma_0|wm|oWM_done~regout  & (\u0|rst_controller|r_sync_rst~regout  & \u0|dma_0|control|state.01~regout ))

	.dataa(vcc),
	.datab(\u0|dma_0|wm|oWM_done~regout ),
	.datac(\u0|rst_controller|r_sync_rst~regout ),
	.datad(\u0|dma_0|control|state.01~regout ),
	.cin(gnd),
	.combout(\u0|dma_0|control|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|state~8 .lut_mask = 16'hC000;
defparam \u0|dma_0|control|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y18_N23
cycloneii_lcell_ff \u0|dma_0|control|state.10 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|state~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|state.10~regout ));

// Location: LCCOMB_X36_Y18_N0
cycloneii_lcell_comb \u0|dma_0|control|Selector32~0 (
// Equation(s):
// \u0|dma_0|control|Selector32~0_combout  = (\u0|dma_0|control|oStart~regout  & (((\u0|dma_0|control|state.10~regout ) # (!\u0|dma_0|control|state.00~regout )))) # (!\u0|dma_0|control|oStart~regout  & (\u0|dma_0|control|always1~0_combout  & 
// ((!\u0|dma_0|control|state.00~regout ))))

	.dataa(\u0|dma_0|control|always1~0_combout ),
	.datab(\u0|dma_0|control|state.10~regout ),
	.datac(\u0|dma_0|control|oStart~regout ),
	.datad(\u0|dma_0|control|state.00~regout ),
	.cin(gnd),
	.combout(\u0|dma_0|control|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|control|Selector32~0 .lut_mask = 16'hC0FA;
defparam \u0|dma_0|control|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y18_N1
cycloneii_lcell_ff \u0|dma_0|control|oStart (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|control|Selector32~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|control|oStart~regout ));

// Location: LCCOMB_X35_Y16_N4
cycloneii_lcell_comb \u0|dma_0|wm|oWM_done~2 (
// Equation(s):
// \u0|dma_0|wm|oWM_done~2_combout  = (\u0|dma_0|control|oStart~regout  & ((!\u0|dma_0|wm|oWM_done~regout ))) # (!\u0|dma_0|control|oStart~regout  & (\u0|dma_0|wm|state [1]))

	.dataa(\u0|dma_0|wm|state [1]),
	.datab(\u0|dma_0|wm|oWM_done~regout ),
	.datac(\u0|dma_0|control|oStart~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_done~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_done~2 .lut_mask = 16'h3A3A;
defparam \u0|dma_0|wm|oWM_done~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N0
cycloneii_lcell_comb \u0|dma_0|wm|oWM_done~3 (
// Equation(s):
// \u0|dma_0|wm|oWM_done~3_combout  = (\u0|dma_0|wm|oWM_done~2_combout  & (((\u0|dma_0|wm|oWM_done~regout  & \u0|dma_0|wm|state [0])))) # (!\u0|dma_0|wm|oWM_done~2_combout  & ((\u0|dma_0|wm|oWM_done~regout ) # ((\u0|dma_0|wm|oWM_done~4_combout  & 
// \u0|dma_0|wm|state [0]))))

	.dataa(\u0|dma_0|wm|oWM_done~4_combout ),
	.datab(\u0|dma_0|wm|oWM_done~2_combout ),
	.datac(\u0|dma_0|wm|oWM_done~regout ),
	.datad(\u0|dma_0|wm|state [0]),
	.cin(gnd),
	.combout(\u0|dma_0|wm|oWM_done~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|dma_0|wm|oWM_done~3 .lut_mask = 16'hF230;
defparam \u0|dma_0|wm|oWM_done~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y16_N1
cycloneii_lcell_ff \u0|dma_0|wm|oWM_done (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u0|dma_0|wm|oWM_done~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\u0|rst_controller|r_sync_rst~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u0|dma_0|wm|oWM_done~regout ));

// Location: LCCOMB_X35_Y16_N20
cycloneii_lcell_comb \led_status~0 (
// Equation(s):
// \led_status~0_combout  = (\led_status~regout ) # (\u0|dma_0|wm|oWM_done~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\led_status~regout ),
	.datad(\u0|dma_0|wm|oWM_done~regout ),
	.cin(gnd),
	.combout(\led_status~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_status~0 .lut_mask = 16'hFFF0;
defparam \led_status~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X35_Y16_N21
cycloneii_lcell_ff led_status(
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\led_status~0_combout ),
	.sdata(gnd),
	.aclr(!\SW~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_status~regout ));

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \altera_reserved_tms~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tms~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tms));
// synopsys translate_off
defparam \altera_reserved_tms~I .input_async_reset = "none";
defparam \altera_reserved_tms~I .input_power_up = "low";
defparam \altera_reserved_tms~I .input_register_mode = "none";
defparam \altera_reserved_tms~I .input_sync_reset = "none";
defparam \altera_reserved_tms~I .oe_async_reset = "none";
defparam \altera_reserved_tms~I .oe_power_up = "low";
defparam \altera_reserved_tms~I .oe_register_mode = "none";
defparam \altera_reserved_tms~I .oe_sync_reset = "none";
defparam \altera_reserved_tms~I .operation_mode = "input";
defparam \altera_reserved_tms~I .output_async_reset = "none";
defparam \altera_reserved_tms~I .output_power_up = "low";
defparam \altera_reserved_tms~I .output_register_mode = "none";
defparam \altera_reserved_tms~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N0
cycloneii_lcell_comb \auto_hub|~GND (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[0]~I (
	.datain(\led_status~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[0]));
// synopsys translate_off
defparam \LEDR[0]~I .input_async_reset = "none";
defparam \LEDR[0]~I .input_power_up = "low";
defparam \LEDR[0]~I .input_register_mode = "none";
defparam \LEDR[0]~I .input_sync_reset = "none";
defparam \LEDR[0]~I .oe_async_reset = "none";
defparam \LEDR[0]~I .oe_power_up = "low";
defparam \LEDR[0]~I .oe_register_mode = "none";
defparam \LEDR[0]~I .oe_sync_reset = "none";
defparam \LEDR[0]~I .operation_mode = "output";
defparam \LEDR[0]~I .output_async_reset = "none";
defparam \LEDR[0]~I .output_power_up = "low";
defparam \LEDR[0]~I .output_register_mode = "none";
defparam \LEDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \altera_reserved_tdo~I (
	.datain(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tdo));
// synopsys translate_off
defparam \altera_reserved_tdo~I .input_async_reset = "none";
defparam \altera_reserved_tdo~I .input_power_up = "low";
defparam \altera_reserved_tdo~I .input_register_mode = "none";
defparam \altera_reserved_tdo~I .input_sync_reset = "none";
defparam \altera_reserved_tdo~I .oe_async_reset = "none";
defparam \altera_reserved_tdo~I .oe_power_up = "low";
defparam \altera_reserved_tdo~I .oe_register_mode = "none";
defparam \altera_reserved_tdo~I .oe_sync_reset = "none";
defparam \altera_reserved_tdo~I .operation_mode = "output";
defparam \altera_reserved_tdo~I .output_async_reset = "none";
defparam \altera_reserved_tdo~I .output_power_up = "low";
defparam \altera_reserved_tdo~I .output_register_mode = "none";
defparam \altera_reserved_tdo~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
