/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [9:0] celloutsig_0_13z;
  reg [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [7:0] celloutsig_0_4z;
  wire [14:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  reg [4:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~((celloutsig_0_1z | celloutsig_0_1z) & (celloutsig_0_0z | celloutsig_0_1z));
  assign celloutsig_1_0z = in_data[113] | ~(in_data[186]);
  assign celloutsig_1_7z = in_data[186] | ~(celloutsig_1_1z);
  assign celloutsig_1_18z = ~(celloutsig_1_2z[7] ^ celloutsig_1_15z);
  assign celloutsig_0_7z = { celloutsig_0_5z[7:6], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_3z } == { celloutsig_0_2z[2:1], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_1z = { in_data[57:45], celloutsig_0_0z, celloutsig_0_0z } === in_data[14:0];
  assign celloutsig_1_5z = { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z } === { in_data[173:160], celloutsig_1_1z };
  assign celloutsig_1_19z = { celloutsig_1_14z[2], celloutsig_1_10z } > { celloutsig_1_2z[4:2], celloutsig_1_11z, celloutsig_1_18z, celloutsig_1_5z };
  assign celloutsig_1_4z = { in_data[145:144], celloutsig_1_1z } > { in_data[99], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_15z = celloutsig_1_4z & ~(celloutsig_1_1z);
  assign celloutsig_1_2z = { in_data[170:164], celloutsig_1_0z } % { 1'h1, in_data[108:102] };
  assign celloutsig_1_10z = { celloutsig_1_2z[2:0], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_1z } % { 1'h1, in_data[177:176], celloutsig_1_3z };
  assign celloutsig_0_0z = in_data[47:43] !== in_data[89:85];
  assign celloutsig_0_11z = celloutsig_0_6z[3:1] !== celloutsig_0_2z[2:0];
  assign celloutsig_1_11z = { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z } | { in_data[183:182], celloutsig_1_4z };
  assign celloutsig_0_8z = & { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_2z[1] };
  assign celloutsig_0_9z = & celloutsig_0_2z;
  assign celloutsig_0_16z = & celloutsig_0_13z[3:0];
  assign celloutsig_1_1z = & { celloutsig_1_0z, in_data[186:180] };
  assign celloutsig_0_4z = { in_data[27:24], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } >> { celloutsig_0_2z[0], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_13z = { celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_8z } >> { celloutsig_0_4z[5:3], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_5z = { in_data[12:8], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z } >>> in_data[32:18];
  assign celloutsig_1_3z = in_data[114:111] - celloutsig_1_2z[5:2];
  assign celloutsig_0_2z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } - { in_data[54:53], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_6z = celloutsig_0_4z[5:2] ~^ { celloutsig_0_4z[6:5], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_12z = ~((celloutsig_0_3z & celloutsig_0_0z) | in_data[16]);
  always_latch
    if (!clkin_data[32]) celloutsig_0_15z = 4'h0;
    else if (celloutsig_1_18z) celloutsig_0_15z = { celloutsig_0_6z[2:1], celloutsig_0_11z, celloutsig_0_9z };
  always_latch
    if (clkin_data[64]) celloutsig_1_14z = 5'h00;
    else if (!clkin_data[0]) celloutsig_1_14z = { celloutsig_1_2z[5:2], celloutsig_1_0z };
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
