<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Map">
        <Message>
            <ID>51001030</ID>
            <Severity>Warning</Severity>
            <Dynamic>clr_c</Dynamic>
        </Message>
    </Task>
    <Task name="Translate">
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>cto1/OSCInst0_SEDSTDBY</Dynamic>
            <Navigation>cto1/OSCInst0_SEDSTDBY</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>1</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD276 :&quot;C:\lscc\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd&quot;:2297:8:2297:15|Map for port sedstdby of component osch not found</Dynamic>
            <Navigation>CD276</Navigation>
            <Navigation>C:\lscc\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd</Navigation>
            <Navigation>2297</Navigation>
            <Navigation>8</Navigation>
            <Navigation>2297</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Map for port sedstdby of component osch not found</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;d:\semestre 2-2020\dsd\practicas\proyecto final aldair jrene\clk_div_lcd.vhd&quot;:17:3:17:4|Found inferred clock osc00|osc_int0_inferred_clock which controls 46 sequential elements including cto2.Qaux[24:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>d:\semestre 2-2020\dsd\practicas\proyecto final aldair jrene\clk_div_lcd.vhd</Navigation>
            <Navigation>17</Navigation>
            <Navigation>3</Navigation>
            <Navigation>17</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Found inferred clock osc00|osc_int0_inferred_clock which controls 46 sequential elements including cto2.Qaux[24:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock osc00|osc_int0_inferred_clock with period 480.77ns. Please declare a user-defined clock on net cto1.osc_aux.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock osc00|osc_int0_inferred_clock with period 480.77ns. Please declare a user-defined clock on net cto1.osc_aux.</Navigation>
        </Message>
    </Task>
</BaliMessageLog>