

================================================================
== Vivado HLS Report for 'apply_3'
================================================================
* Date:           Sun Apr 28 15:50:48 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        mobile_net_hls_v1
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.20|     3.675|        0.52|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    ?|    ?|    ?|    ?| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%outputs_offset2_read = call i21 @_ssdm_op_Read.ap_auto.i21(i21 %outputs_offset2)"   --->   Operation 7 'read' 'outputs_offset2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%outputs_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %outputs_offset)"   --->   Operation 8 'read' 'outputs_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%betas_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %betas_offset)"   --->   Operation 9 'read' 'betas_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%weights_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %weights_offset)"   --->   Operation 10 'read' 'weights_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%inputs_offset1_read = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %inputs_offset1)"   --->   Operation 11 'read' 'inputs_offset1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%inputs_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %inputs_offset)"   --->   Operation 12 'read' 'inputs_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%outputs_offset_c5 = alloca i31, align 4"   --->   Operation 13 'alloca' 'outputs_offset_c5' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%outputs_offset_c = alloca i21, align 4" [mobile_net_hls_v1/conv.hpp:628]   --->   Operation 14 'alloca' 'outputs_offset_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_buffer_V = alloca half, align 2" [mobile_net_hls_v1/conv.hpp:586]   --->   Operation 15 'alloca' 'input_buffer_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weight_buffer_0 = alloca half, align 2"   --->   Operation 16 'alloca' 'weight_buffer_0' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weight_buffer_1 = alloca half, align 2"   --->   Operation 17 'alloca' 'weight_buffer_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weight_buffer_2 = alloca half, align 2"   --->   Operation 18 'alloca' 'weight_buffer_2' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%weight_buffer_3 = alloca half, align 2"   --->   Operation 19 'alloca' 'weight_buffer_3' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%weight_buffer_4 = alloca half, align 2"   --->   Operation 20 'alloca' 'weight_buffer_4' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%weight_buffer_5 = alloca half, align 2"   --->   Operation 21 'alloca' 'weight_buffer_5' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%weight_buffer_6 = alloca half, align 2"   --->   Operation 22 'alloca' 'weight_buffer_6' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%weight_buffer_7 = alloca half, align 2"   --->   Operation 23 'alloca' 'weight_buffer_7' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%weight_buffer_8 = alloca half, align 2"   --->   Operation 24 'alloca' 'weight_buffer_8' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%weight_buffer_9 = alloca half, align 2"   --->   Operation 25 'alloca' 'weight_buffer_9' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%weight_buffer_10 = alloca half, align 2"   --->   Operation 26 'alloca' 'weight_buffer_10' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%weight_buffer_11 = alloca half, align 2"   --->   Operation 27 'alloca' 'weight_buffer_11' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%weight_buffer_12 = alloca half, align 2"   --->   Operation 28 'alloca' 'weight_buffer_12' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%weight_buffer_13 = alloca half, align 2"   --->   Operation 29 'alloca' 'weight_buffer_13' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%weight_buffer_14 = alloca half, align 2"   --->   Operation 30 'alloca' 'weight_buffer_14' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%weight_buffer_15 = alloca half, align 2"   --->   Operation 31 'alloca' 'weight_buffer_15' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%beta_buffer_0 = alloca half, align 2"   --->   Operation 32 'alloca' 'beta_buffer_0' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%beta_buffer_1 = alloca half, align 2"   --->   Operation 33 'alloca' 'beta_buffer_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%beta_buffer_2 = alloca half, align 2"   --->   Operation 34 'alloca' 'beta_buffer_2' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%beta_buffer_3 = alloca half, align 2"   --->   Operation 35 'alloca' 'beta_buffer_3' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%beta_buffer_4 = alloca half, align 2"   --->   Operation 36 'alloca' 'beta_buffer_4' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%beta_buffer_5 = alloca half, align 2"   --->   Operation 37 'alloca' 'beta_buffer_5' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%beta_buffer_6 = alloca half, align 2"   --->   Operation 38 'alloca' 'beta_buffer_6' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%beta_buffer_7 = alloca half, align 2"   --->   Operation 39 'alloca' 'beta_buffer_7' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%beta_buffer_8 = alloca half, align 2"   --->   Operation 40 'alloca' 'beta_buffer_8' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%beta_buffer_9 = alloca half, align 2"   --->   Operation 41 'alloca' 'beta_buffer_9' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%beta_buffer_10 = alloca half, align 2"   --->   Operation 42 'alloca' 'beta_buffer_10' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%beta_buffer_11 = alloca half, align 2"   --->   Operation 43 'alloca' 'beta_buffer_11' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%beta_buffer_12 = alloca half, align 2"   --->   Operation 44 'alloca' 'beta_buffer_12' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%beta_buffer_13 = alloca half, align 2"   --->   Operation 45 'alloca' 'beta_buffer_13' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%beta_buffer_14 = alloca half, align 2"   --->   Operation 46 'alloca' 'beta_buffer_14' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%beta_buffer_15 = alloca half, align 2"   --->   Operation 47 'alloca' 'beta_buffer_15' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%output_buffer_0 = alloca half, align 2"   --->   Operation 48 'alloca' 'output_buffer_0' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%output_buffer_1 = alloca half, align 2"   --->   Operation 49 'alloca' 'output_buffer_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%output_buffer_2 = alloca half, align 2"   --->   Operation 50 'alloca' 'output_buffer_2' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%output_buffer_3 = alloca half, align 2"   --->   Operation 51 'alloca' 'output_buffer_3' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%output_buffer_4 = alloca half, align 2"   --->   Operation 52 'alloca' 'output_buffer_4' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%output_buffer_5 = alloca half, align 2"   --->   Operation 53 'alloca' 'output_buffer_5' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%output_buffer_6 = alloca half, align 2"   --->   Operation 54 'alloca' 'output_buffer_6' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%output_buffer_7 = alloca half, align 2"   --->   Operation 55 'alloca' 'output_buffer_7' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%output_buffer_8 = alloca half, align 2"   --->   Operation 56 'alloca' 'output_buffer_8' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%output_buffer_9 = alloca half, align 2"   --->   Operation 57 'alloca' 'output_buffer_9' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%output_buffer_10 = alloca half, align 2"   --->   Operation 58 'alloca' 'output_buffer_10' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%output_buffer_11 = alloca half, align 2"   --->   Operation 59 'alloca' 'output_buffer_11' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%output_buffer_12 = alloca half, align 2"   --->   Operation 60 'alloca' 'output_buffer_12' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%output_buffer_13 = alloca half, align 2"   --->   Operation 61 'alloca' 'output_buffer_13' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%output_buffer_14 = alloca half, align 2"   --->   Operation 62 'alloca' 'output_buffer_14' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%output_buffer_15 = alloca half, align 2"   --->   Operation 63 'alloca' 'output_buffer_15' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%data_buffer_V = alloca i1, align 1" [mobile_net_hls_v1/conv.hpp:598]   --->   Operation 64 'alloca' 'data_buffer_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%result_buffer_V = alloca i1, align 1" [mobile_net_hls_v1/conv.hpp:600]   --->   Operation 65 'alloca' 'result_buffer_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%data_c_V = alloca i32, align 4" [mobile_net_hls_v1/conv.hpp:603]   --->   Operation 66 'alloca' 'data_c_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%data_r_V = alloca i32, align 4" [mobile_net_hls_v1/conv.hpp:605]   --->   Operation 67 'alloca' 'data_r_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%data_m_V = alloca i32, align 4" [mobile_net_hls_v1/conv.hpp:607]   --->   Operation 68 'alloca' 'data_m_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%data_n_V = alloca i32, align 4" [mobile_net_hls_v1/conv.hpp:609]   --->   Operation 69 'alloca' 'data_n_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%result_c_V = alloca i32, align 4" [mobile_net_hls_v1/conv.hpp:612]   --->   Operation 70 'alloca' 'result_c_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%result_r_V = alloca i32, align 4" [mobile_net_hls_v1/conv.hpp:614]   --->   Operation 71 'alloca' 'result_r_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%result_m_V = alloca i32, align 4" [mobile_net_hls_v1/conv.hpp:616]   --->   Operation 72 'alloca' 'result_m_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%result_n_V = alloca i32, align 4" [mobile_net_hls_v1/conv.hpp:618]   --->   Operation 73 'alloca' 'result_n_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 74 [2/2] (1.83ns)   --->   "call void @load_data325137(half* %inputs, i31 %inputs_offset_read, i20 %inputs_offset1_read, half* %weights, i31 %weights_offset_read, half* %betas, i31 %betas_offset_read, half* %input_buffer_V, half* %weight_buffer_0, half* %weight_buffer_1, half* %weight_buffer_2, half* %weight_buffer_3, half* %weight_buffer_4, half* %weight_buffer_5, half* %weight_buffer_6, half* %weight_buffer_7, half* %weight_buffer_8, half* %weight_buffer_9, half* %weight_buffer_10, half* %weight_buffer_11, half* %weight_buffer_12, half* %weight_buffer_13, half* %weight_buffer_14, half* %weight_buffer_15, half* %beta_buffer_0, half* %beta_buffer_1, half* %beta_buffer_2, half* %beta_buffer_3, half* %beta_buffer_4, half* %beta_buffer_5, half* %beta_buffer_6, half* %beta_buffer_7, half* %beta_buffer_8, half* %beta_buffer_9, half* %beta_buffer_10, half* %beta_buffer_11, half* %beta_buffer_12, half* %beta_buffer_13, half* %beta_buffer_14, half* %beta_buffer_15, i1* %data_buffer_V, i32* %data_c_V, i32* %data_r_V, i32* %data_m_V, i32* %data_n_V, i21 %outputs_offset2_read, i21* %outputs_offset_c, i31 %outputs_offset_read, i31* %outputs_offset_c5)" [mobile_net_hls_v1/conv.hpp:628]   --->   Operation 74 'call' <Predicate = true> <Delay = 1.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 75 [1/2] (0.00ns)   --->   "call void @load_data325137(half* %inputs, i31 %inputs_offset_read, i20 %inputs_offset1_read, half* %weights, i31 %weights_offset_read, half* %betas, i31 %betas_offset_read, half* %input_buffer_V, half* %weight_buffer_0, half* %weight_buffer_1, half* %weight_buffer_2, half* %weight_buffer_3, half* %weight_buffer_4, half* %weight_buffer_5, half* %weight_buffer_6, half* %weight_buffer_7, half* %weight_buffer_8, half* %weight_buffer_9, half* %weight_buffer_10, half* %weight_buffer_11, half* %weight_buffer_12, half* %weight_buffer_13, half* %weight_buffer_14, half* %weight_buffer_15, half* %beta_buffer_0, half* %beta_buffer_1, half* %beta_buffer_2, half* %beta_buffer_3, half* %beta_buffer_4, half* %beta_buffer_5, half* %beta_buffer_6, half* %beta_buffer_7, half* %beta_buffer_8, half* %beta_buffer_9, half* %beta_buffer_10, half* %beta_buffer_11, half* %beta_buffer_12, half* %beta_buffer_13, half* %beta_buffer_14, half* %beta_buffer_15, i1* %data_buffer_V, i32* %data_c_V, i32* %data_r_V, i32* %data_m_V, i32* %data_n_V, i21 %outputs_offset2_read, i21* %outputs_offset_c, i31 %outputs_offset_read, i31* %outputs_offset_c5)" [mobile_net_hls_v1/conv.hpp:628]   --->   Operation 75 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 76 [2/2] (0.00ns)   --->   "call fastcc void @compute_pro.4(half* %input_buffer_V, half* %weight_buffer_0, half* %weight_buffer_1, half* %weight_buffer_2, half* %weight_buffer_3, half* %weight_buffer_4, half* %weight_buffer_5, half* %weight_buffer_6, half* %weight_buffer_7, half* %weight_buffer_8, half* %weight_buffer_9, half* %weight_buffer_10, half* %weight_buffer_11, half* %weight_buffer_12, half* %weight_buffer_13, half* %weight_buffer_14, half* %weight_buffer_15, half* %beta_buffer_0, half* %beta_buffer_1, half* %beta_buffer_2, half* %beta_buffer_3, half* %beta_buffer_4, half* %beta_buffer_5, half* %beta_buffer_6, half* %beta_buffer_7, half* %beta_buffer_8, half* %beta_buffer_9, half* %beta_buffer_10, half* %beta_buffer_11, half* %beta_buffer_12, half* %beta_buffer_13, half* %beta_buffer_14, half* %beta_buffer_15, half* %output_buffer_0, half* %output_buffer_1, half* %output_buffer_2, half* %output_buffer_3, half* %output_buffer_4, half* %output_buffer_5, half* %output_buffer_6, half* %output_buffer_7, half* %output_buffer_8, half* %output_buffer_9, half* %output_buffer_10, half* %output_buffer_11, half* %output_buffer_12, half* %output_buffer_13, half* %output_buffer_14, half* %output_buffer_15, i1* %data_buffer_V, i1* %result_buffer_V, i32* %data_c_V, i32* %data_r_V, i32* %data_m_V, i32* %data_n_V, i32* %result_c_V, i32* %result_r_V, i32* %result_m_V, i32* %result_n_V)" [mobile_net_hls_v1/conv.hpp:625]   --->   Operation 76 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 77 [1/2] (0.00ns)   --->   "call fastcc void @compute_pro.4(half* %input_buffer_V, half* %weight_buffer_0, half* %weight_buffer_1, half* %weight_buffer_2, half* %weight_buffer_3, half* %weight_buffer_4, half* %weight_buffer_5, half* %weight_buffer_6, half* %weight_buffer_7, half* %weight_buffer_8, half* %weight_buffer_9, half* %weight_buffer_10, half* %weight_buffer_11, half* %weight_buffer_12, half* %weight_buffer_13, half* %weight_buffer_14, half* %weight_buffer_15, half* %beta_buffer_0, half* %beta_buffer_1, half* %beta_buffer_2, half* %beta_buffer_3, half* %beta_buffer_4, half* %beta_buffer_5, half* %beta_buffer_6, half* %beta_buffer_7, half* %beta_buffer_8, half* %beta_buffer_9, half* %beta_buffer_10, half* %beta_buffer_11, half* %beta_buffer_12, half* %beta_buffer_13, half* %beta_buffer_14, half* %beta_buffer_15, half* %output_buffer_0, half* %output_buffer_1, half* %output_buffer_2, half* %output_buffer_3, half* %output_buffer_4, half* %output_buffer_5, half* %output_buffer_6, half* %output_buffer_7, half* %output_buffer_8, half* %output_buffer_9, half* %output_buffer_10, half* %output_buffer_11, half* %output_buffer_12, half* %output_buffer_13, half* %output_buffer_14, half* %output_buffer_15, i1* %data_buffer_V, i1* %result_buffer_V, i32* %data_c_V, i32* %data_r_V, i32* %data_m_V, i32* %data_n_V, i32* %result_c_V, i32* %result_r_V, i32* %result_m_V, i32* %result_n_V)" [mobile_net_hls_v1/conv.hpp:625]   --->   Operation 77 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 78 [2/2] (0.00ns)   --->   "call void @output_result.4(half* %outputs, i31* nocapture %outputs_offset_c5, i21* %outputs_offset_c, half* %output_buffer_0, half* %output_buffer_1, half* %output_buffer_2, half* %output_buffer_3, half* %output_buffer_4, half* %output_buffer_5, half* %output_buffer_6, half* %output_buffer_7, half* %output_buffer_8, half* %output_buffer_9, half* %output_buffer_10, half* %output_buffer_11, half* %output_buffer_12, half* %output_buffer_13, half* %output_buffer_14, half* %output_buffer_15, i1* %result_buffer_V, i32* %result_c_V, i32* %result_r_V, i32* %result_m_V, i32* %result_n_V, i1* %cntl_V)" [mobile_net_hls_v1/conv.hpp:628]   --->   Operation 78 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %cntl_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:621]   --->   Operation 80 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 64, [7 x i8]* @p_str38, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 2048, [7 x i8]* @p_str37, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %outputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 2097152, [7 x i8]* @p_str20, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 1048576, [6 x i8]* @p_str5, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @input_buffer_OC_V_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1296, i32 1296, half* %input_buffer_V, half* %input_buffer_V)"   --->   Operation 85 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %input_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(half* %input_buffer_V, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [mobile_net_hls_v1/conv.hpp:587]   --->   Operation 87 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%empty_691 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @weight_buffer_OC_0_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 36, i32 36, half* %weight_buffer_0, half* %weight_buffer_0)"   --->   Operation 88 'specchannel' 'empty_691' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%empty_692 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @weight_buffer_OC_1_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 36, i32 36, half* %weight_buffer_1, half* %weight_buffer_1)"   --->   Operation 90 'specchannel' 'empty_692' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 91 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%empty_693 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @weight_buffer_OC_2_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 36, i32 36, half* %weight_buffer_2, half* %weight_buffer_2)"   --->   Operation 92 'specchannel' 'empty_693' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 93 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%empty_694 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @weight_buffer_OC_3_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 36, i32 36, half* %weight_buffer_3, half* %weight_buffer_3)"   --->   Operation 94 'specchannel' 'empty_694' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%empty_695 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @weight_buffer_OC_4_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 36, i32 36, half* %weight_buffer_4, half* %weight_buffer_4)"   --->   Operation 96 'specchannel' 'empty_695' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 97 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%empty_696 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @weight_buffer_OC_5_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 36, i32 36, half* %weight_buffer_5, half* %weight_buffer_5)"   --->   Operation 98 'specchannel' 'empty_696' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 99 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%empty_697 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @weight_buffer_OC_6_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 36, i32 36, half* %weight_buffer_6, half* %weight_buffer_6)"   --->   Operation 100 'specchannel' 'empty_697' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 101 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%empty_698 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @weight_buffer_OC_7_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 36, i32 36, half* %weight_buffer_7, half* %weight_buffer_7)"   --->   Operation 102 'specchannel' 'empty_698' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 103 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%empty_699 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @weight_buffer_OC_8_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 36, i32 36, half* %weight_buffer_8, half* %weight_buffer_8)"   --->   Operation 104 'specchannel' 'empty_699' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 105 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%empty_700 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @weight_buffer_OC_9_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 36, i32 36, half* %weight_buffer_9, half* %weight_buffer_9)"   --->   Operation 106 'specchannel' 'empty_700' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 107 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%empty_701 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @weight_buffer_OC_10_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 36, i32 36, half* %weight_buffer_10, half* %weight_buffer_10)"   --->   Operation 108 'specchannel' 'empty_701' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 109 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%empty_702 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @weight_buffer_OC_11_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 36, i32 36, half* %weight_buffer_11, half* %weight_buffer_11)"   --->   Operation 110 'specchannel' 'empty_702' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 111 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%empty_703 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @weight_buffer_OC_12_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 36, i32 36, half* %weight_buffer_12, half* %weight_buffer_12)"   --->   Operation 112 'specchannel' 'empty_703' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 113 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%empty_704 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @weight_buffer_OC_13_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 36, i32 36, half* %weight_buffer_13, half* %weight_buffer_13)"   --->   Operation 114 'specchannel' 'empty_704' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 115 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%empty_705 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @weight_buffer_OC_14_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 36, i32 36, half* %weight_buffer_14, half* %weight_buffer_14)"   --->   Operation 116 'specchannel' 'empty_705' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 117 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%empty_706 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @weight_buffer_OC_15_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 36, i32 36, half* %weight_buffer_15, half* %weight_buffer_15)"   --->   Operation 118 'specchannel' 'empty_706' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 119 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(half* %weight_buffer_0, half* %weight_buffer_1, half* %weight_buffer_2, half* %weight_buffer_3, half* %weight_buffer_4, half* %weight_buffer_5, half* %weight_buffer_6, half* %weight_buffer_7, half* %weight_buffer_8, half* %weight_buffer_9, half* %weight_buffer_10, half* %weight_buffer_11, half* %weight_buffer_12, half* %weight_buffer_13, half* %weight_buffer_14, half* %weight_buffer_15, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [mobile_net_hls_v1/conv.hpp:590]   --->   Operation 120 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%empty_707 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @beta_buffer_OC_0_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, half* %beta_buffer_0, half* %beta_buffer_0)"   --->   Operation 121 'specchannel' 'empty_707' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 122 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%empty_708 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @beta_buffer_OC_1_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, half* %beta_buffer_1, half* %beta_buffer_1)"   --->   Operation 123 'specchannel' 'empty_708' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 124 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%empty_709 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @beta_buffer_OC_2_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, half* %beta_buffer_2, half* %beta_buffer_2)"   --->   Operation 125 'specchannel' 'empty_709' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 126 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%empty_710 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @beta_buffer_OC_3_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, half* %beta_buffer_3, half* %beta_buffer_3)"   --->   Operation 127 'specchannel' 'empty_710' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 128 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%empty_711 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @beta_buffer_OC_4_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, half* %beta_buffer_4, half* %beta_buffer_4)"   --->   Operation 129 'specchannel' 'empty_711' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 130 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%empty_712 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @beta_buffer_OC_5_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, half* %beta_buffer_5, half* %beta_buffer_5)"   --->   Operation 131 'specchannel' 'empty_712' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 132 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%empty_713 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @beta_buffer_OC_6_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, half* %beta_buffer_6, half* %beta_buffer_6)"   --->   Operation 133 'specchannel' 'empty_713' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 134 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%empty_714 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @beta_buffer_OC_7_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, half* %beta_buffer_7, half* %beta_buffer_7)"   --->   Operation 135 'specchannel' 'empty_714' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 136 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%empty_715 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @beta_buffer_OC_8_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, half* %beta_buffer_8, half* %beta_buffer_8)"   --->   Operation 137 'specchannel' 'empty_715' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 138 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%empty_716 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @beta_buffer_OC_9_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, half* %beta_buffer_9, half* %beta_buffer_9)"   --->   Operation 139 'specchannel' 'empty_716' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 140 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%empty_717 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @beta_buffer_OC_10_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, half* %beta_buffer_10, half* %beta_buffer_10)"   --->   Operation 141 'specchannel' 'empty_717' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 142 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%empty_718 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @beta_buffer_OC_11_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, half* %beta_buffer_11, half* %beta_buffer_11)"   --->   Operation 143 'specchannel' 'empty_718' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 144 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%empty_719 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @beta_buffer_OC_12_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, half* %beta_buffer_12, half* %beta_buffer_12)"   --->   Operation 145 'specchannel' 'empty_719' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 146 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%empty_720 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @beta_buffer_OC_13_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, half* %beta_buffer_13, half* %beta_buffer_13)"   --->   Operation 147 'specchannel' 'empty_720' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 148 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%empty_721 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @beta_buffer_OC_14_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, half* %beta_buffer_14, half* %beta_buffer_14)"   --->   Operation 149 'specchannel' 'empty_721' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 150 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%empty_722 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @beta_buffer_OC_15_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, half* %beta_buffer_15, half* %beta_buffer_15)"   --->   Operation 151 'specchannel' 'empty_722' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 152 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%empty_723 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @output_buffer_OC_0_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 512, i32 512, half* %output_buffer_0, half* %output_buffer_0)"   --->   Operation 153 'specchannel' 'empty_723' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 154 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%empty_724 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @output_buffer_OC_1_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 512, i32 512, half* %output_buffer_1, half* %output_buffer_1)"   --->   Operation 155 'specchannel' 'empty_724' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 156 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%empty_725 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @output_buffer_OC_2_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 512, i32 512, half* %output_buffer_2, half* %output_buffer_2)"   --->   Operation 157 'specchannel' 'empty_725' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 158 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%empty_726 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @output_buffer_OC_3_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 512, i32 512, half* %output_buffer_3, half* %output_buffer_3)"   --->   Operation 159 'specchannel' 'empty_726' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 160 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%empty_727 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @output_buffer_OC_4_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 512, i32 512, half* %output_buffer_4, half* %output_buffer_4)"   --->   Operation 161 'specchannel' 'empty_727' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 162 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%empty_728 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @output_buffer_OC_5_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 512, i32 512, half* %output_buffer_5, half* %output_buffer_5)"   --->   Operation 163 'specchannel' 'empty_728' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 164 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%empty_729 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @output_buffer_OC_6_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 512, i32 512, half* %output_buffer_6, half* %output_buffer_6)"   --->   Operation 165 'specchannel' 'empty_729' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 166 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%empty_730 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @output_buffer_OC_7_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 512, i32 512, half* %output_buffer_7, half* %output_buffer_7)"   --->   Operation 167 'specchannel' 'empty_730' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 168 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%empty_731 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @output_buffer_OC_8_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 512, i32 512, half* %output_buffer_8, half* %output_buffer_8)"   --->   Operation 169 'specchannel' 'empty_731' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 170 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%empty_732 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @output_buffer_OC_9_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 512, i32 512, half* %output_buffer_9, half* %output_buffer_9)"   --->   Operation 171 'specchannel' 'empty_732' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 172 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%empty_733 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @output_buffer_OC_10_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 512, i32 512, half* %output_buffer_10, half* %output_buffer_10)"   --->   Operation 173 'specchannel' 'empty_733' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 174 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%empty_734 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @output_buffer_OC_11_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 512, i32 512, half* %output_buffer_11, half* %output_buffer_11)"   --->   Operation 175 'specchannel' 'empty_734' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 176 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%empty_735 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @output_buffer_OC_12_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 512, i32 512, half* %output_buffer_12, half* %output_buffer_12)"   --->   Operation 177 'specchannel' 'empty_735' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 178 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%empty_736 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @output_buffer_OC_13_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 512, i32 512, half* %output_buffer_13, half* %output_buffer_13)"   --->   Operation 179 'specchannel' 'empty_736' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 180 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%empty_737 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @output_buffer_OC_14_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 512, i32 512, half* %output_buffer_14, half* %output_buffer_14)"   --->   Operation 181 'specchannel' 'empty_737' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 182 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%empty_738 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @output_buffer_OC_15_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 512, i32 512, half* %output_buffer_15, half* %output_buffer_15)"   --->   Operation 183 'specchannel' 'empty_738' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 184 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(half* %output_buffer_0, half* %output_buffer_1, half* %output_buffer_2, half* %output_buffer_3, half* %output_buffer_4, half* %output_buffer_5, half* %output_buffer_6, half* %output_buffer_7, half* %output_buffer_8, half* %output_buffer_9, half* %output_buffer_10, half* %output_buffer_11, half* %output_buffer_12, half* %output_buffer_13, half* %output_buffer_14, half* %output_buffer_15, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [mobile_net_hls_v1/conv.hpp:595]   --->   Operation 185 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%empty_739 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @data_buffer_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i1* %data_buffer_V, i1* %data_buffer_V)"   --->   Operation 186 'specchannel' 'empty_739' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %data_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 187 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%empty_740 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @result_buffer_OC_V_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i1* %result_buffer_V, i1* %result_buffer_V)"   --->   Operation 188 'specchannel' 'empty_740' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %result_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 189 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%empty_741 = call i32 (...)* @_ssdm_op_SpecChannel([9 x i8]* @data_c_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* %data_c_V, i32* %data_c_V)"   --->   Operation 190 'specchannel' 'empty_741' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 191 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%empty_742 = call i32 (...)* @_ssdm_op_SpecChannel([9 x i8]* @data_r_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* %data_r_V, i32* %data_r_V)"   --->   Operation 192 'specchannel' 'empty_742' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_r_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 193 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%empty_743 = call i32 (...)* @_ssdm_op_SpecChannel([9 x i8]* @data_m_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* %data_m_V, i32* %data_m_V)"   --->   Operation 194 'specchannel' 'empty_743' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_m_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 195 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%empty_744 = call i32 (...)* @_ssdm_op_SpecChannel([9 x i8]* @data_n_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* %data_n_V, i32* %data_n_V)"   --->   Operation 196 'specchannel' 'empty_744' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 197 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%empty_745 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @result_c_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* %result_c_V, i32* %result_c_V)"   --->   Operation 198 'specchannel' 'empty_745' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 199 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%empty_746 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @result_r_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* %result_r_V, i32* %result_r_V)"   --->   Operation 200 'specchannel' 'empty_746' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_r_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 201 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%empty_747 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @result_m_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* %result_m_V, i32* %result_m_V)"   --->   Operation 202 'specchannel' 'empty_747' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_m_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 203 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%empty_748 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @result_n_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* %result_n_V, i32* %result_n_V)"   --->   Operation 204 'specchannel' 'empty_748' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 205 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%empty_749 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @outputs_OC_offset_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i21* %outputs_offset_c, i21* %outputs_offset_c)" [mobile_net_hls_v1/conv.hpp:628]   --->   Operation 206 'specchannel' 'empty_749' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i21* %outputs_offset_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [mobile_net_hls_v1/conv.hpp:628]   --->   Operation 207 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%empty_750 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @outputs_OC_offset_c5, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i31* %outputs_offset_c5, i31* %outputs_offset_c5)"   --->   Operation 208 'specchannel' 'empty_750' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i31* %outputs_offset_c5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 209 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 210 [1/2] (0.00ns)   --->   "call void @output_result.4(half* %outputs, i31* nocapture %outputs_offset_c5, i21* %outputs_offset_c, half* %output_buffer_0, half* %output_buffer_1, half* %output_buffer_2, half* %output_buffer_3, half* %output_buffer_4, half* %output_buffer_5, half* %output_buffer_6, half* %output_buffer_7, half* %output_buffer_8, half* %output_buffer_9, half* %output_buffer_10, half* %output_buffer_11, half* %output_buffer_12, half* %output_buffer_13, half* %output_buffer_14, half* %output_buffer_15, i1* %result_buffer_V, i32* %result_c_V, i32* %result_r_V, i32* %result_m_V, i32* %result_n_V, i1* %cntl_V)" [mobile_net_hls_v1/conv.hpp:628]   --->   Operation 210 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "ret void" [mobile_net_hls_v1/conv.hpp:630]   --->   Operation 211 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.2ns, clock uncertainty: 0.525ns.

 <State 1>: 1.84ns
The critical path consists of the following:
	wire read on port 'outputs_offset2' [12]  (0 ns)
	'call' operation (mobile_net_hls_v1/conv.hpp:628) to 'load_data325137' [210]  (1.84 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
