ARM GAS  /tmp/cchZZbRq.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_cryp_aes.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.CRYP_AES_ECB,"ax",%progbits
  18              		.align	1
  19              		.global	CRYP_AES_ECB
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	CRYP_AES_ECB:
  27              	.LVL0:
  28              	.LFB130:
  29              		.file 1 "Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c"
   1:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** /**
   2:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   ******************************************************************************
   3:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @file    stm32f4xx_cryp_aes.c
   4:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @author  MCD Application Team
   5:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @version V1.0.2
   6:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @date    05-March-2012
   7:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @brief   This file provides high level functions to encrypt and decrypt an 
   8:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          input message using AES in ECB/CBC/CTR modes.
   9:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          It uses the stm32f4xx_cryp.c/.h drivers to access the STM32F4xx CRYP
  10:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          peripheral.
  11:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *
  12:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *  @verbatim
  13:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *
  14:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          ===================================================================
  15:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *                                   How to use this driver
  16:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          ===================================================================
  17:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          1. Enable The CRYP controller clock using 
  18:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *            RCC_AHB2PeriphClockCmd(RCC_AHB2Periph_CRYP, ENABLE); function.
  19:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *
  20:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          2. Encrypt and decrypt using AES in ECB Mode using CRYP_AES_ECB()
  21:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *             function.
  22:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *
  23:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          3. Encrypt and decrypt using AES in CBC Mode using CRYP_AES_CBC()
  24:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *             function.
  25:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *
  26:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          4. Encrypt and decrypt using AES in CTR Mode using CRYP_AES_CTR()
  27:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *             function.
  28:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *
  29:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *  @endverbatim
ARM GAS  /tmp/cchZZbRq.s 			page 2


  30:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *
  31:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   ******************************************************************************
  32:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @attention
  33:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *
  34:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * <h2><center>&copy; COPYRIGHT 2012 STMicroelectronics</center></h2>
  35:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *
  36:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  37:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * You may not use this file except in compliance with the License.
  38:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * You may obtain a copy of the License at:
  39:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *
  40:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
  41:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *
  42:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * Unless required by applicable law or agreed to in writing, software 
  43:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
  44:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  45:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * See the License for the specific language governing permissions and
  46:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * limitations under the License.
  47:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *
  48:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   ******************************************************************************
  49:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   */
  50:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
  51:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** /* Includes ------------------------------------------------------------------*/
  52:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** #include "stm32f4xx_cryp.h"
  53:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
  54:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  55:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @{
  56:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   */
  57:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
  58:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** /** @defgroup CRYP 
  59:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @brief CRYP driver modules
  60:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @{
  61:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   */
  62:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
  63:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** /* Private typedef -----------------------------------------------------------*/
  64:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** /* Private define ------------------------------------------------------------*/
  65:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** #define AESBUSY_TIMEOUT    ((uint32_t) 0x00010000)
  66:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
  67:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** /* Private macro -------------------------------------------------------------*/
  68:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** /* Private variables ---------------------------------------------------------*/
  69:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** /* Private function prototypes -----------------------------------------------*/
  70:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** /* Private functions ---------------------------------------------------------*/
  71:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
  72:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** /** @defgroup CRYP_Private_Functions
  73:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @{
  74:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   */ 
  75:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
  76:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** /** @defgroup CRYP_Group6 High Level AES functions
  77:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****  *  @brief   High Level AES functions 
  78:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****  *
  79:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** @verbatim   
  80:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****  ===============================================================================
  81:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****                           High Level AES functions
  82:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****  ===============================================================================
  83:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
  84:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
  85:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** @endverbatim
  86:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @{
ARM GAS  /tmp/cchZZbRq.s 			page 3


  87:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   */
  88:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
  89:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** /**
  90:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @brief  Encrypt and decrypt using AES in ECB Mode
  91:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Mode: encryption or decryption Mode.
  92:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          This parameter can be one of the following values:
  93:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_ENCRYPT: Encryption
  94:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_DECRYPT: Decryption
  95:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Key: Key used for AES algorithm.
  96:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Keysize: length of the Key, must be a 128, 192 or 256.
  97:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Input: pointer to the Input buffer.
  98:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Ilength: length of the Input buffer, must be a multiple of 16.
  99:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Output: pointer to the returned buffer.
 100:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @retval An ErrorStatus enumeration value:
 101:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          - SUCCESS: Operation done
 102:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          - ERROR: Operation failed
 103:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   */
 104:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** ErrorStatus CRYP_AES_ECB(uint8_t Mode, uint8_t* Key, uint16_t Keysize,
 105:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****                          uint8_t* Input, uint32_t Ilength, uint8_t* Output)
 106:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** {
  30              		.loc 1 106 1 view -0
  31              		.cfi_startproc
  32              		@ args = 8, pretend = 0, frame = 48
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 106 1 is_stmt 0 view .LVU1
  35 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 28
  38              		.cfi_offset 4, -28
  39              		.cfi_offset 5, -24
  40              		.cfi_offset 6, -20
  41              		.cfi_offset 7, -16
  42              		.cfi_offset 8, -12
  43              		.cfi_offset 9, -8
  44              		.cfi_offset 14, -4
  45 0004 8DB0     		sub	sp, sp, #52
  46              	.LCFI1:
  47              		.cfi_def_cfa_offset 80
  48 0006 0646     		mov	r6, r0
  49 0008 0D46     		mov	r5, r1
  50 000a 9146     		mov	r9, r2
  51 000c DDF85080 		ldr	r8, [sp, #80]
 107:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
  52              		.loc 1 107 3 is_stmt 1 view .LVU2
 108:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
  53              		.loc 1 108 3 view .LVU3
 109:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   __IO uint32_t counter = 0;
  54              		.loc 1 109 3 view .LVU4
  55              		.loc 1 109 17 is_stmt 0 view .LVU5
  56 0010 0022     		movs	r2, #0
  57              	.LVL1:
  58              		.loc 1 109 17 view .LVU6
  59 0012 0192     		str	r2, [sp, #4]
 110:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t busystatus = 0;
  60              		.loc 1 110 3 is_stmt 1 view .LVU7
  61              	.LVL2:
 111:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   ErrorStatus status = SUCCESS;
ARM GAS  /tmp/cchZZbRq.s 			page 4


  62              		.loc 1 111 3 view .LVU8
 112:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
  63              		.loc 1 112 3 view .LVU9
 113:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t inputaddr  = (uint32_t)Input;
  64              		.loc 1 113 3 view .LVU10
  65              		.loc 1 113 12 is_stmt 0 view .LVU11
  66 0014 1C46     		mov	r4, r3
  67              	.LVL3:
 114:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t outputaddr = (uint32_t)Output;
  68              		.loc 1 114 3 is_stmt 1 view .LVU12
  69              		.loc 1 114 12 is_stmt 0 view .LVU13
  70 0016 159F     		ldr	r7, [sp, #84]
  71              	.LVL4:
 115:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t i = 0;
  72              		.loc 1 115 3 is_stmt 1 view .LVU14
 116:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 117:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* Crypto structures initialisation*/
 118:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
  73              		.loc 1 118 3 view .LVU15
  74 0018 02A8     		add	r0, sp, #8
  75              	.LVL5:
  76              		.loc 1 118 3 is_stmt 0 view .LVU16
  77 001a FFF7FEFF 		bl	CRYP_KeyStructInit
  78              	.LVL6:
 119:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 120:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   switch(Keysize)
  79              		.loc 1 120 3 is_stmt 1 view .LVU17
  80 001e B9F1C00F 		cmp	r9, #192
  81 0022 3FD0     		beq	.L2
  82 0024 B9F5807F 		cmp	r9, #256
  83 0028 53D0     		beq	.L3
  84 002a B9F1800F 		cmp	r9, #128
  85 002e 29D0     		beq	.L18
  86              	.LVL7:
  87              	.L4:
 121:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 122:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 128:
 123:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize = CRYP_KeySize_128b;
 124:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 125:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 126:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 127:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 128:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 129:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 130:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 131:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 132:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 192:
 133:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_192b;
 134:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 135:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 136:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 137:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 138:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 139:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 140:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 141:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 142:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
ARM GAS  /tmp/cchZZbRq.s 			page 5


 143:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 144:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 145:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 146:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 256:
 147:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_256b;
 148:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 149:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 150:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 151:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 152:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 153:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 154:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 155:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 156:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 157:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 158:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 159:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 160:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 161:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 162:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 163:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 164:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     default:
 165:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 166:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
 167:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 168:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Decryption ------------------*/
 169:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   if(Mode == MODE_DECRYPT) /* AES decryption */
  88              		.loc 1 169 3 view .LVU18
  89              		.loc 1 169 5 is_stmt 0 view .LVU19
  90 0030 002E     		cmp	r6, #0
  91 0032 6BD1     		bne	.L5
 170:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 171:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Flush IN/OUT FIFOs */
 172:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_FIFOFlush();
  92              		.loc 1 172 5 is_stmt 1 view .LVU20
  93 0034 FFF7FEFF 		bl	CRYP_FIFOFlush
  94              	.LVL8:
 173:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 174:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Key preparation for decryption process */
 175:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
  95              		.loc 1 175 5 view .LVU21
  96              		.loc 1 175 41 is_stmt 0 view .LVU22
  97 0038 0423     		movs	r3, #4
  98 003a ADF82830 		strh	r3, [sp, #40]	@ movhi
 176:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_Key;
  99              		.loc 1 176 5 is_stmt 1 view .LVU23
 100              		.loc 1 176 42 is_stmt 0 view .LVU24
 101 003e 3823     		movs	r3, #56
 102 0040 ADF82A30 		strh	r3, [sp, #42]	@ movhi
 177:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_32b;
 103              		.loc 1 177 5 is_stmt 1 view .LVU25
 104              		.loc 1 177 42 is_stmt 0 view .LVU26
 105 0044 0023     		movs	r3, #0
 106 0046 ADF82C30 		strh	r3, [sp, #44]	@ movhi
 178:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 107              		.loc 1 178 5 is_stmt 1 view .LVU27
 108 004a 0AA8     		add	r0, sp, #40
ARM GAS  /tmp/cchZZbRq.s 			page 6


 109 004c FFF7FEFF 		bl	CRYP_Init
 110              	.LVL9:
 179:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 180:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Key Initialisation */
 181:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 111              		.loc 1 181 5 view .LVU28
 112 0050 02A8     		add	r0, sp, #8
 113 0052 FFF7FEFF 		bl	CRYP_KeyInit
 114              	.LVL10:
 182:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 183:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
 184:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 115              		.loc 1 184 5 view .LVU29
 116 0056 0120     		movs	r0, #1
 117 0058 FFF7FEFF 		bl	CRYP_Cmd
 118              	.LVL11:
 119              	.L7:
 185:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 186:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* wait until the Busy flag is RESET */
 187:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     do
 120              		.loc 1 187 5 discriminator 2 view .LVU30
 188:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 189:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 121              		.loc 1 189 7 discriminator 2 view .LVU31
 122              		.loc 1 189 20 is_stmt 0 discriminator 2 view .LVU32
 123 005c 1020     		movs	r0, #16
 124 005e FFF7FEFF 		bl	CRYP_GetFlagStatus
 125              	.LVL12:
 126              		.loc 1 189 18 discriminator 2 view .LVU33
 127 0062 0246     		mov	r2, r0
 128              	.LVL13:
 190:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       counter++;
 129              		.loc 1 190 7 is_stmt 1 discriminator 2 view .LVU34
 130              		.loc 1 190 14 is_stmt 0 discriminator 2 view .LVU35
 131 0064 019B     		ldr	r3, [sp, #4]
 132 0066 0133     		adds	r3, r3, #1
 133 0068 0193     		str	r3, [sp, #4]
 191:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 134              		.loc 1 191 12 is_stmt 1 discriminator 2 view .LVU36
 135              		.loc 1 191 22 is_stmt 0 discriminator 2 view .LVU37
 136 006a 019B     		ldr	r3, [sp, #4]
 137              		.loc 1 191 5 discriminator 2 view .LVU38
 138 006c B3F5803F 		cmp	r3, #65536
 139 0070 01D0     		beq	.L6
 140              		.loc 1 191 42 discriminator 1 view .LVU39
 141 0072 0028     		cmp	r0, #0
 142 0074 F2D1     		bne	.L7
 143              	.L6:
 192:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 193:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     if (busystatus != RESET)
 144              		.loc 1 193 5 is_stmt 1 view .LVU40
 145              		.loc 1 193 8 is_stmt 0 view .LVU41
 146 0076 002A     		cmp	r2, #0
 147 0078 4FD1     		bne	.L8
 194:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****    {
 195:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****        status = ERROR;
 196:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
ARM GAS  /tmp/cchZZbRq.s 			page 7


 197:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     else
 198:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 199:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       /* Crypto Init for decryption process */  
 200:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 148              		.loc 1 200 7 is_stmt 1 view .LVU42
 149              		.loc 1 200 43 is_stmt 0 view .LVU43
 150 007a 0423     		movs	r3, #4
 151 007c ADF82830 		strh	r3, [sp, #40]	@ movhi
 111:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 152              		.loc 1 111 15 view .LVU44
 153 0080 0126     		movs	r6, #1
 154 0082 4AE0     		b	.L8
 155              	.LVL14:
 156              	.L18:
 123:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 157              		.loc 1 123 5 is_stmt 1 view .LVU45
 123:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 158              		.loc 1 123 41 is_stmt 0 view .LVU46
 159 0084 0023     		movs	r3, #0
 160 0086 ADF82E30 		strh	r3, [sp, #46]	@ movhi
 124:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 161              		.loc 1 124 5 is_stmt 1 view .LVU47
 124:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 162              		.loc 1 124 47 is_stmt 0 view .LVU48
 163 008a 2B68     		ldr	r3, [r5]
 164              	.LVL15:
 165              	.LBB126:
 166              	.LBI126:
 167              		.file 2 "Drivers/CMSIS/Core/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
ARM GAS  /tmp/cchZZbRq.s 			page 8


  29:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/cchZZbRq.s 			page 9


  86:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
ARM GAS  /tmp/cchZZbRq.s 			page 10


 143:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 144:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 145:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 147:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Control Register value
 150:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 151:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 153:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 154:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 155:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 157:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 158:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 159:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 160:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 162:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 166:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 168:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 169:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 170:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 172:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 173:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 174:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 175:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 176:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 177:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 181:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 183:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 185:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 186:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 187:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 189:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 193:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 195:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 197:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 198:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cchZZbRq.s 			page 11


 200:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 201:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 205:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 207:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 208:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 209:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 211:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 212:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 213:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 214:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 215:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 219:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 221:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 222:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 223:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 225:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 226:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 227:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 228:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 229:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 233:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 235:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 236:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 239:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 240:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 241:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 243:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 247:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 249:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 250:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 253:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 254:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 255:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 256:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
ARM GAS  /tmp/cchZZbRq.s 			page 12


 257:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 258:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 262:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 264:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 265:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 266:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 268:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 269:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 270:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 271:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 272:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 273:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 277:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 279:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 281:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 282:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 283:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 285:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 289:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 291:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 293:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 294:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 295:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 296:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 297:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 301:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 303:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 304:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 307:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 308:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 310:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 312:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
ARM GAS  /tmp/cchZZbRq.s 			page 13


 314:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 316:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 318:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 319:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 322:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 323:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 324:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 325:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 326:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 327:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 331:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 333:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 335:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 336:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 337:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 339:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 343:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 345:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 347:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 348:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 350:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 352:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               SP Register value
 355:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 356:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 358:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 359:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 360:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 362:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 363:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 364:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 365:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 366:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 370:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
ARM GAS  /tmp/cchZZbRq.s 			page 14


 371:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 372:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 374:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 375:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 376:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 378:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 382:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 384:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 385:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 386:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 388:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 389:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 390:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 391:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 393:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 397:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 399:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 400:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 401:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 403:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 404:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 405:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 406:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 407:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 408:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 412:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 414:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 416:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 417:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 418:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 420:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 424:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 426:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/cchZZbRq.s 			page 15


 428:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 429:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 430:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 431:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 435:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 439:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 441:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 443:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 445:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 446:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 450:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 452:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 454:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 455:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 456:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 457:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 461:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 463:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 464:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 465:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 467:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 472:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 475:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 479:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 482:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 484:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cchZZbRq.s 			page 16


 485:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 486:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 487:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 491:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 493:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 496:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 499:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 503:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 505:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 507:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 508:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 509:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 510:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 511:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 516:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 518:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 520:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 521:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 522:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 523:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 530:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 533:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 538:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/cchZZbRq.s 			page 17


 542:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 544:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 545:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 546:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 548:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 549:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 550:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 552:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 553:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 557:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 559:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 561:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 562:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 563:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 565:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 569:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 571:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 573:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 574:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 575:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 579:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 580:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 583:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 584:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 588:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   
 589:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 592:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 594:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 598:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
ARM GAS  /tmp/cchZZbRq.s 			page 18


 599:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 600:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 602:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 603:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 604:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 605:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 607:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 611:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 614:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 616:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 619:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 620:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 621:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 623:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 624:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 625:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 626:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 627:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 628:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 629:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 633:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   
 634:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 637:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 639:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 644:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 646:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 647:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 648:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 649:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 651:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 655:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
ARM GAS  /tmp/cchZZbRq.s 			page 19


 656:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 658:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 660:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 664:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 666:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 667:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 668:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 669:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 670:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 671:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 675:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 676:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 685:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 686:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 687:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 689:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 690:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 691:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 692:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 693:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 695:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 699:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 702:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 704:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 707:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 708:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 709:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 711:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 712:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/cchZZbRq.s 			page 20


 713:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 714:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 715:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 716:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 717:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 721:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 722:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 725:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 727:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 732:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 734:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 735:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 736:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 737:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 739:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 743:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 746:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 748:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 752:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 754:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 755:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 756:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 757:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 760:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 761:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 762:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 763:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 766:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 768:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
ARM GAS  /tmp/cchZZbRq.s 			page 21


 770:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 776:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 777:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 778:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 780:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 781:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 782:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(0U);
 783:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 784:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 785:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 787:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 788:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 789:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 802:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 804:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 805:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   (void)fpscr;
 806:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 807:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 808:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 809:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 810:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated instructions
 816:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 817:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** */
 818:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 819:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
ARM GAS  /tmp/cchZZbRq.s 			page 22


 827:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 831:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 832:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 833:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   No Operation
 834:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 836:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 838:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 839:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 842:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 844:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 845:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 846:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Event
 847:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 850:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 853:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 854:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Send Event
 855:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 857:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 859:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 860:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 861:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            after the instruction has been completed.
 865:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 866:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 868:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 870:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 871:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 872:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 873:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 877:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 878:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 879:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 880:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 881:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 883:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/cchZZbRq.s 			page 23


 884:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 885:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 886:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 887:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 888:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 889:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 890:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 891:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 892:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 893:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 895:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 896:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 897:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 898:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 899:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 168              		.loc 2 900 31 is_stmt 1 view .LVU49
 169              	.LBB127:
 901:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 902:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 903:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 170              		.loc 2 903 3 view .LVU50
 171              		.loc 2 903 10 is_stmt 0 view .LVU51
 172 008c 1BBA     		rev	r3, r3
 173              	.LVL16:
 174              		.loc 2 903 10 view .LVU52
 175              	.LBE127:
 176              	.LBE126:
 124:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 177              		.loc 1 124 45 view .LVU53
 178 008e 0693     		str	r3, [sp, #24]
 125:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 179              		.loc 1 125 5 is_stmt 1 view .LVU54
 180              	.LVL17:
 126:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 181              		.loc 1 126 5 view .LVU55
 126:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 182              		.loc 1 126 47 is_stmt 0 view .LVU56
 183 0090 6B68     		ldr	r3, [r5, #4]
 184              	.LVL18:
 185              	.LBB128:
 186              	.LBI128:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 187              		.loc 2 900 31 is_stmt 1 view .LVU57
 188              	.LBB129:
 189              		.loc 2 903 3 view .LVU58
 190              		.loc 2 903 10 is_stmt 0 view .LVU59
 191 0092 1BBA     		rev	r3, r3
 192              	.LVL19:
 193              		.loc 2 903 10 view .LVU60
 194              	.LBE129:
 195              	.LBE128:
 126:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 196              		.loc 1 126 45 view .LVU61
 197 0094 0793     		str	r3, [sp, #28]
 127:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
ARM GAS  /tmp/cchZZbRq.s 			page 24


 198              		.loc 1 127 5 is_stmt 1 view .LVU62
 199              	.LVL20:
 128:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 200              		.loc 1 128 5 view .LVU63
 128:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 201              		.loc 1 128 47 is_stmt 0 view .LVU64
 202 0096 AB68     		ldr	r3, [r5, #8]
 203              	.LVL21:
 204              	.LBB130:
 205              	.LBI130:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 206              		.loc 2 900 31 is_stmt 1 view .LVU65
 207              	.LBB131:
 208              		.loc 2 903 3 view .LVU66
 209              		.loc 2 903 10 is_stmt 0 view .LVU67
 210 0098 1BBA     		rev	r3, r3
 211              	.LVL22:
 212              		.loc 2 903 10 view .LVU68
 213              	.LBE131:
 214              	.LBE130:
 128:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 215              		.loc 1 128 45 view .LVU69
 216 009a 0893     		str	r3, [sp, #32]
 129:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 217              		.loc 1 129 5 is_stmt 1 view .LVU70
 218              	.LVL23:
 130:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 219              		.loc 1 130 5 view .LVU71
 130:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 220              		.loc 1 130 47 is_stmt 0 view .LVU72
 221 009c EB68     		ldr	r3, [r5, #12]
 222              	.LVL24:
 223              	.LBB132:
 224              	.LBI132:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 225              		.loc 2 900 31 is_stmt 1 view .LVU73
 226              	.LBB133:
 227              		.loc 2 903 3 view .LVU74
 228              		.loc 2 903 10 is_stmt 0 view .LVU75
 229 009e 1BBA     		rev	r3, r3
 230              	.LVL25:
 231              		.loc 2 903 10 view .LVU76
 232              	.LBE133:
 233              	.LBE132:
 130:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 234              		.loc 1 130 45 view .LVU77
 235 00a0 0993     		str	r3, [sp, #36]
 131:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 192:
 236              		.loc 1 131 5 is_stmt 1 view .LVU78
 237 00a2 C5E7     		b	.L4
 238              	.LVL26:
 239              	.L2:
 133:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 240              		.loc 1 133 5 view .LVU79
 133:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 241              		.loc 1 133 42 is_stmt 0 view .LVU80
 242 00a4 4FF48073 		mov	r3, #256
ARM GAS  /tmp/cchZZbRq.s 			page 25


 243 00a8 ADF82E30 		strh	r3, [sp, #46]	@ movhi
 134:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 244              		.loc 1 134 5 is_stmt 1 view .LVU81
 134:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 245              		.loc 1 134 47 is_stmt 0 view .LVU82
 246 00ac 2B68     		ldr	r3, [r5]
 247              	.LVL27:
 248              	.LBB134:
 249              	.LBI134:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 250              		.loc 2 900 31 is_stmt 1 view .LVU83
 251              	.LBB135:
 252              		.loc 2 903 3 view .LVU84
 253              		.loc 2 903 10 is_stmt 0 view .LVU85
 254 00ae 1BBA     		rev	r3, r3
 255              	.LVL28:
 256              		.loc 2 903 10 view .LVU86
 257              	.LBE135:
 258              	.LBE134:
 134:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 259              		.loc 1 134 45 view .LVU87
 260 00b0 0493     		str	r3, [sp, #16]
 135:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 261              		.loc 1 135 5 is_stmt 1 view .LVU88
 262              	.LVL29:
 136:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 263              		.loc 1 136 5 view .LVU89
 136:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 264              		.loc 1 136 47 is_stmt 0 view .LVU90
 265 00b2 6B68     		ldr	r3, [r5, #4]
 266              	.LVL30:
 267              	.LBB136:
 268              	.LBI136:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 269              		.loc 2 900 31 is_stmt 1 view .LVU91
 270              	.LBB137:
 271              		.loc 2 903 3 view .LVU92
 272              		.loc 2 903 10 is_stmt 0 view .LVU93
 273 00b4 1BBA     		rev	r3, r3
 274              	.LVL31:
 275              		.loc 2 903 10 view .LVU94
 276              	.LBE137:
 277              	.LBE136:
 136:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 278              		.loc 1 136 45 view .LVU95
 279 00b6 0593     		str	r3, [sp, #20]
 137:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 280              		.loc 1 137 5 is_stmt 1 view .LVU96
 281              	.LVL32:
 138:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 282              		.loc 1 138 5 view .LVU97
 138:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 283              		.loc 1 138 47 is_stmt 0 view .LVU98
 284 00b8 AB68     		ldr	r3, [r5, #8]
 285              	.LVL33:
 286              	.LBB138:
 287              	.LBI138:
ARM GAS  /tmp/cchZZbRq.s 			page 26


 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 288              		.loc 2 900 31 is_stmt 1 view .LVU99
 289              	.LBB139:
 290              		.loc 2 903 3 view .LVU100
 291              		.loc 2 903 10 is_stmt 0 view .LVU101
 292 00ba 1BBA     		rev	r3, r3
 293              	.LVL34:
 294              		.loc 2 903 10 view .LVU102
 295              	.LBE139:
 296              	.LBE138:
 138:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 297              		.loc 1 138 45 view .LVU103
 298 00bc 0693     		str	r3, [sp, #24]
 139:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 299              		.loc 1 139 5 is_stmt 1 view .LVU104
 300              	.LVL35:
 140:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 301              		.loc 1 140 5 view .LVU105
 140:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 302              		.loc 1 140 47 is_stmt 0 view .LVU106
 303 00be EB68     		ldr	r3, [r5, #12]
 304              	.LVL36:
 305              	.LBB140:
 306              	.LBI140:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 307              		.loc 2 900 31 is_stmt 1 view .LVU107
 308              	.LBB141:
 309              		.loc 2 903 3 view .LVU108
 310              		.loc 2 903 10 is_stmt 0 view .LVU109
 311 00c0 1BBA     		rev	r3, r3
 312              	.LVL37:
 313              		.loc 2 903 10 view .LVU110
 314              	.LBE141:
 315              	.LBE140:
 140:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 316              		.loc 1 140 45 view .LVU111
 317 00c2 0793     		str	r3, [sp, #28]
 141:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 318              		.loc 1 141 5 is_stmt 1 view .LVU112
 319              	.LVL38:
 142:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 320              		.loc 1 142 5 view .LVU113
 142:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 321              		.loc 1 142 47 is_stmt 0 view .LVU114
 322 00c4 2B69     		ldr	r3, [r5, #16]
 323              	.LVL39:
 324              	.LBB142:
 325              	.LBI142:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 326              		.loc 2 900 31 is_stmt 1 view .LVU115
 327              	.LBB143:
 328              		.loc 2 903 3 view .LVU116
 329              		.loc 2 903 10 is_stmt 0 view .LVU117
 330 00c6 1BBA     		rev	r3, r3
 331              	.LVL40:
 332              		.loc 2 903 10 view .LVU118
 333              	.LBE143:
ARM GAS  /tmp/cchZZbRq.s 			page 27


 334              	.LBE142:
 142:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 335              		.loc 1 142 45 view .LVU119
 336 00c8 0893     		str	r3, [sp, #32]
 143:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 337              		.loc 1 143 5 is_stmt 1 view .LVU120
 338              	.LVL41:
 144:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 339              		.loc 1 144 5 view .LVU121
 144:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 340              		.loc 1 144 47 is_stmt 0 view .LVU122
 341 00ca 6B69     		ldr	r3, [r5, #20]
 342              	.LVL42:
 343              	.LBB144:
 344              	.LBI144:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 345              		.loc 2 900 31 is_stmt 1 view .LVU123
 346              	.LBB145:
 347              		.loc 2 903 3 view .LVU124
 348              		.loc 2 903 10 is_stmt 0 view .LVU125
 349 00cc 1BBA     		rev	r3, r3
 350              	.LVL43:
 351              		.loc 2 903 10 view .LVU126
 352              	.LBE145:
 353              	.LBE144:
 144:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 354              		.loc 1 144 45 view .LVU127
 355 00ce 0993     		str	r3, [sp, #36]
 145:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 256:
 356              		.loc 1 145 5 is_stmt 1 view .LVU128
 357 00d0 AEE7     		b	.L4
 358              	.LVL44:
 359              	.L3:
 147:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 360              		.loc 1 147 5 view .LVU129
 147:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 361              		.loc 1 147 42 is_stmt 0 view .LVU130
 362 00d2 4FF40073 		mov	r3, #512
 363 00d6 ADF82E30 		strh	r3, [sp, #46]	@ movhi
 148:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 364              		.loc 1 148 5 is_stmt 1 view .LVU131
 148:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 365              		.loc 1 148 47 is_stmt 0 view .LVU132
 366 00da 2B68     		ldr	r3, [r5]
 367              	.LVL45:
 368              	.LBB146:
 369              	.LBI146:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 370              		.loc 2 900 31 is_stmt 1 view .LVU133
 371              	.LBB147:
 372              		.loc 2 903 3 view .LVU134
 373              		.loc 2 903 10 is_stmt 0 view .LVU135
 374 00dc 1BBA     		rev	r3, r3
 375              	.LVL46:
 376              		.loc 2 903 10 view .LVU136
 377              	.LBE147:
 378              	.LBE146:
ARM GAS  /tmp/cchZZbRq.s 			page 28


 148:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 379              		.loc 1 148 45 view .LVU137
 380 00de 0293     		str	r3, [sp, #8]
 149:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 381              		.loc 1 149 5 is_stmt 1 view .LVU138
 382              	.LVL47:
 150:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 383              		.loc 1 150 5 view .LVU139
 150:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 384              		.loc 1 150 47 is_stmt 0 view .LVU140
 385 00e0 6B68     		ldr	r3, [r5, #4]
 386              	.LVL48:
 387              	.LBB148:
 388              	.LBI148:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 389              		.loc 2 900 31 is_stmt 1 view .LVU141
 390              	.LBB149:
 391              		.loc 2 903 3 view .LVU142
 392              		.loc 2 903 10 is_stmt 0 view .LVU143
 393 00e2 1BBA     		rev	r3, r3
 394              	.LVL49:
 395              		.loc 2 903 10 view .LVU144
 396              	.LBE149:
 397              	.LBE148:
 150:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 398              		.loc 1 150 45 view .LVU145
 399 00e4 0393     		str	r3, [sp, #12]
 151:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 400              		.loc 1 151 5 is_stmt 1 view .LVU146
 401              	.LVL50:
 152:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 402              		.loc 1 152 5 view .LVU147
 152:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 403              		.loc 1 152 47 is_stmt 0 view .LVU148
 404 00e6 AB68     		ldr	r3, [r5, #8]
 405              	.LVL51:
 406              	.LBB150:
 407              	.LBI150:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 408              		.loc 2 900 31 is_stmt 1 view .LVU149
 409              	.LBB151:
 410              		.loc 2 903 3 view .LVU150
 411              		.loc 2 903 10 is_stmt 0 view .LVU151
 412 00e8 1BBA     		rev	r3, r3
 413              	.LVL52:
 414              		.loc 2 903 10 view .LVU152
 415              	.LBE151:
 416              	.LBE150:
 152:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 417              		.loc 1 152 45 view .LVU153
 418 00ea 0493     		str	r3, [sp, #16]
 153:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 419              		.loc 1 153 5 is_stmt 1 view .LVU154
 420              	.LVL53:
 154:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 421              		.loc 1 154 5 view .LVU155
 154:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
ARM GAS  /tmp/cchZZbRq.s 			page 29


 422              		.loc 1 154 47 is_stmt 0 view .LVU156
 423 00ec EB68     		ldr	r3, [r5, #12]
 424              	.LVL54:
 425              	.LBB152:
 426              	.LBI152:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 427              		.loc 2 900 31 is_stmt 1 view .LVU157
 428              	.LBB153:
 429              		.loc 2 903 3 view .LVU158
 430              		.loc 2 903 10 is_stmt 0 view .LVU159
 431 00ee 1BBA     		rev	r3, r3
 432              	.LVL55:
 433              		.loc 2 903 10 view .LVU160
 434              	.LBE153:
 435              	.LBE152:
 154:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 436              		.loc 1 154 45 view .LVU161
 437 00f0 0593     		str	r3, [sp, #20]
 155:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 438              		.loc 1 155 5 is_stmt 1 view .LVU162
 439              	.LVL56:
 156:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 440              		.loc 1 156 5 view .LVU163
 156:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 441              		.loc 1 156 47 is_stmt 0 view .LVU164
 442 00f2 2B69     		ldr	r3, [r5, #16]
 443              	.LVL57:
 444              	.LBB154:
 445              	.LBI154:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 446              		.loc 2 900 31 is_stmt 1 view .LVU165
 447              	.LBB155:
 448              		.loc 2 903 3 view .LVU166
 449              		.loc 2 903 10 is_stmt 0 view .LVU167
 450 00f4 1BBA     		rev	r3, r3
 451              	.LVL58:
 452              		.loc 2 903 10 view .LVU168
 453              	.LBE155:
 454              	.LBE154:
 156:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 455              		.loc 1 156 45 view .LVU169
 456 00f6 0693     		str	r3, [sp, #24]
 157:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 457              		.loc 1 157 5 is_stmt 1 view .LVU170
 458              	.LVL59:
 158:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 459              		.loc 1 158 5 view .LVU171
 158:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 460              		.loc 1 158 47 is_stmt 0 view .LVU172
 461 00f8 6B69     		ldr	r3, [r5, #20]
 462              	.LVL60:
 463              	.LBB156:
 464              	.LBI156:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 465              		.loc 2 900 31 is_stmt 1 view .LVU173
 466              	.LBB157:
 467              		.loc 2 903 3 view .LVU174
ARM GAS  /tmp/cchZZbRq.s 			page 30


 468              		.loc 2 903 10 is_stmt 0 view .LVU175
 469 00fa 1BBA     		rev	r3, r3
 470              	.LVL61:
 471              		.loc 2 903 10 view .LVU176
 472              	.LBE157:
 473              	.LBE156:
 158:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 474              		.loc 1 158 45 view .LVU177
 475 00fc 0793     		str	r3, [sp, #28]
 159:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 476              		.loc 1 159 5 is_stmt 1 view .LVU178
 477              	.LVL62:
 160:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 478              		.loc 1 160 5 view .LVU179
 160:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 479              		.loc 1 160 47 is_stmt 0 view .LVU180
 480 00fe AB69     		ldr	r3, [r5, #24]
 481              	.LVL63:
 482              	.LBB158:
 483              	.LBI158:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 484              		.loc 2 900 31 is_stmt 1 view .LVU181
 485              	.LBB159:
 486              		.loc 2 903 3 view .LVU182
 487              		.loc 2 903 10 is_stmt 0 view .LVU183
 488 0100 1BBA     		rev	r3, r3
 489              	.LVL64:
 490              		.loc 2 903 10 view .LVU184
 491              	.LBE159:
 492              	.LBE158:
 160:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 493              		.loc 1 160 45 view .LVU185
 494 0102 0893     		str	r3, [sp, #32]
 161:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 495              		.loc 1 161 5 is_stmt 1 view .LVU186
 496              	.LVL65:
 162:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 497              		.loc 1 162 5 view .LVU187
 162:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 498              		.loc 1 162 47 is_stmt 0 view .LVU188
 499 0104 EB69     		ldr	r3, [r5, #28]
 500              	.LVL66:
 501              	.LBB160:
 502              	.LBI160:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 503              		.loc 2 900 31 is_stmt 1 view .LVU189
 504              	.LBB161:
 505              		.loc 2 903 3 view .LVU190
 506              		.loc 2 903 10 is_stmt 0 view .LVU191
 507 0106 1BBA     		rev	r3, r3
 508              	.LVL67:
 509              		.loc 2 903 10 view .LVU192
 510              	.LBE161:
 511              	.LBE160:
 162:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 512              		.loc 1 162 45 view .LVU193
 513 0108 0993     		str	r3, [sp, #36]
ARM GAS  /tmp/cchZZbRq.s 			page 31


 163:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     default:
 514              		.loc 1 163 5 is_stmt 1 view .LVU194
 515 010a 91E7     		b	.L4
 516              	.LVL68:
 517              	.L5:
 201:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
 202:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
 203:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Encryption ------------------*/
 204:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   else /* AES encryption */
 205:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 206:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 207:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 518              		.loc 1 207 5 view .LVU195
 519 010c 02A8     		add	r0, sp, #8
 520 010e FFF7FEFF 		bl	CRYP_KeyInit
 521              	.LVL69:
 208:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 209:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Encryption process */
 210:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Encrypt;
 522              		.loc 1 210 5 view .LVU196
 523              		.loc 1 210 42 is_stmt 0 view .LVU197
 524 0112 0023     		movs	r3, #0
 525 0114 ADF82830 		strh	r3, [sp, #40]	@ movhi
 111:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 526              		.loc 1 111 15 view .LVU198
 527 0118 0126     		movs	r6, #1
 528              	.LVL70:
 529              	.L8:
 211:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
 212:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 213:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_ECB;
 530              		.loc 1 213 3 is_stmt 1 view .LVU199
 531              		.loc 1 213 40 is_stmt 0 view .LVU200
 532 011a 2023     		movs	r3, #32
 533 011c ADF82A30 		strh	r3, [sp, #42]	@ movhi
 214:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 534              		.loc 1 214 3 is_stmt 1 view .LVU201
 535              		.loc 1 214 40 is_stmt 0 view .LVU202
 536 0120 8023     		movs	r3, #128
 537 0122 ADF82C30 		strh	r3, [sp, #44]	@ movhi
 215:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_Init(&AES_CRYP_InitStructure);
 538              		.loc 1 215 3 is_stmt 1 view .LVU203
 539 0126 0AA8     		add	r0, sp, #40
 540 0128 FFF7FEFF 		bl	CRYP_Init
 541              	.LVL71:
 216:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 217:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* Flush IN/OUT FIFOs */
 218:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_FIFOFlush();
 542              		.loc 1 218 3 view .LVU204
 543 012c FFF7FEFF 		bl	CRYP_FIFOFlush
 544              	.LVL72:
 219:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 220:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* Enable Crypto processor */
 221:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(ENABLE);
 545              		.loc 1 221 3 view .LVU205
 546 0130 0120     		movs	r0, #1
 547 0132 FFF7FEFF 		bl	CRYP_Cmd
ARM GAS  /tmp/cchZZbRq.s 			page 32


 548              	.LVL73:
 222:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 223:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 549              		.loc 1 223 3 view .LVU206
 550              		.loc 1 223 8 is_stmt 0 view .LVU207
 551 0136 0025     		movs	r5, #0
 552              	.LVL74:
 553              		.loc 1 223 3 view .LVU208
 554 0138 02E0     		b	.L9
 555              	.LVL75:
 556              	.L10:
 224:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 225:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 226:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Write the Input block in the IN FIFO */
 227:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 228:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 229:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 230:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 231:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 232:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 233:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 234:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 235:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 236:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 237:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     counter = 0;
 238:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     do
 239:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 240:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 241:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       counter++;
 242:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 243:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 244:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     if (busystatus != RESET)
 557              		.loc 1 244 5 is_stmt 1 view .LVU209
 558              		.loc 1 244 8 is_stmt 0 view .LVU210
 559 013a 09B3     		cbz	r1, .L19
 245:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****    {
 246:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****        status = ERROR;
 560              		.loc 1 246 15 view .LVU211
 561 013c 0026     		movs	r6, #0
 562              	.LVL76:
 563              	.L12:
 223:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 564              		.loc 1 223 48 is_stmt 1 discriminator 2 view .LVU212
 223:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 565              		.loc 1 223 49 is_stmt 0 discriminator 2 view .LVU213
 566 013e 1035     		adds	r5, r5, #16
 567              	.LVL77:
 568              	.L9:
 223:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 569              		.loc 1 223 12 is_stmt 1 discriminator 1 view .LVU214
 223:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 570              		.loc 1 223 3 is_stmt 0 discriminator 1 view .LVU215
 571 0140 4545     		cmp	r5, r8
 572 0142 2BD2     		bcs	.L13
 223:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 573              		.loc 1 223 25 discriminator 3 view .LVU216
 574 0144 56B3     		cbz	r6, .L13
ARM GAS  /tmp/cchZZbRq.s 			page 33


 227:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 575              		.loc 1 227 5 is_stmt 1 view .LVU217
 576 0146 2068     		ldr	r0, [r4]
 577 0148 FFF7FEFF 		bl	CRYP_DataIn
 578              	.LVL78:
 228:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 579              		.loc 1 228 5 view .LVU218
 229:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 580              		.loc 1 229 5 view .LVU219
 581 014c 6068     		ldr	r0, [r4, #4]
 582 014e FFF7FEFF 		bl	CRYP_DataIn
 583              	.LVL79:
 230:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 584              		.loc 1 230 5 view .LVU220
 231:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 585              		.loc 1 231 5 view .LVU221
 586 0152 A068     		ldr	r0, [r4, #8]
 587 0154 FFF7FEFF 		bl	CRYP_DataIn
 588              	.LVL80:
 232:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 589              		.loc 1 232 5 view .LVU222
 233:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 590              		.loc 1 233 5 view .LVU223
 591 0158 E068     		ldr	r0, [r4, #12]
 592 015a FFF7FEFF 		bl	CRYP_DataIn
 593              	.LVL81:
 234:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 594              		.loc 1 234 5 view .LVU224
 234:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 595              		.loc 1 234 14 is_stmt 0 view .LVU225
 596 015e 1034     		adds	r4, r4, #16
 597              	.LVL82:
 237:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     do
 598              		.loc 1 237 5 is_stmt 1 view .LVU226
 237:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     do
 599              		.loc 1 237 13 is_stmt 0 view .LVU227
 600 0160 0023     		movs	r3, #0
 601 0162 0193     		str	r3, [sp, #4]
 602              	.L11:
 238:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 603              		.loc 1 238 5 is_stmt 1 discriminator 2 view .LVU228
 240:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       counter++;
 604              		.loc 1 240 7 discriminator 2 view .LVU229
 240:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       counter++;
 605              		.loc 1 240 20 is_stmt 0 discriminator 2 view .LVU230
 606 0164 1020     		movs	r0, #16
 607 0166 FFF7FEFF 		bl	CRYP_GetFlagStatus
 608              	.LVL83:
 240:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       counter++;
 609              		.loc 1 240 18 discriminator 2 view .LVU231
 610 016a 0146     		mov	r1, r0
 611              	.LVL84:
 241:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 612              		.loc 1 241 7 is_stmt 1 discriminator 2 view .LVU232
 241:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 613              		.loc 1 241 14 is_stmt 0 discriminator 2 view .LVU233
 614 016c 019A     		ldr	r2, [sp, #4]
ARM GAS  /tmp/cchZZbRq.s 			page 34


 615 016e 0132     		adds	r2, r2, #1
 616 0170 0192     		str	r2, [sp, #4]
 242:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 617              		.loc 1 242 12 is_stmt 1 discriminator 2 view .LVU234
 242:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 618              		.loc 1 242 22 is_stmt 0 discriminator 2 view .LVU235
 619 0172 019B     		ldr	r3, [sp, #4]
 242:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 620              		.loc 1 242 5 discriminator 2 view .LVU236
 621 0174 B3F5803F 		cmp	r3, #65536
 622 0178 DFD0     		beq	.L10
 242:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 623              		.loc 1 242 42 discriminator 1 view .LVU237
 624 017a 0028     		cmp	r0, #0
 625 017c F2D1     		bne	.L11
 626 017e DCE7     		b	.L10
 627              	.L19:
 247:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
 248:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     else
 249:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 250:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 251:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       /* Read the Output block from the Output FIFO */
 252:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 628              		.loc 1 252 7 is_stmt 1 view .LVU238
 629              		.loc 1 252 34 is_stmt 0 view .LVU239
 630 0180 FFF7FEFF 		bl	CRYP_DataOut
 631              	.LVL85:
 632              		.loc 1 252 32 view .LVU240
 633 0184 3860     		str	r0, [r7]
 253:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 634              		.loc 1 253 7 is_stmt 1 view .LVU241
 635              	.LVL86:
 254:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 636              		.loc 1 254 7 view .LVU242
 637              		.loc 1 254 34 is_stmt 0 view .LVU243
 638 0186 FFF7FEFF 		bl	CRYP_DataOut
 639              	.LVL87:
 640              		.loc 1 254 32 view .LVU244
 641 018a 7860     		str	r0, [r7, #4]
 255:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 642              		.loc 1 255 7 is_stmt 1 view .LVU245
 643              	.LVL88:
 256:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 644              		.loc 1 256 7 view .LVU246
 645              		.loc 1 256 34 is_stmt 0 view .LVU247
 646 018c FFF7FEFF 		bl	CRYP_DataOut
 647              	.LVL89:
 648              		.loc 1 256 32 view .LVU248
 649 0190 B860     		str	r0, [r7, #8]
 257:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 650              		.loc 1 257 7 is_stmt 1 view .LVU249
 651              	.LVL90:
 258:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut(); 
 652              		.loc 1 258 7 view .LVU250
 653              		.loc 1 258 34 is_stmt 0 view .LVU251
 654 0192 FFF7FEFF 		bl	CRYP_DataOut
 655              	.LVL91:
ARM GAS  /tmp/cchZZbRq.s 			page 35


 656              		.loc 1 258 32 view .LVU252
 657 0196 F860     		str	r0, [r7, #12]
 259:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 658              		.loc 1 259 7 is_stmt 1 view .LVU253
 659              		.loc 1 259 17 is_stmt 0 view .LVU254
 660 0198 1037     		adds	r7, r7, #16
 661              	.LVL92:
 662              		.loc 1 259 17 view .LVU255
 663 019a D0E7     		b	.L12
 664              	.L13:
 260:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
 261:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
 262:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 263:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* Disable Crypto */
 264:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(DISABLE);
 665              		.loc 1 264 3 is_stmt 1 view .LVU256
 666 019c 0020     		movs	r0, #0
 667 019e FFF7FEFF 		bl	CRYP_Cmd
 668              	.LVL93:
 265:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 266:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   return status; 
 669              		.loc 1 266 3 view .LVU257
 267:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** }
 670              		.loc 1 267 1 is_stmt 0 view .LVU258
 671 01a2 3046     		mov	r0, r6
 672 01a4 0DB0     		add	sp, sp, #52
 673              	.LCFI2:
 674              		.cfi_def_cfa_offset 28
 675              		@ sp needed
 676 01a6 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 677              		.loc 1 267 1 view .LVU259
 678              		.cfi_endproc
 679              	.LFE130:
 681              		.section	.text.CRYP_AES_CBC,"ax",%progbits
 682              		.align	1
 683              		.global	CRYP_AES_CBC
 684              		.syntax unified
 685              		.thumb
 686              		.thumb_func
 687              		.fpu fpv4-sp-d16
 689              	CRYP_AES_CBC:
 690              	.LVL94:
 691              	.LFB131:
 268:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 269:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** /**
 270:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @brief  Encrypt and decrypt using AES in CBC Mode
 271:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Mode: encryption or decryption Mode.
 272:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          This parameter can be one of the following values:
 273:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_ENCRYPT: Encryption
 274:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_DECRYPT: Decryption
 275:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  InitVectors: Initialisation Vectors used for AES algorithm.
 276:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Key: Key used for AES algorithm.
 277:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Keysize: length of the Key, must be a 128, 192 or 256.
 278:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Input: pointer to the Input buffer.
 279:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Ilength: length of the Input buffer, must be a multiple of 16.
 280:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Output: pointer to the returned buffer.
 281:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @retval An ErrorStatus enumeration value:
ARM GAS  /tmp/cchZZbRq.s 			page 36


 282:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          - SUCCESS: Operation done
 283:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          - ERROR: Operation failed
 284:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   */
 285:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** ErrorStatus CRYP_AES_CBC(uint8_t Mode, uint8_t InitVectors[16], uint8_t *Key,
 286:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****                          uint16_t Keysize, uint8_t *Input, uint32_t Ilength,
 287:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****                          uint8_t *Output)
 288:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** {
 692              		.loc 1 288 1 is_stmt 1 view -0
 693              		.cfi_startproc
 694              		@ args = 12, pretend = 0, frame = 64
 695              		@ frame_needed = 0, uses_anonymous_args = 0
 696              		.loc 1 288 1 is_stmt 0 view .LVU261
 697 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 698              	.LCFI3:
 699              		.cfi_def_cfa_offset 32
 700              		.cfi_offset 4, -32
 701              		.cfi_offset 5, -28
 702              		.cfi_offset 6, -24
 703              		.cfi_offset 7, -20
 704              		.cfi_offset 8, -16
 705              		.cfi_offset 9, -12
 706              		.cfi_offset 10, -8
 707              		.cfi_offset 14, -4
 708 0004 90B0     		sub	sp, sp, #64
 709              	.LCFI4:
 710              		.cfi_def_cfa_offset 96
 711 0006 0646     		mov	r6, r0
 712 0008 8946     		mov	r9, r1
 713 000a 1546     		mov	r5, r2
 714 000c 9A46     		mov	r10, r3
 715 000e DDF86480 		ldr	r8, [sp, #100]
 289:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
 716              		.loc 1 289 3 is_stmt 1 view .LVU262
 290:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
 717              		.loc 1 290 3 view .LVU263
 291:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
 718              		.loc 1 291 3 view .LVU264
 292:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   __IO uint32_t counter = 0;
 719              		.loc 1 292 3 view .LVU265
 720              		.loc 1 292 17 is_stmt 0 view .LVU266
 721 0012 0023     		movs	r3, #0
 722              	.LVL95:
 723              		.loc 1 292 17 view .LVU267
 724 0014 0193     		str	r3, [sp, #4]
 293:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t busystatus = 0;
 725              		.loc 1 293 3 is_stmt 1 view .LVU268
 726              	.LVL96:
 294:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   ErrorStatus status = SUCCESS;
 727              		.loc 1 294 3 view .LVU269
 295:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 728              		.loc 1 295 3 view .LVU270
 296:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t inputaddr  = (uint32_t)Input;
 729              		.loc 1 296 3 view .LVU271
 730              		.loc 1 296 12 is_stmt 0 view .LVU272
 731 0016 189C     		ldr	r4, [sp, #96]
 732              	.LVL97:
 297:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t outputaddr = (uint32_t)Output;
ARM GAS  /tmp/cchZZbRq.s 			page 37


 733              		.loc 1 297 3 is_stmt 1 view .LVU273
 734              		.loc 1 297 12 is_stmt 0 view .LVU274
 735 0018 1A9F     		ldr	r7, [sp, #104]
 736              	.LVL98:
 298:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t ivaddr     = (uint32_t)InitVectors;
 737              		.loc 1 298 3 is_stmt 1 view .LVU275
 299:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t i = 0;
 738              		.loc 1 299 3 view .LVU276
 300:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 301:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* Crypto structures initialisation*/
 302:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 739              		.loc 1 302 3 view .LVU277
 740 001a 06A8     		add	r0, sp, #24
 741              	.LVL99:
 742              		.loc 1 302 3 is_stmt 0 view .LVU278
 743 001c FFF7FEFF 		bl	CRYP_KeyStructInit
 744              	.LVL100:
 303:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 304:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   switch(Keysize)
 745              		.loc 1 304 3 is_stmt 1 view .LVU279
 746 0020 BAF1C00F 		cmp	r10, #192
 747 0024 4FD0     		beq	.L21
 748 0026 BAF5807F 		cmp	r10, #256
 749 002a 63D0     		beq	.L22
 750 002c BAF1800F 		cmp	r10, #128
 751 0030 39D0     		beq	.L37
 752              	.LVL101:
 753              	.L23:
 305:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 306:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 128:
 307:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize = CRYP_KeySize_128b;
 308:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 309:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 310:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 311:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 312:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 313:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 314:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 315:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 316:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 192:
 317:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_192b;
 318:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 319:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 320:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 321:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 322:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 323:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 324:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 325:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 326:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 327:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 328:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 329:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 330:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 256:
 331:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_256b;
 332:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 333:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
ARM GAS  /tmp/cchZZbRq.s 			page 38


 334:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 335:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 336:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 337:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 338:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 339:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 340:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 341:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 342:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 343:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 344:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 345:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 346:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 347:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 348:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     default:
 349:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 350:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
 351:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 352:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* CRYP Initialization Vectors */
 353:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
 754              		.loc 1 353 3 view .LVU280
 755              		.loc 1 353 43 is_stmt 0 view .LVU281
 756 0032 D9F80030 		ldr	r3, [r9]
 757              	.LVL102:
 758              	.LBB162:
 759              	.LBI162:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 760              		.loc 2 900 31 is_stmt 1 view .LVU282
 761              	.LBB163:
 762              		.loc 2 903 3 view .LVU283
 763              		.loc 2 903 10 is_stmt 0 view .LVU284
 764 0036 1BBA     		rev	r3, r3
 765              	.LVL103:
 766              		.loc 2 903 10 view .LVU285
 767              	.LBE163:
 768              	.LBE162:
 769              		.loc 1 353 41 view .LVU286
 770 0038 0293     		str	r3, [sp, #8]
 354:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 771              		.loc 1 354 3 is_stmt 1 view .LVU287
 772              	.LVL104:
 355:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
 773              		.loc 1 355 3 view .LVU288
 774              		.loc 1 355 43 is_stmt 0 view .LVU289
 775 003a D9F80430 		ldr	r3, [r9, #4]
 776              	.LVL105:
 777              	.LBB164:
 778              	.LBI164:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 779              		.loc 2 900 31 is_stmt 1 view .LVU290
 780              	.LBB165:
 781              		.loc 2 903 3 view .LVU291
 782              		.loc 2 903 10 is_stmt 0 view .LVU292
 783 003e 1BBA     		rev	r3, r3
 784              	.LVL106:
 785              		.loc 2 903 10 view .LVU293
 786              	.LBE165:
ARM GAS  /tmp/cchZZbRq.s 			page 39


 787              	.LBE164:
 788              		.loc 1 355 41 view .LVU294
 789 0040 0393     		str	r3, [sp, #12]
 356:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 790              		.loc 1 356 3 is_stmt 1 view .LVU295
 791              	.LVL107:
 357:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Left = __REV(*(uint32_t*)(ivaddr));
 792              		.loc 1 357 3 view .LVU296
 793              		.loc 1 357 43 is_stmt 0 view .LVU297
 794 0042 D9F80830 		ldr	r3, [r9, #8]
 795              	.LVL108:
 796              	.LBB166:
 797              	.LBI166:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 798              		.loc 2 900 31 is_stmt 1 view .LVU298
 799              	.LBB167:
 800              		.loc 2 903 3 view .LVU299
 801              		.loc 2 903 10 is_stmt 0 view .LVU300
 802 0046 1BBA     		rev	r3, r3
 803              	.LVL109:
 804              		.loc 2 903 10 view .LVU301
 805              	.LBE167:
 806              	.LBE166:
 807              		.loc 1 357 41 view .LVU302
 808 0048 0493     		str	r3, [sp, #16]
 358:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 809              		.loc 1 358 3 is_stmt 1 view .LVU303
 810              	.LVL110:
 359:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Right= __REV(*(uint32_t*)(ivaddr));
 811              		.loc 1 359 3 view .LVU304
 812              		.loc 1 359 43 is_stmt 0 view .LVU305
 813 004a D9F80C30 		ldr	r3, [r9, #12]
 814              	.LVL111:
 815              	.LBB168:
 816              	.LBI168:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 817              		.loc 2 900 31 is_stmt 1 view .LVU306
 818              	.LBB169:
 819              		.loc 2 903 3 view .LVU307
 820              		.loc 2 903 10 is_stmt 0 view .LVU308
 821 004e 1BBA     		rev	r3, r3
 822              	.LVL112:
 823              		.loc 2 903 10 view .LVU309
 824              	.LBE169:
 825              	.LBE168:
 826              		.loc 1 359 41 view .LVU310
 827 0050 0593     		str	r3, [sp, #20]
 360:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 361:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 362:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Decryption ------------------*/
 363:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   if(Mode == MODE_DECRYPT) /* AES decryption */
 828              		.loc 1 363 3 is_stmt 1 view .LVU311
 829              		.loc 1 363 5 is_stmt 0 view .LVU312
 830 0052 002E     		cmp	r6, #0
 831 0054 6BD1     		bne	.L24
 364:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 365:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Flush IN/OUT FIFOs */
ARM GAS  /tmp/cchZZbRq.s 			page 40


 366:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_FIFOFlush();
 832              		.loc 1 366 5 is_stmt 1 view .LVU313
 833 0056 FFF7FEFF 		bl	CRYP_FIFOFlush
 834              	.LVL113:
 367:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 368:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Key preparation for decryption process */
 369:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 835              		.loc 1 369 5 view .LVU314
 836              		.loc 1 369 41 is_stmt 0 view .LVU315
 837 005a 0423     		movs	r3, #4
 838 005c ADF83830 		strh	r3, [sp, #56]	@ movhi
 370:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_Key;
 839              		.loc 1 370 5 is_stmt 1 view .LVU316
 840              		.loc 1 370 42 is_stmt 0 view .LVU317
 841 0060 3823     		movs	r3, #56
 842 0062 ADF83A30 		strh	r3, [sp, #58]	@ movhi
 371:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_32b;
 843              		.loc 1 371 5 is_stmt 1 view .LVU318
 844              		.loc 1 371 42 is_stmt 0 view .LVU319
 845 0066 0023     		movs	r3, #0
 846 0068 ADF83C30 		strh	r3, [sp, #60]	@ movhi
 372:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 373:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 847              		.loc 1 373 5 is_stmt 1 view .LVU320
 848 006c 0EA8     		add	r0, sp, #56
 849 006e FFF7FEFF 		bl	CRYP_Init
 850              	.LVL114:
 374:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 375:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Key Initialisation */
 376:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 851              		.loc 1 376 5 view .LVU321
 852 0072 06A8     		add	r0, sp, #24
 853 0074 FFF7FEFF 		bl	CRYP_KeyInit
 854              	.LVL115:
 377:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 378:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
 379:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 855              		.loc 1 379 5 view .LVU322
 856 0078 0120     		movs	r0, #1
 857 007a FFF7FEFF 		bl	CRYP_Cmd
 858              	.LVL116:
 859              	.L26:
 380:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 381:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* wait until the Busy flag is RESET */
 382:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     do
 860              		.loc 1 382 5 discriminator 2 view .LVU323
 383:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 384:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 861              		.loc 1 384 7 discriminator 2 view .LVU324
 862              		.loc 1 384 20 is_stmt 0 discriminator 2 view .LVU325
 863 007e 1020     		movs	r0, #16
 864 0080 FFF7FEFF 		bl	CRYP_GetFlagStatus
 865              	.LVL117:
 866              		.loc 1 384 18 discriminator 2 view .LVU326
 867 0084 0246     		mov	r2, r0
 868              	.LVL118:
 385:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       counter++;
ARM GAS  /tmp/cchZZbRq.s 			page 41


 869              		.loc 1 385 7 is_stmt 1 discriminator 2 view .LVU327
 870              		.loc 1 385 14 is_stmt 0 discriminator 2 view .LVU328
 871 0086 019B     		ldr	r3, [sp, #4]
 872 0088 0133     		adds	r3, r3, #1
 873 008a 0193     		str	r3, [sp, #4]
 386:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 874              		.loc 1 386 12 is_stmt 1 discriminator 2 view .LVU329
 875              		.loc 1 386 22 is_stmt 0 discriminator 2 view .LVU330
 876 008c 019B     		ldr	r3, [sp, #4]
 877              		.loc 1 386 5 discriminator 2 view .LVU331
 878 008e B3F5803F 		cmp	r3, #65536
 879 0092 01D0     		beq	.L25
 880              		.loc 1 386 42 discriminator 1 view .LVU332
 881 0094 0028     		cmp	r0, #0
 882 0096 F2D1     		bne	.L26
 883              	.L25:
 387:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 388:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     if (busystatus != RESET)
 884              		.loc 1 388 5 is_stmt 1 view .LVU333
 885              		.loc 1 388 8 is_stmt 0 view .LVU334
 886 0098 002A     		cmp	r2, #0
 887 009a 4FD1     		bne	.L27
 389:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****    {
 390:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****        status = ERROR;
 391:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
 392:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     else
 393:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 394:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       /* Crypto Init for decryption process */  
 395:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 888              		.loc 1 395 7 is_stmt 1 view .LVU335
 889              		.loc 1 395 43 is_stmt 0 view .LVU336
 890 009c 0423     		movs	r3, #4
 891 009e ADF83830 		strh	r3, [sp, #56]	@ movhi
 294:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 892              		.loc 1 294 15 view .LVU337
 893 00a2 0126     		movs	r6, #1
 894 00a4 4AE0     		b	.L27
 895              	.LVL119:
 896              	.L37:
 307:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 897              		.loc 1 307 5 is_stmt 1 view .LVU338
 307:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 898              		.loc 1 307 41 is_stmt 0 view .LVU339
 899 00a6 0023     		movs	r3, #0
 900 00a8 ADF83E30 		strh	r3, [sp, #62]	@ movhi
 308:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 901              		.loc 1 308 5 is_stmt 1 view .LVU340
 308:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 902              		.loc 1 308 47 is_stmt 0 view .LVU341
 903 00ac 2B68     		ldr	r3, [r5]
 904              	.LVL120:
 905              	.LBB170:
 906              	.LBI170:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 907              		.loc 2 900 31 is_stmt 1 view .LVU342
 908              	.LBB171:
 909              		.loc 2 903 3 view .LVU343
ARM GAS  /tmp/cchZZbRq.s 			page 42


 910              		.loc 2 903 10 is_stmt 0 view .LVU344
 911 00ae 1BBA     		rev	r3, r3
 912              	.LVL121:
 913              		.loc 2 903 10 view .LVU345
 914              	.LBE171:
 915              	.LBE170:
 308:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 916              		.loc 1 308 45 view .LVU346
 917 00b0 0A93     		str	r3, [sp, #40]
 309:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 918              		.loc 1 309 5 is_stmt 1 view .LVU347
 919              	.LVL122:
 310:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 920              		.loc 1 310 5 view .LVU348
 310:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 921              		.loc 1 310 47 is_stmt 0 view .LVU349
 922 00b2 6B68     		ldr	r3, [r5, #4]
 923              	.LVL123:
 924              	.LBB172:
 925              	.LBI172:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 926              		.loc 2 900 31 is_stmt 1 view .LVU350
 927              	.LBB173:
 928              		.loc 2 903 3 view .LVU351
 929              		.loc 2 903 10 is_stmt 0 view .LVU352
 930 00b4 1BBA     		rev	r3, r3
 931              	.LVL124:
 932              		.loc 2 903 10 view .LVU353
 933              	.LBE173:
 934              	.LBE172:
 310:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 935              		.loc 1 310 45 view .LVU354
 936 00b6 0B93     		str	r3, [sp, #44]
 311:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 937              		.loc 1 311 5 is_stmt 1 view .LVU355
 938              	.LVL125:
 312:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 939              		.loc 1 312 5 view .LVU356
 312:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 940              		.loc 1 312 47 is_stmt 0 view .LVU357
 941 00b8 AB68     		ldr	r3, [r5, #8]
 942              	.LVL126:
 943              	.LBB174:
 944              	.LBI174:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 945              		.loc 2 900 31 is_stmt 1 view .LVU358
 946              	.LBB175:
 947              		.loc 2 903 3 view .LVU359
 948              		.loc 2 903 10 is_stmt 0 view .LVU360
 949 00ba 1BBA     		rev	r3, r3
 950              	.LVL127:
 951              		.loc 2 903 10 view .LVU361
 952              	.LBE175:
 953              	.LBE174:
 312:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 954              		.loc 1 312 45 view .LVU362
 955 00bc 0C93     		str	r3, [sp, #48]
ARM GAS  /tmp/cchZZbRq.s 			page 43


 313:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 956              		.loc 1 313 5 is_stmt 1 view .LVU363
 957              	.LVL128:
 314:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 958              		.loc 1 314 5 view .LVU364
 314:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 959              		.loc 1 314 47 is_stmt 0 view .LVU365
 960 00be EB68     		ldr	r3, [r5, #12]
 961              	.LVL129:
 962              	.LBB176:
 963              	.LBI176:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 964              		.loc 2 900 31 is_stmt 1 view .LVU366
 965              	.LBB177:
 966              		.loc 2 903 3 view .LVU367
 967              		.loc 2 903 10 is_stmt 0 view .LVU368
 968 00c0 1BBA     		rev	r3, r3
 969              	.LVL130:
 970              		.loc 2 903 10 view .LVU369
 971              	.LBE177:
 972              	.LBE176:
 314:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 973              		.loc 1 314 45 view .LVU370
 974 00c2 0D93     		str	r3, [sp, #52]
 315:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 192:
 975              		.loc 1 315 5 is_stmt 1 view .LVU371
 976 00c4 B5E7     		b	.L23
 977              	.LVL131:
 978              	.L21:
 317:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 979              		.loc 1 317 5 view .LVU372
 317:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 980              		.loc 1 317 42 is_stmt 0 view .LVU373
 981 00c6 4FF48073 		mov	r3, #256
 982 00ca ADF83E30 		strh	r3, [sp, #62]	@ movhi
 318:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 983              		.loc 1 318 5 is_stmt 1 view .LVU374
 318:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 984              		.loc 1 318 47 is_stmt 0 view .LVU375
 985 00ce 2B68     		ldr	r3, [r5]
 986              	.LVL132:
 987              	.LBB178:
 988              	.LBI178:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 989              		.loc 2 900 31 is_stmt 1 view .LVU376
 990              	.LBB179:
 991              		.loc 2 903 3 view .LVU377
 992              		.loc 2 903 10 is_stmt 0 view .LVU378
 993 00d0 1BBA     		rev	r3, r3
 994              	.LVL133:
 995              		.loc 2 903 10 view .LVU379
 996              	.LBE179:
 997              	.LBE178:
 318:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 998              		.loc 1 318 45 view .LVU380
 999 00d2 0893     		str	r3, [sp, #32]
 319:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
ARM GAS  /tmp/cchZZbRq.s 			page 44


 1000              		.loc 1 319 5 is_stmt 1 view .LVU381
 1001              	.LVL134:
 320:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1002              		.loc 1 320 5 view .LVU382
 320:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1003              		.loc 1 320 47 is_stmt 0 view .LVU383
 1004 00d4 6B68     		ldr	r3, [r5, #4]
 1005              	.LVL135:
 1006              	.LBB180:
 1007              	.LBI180:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 1008              		.loc 2 900 31 is_stmt 1 view .LVU384
 1009              	.LBB181:
 1010              		.loc 2 903 3 view .LVU385
 1011              		.loc 2 903 10 is_stmt 0 view .LVU386
 1012 00d6 1BBA     		rev	r3, r3
 1013              	.LVL136:
 1014              		.loc 2 903 10 view .LVU387
 1015              	.LBE181:
 1016              	.LBE180:
 320:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1017              		.loc 1 320 45 view .LVU388
 1018 00d8 0993     		str	r3, [sp, #36]
 321:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 1019              		.loc 1 321 5 is_stmt 1 view .LVU389
 1020              	.LVL137:
 322:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1021              		.loc 1 322 5 view .LVU390
 322:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1022              		.loc 1 322 47 is_stmt 0 view .LVU391
 1023 00da AB68     		ldr	r3, [r5, #8]
 1024              	.LVL138:
 1025              	.LBB182:
 1026              	.LBI182:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 1027              		.loc 2 900 31 is_stmt 1 view .LVU392
 1028              	.LBB183:
 1029              		.loc 2 903 3 view .LVU393
 1030              		.loc 2 903 10 is_stmt 0 view .LVU394
 1031 00dc 1BBA     		rev	r3, r3
 1032              	.LVL139:
 1033              		.loc 2 903 10 view .LVU395
 1034              	.LBE183:
 1035              	.LBE182:
 322:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1036              		.loc 1 322 45 view .LVU396
 1037 00de 0A93     		str	r3, [sp, #40]
 323:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 1038              		.loc 1 323 5 is_stmt 1 view .LVU397
 1039              	.LVL140:
 324:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1040              		.loc 1 324 5 view .LVU398
 324:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1041              		.loc 1 324 47 is_stmt 0 view .LVU399
 1042 00e0 EB68     		ldr	r3, [r5, #12]
 1043              	.LVL141:
 1044              	.LBB184:
ARM GAS  /tmp/cchZZbRq.s 			page 45


 1045              	.LBI184:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 1046              		.loc 2 900 31 is_stmt 1 view .LVU400
 1047              	.LBB185:
 1048              		.loc 2 903 3 view .LVU401
 1049              		.loc 2 903 10 is_stmt 0 view .LVU402
 1050 00e2 1BBA     		rev	r3, r3
 1051              	.LVL142:
 1052              		.loc 2 903 10 view .LVU403
 1053              	.LBE185:
 1054              	.LBE184:
 324:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1055              		.loc 1 324 45 view .LVU404
 1056 00e4 0B93     		str	r3, [sp, #44]
 325:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 1057              		.loc 1 325 5 is_stmt 1 view .LVU405
 1058              	.LVL143:
 326:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1059              		.loc 1 326 5 view .LVU406
 326:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1060              		.loc 1 326 47 is_stmt 0 view .LVU407
 1061 00e6 2B69     		ldr	r3, [r5, #16]
 1062              	.LVL144:
 1063              	.LBB186:
 1064              	.LBI186:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 1065              		.loc 2 900 31 is_stmt 1 view .LVU408
 1066              	.LBB187:
 1067              		.loc 2 903 3 view .LVU409
 1068              		.loc 2 903 10 is_stmt 0 view .LVU410
 1069 00e8 1BBA     		rev	r3, r3
 1070              	.LVL145:
 1071              		.loc 2 903 10 view .LVU411
 1072              	.LBE187:
 1073              	.LBE186:
 326:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1074              		.loc 1 326 45 view .LVU412
 1075 00ea 0C93     		str	r3, [sp, #48]
 327:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 1076              		.loc 1 327 5 is_stmt 1 view .LVU413
 1077              	.LVL146:
 328:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 1078              		.loc 1 328 5 view .LVU414
 328:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 1079              		.loc 1 328 47 is_stmt 0 view .LVU415
 1080 00ec 6B69     		ldr	r3, [r5, #20]
 1081              	.LVL147:
 1082              	.LBB188:
 1083              	.LBI188:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 1084              		.loc 2 900 31 is_stmt 1 view .LVU416
 1085              	.LBB189:
 1086              		.loc 2 903 3 view .LVU417
 1087              		.loc 2 903 10 is_stmt 0 view .LVU418
 1088 00ee 1BBA     		rev	r3, r3
 1089              	.LVL148:
 1090              		.loc 2 903 10 view .LVU419
ARM GAS  /tmp/cchZZbRq.s 			page 46


 1091              	.LBE189:
 1092              	.LBE188:
 328:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 1093              		.loc 1 328 45 view .LVU420
 1094 00f0 0D93     		str	r3, [sp, #52]
 329:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 256:
 1095              		.loc 1 329 5 is_stmt 1 view .LVU421
 1096 00f2 9EE7     		b	.L23
 1097              	.LVL149:
 1098              	.L22:
 331:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 1099              		.loc 1 331 5 view .LVU422
 331:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 1100              		.loc 1 331 42 is_stmt 0 view .LVU423
 1101 00f4 4FF40073 		mov	r3, #512
 1102 00f8 ADF83E30 		strh	r3, [sp, #62]	@ movhi
 332:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1103              		.loc 1 332 5 is_stmt 1 view .LVU424
 332:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1104              		.loc 1 332 47 is_stmt 0 view .LVU425
 1105 00fc 2B68     		ldr	r3, [r5]
 1106              	.LVL150:
 1107              	.LBB190:
 1108              	.LBI190:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 1109              		.loc 2 900 31 is_stmt 1 view .LVU426
 1110              	.LBB191:
 1111              		.loc 2 903 3 view .LVU427
 1112              		.loc 2 903 10 is_stmt 0 view .LVU428
 1113 00fe 1BBA     		rev	r3, r3
 1114              	.LVL151:
 1115              		.loc 2 903 10 view .LVU429
 1116              	.LBE191:
 1117              	.LBE190:
 332:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1118              		.loc 1 332 45 view .LVU430
 1119 0100 0693     		str	r3, [sp, #24]
 333:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 1120              		.loc 1 333 5 is_stmt 1 view .LVU431
 1121              	.LVL152:
 334:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1122              		.loc 1 334 5 view .LVU432
 334:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1123              		.loc 1 334 47 is_stmt 0 view .LVU433
 1124 0102 6B68     		ldr	r3, [r5, #4]
 1125              	.LVL153:
 1126              	.LBB192:
 1127              	.LBI192:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 1128              		.loc 2 900 31 is_stmt 1 view .LVU434
 1129              	.LBB193:
 1130              		.loc 2 903 3 view .LVU435
 1131              		.loc 2 903 10 is_stmt 0 view .LVU436
 1132 0104 1BBA     		rev	r3, r3
 1133              	.LVL154:
 1134              		.loc 2 903 10 view .LVU437
 1135              	.LBE193:
ARM GAS  /tmp/cchZZbRq.s 			page 47


 1136              	.LBE192:
 334:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1137              		.loc 1 334 45 view .LVU438
 1138 0106 0793     		str	r3, [sp, #28]
 335:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 1139              		.loc 1 335 5 is_stmt 1 view .LVU439
 1140              	.LVL155:
 336:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1141              		.loc 1 336 5 view .LVU440
 336:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1142              		.loc 1 336 47 is_stmt 0 view .LVU441
 1143 0108 AB68     		ldr	r3, [r5, #8]
 1144              	.LVL156:
 1145              	.LBB194:
 1146              	.LBI194:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 1147              		.loc 2 900 31 is_stmt 1 view .LVU442
 1148              	.LBB195:
 1149              		.loc 2 903 3 view .LVU443
 1150              		.loc 2 903 10 is_stmt 0 view .LVU444
 1151 010a 1BBA     		rev	r3, r3
 1152              	.LVL157:
 1153              		.loc 2 903 10 view .LVU445
 1154              	.LBE195:
 1155              	.LBE194:
 336:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1156              		.loc 1 336 45 view .LVU446
 1157 010c 0893     		str	r3, [sp, #32]
 337:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 1158              		.loc 1 337 5 is_stmt 1 view .LVU447
 1159              	.LVL158:
 338:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1160              		.loc 1 338 5 view .LVU448
 338:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1161              		.loc 1 338 47 is_stmt 0 view .LVU449
 1162 010e EB68     		ldr	r3, [r5, #12]
 1163              	.LVL159:
 1164              	.LBB196:
 1165              	.LBI196:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 1166              		.loc 2 900 31 is_stmt 1 view .LVU450
 1167              	.LBB197:
 1168              		.loc 2 903 3 view .LVU451
 1169              		.loc 2 903 10 is_stmt 0 view .LVU452
 1170 0110 1BBA     		rev	r3, r3
 1171              	.LVL160:
 1172              		.loc 2 903 10 view .LVU453
 1173              	.LBE197:
 1174              	.LBE196:
 338:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1175              		.loc 1 338 45 view .LVU454
 1176 0112 0993     		str	r3, [sp, #36]
 339:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 1177              		.loc 1 339 5 is_stmt 1 view .LVU455
 1178              	.LVL161:
 340:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1179              		.loc 1 340 5 view .LVU456
ARM GAS  /tmp/cchZZbRq.s 			page 48


 340:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1180              		.loc 1 340 47 is_stmt 0 view .LVU457
 1181 0114 2B69     		ldr	r3, [r5, #16]
 1182              	.LVL162:
 1183              	.LBB198:
 1184              	.LBI198:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 1185              		.loc 2 900 31 is_stmt 1 view .LVU458
 1186              	.LBB199:
 1187              		.loc 2 903 3 view .LVU459
 1188              		.loc 2 903 10 is_stmt 0 view .LVU460
 1189 0116 1BBA     		rev	r3, r3
 1190              	.LVL163:
 1191              		.loc 2 903 10 view .LVU461
 1192              	.LBE199:
 1193              	.LBE198:
 340:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1194              		.loc 1 340 45 view .LVU462
 1195 0118 0A93     		str	r3, [sp, #40]
 341:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 1196              		.loc 1 341 5 is_stmt 1 view .LVU463
 1197              	.LVL164:
 342:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1198              		.loc 1 342 5 view .LVU464
 342:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1199              		.loc 1 342 47 is_stmt 0 view .LVU465
 1200 011a 6B69     		ldr	r3, [r5, #20]
 1201              	.LVL165:
 1202              	.LBB200:
 1203              	.LBI200:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 1204              		.loc 2 900 31 is_stmt 1 view .LVU466
 1205              	.LBB201:
 1206              		.loc 2 903 3 view .LVU467
 1207              		.loc 2 903 10 is_stmt 0 view .LVU468
 1208 011c 1BBA     		rev	r3, r3
 1209              	.LVL166:
 1210              		.loc 2 903 10 view .LVU469
 1211              	.LBE201:
 1212              	.LBE200:
 342:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1213              		.loc 1 342 45 view .LVU470
 1214 011e 0B93     		str	r3, [sp, #44]
 343:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 1215              		.loc 1 343 5 is_stmt 1 view .LVU471
 1216              	.LVL167:
 344:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1217              		.loc 1 344 5 view .LVU472
 344:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1218              		.loc 1 344 47 is_stmt 0 view .LVU473
 1219 0120 AB69     		ldr	r3, [r5, #24]
 1220              	.LVL168:
 1221              	.LBB202:
 1222              	.LBI202:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 1223              		.loc 2 900 31 is_stmt 1 view .LVU474
 1224              	.LBB203:
ARM GAS  /tmp/cchZZbRq.s 			page 49


 1225              		.loc 2 903 3 view .LVU475
 1226              		.loc 2 903 10 is_stmt 0 view .LVU476
 1227 0122 1BBA     		rev	r3, r3
 1228              	.LVL169:
 1229              		.loc 2 903 10 view .LVU477
 1230              	.LBE203:
 1231              	.LBE202:
 344:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1232              		.loc 1 344 45 view .LVU478
 1233 0124 0C93     		str	r3, [sp, #48]
 345:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 1234              		.loc 1 345 5 is_stmt 1 view .LVU479
 1235              	.LVL170:
 346:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 1236              		.loc 1 346 5 view .LVU480
 346:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 1237              		.loc 1 346 47 is_stmt 0 view .LVU481
 1238 0126 EB69     		ldr	r3, [r5, #28]
 1239              	.LVL171:
 1240              	.LBB204:
 1241              	.LBI204:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 1242              		.loc 2 900 31 is_stmt 1 view .LVU482
 1243              	.LBB205:
 1244              		.loc 2 903 3 view .LVU483
 1245              		.loc 2 903 10 is_stmt 0 view .LVU484
 1246 0128 1BBA     		rev	r3, r3
 1247              	.LVL172:
 1248              		.loc 2 903 10 view .LVU485
 1249              	.LBE205:
 1250              	.LBE204:
 346:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 1251              		.loc 1 346 45 view .LVU486
 1252 012a 0D93     		str	r3, [sp, #52]
 347:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     default:
 1253              		.loc 1 347 5 is_stmt 1 view .LVU487
 1254 012c 81E7     		b	.L23
 1255              	.LVL173:
 1256              	.L24:
 396:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
 397:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
 398:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Encryption ------------------*/
 399:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   else /* AES encryption */
 400:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 401:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 1257              		.loc 1 401 5 view .LVU488
 1258 012e 06A8     		add	r0, sp, #24
 1259 0130 FFF7FEFF 		bl	CRYP_KeyInit
 1260              	.LVL174:
 402:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 403:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Encryption process */
 404:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Encrypt;
 1261              		.loc 1 404 5 view .LVU489
 1262              		.loc 1 404 42 is_stmt 0 view .LVU490
 1263 0134 0023     		movs	r3, #0
 1264 0136 ADF83830 		strh	r3, [sp, #56]	@ movhi
 294:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
ARM GAS  /tmp/cchZZbRq.s 			page 50


 1265              		.loc 1 294 15 view .LVU491
 1266 013a 0126     		movs	r6, #1
 1267              	.LVL175:
 1268              	.L27:
 405:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
 406:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CBC;
 1269              		.loc 1 406 3 is_stmt 1 view .LVU492
 1270              		.loc 1 406 40 is_stmt 0 view .LVU493
 1271 013c 2823     		movs	r3, #40
 1272 013e ADF83A30 		strh	r3, [sp, #58]	@ movhi
 407:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 1273              		.loc 1 407 3 is_stmt 1 view .LVU494
 1274              		.loc 1 407 40 is_stmt 0 view .LVU495
 1275 0142 8023     		movs	r3, #128
 1276 0144 ADF83C30 		strh	r3, [sp, #60]	@ movhi
 408:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_Init(&AES_CRYP_InitStructure);
 1277              		.loc 1 408 3 is_stmt 1 view .LVU496
 1278 0148 0EA8     		add	r0, sp, #56
 1279 014a FFF7FEFF 		bl	CRYP_Init
 1280              	.LVL176:
 409:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 410:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* CRYP Initialization Vectors */
 411:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_IVInit(&AES_CRYP_IVInitStructure);
 1281              		.loc 1 411 3 view .LVU497
 1282 014e 02A8     		add	r0, sp, #8
 1283 0150 FFF7FEFF 		bl	CRYP_IVInit
 1284              	.LVL177:
 412:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 413:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* Flush IN/OUT FIFOs */
 414:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_FIFOFlush();
 1285              		.loc 1 414 3 view .LVU498
 1286 0154 FFF7FEFF 		bl	CRYP_FIFOFlush
 1287              	.LVL178:
 415:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 416:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* Enable Crypto processor */
 417:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(ENABLE);
 1288              		.loc 1 417 3 view .LVU499
 1289 0158 0120     		movs	r0, #1
 1290 015a FFF7FEFF 		bl	CRYP_Cmd
 1291              	.LVL179:
 418:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 419:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 420:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 1292              		.loc 1 420 3 view .LVU500
 1293              		.loc 1 420 8 is_stmt 0 view .LVU501
 1294 015e 0025     		movs	r5, #0
 1295              	.LVL180:
 1296              		.loc 1 420 3 view .LVU502
 1297 0160 02E0     		b	.L28
 1298              	.LVL181:
 1299              	.L29:
 421:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 422:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 423:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Write the Input block in the IN FIFO */
 424:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 425:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 426:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
ARM GAS  /tmp/cchZZbRq.s 			page 51


 427:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 428:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 429:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 430:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 431:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 432:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 433:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     counter = 0;
 434:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     do
 435:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 436:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 437:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       counter++;
 438:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 439:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 440:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     if (busystatus != RESET)
 1300              		.loc 1 440 5 is_stmt 1 view .LVU503
 1301              		.loc 1 440 8 is_stmt 0 view .LVU504
 1302 0162 0AB3     		cbz	r2, .L38
 441:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****    {
 442:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****        status = ERROR;
 1303              		.loc 1 442 15 view .LVU505
 1304 0164 0026     		movs	r6, #0
 1305              	.LVL182:
 1306              	.L31:
 420:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 1307              		.loc 1 420 48 is_stmt 1 discriminator 2 view .LVU506
 420:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 1308              		.loc 1 420 49 is_stmt 0 discriminator 2 view .LVU507
 1309 0166 1035     		adds	r5, r5, #16
 1310              	.LVL183:
 1311              	.L28:
 420:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 1312              		.loc 1 420 12 is_stmt 1 discriminator 1 view .LVU508
 420:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 1313              		.loc 1 420 3 is_stmt 0 discriminator 1 view .LVU509
 1314 0168 4545     		cmp	r5, r8
 1315 016a 2BD2     		bcs	.L32
 420:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 1316              		.loc 1 420 25 discriminator 3 view .LVU510
 1317 016c 56B3     		cbz	r6, .L32
 424:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 1318              		.loc 1 424 5 is_stmt 1 view .LVU511
 1319 016e 2068     		ldr	r0, [r4]
 1320 0170 FFF7FEFF 		bl	CRYP_DataIn
 1321              	.LVL184:
 425:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 1322              		.loc 1 425 5 view .LVU512
 426:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 1323              		.loc 1 426 5 view .LVU513
 1324 0174 6068     		ldr	r0, [r4, #4]
 1325 0176 FFF7FEFF 		bl	CRYP_DataIn
 1326              	.LVL185:
 427:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 1327              		.loc 1 427 5 view .LVU514
 428:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 1328              		.loc 1 428 5 view .LVU515
 1329 017a A068     		ldr	r0, [r4, #8]
 1330 017c FFF7FEFF 		bl	CRYP_DataIn
ARM GAS  /tmp/cchZZbRq.s 			page 52


 1331              	.LVL186:
 429:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 1332              		.loc 1 429 5 view .LVU516
 430:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 1333              		.loc 1 430 5 view .LVU517
 1334 0180 E068     		ldr	r0, [r4, #12]
 1335 0182 FFF7FEFF 		bl	CRYP_DataIn
 1336              	.LVL187:
 431:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 1337              		.loc 1 431 5 view .LVU518
 431:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 1338              		.loc 1 431 14 is_stmt 0 view .LVU519
 1339 0186 1034     		adds	r4, r4, #16
 1340              	.LVL188:
 433:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     do
 1341              		.loc 1 433 5 is_stmt 1 view .LVU520
 433:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     do
 1342              		.loc 1 433 13 is_stmt 0 view .LVU521
 1343 0188 0023     		movs	r3, #0
 1344 018a 0193     		str	r3, [sp, #4]
 1345              	.L30:
 434:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 1346              		.loc 1 434 5 is_stmt 1 discriminator 2 view .LVU522
 436:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       counter++;
 1347              		.loc 1 436 7 discriminator 2 view .LVU523
 436:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       counter++;
 1348              		.loc 1 436 20 is_stmt 0 discriminator 2 view .LVU524
 1349 018c 1020     		movs	r0, #16
 1350 018e FFF7FEFF 		bl	CRYP_GetFlagStatus
 1351              	.LVL189:
 436:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       counter++;
 1352              		.loc 1 436 18 discriminator 2 view .LVU525
 1353 0192 0246     		mov	r2, r0
 1354              	.LVL190:
 437:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 1355              		.loc 1 437 7 is_stmt 1 discriminator 2 view .LVU526
 437:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 1356              		.loc 1 437 14 is_stmt 0 discriminator 2 view .LVU527
 1357 0194 019B     		ldr	r3, [sp, #4]
 1358 0196 0133     		adds	r3, r3, #1
 1359 0198 0193     		str	r3, [sp, #4]
 438:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 1360              		.loc 1 438 12 is_stmt 1 discriminator 2 view .LVU528
 438:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 1361              		.loc 1 438 22 is_stmt 0 discriminator 2 view .LVU529
 1362 019a 019B     		ldr	r3, [sp, #4]
 438:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 1363              		.loc 1 438 5 discriminator 2 view .LVU530
 1364 019c B3F5803F 		cmp	r3, #65536
 1365 01a0 DFD0     		beq	.L29
 438:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 1366              		.loc 1 438 42 discriminator 1 view .LVU531
 1367 01a2 0028     		cmp	r0, #0
 1368 01a4 F2D1     		bne	.L30
 1369 01a6 DCE7     		b	.L29
 1370              	.L38:
 443:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
ARM GAS  /tmp/cchZZbRq.s 			page 53


 444:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     else
 445:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 446:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 447:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       /* Read the Output block from the Output FIFO */
 448:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 1371              		.loc 1 448 7 is_stmt 1 view .LVU532
 1372              		.loc 1 448 34 is_stmt 0 view .LVU533
 1373 01a8 FFF7FEFF 		bl	CRYP_DataOut
 1374              	.LVL191:
 1375              		.loc 1 448 32 view .LVU534
 1376 01ac 3860     		str	r0, [r7]
 449:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 1377              		.loc 1 449 7 is_stmt 1 view .LVU535
 1378              	.LVL192:
 450:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 1379              		.loc 1 450 7 view .LVU536
 1380              		.loc 1 450 34 is_stmt 0 view .LVU537
 1381 01ae FFF7FEFF 		bl	CRYP_DataOut
 1382              	.LVL193:
 1383              		.loc 1 450 32 view .LVU538
 1384 01b2 7860     		str	r0, [r7, #4]
 451:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 1385              		.loc 1 451 7 is_stmt 1 view .LVU539
 1386              	.LVL194:
 452:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 1387              		.loc 1 452 7 view .LVU540
 1388              		.loc 1 452 34 is_stmt 0 view .LVU541
 1389 01b4 FFF7FEFF 		bl	CRYP_DataOut
 1390              	.LVL195:
 1391              		.loc 1 452 32 view .LVU542
 1392 01b8 B860     		str	r0, [r7, #8]
 453:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 1393              		.loc 1 453 7 is_stmt 1 view .LVU543
 1394              	.LVL196:
 454:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 1395              		.loc 1 454 7 view .LVU544
 1396              		.loc 1 454 34 is_stmt 0 view .LVU545
 1397 01ba FFF7FEFF 		bl	CRYP_DataOut
 1398              	.LVL197:
 1399              		.loc 1 454 32 view .LVU546
 1400 01be F860     		str	r0, [r7, #12]
 455:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 1401              		.loc 1 455 7 is_stmt 1 view .LVU547
 1402              		.loc 1 455 17 is_stmt 0 view .LVU548
 1403 01c0 1037     		adds	r7, r7, #16
 1404              	.LVL198:
 1405              		.loc 1 455 17 view .LVU549
 1406 01c2 D0E7     		b	.L31
 1407              	.L32:
 456:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
 457:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
 458:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 459:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* Disable Crypto */
 460:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(DISABLE);
 1408              		.loc 1 460 3 is_stmt 1 view .LVU550
 1409 01c4 0020     		movs	r0, #0
 1410 01c6 FFF7FEFF 		bl	CRYP_Cmd
ARM GAS  /tmp/cchZZbRq.s 			page 54


 1411              	.LVL199:
 461:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 462:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   return status;
 1412              		.loc 1 462 3 view .LVU551
 463:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** }
 1413              		.loc 1 463 1 is_stmt 0 view .LVU552
 1414 01ca 3046     		mov	r0, r6
 1415 01cc 10B0     		add	sp, sp, #64
 1416              	.LCFI5:
 1417              		.cfi_def_cfa_offset 32
 1418              		@ sp needed
 1419 01ce BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 1420              		.loc 1 463 1 view .LVU553
 1421              		.cfi_endproc
 1422              	.LFE131:
 1424              		.section	.text.CRYP_AES_CTR,"ax",%progbits
 1425              		.align	1
 1426              		.global	CRYP_AES_CTR
 1427              		.syntax unified
 1428              		.thumb
 1429              		.thumb_func
 1430              		.fpu fpv4-sp-d16
 1432              	CRYP_AES_CTR:
 1433              	.LVL200:
 1434              	.LFB132:
 464:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 465:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** /**
 466:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @brief  Encrypt and decrypt using AES in CTR Mode
 467:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Mode: encryption or decryption Mode.
 468:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *           This parameter can be one of the following values:
 469:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_ENCRYPT: Encryption
 470:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_DECRYPT: Decryption
 471:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  InitVectors: Initialisation Vectors used for AES algorithm.
 472:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Key: Key used for AES algorithm.
 473:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Keysize: length of the Key, must be a 128, 192 or 256.
 474:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Input: pointer to the Input buffer.
 475:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Ilength: length of the Input buffer, must be a multiple of 16.
 476:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Output: pointer to the returned buffer.
 477:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @retval An ErrorStatus enumeration value:
 478:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          - SUCCESS: Operation done
 479:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          - ERROR: Operation failed
 480:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   */
 481:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** ErrorStatus CRYP_AES_CTR(uint8_t Mode, uint8_t InitVectors[16], uint8_t *Key, 
 482:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****                          uint16_t Keysize, uint8_t *Input, uint32_t Ilength,
 483:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****                          uint8_t *Output)
 484:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** {
 1435              		.loc 1 484 1 is_stmt 1 view -0
 1436              		.cfi_startproc
 1437              		@ args = 12, pretend = 0, frame = 64
 1438              		@ frame_needed = 0, uses_anonymous_args = 0
 1439              		.loc 1 484 1 is_stmt 0 view .LVU555
 1440 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 1441              	.LCFI6:
 1442              		.cfi_def_cfa_offset 32
 1443              		.cfi_offset 4, -32
 1444              		.cfi_offset 5, -28
 1445              		.cfi_offset 6, -24
ARM GAS  /tmp/cchZZbRq.s 			page 55


 1446              		.cfi_offset 7, -20
 1447              		.cfi_offset 8, -16
 1448              		.cfi_offset 9, -12
 1449              		.cfi_offset 10, -8
 1450              		.cfi_offset 14, -4
 1451 0004 90B0     		sub	sp, sp, #64
 1452              	.LCFI7:
 1453              		.cfi_def_cfa_offset 96
 1454 0006 8246     		mov	r10, r0
 1455 0008 0F46     		mov	r7, r1
 1456 000a 1546     		mov	r5, r2
 1457 000c 9946     		mov	r9, r3
 1458 000e DDF86480 		ldr	r8, [sp, #100]
 485:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
 1459              		.loc 1 485 3 is_stmt 1 view .LVU556
 486:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
 1460              		.loc 1 486 3 view .LVU557
 487:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
 1461              		.loc 1 487 3 view .LVU558
 488:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   __IO uint32_t counter = 0;
 1462              		.loc 1 488 3 view .LVU559
 1463              		.loc 1 488 17 is_stmt 0 view .LVU560
 1464 0012 0023     		movs	r3, #0
 1465              	.LVL201:
 1466              		.loc 1 488 17 view .LVU561
 1467 0014 0193     		str	r3, [sp, #4]
 489:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t busystatus = 0;
 1468              		.loc 1 489 3 is_stmt 1 view .LVU562
 1469              	.LVL202:
 490:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   ErrorStatus status = SUCCESS;
 1470              		.loc 1 490 3 view .LVU563
 491:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 1471              		.loc 1 491 3 view .LVU564
 492:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t inputaddr  = (uint32_t)Input;
 1472              		.loc 1 492 3 view .LVU565
 1473              		.loc 1 492 12 is_stmt 0 view .LVU566
 1474 0016 189C     		ldr	r4, [sp, #96]
 1475              	.LVL203:
 493:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t outputaddr = (uint32_t)Output;
 1476              		.loc 1 493 3 is_stmt 1 view .LVU567
 1477              		.loc 1 493 12 is_stmt 0 view .LVU568
 1478 0018 1A9E     		ldr	r6, [sp, #104]
 1479              	.LVL204:
 494:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t ivaddr     = (uint32_t)InitVectors;
 1480              		.loc 1 494 3 is_stmt 1 view .LVU569
 495:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t i = 0;
 1481              		.loc 1 495 3 view .LVU570
 496:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 497:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* Crypto structures initialisation*/
 498:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 1482              		.loc 1 498 3 view .LVU571
 1483 001a 06A8     		add	r0, sp, #24
 1484              	.LVL205:
 1485              		.loc 1 498 3 is_stmt 0 view .LVU572
 1486 001c FFF7FEFF 		bl	CRYP_KeyStructInit
 1487              	.LVL206:
 499:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
ARM GAS  /tmp/cchZZbRq.s 			page 56


 500:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   switch(Keysize)
 1488              		.loc 1 500 3 is_stmt 1 view .LVU573
 1489 0020 B9F1C00F 		cmp	r9, #192
 1490 0024 3ED0     		beq	.L40
 1491 0026 B9F5807F 		cmp	r9, #256
 1492 002a 52D0     		beq	.L41
 1493 002c B9F1800F 		cmp	r9, #128
 1494 0030 28D0     		beq	.L53
 1495              	.LVL207:
 1496              	.L42:
 501:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 502:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 128:
 503:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize = CRYP_KeySize_128b;
 504:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 505:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 506:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 507:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 508:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 509:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 510:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 511:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 512:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 192:
 513:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_192b;
 514:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 515:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 516:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 517:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 518:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 519:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 520:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 521:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 522:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 523:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 524:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 525:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 526:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 256:
 527:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_256b;
 528:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 529:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 530:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 531:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 532:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 533:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 534:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 535:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 536:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 537:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 538:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 539:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 540:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 541:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 542:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 543:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 544:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     default:
 545:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 546:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
 547:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* CRYP Initialization Vectors */
ARM GAS  /tmp/cchZZbRq.s 			page 57


 548:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
 1497              		.loc 1 548 3 view .LVU574
 1498              		.loc 1 548 43 is_stmt 0 view .LVU575
 1499 0032 3B68     		ldr	r3, [r7]
 1500              	.LVL208:
 1501              	.LBB206:
 1502              	.LBI206:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 1503              		.loc 2 900 31 is_stmt 1 view .LVU576
 1504              	.LBB207:
 1505              		.loc 2 903 3 view .LVU577
 1506              		.loc 2 903 10 is_stmt 0 view .LVU578
 1507 0034 1BBA     		rev	r3, r3
 1508              	.LVL209:
 1509              		.loc 2 903 10 view .LVU579
 1510              	.LBE207:
 1511              	.LBE206:
 1512              		.loc 1 548 41 view .LVU580
 1513 0036 0293     		str	r3, [sp, #8]
 549:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 1514              		.loc 1 549 3 is_stmt 1 view .LVU581
 1515              	.LVL210:
 550:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
 1516              		.loc 1 550 3 view .LVU582
 1517              		.loc 1 550 43 is_stmt 0 view .LVU583
 1518 0038 7B68     		ldr	r3, [r7, #4]
 1519              	.LVL211:
 1520              	.LBB208:
 1521              	.LBI208:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 1522              		.loc 2 900 31 is_stmt 1 view .LVU584
 1523              	.LBB209:
 1524              		.loc 2 903 3 view .LVU585
 1525              		.loc 2 903 10 is_stmt 0 view .LVU586
 1526 003a 1BBA     		rev	r3, r3
 1527              	.LVL212:
 1528              		.loc 2 903 10 view .LVU587
 1529              	.LBE209:
 1530              	.LBE208:
 1531              		.loc 1 550 41 view .LVU588
 1532 003c 0393     		str	r3, [sp, #12]
 551:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 1533              		.loc 1 551 3 is_stmt 1 view .LVU589
 1534              	.LVL213:
 552:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Left = __REV(*(uint32_t*)(ivaddr));
 1535              		.loc 1 552 3 view .LVU590
 1536              		.loc 1 552 43 is_stmt 0 view .LVU591
 1537 003e BB68     		ldr	r3, [r7, #8]
 1538              	.LVL214:
 1539              	.LBB210:
 1540              	.LBI210:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 1541              		.loc 2 900 31 is_stmt 1 view .LVU592
 1542              	.LBB211:
 1543              		.loc 2 903 3 view .LVU593
 1544              		.loc 2 903 10 is_stmt 0 view .LVU594
 1545 0040 1BBA     		rev	r3, r3
ARM GAS  /tmp/cchZZbRq.s 			page 58


 1546              	.LVL215:
 1547              		.loc 2 903 10 view .LVU595
 1548              	.LBE211:
 1549              	.LBE210:
 1550              		.loc 1 552 41 view .LVU596
 1551 0042 0493     		str	r3, [sp, #16]
 553:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 1552              		.loc 1 553 3 is_stmt 1 view .LVU597
 1553              	.LVL216:
 554:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Right= __REV(*(uint32_t*)(ivaddr));
 1554              		.loc 1 554 3 view .LVU598
 1555              		.loc 1 554 43 is_stmt 0 view .LVU599
 1556 0044 FB68     		ldr	r3, [r7, #12]
 1557              	.LVL217:
 1558              	.LBB212:
 1559              	.LBI212:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 1560              		.loc 2 900 31 is_stmt 1 view .LVU600
 1561              	.LBB213:
 1562              		.loc 2 903 3 view .LVU601
 1563              		.loc 2 903 10 is_stmt 0 view .LVU602
 1564 0046 1BBA     		rev	r3, r3
 1565              	.LVL218:
 1566              		.loc 2 903 10 view .LVU603
 1567              	.LBE213:
 1568              	.LBE212:
 1569              		.loc 1 554 41 view .LVU604
 1570 0048 0593     		str	r3, [sp, #20]
 555:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 556:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* Key Initialisation */
 557:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 1571              		.loc 1 557 3 is_stmt 1 view .LVU605
 1572 004a 06A8     		add	r0, sp, #24
 1573 004c FFF7FEFF 		bl	CRYP_KeyInit
 1574              	.LVL219:
 558:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 559:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Decryption ------------------*/
 560:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   if(Mode == MODE_DECRYPT) /* AES decryption */
 1575              		.loc 1 560 3 view .LVU606
 1576              		.loc 1 560 5 is_stmt 0 view .LVU607
 1577 0050 BAF1000F 		cmp	r10, #0
 1578 0054 5AD1     		bne	.L43
 561:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 562:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for decryption process */
 563:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 1579              		.loc 1 563 5 is_stmt 1 view .LVU608
 1580              		.loc 1 563 41 is_stmt 0 view .LVU609
 1581 0056 0423     		movs	r3, #4
 1582 0058 ADF83830 		strh	r3, [sp, #56]	@ movhi
 1583              	.L44:
 564:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
 565:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Encryption ------------------*/
 566:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   else /* AES encryption */
 567:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 568:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Encryption process */
 569:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Encrypt;
 570:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
ARM GAS  /tmp/cchZZbRq.s 			page 59


 571:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CTR;
 1584              		.loc 1 571 3 is_stmt 1 view .LVU610
 1585              		.loc 1 571 40 is_stmt 0 view .LVU611
 1586 005c 3023     		movs	r3, #48
 1587 005e ADF83A30 		strh	r3, [sp, #58]	@ movhi
 572:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 1588              		.loc 1 572 3 is_stmt 1 view .LVU612
 1589              		.loc 1 572 40 is_stmt 0 view .LVU613
 1590 0062 8023     		movs	r3, #128
 1591 0064 ADF83C30 		strh	r3, [sp, #60]	@ movhi
 573:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_Init(&AES_CRYP_InitStructure);
 1592              		.loc 1 573 3 is_stmt 1 view .LVU614
 1593 0068 0EA8     		add	r0, sp, #56
 1594 006a FFF7FEFF 		bl	CRYP_Init
 1595              	.LVL220:
 574:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 575:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* CRYP Initialization Vectors */
 576:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_IVInit(&AES_CRYP_IVInitStructure);
 1596              		.loc 1 576 3 view .LVU615
 1597 006e 02A8     		add	r0, sp, #8
 1598 0070 FFF7FEFF 		bl	CRYP_IVInit
 1599              	.LVL221:
 577:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 578:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* Flush IN/OUT FIFOs */
 579:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_FIFOFlush();
 1600              		.loc 1 579 3 view .LVU616
 1601 0074 FFF7FEFF 		bl	CRYP_FIFOFlush
 1602              	.LVL222:
 580:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 581:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* Enable Crypto processor */
 582:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(ENABLE);
 1603              		.loc 1 582 3 view .LVU617
 1604 0078 0120     		movs	r0, #1
 1605 007a FFF7FEFF 		bl	CRYP_Cmd
 1606              	.LVL223:
 583:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 584:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 1607              		.loc 1 584 3 view .LVU618
 1608              		.loc 1 584 8 is_stmt 0 view .LVU619
 1609 007e 0025     		movs	r5, #0
 1610              	.LVL224:
 490:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 1611              		.loc 1 490 15 view .LVU620
 1612 0080 0127     		movs	r7, #1
 1613              	.LVL225:
 1614              		.loc 1 584 3 view .LVU621
 1615 0082 4AE0     		b	.L45
 1616              	.LVL226:
 1617              	.L53:
 503:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 1618              		.loc 1 503 5 is_stmt 1 view .LVU622
 503:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 1619              		.loc 1 503 41 is_stmt 0 view .LVU623
 1620 0084 0023     		movs	r3, #0
 1621 0086 ADF83E30 		strh	r3, [sp, #62]	@ movhi
 504:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1622              		.loc 1 504 5 is_stmt 1 view .LVU624
ARM GAS  /tmp/cchZZbRq.s 			page 60


 504:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1623              		.loc 1 504 47 is_stmt 0 view .LVU625
 1624 008a 2B68     		ldr	r3, [r5]
 1625              	.LVL227:
 1626              	.LBB214:
 1627              	.LBI214:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 1628              		.loc 2 900 31 is_stmt 1 view .LVU626
 1629              	.LBB215:
 1630              		.loc 2 903 3 view .LVU627
 1631              		.loc 2 903 10 is_stmt 0 view .LVU628
 1632 008c 1BBA     		rev	r3, r3
 1633              	.LVL228:
 1634              		.loc 2 903 10 view .LVU629
 1635              	.LBE215:
 1636              	.LBE214:
 504:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1637              		.loc 1 504 45 view .LVU630
 1638 008e 0A93     		str	r3, [sp, #40]
 505:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 1639              		.loc 1 505 5 is_stmt 1 view .LVU631
 1640              	.LVL229:
 506:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1641              		.loc 1 506 5 view .LVU632
 506:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1642              		.loc 1 506 47 is_stmt 0 view .LVU633
 1643 0090 6B68     		ldr	r3, [r5, #4]
 1644              	.LVL230:
 1645              	.LBB216:
 1646              	.LBI216:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 1647              		.loc 2 900 31 is_stmt 1 view .LVU634
 1648              	.LBB217:
 1649              		.loc 2 903 3 view .LVU635
 1650              		.loc 2 903 10 is_stmt 0 view .LVU636
 1651 0092 1BBA     		rev	r3, r3
 1652              	.LVL231:
 1653              		.loc 2 903 10 view .LVU637
 1654              	.LBE217:
 1655              	.LBE216:
 506:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1656              		.loc 1 506 45 view .LVU638
 1657 0094 0B93     		str	r3, [sp, #44]
 507:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 1658              		.loc 1 507 5 is_stmt 1 view .LVU639
 1659              	.LVL232:
 508:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1660              		.loc 1 508 5 view .LVU640
 508:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1661              		.loc 1 508 47 is_stmt 0 view .LVU641
 1662 0096 AB68     		ldr	r3, [r5, #8]
 1663              	.LVL233:
 1664              	.LBB218:
 1665              	.LBI218:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 1666              		.loc 2 900 31 is_stmt 1 view .LVU642
 1667              	.LBB219:
ARM GAS  /tmp/cchZZbRq.s 			page 61


 1668              		.loc 2 903 3 view .LVU643
 1669              		.loc 2 903 10 is_stmt 0 view .LVU644
 1670 0098 1BBA     		rev	r3, r3
 1671              	.LVL234:
 1672              		.loc 2 903 10 view .LVU645
 1673              	.LBE219:
 1674              	.LBE218:
 508:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1675              		.loc 1 508 45 view .LVU646
 1676 009a 0C93     		str	r3, [sp, #48]
 509:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 1677              		.loc 1 509 5 is_stmt 1 view .LVU647
 1678              	.LVL235:
 510:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 1679              		.loc 1 510 5 view .LVU648
 510:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 1680              		.loc 1 510 47 is_stmt 0 view .LVU649
 1681 009c EB68     		ldr	r3, [r5, #12]
 1682              	.LVL236:
 1683              	.LBB220:
 1684              	.LBI220:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 1685              		.loc 2 900 31 is_stmt 1 view .LVU650
 1686              	.LBB221:
 1687              		.loc 2 903 3 view .LVU651
 1688              		.loc 2 903 10 is_stmt 0 view .LVU652
 1689 009e 1BBA     		rev	r3, r3
 1690              	.LVL237:
 1691              		.loc 2 903 10 view .LVU653
 1692              	.LBE221:
 1693              	.LBE220:
 510:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 1694              		.loc 1 510 45 view .LVU654
 1695 00a0 0D93     		str	r3, [sp, #52]
 511:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 192:
 1696              		.loc 1 511 5 is_stmt 1 view .LVU655
 1697 00a2 C6E7     		b	.L42
 1698              	.LVL238:
 1699              	.L40:
 513:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 1700              		.loc 1 513 5 view .LVU656
 513:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 1701              		.loc 1 513 42 is_stmt 0 view .LVU657
 1702 00a4 4FF48073 		mov	r3, #256
 1703 00a8 ADF83E30 		strh	r3, [sp, #62]	@ movhi
 514:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1704              		.loc 1 514 5 is_stmt 1 view .LVU658
 514:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1705              		.loc 1 514 47 is_stmt 0 view .LVU659
 1706 00ac 2B68     		ldr	r3, [r5]
 1707              	.LVL239:
 1708              	.LBB222:
 1709              	.LBI222:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 1710              		.loc 2 900 31 is_stmt 1 view .LVU660
 1711              	.LBB223:
 1712              		.loc 2 903 3 view .LVU661
ARM GAS  /tmp/cchZZbRq.s 			page 62


 1713              		.loc 2 903 10 is_stmt 0 view .LVU662
 1714 00ae 1BBA     		rev	r3, r3
 1715              	.LVL240:
 1716              		.loc 2 903 10 view .LVU663
 1717              	.LBE223:
 1718              	.LBE222:
 514:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1719              		.loc 1 514 45 view .LVU664
 1720 00b0 0893     		str	r3, [sp, #32]
 515:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 1721              		.loc 1 515 5 is_stmt 1 view .LVU665
 1722              	.LVL241:
 516:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1723              		.loc 1 516 5 view .LVU666
 516:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1724              		.loc 1 516 47 is_stmt 0 view .LVU667
 1725 00b2 6B68     		ldr	r3, [r5, #4]
 1726              	.LVL242:
 1727              	.LBB224:
 1728              	.LBI224:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 1729              		.loc 2 900 31 is_stmt 1 view .LVU668
 1730              	.LBB225:
 1731              		.loc 2 903 3 view .LVU669
 1732              		.loc 2 903 10 is_stmt 0 view .LVU670
 1733 00b4 1BBA     		rev	r3, r3
 1734              	.LVL243:
 1735              		.loc 2 903 10 view .LVU671
 1736              	.LBE225:
 1737              	.LBE224:
 516:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1738              		.loc 1 516 45 view .LVU672
 1739 00b6 0993     		str	r3, [sp, #36]
 517:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 1740              		.loc 1 517 5 is_stmt 1 view .LVU673
 1741              	.LVL244:
 518:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1742              		.loc 1 518 5 view .LVU674
 518:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1743              		.loc 1 518 47 is_stmt 0 view .LVU675
 1744 00b8 AB68     		ldr	r3, [r5, #8]
 1745              	.LVL245:
 1746              	.LBB226:
 1747              	.LBI226:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 1748              		.loc 2 900 31 is_stmt 1 view .LVU676
 1749              	.LBB227:
 1750              		.loc 2 903 3 view .LVU677
 1751              		.loc 2 903 10 is_stmt 0 view .LVU678
 1752 00ba 1BBA     		rev	r3, r3
 1753              	.LVL246:
 1754              		.loc 2 903 10 view .LVU679
 1755              	.LBE227:
 1756              	.LBE226:
 518:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1757              		.loc 1 518 45 view .LVU680
 1758 00bc 0A93     		str	r3, [sp, #40]
ARM GAS  /tmp/cchZZbRq.s 			page 63


 519:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 1759              		.loc 1 519 5 is_stmt 1 view .LVU681
 1760              	.LVL247:
 520:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1761              		.loc 1 520 5 view .LVU682
 520:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1762              		.loc 1 520 47 is_stmt 0 view .LVU683
 1763 00be EB68     		ldr	r3, [r5, #12]
 1764              	.LVL248:
 1765              	.LBB228:
 1766              	.LBI228:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 1767              		.loc 2 900 31 is_stmt 1 view .LVU684
 1768              	.LBB229:
 1769              		.loc 2 903 3 view .LVU685
 1770              		.loc 2 903 10 is_stmt 0 view .LVU686
 1771 00c0 1BBA     		rev	r3, r3
 1772              	.LVL249:
 1773              		.loc 2 903 10 view .LVU687
 1774              	.LBE229:
 1775              	.LBE228:
 520:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1776              		.loc 1 520 45 view .LVU688
 1777 00c2 0B93     		str	r3, [sp, #44]
 521:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 1778              		.loc 1 521 5 is_stmt 1 view .LVU689
 1779              	.LVL250:
 522:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1780              		.loc 1 522 5 view .LVU690
 522:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1781              		.loc 1 522 47 is_stmt 0 view .LVU691
 1782 00c4 2B69     		ldr	r3, [r5, #16]
 1783              	.LVL251:
 1784              	.LBB230:
 1785              	.LBI230:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 1786              		.loc 2 900 31 is_stmt 1 view .LVU692
 1787              	.LBB231:
 1788              		.loc 2 903 3 view .LVU693
 1789              		.loc 2 903 10 is_stmt 0 view .LVU694
 1790 00c6 1BBA     		rev	r3, r3
 1791              	.LVL252:
 1792              		.loc 2 903 10 view .LVU695
 1793              	.LBE231:
 1794              	.LBE230:
 522:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1795              		.loc 1 522 45 view .LVU696
 1796 00c8 0C93     		str	r3, [sp, #48]
 523:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 1797              		.loc 1 523 5 is_stmt 1 view .LVU697
 1798              	.LVL253:
 524:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 1799              		.loc 1 524 5 view .LVU698
 524:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 1800              		.loc 1 524 47 is_stmt 0 view .LVU699
 1801 00ca 6B69     		ldr	r3, [r5, #20]
 1802              	.LVL254:
ARM GAS  /tmp/cchZZbRq.s 			page 64


 1803              	.LBB232:
 1804              	.LBI232:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 1805              		.loc 2 900 31 is_stmt 1 view .LVU700
 1806              	.LBB233:
 1807              		.loc 2 903 3 view .LVU701
 1808              		.loc 2 903 10 is_stmt 0 view .LVU702
 1809 00cc 1BBA     		rev	r3, r3
 1810              	.LVL255:
 1811              		.loc 2 903 10 view .LVU703
 1812              	.LBE233:
 1813              	.LBE232:
 524:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 1814              		.loc 1 524 45 view .LVU704
 1815 00ce 0D93     		str	r3, [sp, #52]
 525:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 256:
 1816              		.loc 1 525 5 is_stmt 1 view .LVU705
 1817 00d0 AFE7     		b	.L42
 1818              	.LVL256:
 1819              	.L41:
 527:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 1820              		.loc 1 527 5 view .LVU706
 527:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 1821              		.loc 1 527 42 is_stmt 0 view .LVU707
 1822 00d2 4FF40073 		mov	r3, #512
 1823 00d6 ADF83E30 		strh	r3, [sp, #62]	@ movhi
 528:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1824              		.loc 1 528 5 is_stmt 1 view .LVU708
 528:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1825              		.loc 1 528 47 is_stmt 0 view .LVU709
 1826 00da 2B68     		ldr	r3, [r5]
 1827              	.LVL257:
 1828              	.LBB234:
 1829              	.LBI234:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 1830              		.loc 2 900 31 is_stmt 1 view .LVU710
 1831              	.LBB235:
 1832              		.loc 2 903 3 view .LVU711
 1833              		.loc 2 903 10 is_stmt 0 view .LVU712
 1834 00dc 1BBA     		rev	r3, r3
 1835              	.LVL258:
 1836              		.loc 2 903 10 view .LVU713
 1837              	.LBE235:
 1838              	.LBE234:
 528:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1839              		.loc 1 528 45 view .LVU714
 1840 00de 0693     		str	r3, [sp, #24]
 529:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 1841              		.loc 1 529 5 is_stmt 1 view .LVU715
 1842              	.LVL259:
 530:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1843              		.loc 1 530 5 view .LVU716
 530:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1844              		.loc 1 530 47 is_stmt 0 view .LVU717
 1845 00e0 6B68     		ldr	r3, [r5, #4]
 1846              	.LVL260:
 1847              	.LBB236:
ARM GAS  /tmp/cchZZbRq.s 			page 65


 1848              	.LBI236:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 1849              		.loc 2 900 31 is_stmt 1 view .LVU718
 1850              	.LBB237:
 1851              		.loc 2 903 3 view .LVU719
 1852              		.loc 2 903 10 is_stmt 0 view .LVU720
 1853 00e2 1BBA     		rev	r3, r3
 1854              	.LVL261:
 1855              		.loc 2 903 10 view .LVU721
 1856              	.LBE237:
 1857              	.LBE236:
 530:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1858              		.loc 1 530 45 view .LVU722
 1859 00e4 0793     		str	r3, [sp, #28]
 531:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 1860              		.loc 1 531 5 is_stmt 1 view .LVU723
 1861              	.LVL262:
 532:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1862              		.loc 1 532 5 view .LVU724
 532:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1863              		.loc 1 532 47 is_stmt 0 view .LVU725
 1864 00e6 AB68     		ldr	r3, [r5, #8]
 1865              	.LVL263:
 1866              	.LBB238:
 1867              	.LBI238:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 1868              		.loc 2 900 31 is_stmt 1 view .LVU726
 1869              	.LBB239:
 1870              		.loc 2 903 3 view .LVU727
 1871              		.loc 2 903 10 is_stmt 0 view .LVU728
 1872 00e8 1BBA     		rev	r3, r3
 1873              	.LVL264:
 1874              		.loc 2 903 10 view .LVU729
 1875              	.LBE239:
 1876              	.LBE238:
 532:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1877              		.loc 1 532 45 view .LVU730
 1878 00ea 0893     		str	r3, [sp, #32]
 533:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 1879              		.loc 1 533 5 is_stmt 1 view .LVU731
 1880              	.LVL265:
 534:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1881              		.loc 1 534 5 view .LVU732
 534:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1882              		.loc 1 534 47 is_stmt 0 view .LVU733
 1883 00ec EB68     		ldr	r3, [r5, #12]
 1884              	.LVL266:
 1885              	.LBB240:
 1886              	.LBI240:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 1887              		.loc 2 900 31 is_stmt 1 view .LVU734
 1888              	.LBB241:
 1889              		.loc 2 903 3 view .LVU735
 1890              		.loc 2 903 10 is_stmt 0 view .LVU736
 1891 00ee 1BBA     		rev	r3, r3
 1892              	.LVL267:
 1893              		.loc 2 903 10 view .LVU737
ARM GAS  /tmp/cchZZbRq.s 			page 66


 1894              	.LBE241:
 1895              	.LBE240:
 534:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1896              		.loc 1 534 45 view .LVU738
 1897 00f0 0993     		str	r3, [sp, #36]
 535:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 1898              		.loc 1 535 5 is_stmt 1 view .LVU739
 1899              	.LVL268:
 536:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1900              		.loc 1 536 5 view .LVU740
 536:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1901              		.loc 1 536 47 is_stmt 0 view .LVU741
 1902 00f2 2B69     		ldr	r3, [r5, #16]
 1903              	.LVL269:
 1904              	.LBB242:
 1905              	.LBI242:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 1906              		.loc 2 900 31 is_stmt 1 view .LVU742
 1907              	.LBB243:
 1908              		.loc 2 903 3 view .LVU743
 1909              		.loc 2 903 10 is_stmt 0 view .LVU744
 1910 00f4 1BBA     		rev	r3, r3
 1911              	.LVL270:
 1912              		.loc 2 903 10 view .LVU745
 1913              	.LBE243:
 1914              	.LBE242:
 536:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1915              		.loc 1 536 45 view .LVU746
 1916 00f6 0A93     		str	r3, [sp, #40]
 537:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 1917              		.loc 1 537 5 is_stmt 1 view .LVU747
 1918              	.LVL271:
 538:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1919              		.loc 1 538 5 view .LVU748
 538:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1920              		.loc 1 538 47 is_stmt 0 view .LVU749
 1921 00f8 6B69     		ldr	r3, [r5, #20]
 1922              	.LVL272:
 1923              	.LBB244:
 1924              	.LBI244:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 1925              		.loc 2 900 31 is_stmt 1 view .LVU750
 1926              	.LBB245:
 1927              		.loc 2 903 3 view .LVU751
 1928              		.loc 2 903 10 is_stmt 0 view .LVU752
 1929 00fa 1BBA     		rev	r3, r3
 1930              	.LVL273:
 1931              		.loc 2 903 10 view .LVU753
 1932              	.LBE245:
 1933              	.LBE244:
 538:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1934              		.loc 1 538 45 view .LVU754
 1935 00fc 0B93     		str	r3, [sp, #44]
 539:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 1936              		.loc 1 539 5 is_stmt 1 view .LVU755
 1937              	.LVL274:
 540:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
ARM GAS  /tmp/cchZZbRq.s 			page 67


 1938              		.loc 1 540 5 view .LVU756
 540:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1939              		.loc 1 540 47 is_stmt 0 view .LVU757
 1940 00fe AB69     		ldr	r3, [r5, #24]
 1941              	.LVL275:
 1942              	.LBB246:
 1943              	.LBI246:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 1944              		.loc 2 900 31 is_stmt 1 view .LVU758
 1945              	.LBB247:
 1946              		.loc 2 903 3 view .LVU759
 1947              		.loc 2 903 10 is_stmt 0 view .LVU760
 1948 0100 1BBA     		rev	r3, r3
 1949              	.LVL276:
 1950              		.loc 2 903 10 view .LVU761
 1951              	.LBE247:
 1952              	.LBE246:
 540:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1953              		.loc 1 540 45 view .LVU762
 1954 0102 0C93     		str	r3, [sp, #48]
 541:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 1955              		.loc 1 541 5 is_stmt 1 view .LVU763
 1956              	.LVL277:
 542:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 1957              		.loc 1 542 5 view .LVU764
 542:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 1958              		.loc 1 542 47 is_stmt 0 view .LVU765
 1959 0104 EB69     		ldr	r3, [r5, #28]
 1960              	.LVL278:
 1961              	.LBB248:
 1962              	.LBI248:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 1963              		.loc 2 900 31 is_stmt 1 view .LVU766
 1964              	.LBB249:
 1965              		.loc 2 903 3 view .LVU767
 1966              		.loc 2 903 10 is_stmt 0 view .LVU768
 1967 0106 1BBA     		rev	r3, r3
 1968              	.LVL279:
 1969              		.loc 2 903 10 view .LVU769
 1970              	.LBE249:
 1971              	.LBE248:
 542:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 1972              		.loc 1 542 45 view .LVU770
 1973 0108 0D93     		str	r3, [sp, #52]
 543:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     default:
 1974              		.loc 1 543 5 is_stmt 1 view .LVU771
 1975 010a 92E7     		b	.L42
 1976              	.LVL280:
 1977              	.L43:
 569:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
 1978              		.loc 1 569 5 view .LVU772
 569:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
 1979              		.loc 1 569 41 is_stmt 0 view .LVU773
 1980 010c 0023     		movs	r3, #0
 1981 010e ADF83830 		strh	r3, [sp, #56]	@ movhi
 1982 0112 A3E7     		b	.L44
 1983              	.LVL281:
ARM GAS  /tmp/cchZZbRq.s 			page 68


 1984              	.L46:
 585:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 586:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 587:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Write the Input block in the IN FIFO */
 588:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 589:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 590:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 591:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 592:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 593:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 594:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 595:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 596:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 597:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     counter = 0;
 598:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     do
 599:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 600:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 601:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       counter++;
 602:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 603:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 604:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     if (busystatus != RESET)
 1985              		.loc 1 604 5 is_stmt 1 view .LVU774
 1986              		.loc 1 604 8 is_stmt 0 view .LVU775
 1987 0114 0AB3     		cbz	r2, .L54
 605:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****    {
 606:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****        status = ERROR;
 1988              		.loc 1 606 15 view .LVU776
 1989 0116 0027     		movs	r7, #0
 1990              	.LVL282:
 1991              	.L48:
 584:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 1992              		.loc 1 584 48 is_stmt 1 discriminator 2 view .LVU777
 584:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 1993              		.loc 1 584 49 is_stmt 0 discriminator 2 view .LVU778
 1994 0118 1035     		adds	r5, r5, #16
 1995              	.LVL283:
 1996              	.L45:
 584:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 1997              		.loc 1 584 12 is_stmt 1 discriminator 1 view .LVU779
 584:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 1998              		.loc 1 584 3 is_stmt 0 discriminator 1 view .LVU780
 1999 011a 4545     		cmp	r5, r8
 2000 011c 2BD2     		bcs	.L49
 584:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 2001              		.loc 1 584 25 discriminator 3 view .LVU781
 2002 011e 57B3     		cbz	r7, .L49
 588:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 2003              		.loc 1 588 5 is_stmt 1 view .LVU782
 2004 0120 2068     		ldr	r0, [r4]
 2005 0122 FFF7FEFF 		bl	CRYP_DataIn
 2006              	.LVL284:
 589:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 2007              		.loc 1 589 5 view .LVU783
 590:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 2008              		.loc 1 590 5 view .LVU784
 2009 0126 6068     		ldr	r0, [r4, #4]
 2010 0128 FFF7FEFF 		bl	CRYP_DataIn
ARM GAS  /tmp/cchZZbRq.s 			page 69


 2011              	.LVL285:
 591:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 2012              		.loc 1 591 5 view .LVU785
 592:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 2013              		.loc 1 592 5 view .LVU786
 2014 012c A068     		ldr	r0, [r4, #8]
 2015 012e FFF7FEFF 		bl	CRYP_DataIn
 2016              	.LVL286:
 593:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 2017              		.loc 1 593 5 view .LVU787
 594:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 2018              		.loc 1 594 5 view .LVU788
 2019 0132 E068     		ldr	r0, [r4, #12]
 2020 0134 FFF7FEFF 		bl	CRYP_DataIn
 2021              	.LVL287:
 595:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 2022              		.loc 1 595 5 view .LVU789
 595:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 2023              		.loc 1 595 14 is_stmt 0 view .LVU790
 2024 0138 1034     		adds	r4, r4, #16
 2025              	.LVL288:
 597:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     do
 2026              		.loc 1 597 5 is_stmt 1 view .LVU791
 597:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     do
 2027              		.loc 1 597 13 is_stmt 0 view .LVU792
 2028 013a 0023     		movs	r3, #0
 2029 013c 0193     		str	r3, [sp, #4]
 2030              	.L47:
 598:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 2031              		.loc 1 598 5 is_stmt 1 discriminator 2 view .LVU793
 600:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       counter++;
 2032              		.loc 1 600 7 discriminator 2 view .LVU794
 600:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       counter++;
 2033              		.loc 1 600 20 is_stmt 0 discriminator 2 view .LVU795
 2034 013e 1020     		movs	r0, #16
 2035 0140 FFF7FEFF 		bl	CRYP_GetFlagStatus
 2036              	.LVL289:
 600:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       counter++;
 2037              		.loc 1 600 18 discriminator 2 view .LVU796
 2038 0144 0246     		mov	r2, r0
 2039              	.LVL290:
 601:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 2040              		.loc 1 601 7 is_stmt 1 discriminator 2 view .LVU797
 601:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 2041              		.loc 1 601 14 is_stmt 0 discriminator 2 view .LVU798
 2042 0146 019B     		ldr	r3, [sp, #4]
 2043 0148 0133     		adds	r3, r3, #1
 2044 014a 0193     		str	r3, [sp, #4]
 602:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 2045              		.loc 1 602 12 is_stmt 1 discriminator 2 view .LVU799
 602:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 2046              		.loc 1 602 22 is_stmt 0 discriminator 2 view .LVU800
 2047 014c 019B     		ldr	r3, [sp, #4]
 602:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 2048              		.loc 1 602 5 discriminator 2 view .LVU801
 2049 014e B3F5803F 		cmp	r3, #65536
 2050 0152 DFD0     		beq	.L46
ARM GAS  /tmp/cchZZbRq.s 			page 70


 602:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 2051              		.loc 1 602 42 discriminator 1 view .LVU802
 2052 0154 0028     		cmp	r0, #0
 2053 0156 F2D1     		bne	.L47
 2054 0158 DCE7     		b	.L46
 2055              	.L54:
 607:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
 608:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     else
 609:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 610:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 611:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       /* Read the Output block from the Output FIFO */
 612:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 2056              		.loc 1 612 7 is_stmt 1 view .LVU803
 2057              		.loc 1 612 34 is_stmt 0 view .LVU804
 2058 015a FFF7FEFF 		bl	CRYP_DataOut
 2059              	.LVL291:
 2060              		.loc 1 612 32 view .LVU805
 2061 015e 3060     		str	r0, [r6]
 613:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 2062              		.loc 1 613 7 is_stmt 1 view .LVU806
 2063              	.LVL292:
 614:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 2064              		.loc 1 614 7 view .LVU807
 2065              		.loc 1 614 34 is_stmt 0 view .LVU808
 2066 0160 FFF7FEFF 		bl	CRYP_DataOut
 2067              	.LVL293:
 2068              		.loc 1 614 32 view .LVU809
 2069 0164 7060     		str	r0, [r6, #4]
 615:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 2070              		.loc 1 615 7 is_stmt 1 view .LVU810
 2071              	.LVL294:
 616:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 2072              		.loc 1 616 7 view .LVU811
 2073              		.loc 1 616 34 is_stmt 0 view .LVU812
 2074 0166 FFF7FEFF 		bl	CRYP_DataOut
 2075              	.LVL295:
 2076              		.loc 1 616 32 view .LVU813
 2077 016a B060     		str	r0, [r6, #8]
 617:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 2078              		.loc 1 617 7 is_stmt 1 view .LVU814
 2079              	.LVL296:
 618:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 2080              		.loc 1 618 7 view .LVU815
 2081              		.loc 1 618 34 is_stmt 0 view .LVU816
 2082 016c FFF7FEFF 		bl	CRYP_DataOut
 2083              	.LVL297:
 2084              		.loc 1 618 32 view .LVU817
 2085 0170 F060     		str	r0, [r6, #12]
 619:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 2086              		.loc 1 619 7 is_stmt 1 view .LVU818
 2087              		.loc 1 619 17 is_stmt 0 view .LVU819
 2088 0172 1036     		adds	r6, r6, #16
 2089              	.LVL298:
 2090              		.loc 1 619 17 view .LVU820
 2091 0174 D0E7     		b	.L48
 2092              	.L49:
 620:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
ARM GAS  /tmp/cchZZbRq.s 			page 71


 621:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
 622:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* Disable Crypto */
 623:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(DISABLE);
 2093              		.loc 1 623 3 is_stmt 1 view .LVU821
 2094 0176 0020     		movs	r0, #0
 2095 0178 FFF7FEFF 		bl	CRYP_Cmd
 2096              	.LVL299:
 624:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 625:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   return status;
 2097              		.loc 1 625 3 view .LVU822
 626:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** }
 2098              		.loc 1 626 1 is_stmt 0 view .LVU823
 2099 017c 3846     		mov	r0, r7
 2100 017e 10B0     		add	sp, sp, #64
 2101              	.LCFI8:
 2102              		.cfi_def_cfa_offset 32
 2103              		@ sp needed
 2104 0180 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 2105              		.loc 1 626 1 view .LVU824
 2106              		.cfi_endproc
 2107              	.LFE132:
 2109              		.text
 2110              	.Letext0:
 2111              		.file 3 "/home/way/Programs/gcc-arm-none-eabi/arm-none-eabi/include/machine/_default_types.h"
 2112              		.file 4 "/home/way/Programs/gcc-arm-none-eabi/arm-none-eabi/include/sys/_stdint.h"
 2113              		.file 5 "Drivers/CMSIS/Core/Include/core_cm4.h"
 2114              		.file 6 "Inc/system_stm32f4xx.h"
 2115              		.file 7 "Inc/stm32f4xx.h"
 2116              		.file 8 "Drivers/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h"
ARM GAS  /tmp/cchZZbRq.s 			page 72


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_cryp_aes.c
     /tmp/cchZZbRq.s:18     .text.CRYP_AES_ECB:0000000000000000 $t
     /tmp/cchZZbRq.s:26     .text.CRYP_AES_ECB:0000000000000000 CRYP_AES_ECB
     /tmp/cchZZbRq.s:682    .text.CRYP_AES_CBC:0000000000000000 $t
     /tmp/cchZZbRq.s:689    .text.CRYP_AES_CBC:0000000000000000 CRYP_AES_CBC
     /tmp/cchZZbRq.s:1425   .text.CRYP_AES_CTR:0000000000000000 $t
     /tmp/cchZZbRq.s:1432   .text.CRYP_AES_CTR:0000000000000000 CRYP_AES_CTR

UNDEFINED SYMBOLS
CRYP_KeyStructInit
CRYP_FIFOFlush
CRYP_Init
CRYP_KeyInit
CRYP_Cmd
CRYP_GetFlagStatus
CRYP_DataIn
CRYP_DataOut
CRYP_IVInit
