# Inclusive_Memory
Project in Verilog HDL of an inclusive hierarchy memory with 3 levels, using the Quatus II software.

===========================================================================

Modules Design:

![desenho-parte3-final](https://user-images.githubusercontent.com/110564584/182746734-062a5192-7a68-4861-ba47-0714cff32438.png)
