{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731457015361 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731457015361 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 21:16:55 2024 " "Processing started: Tue Nov 12 21:16:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731457015361 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731457015361 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PISO_SIPO -c PISO_SIPO " "Command: quartus_map --read_settings_files=on --write_settings_files=off PISO_SIPO -c PISO_SIPO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731457015361 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731457015591 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731457015592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor_hexadecimal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversor_hexadecimal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Conversor_HEXA-Conversao " "Found design unit 1: Conversor_HEXA-Conversao" {  } { { "conversor_hexadecimal.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/conversor_hexadecimal.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731457027395 ""} { "Info" "ISGN_ENTITY_NAME" "1 Conversor_HEXA " "Found entity 1: Conversor_HEXA" {  } { { "conversor_hexadecimal.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/conversor_hexadecimal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731457027395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731457027395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LOADXDESLOCAMENTO.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LOADXDESLOCAMENTO.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LOAD_X_DESLOCAMENTO-arch " "Found design unit 1: LOAD_X_DESLOCAMENTO-arch" {  } { { "LOADXDESLOCAMENTO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/LOADXDESLOCAMENTO.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731457027396 ""} { "Info" "ISGN_ENTITY_NAME" "1 LOAD_X_DESLOCAMENTO " "Found entity 1: LOAD_X_DESLOCAMENTO" {  } { { "LOADXDESLOCAMENTO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/LOADXDESLOCAMENTO.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731457027396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731457027396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Flip_Flop_D.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Flip_Flop_D.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Flip_Flop_D-arch " "Found design unit 1: Flip_Flop_D-arch" {  } { { "Flip_Flop_D.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/Flip_Flop_D.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731457027397 ""} { "Info" "ISGN_ENTITY_NAME" "1 Flip_Flop_D " "Found entity 1: Flip_Flop_D" {  } { { "Flip_Flop_D.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/Flip_Flop_D.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731457027397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731457027397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PISO.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PISO.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PISO-arch " "Found design unit 1: PISO-arch" {  } { { "PISO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731457027398 ""} { "Info" "ISGN_ENTITY_NAME" "1 PISO " "Found entity 1: PISO" {  } { { "PISO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731457027398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731457027398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SIPO.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SIPO.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SIPO-arch " "Found design unit 1: SIPO-arch" {  } { { "SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/SIPO.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731457027398 ""} { "Info" "ISGN_ENTITY_NAME" "1 SIPO " "Found entity 1: SIPO" {  } { { "SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/SIPO.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731457027398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731457027398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PISO_SIPO.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PISO_SIPO.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PISO_SIPO-arch " "Found design unit 1: PISO_SIPO-arch" {  } { { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731457027399 ""} { "Info" "ISGN_ENTITY_NAME" "1 PISO_SIPO " "Found entity 1: PISO_SIPO" {  } { { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731457027399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731457027399 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PISO_SIPO " "Elaborating entity \"PISO_SIPO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731457027465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PISO PISO:piso " "Elaborating entity \"PISO\" for hierarchy \"PISO:piso\"" {  } { { "PISO_SIPO.vhd" "piso" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731457027467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flip_Flop_D PISO:piso\|Flip_Flop_D:FFP1 " "Elaborating entity \"Flip_Flop_D\" for hierarchy \"PISO:piso\|Flip_Flop_D:FFP1\"" {  } { { "PISO.vhd" "FFP1" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731457027468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOAD_X_DESLOCAMENTO PISO:piso\|LOAD_X_DESLOCAMENTO:LS1 " "Elaborating entity \"LOAD_X_DESLOCAMENTO\" for hierarchy \"PISO:piso\|LOAD_X_DESLOCAMENTO:LS1\"" {  } { { "PISO.vhd" "LS1" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731457027470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIPO SIPO:sipo " "Elaborating entity \"SIPO\" for hierarchy \"SIPO:sipo\"" {  } { { "PISO_SIPO.vhd" "sipo" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731457027474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Conversor_HEXA Conversor_HEXA:conversorH0 " "Elaborating entity \"Conversor_HEXA\" for hierarchy \"Conversor_HEXA:conversorH0\"" {  } { { "PISO_SIPO.vhd" "conversorH0" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731457027477 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1731457028298 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731457028896 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731457028896 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731457028933 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731457028933 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Implemented 44 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731457028933 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731457028933 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1029 " "Peak virtual memory: 1029 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731457028940 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 21:17:08 2024 " "Processing ended: Tue Nov 12 21:17:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731457028940 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731457028940 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731457028940 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731457028940 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1731457029881 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731457029881 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 21:17:09 2024 " "Processing started: Tue Nov 12 21:17:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731457029881 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1731457029881 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PISO_SIPO -c PISO_SIPO " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PISO_SIPO -c PISO_SIPO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1731457029881 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1731457029931 ""}
{ "Info" "0" "" "Project  = PISO_SIPO" {  } {  } 0 0 "Project  = PISO_SIPO" 0 0 "Fitter" 0 0 1731457029931 ""}
{ "Info" "0" "" "Revision = PISO_SIPO" {  } {  } 0 0 "Revision = PISO_SIPO" 0 0 "Fitter" 0 0 1731457029931 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1731457030039 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1731457030039 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PISO_SIPO 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"PISO_SIPO\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1731457030044 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731457030112 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731457030112 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1731457030370 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1731457030375 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1731457030438 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1731457030438 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1731457030438 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1731457030438 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1731457030438 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1731457030438 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1731457030438 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1731457030438 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1731457030438 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1731457030438 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1731457030438 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1731457030438 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1731457030442 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1731457030442 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1731457030442 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1731457030442 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1731457030442 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1731457030442 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1731457030442 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1731457030442 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1731457030442 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1731457030443 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1731457030443 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1731457030443 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1731457030443 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1731457030444 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "HEX_0\[3\] 7 3.3-V LVTTL 3.3V 2.5V " "Pin HEX_0\[3\] with I/O standard assignment 3.3-V LVTTL is incompatible with I/O bank 7. I/O standard 3.3-V LVTTL, has a VCCIO requirement of 3.3V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 2.5V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX_0\[0\] 7 2.5V " "Pin HEX_0\[0\] in I/O bank 7 uses VCCIO 2.5V" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HEX_0[0] } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX_0\[0\]" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1731457030659 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX_0\[1\] 7 2.5V " "Pin HEX_0\[1\] in I/O bank 7 uses VCCIO 2.5V" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HEX_0[1] } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX_0\[1\]" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1731457030659 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX_0\[2\] 7 2.5V " "Pin HEX_0\[2\] in I/O bank 7 uses VCCIO 2.5V" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HEX_0[2] } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX_0\[2\]" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1731457030659 ""}  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HEX_0[3] } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX_0\[3\]" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1731457030659 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "HEX_0\[4\] 7 3.3-V LVTTL 3.3V 2.5V " "Pin HEX_0\[4\] with I/O standard assignment 3.3-V LVTTL is incompatible with I/O bank 7. I/O standard 3.3-V LVTTL, has a VCCIO requirement of 3.3V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 2.5V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX_0\[0\] 7 2.5V " "Pin HEX_0\[0\] in I/O bank 7 uses VCCIO 2.5V" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HEX_0[0] } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX_0\[0\]" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1731457030659 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX_0\[1\] 7 2.5V " "Pin HEX_0\[1\] in I/O bank 7 uses VCCIO 2.5V" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HEX_0[1] } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX_0\[1\]" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1731457030659 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX_0\[2\] 7 2.5V " "Pin HEX_0\[2\] in I/O bank 7 uses VCCIO 2.5V" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HEX_0[2] } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX_0\[2\]" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1731457030659 ""}  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HEX_0[4] } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX_0\[4\]" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1731457030659 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "HEX_0\[5\] 7 3.3-V LVTTL 3.3V 2.5V " "Pin HEX_0\[5\] with I/O standard assignment 3.3-V LVTTL is incompatible with I/O bank 7. I/O standard 3.3-V LVTTL, has a VCCIO requirement of 3.3V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 2.5V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX_0\[0\] 7 2.5V " "Pin HEX_0\[0\] in I/O bank 7 uses VCCIO 2.5V" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HEX_0[0] } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX_0\[0\]" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1731457030660 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX_0\[1\] 7 2.5V " "Pin HEX_0\[1\] in I/O bank 7 uses VCCIO 2.5V" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HEX_0[1] } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX_0\[1\]" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1731457030660 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX_0\[2\] 7 2.5V " "Pin HEX_0\[2\] in I/O bank 7 uses VCCIO 2.5V" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HEX_0[2] } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX_0\[2\]" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1731457030660 ""}  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HEX_0[5] } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX_0\[5\]" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1731457030660 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "HEX_0\[6\] 7 3.3-V LVTTL 3.3V 2.5V " "Pin HEX_0\[6\] with I/O standard assignment 3.3-V LVTTL is incompatible with I/O bank 7. I/O standard 3.3-V LVTTL, has a VCCIO requirement of 3.3V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 2.5V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX_0\[0\] 7 2.5V " "Pin HEX_0\[0\] in I/O bank 7 uses VCCIO 2.5V" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HEX_0[0] } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX_0\[0\]" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1731457030660 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX_0\[1\] 7 2.5V " "Pin HEX_0\[1\] in I/O bank 7 uses VCCIO 2.5V" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HEX_0[1] } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX_0\[1\]" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1731457030660 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX_0\[2\] 7 2.5V " "Pin HEX_0\[2\] in I/O bank 7 uses VCCIO 2.5V" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HEX_0[2] } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX_0\[2\]" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1731457030660 ""}  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HEX_0[6] } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX_0\[6\]" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1731457030660 ""}
{ "Error" "EFIOMGR_IO_BANK_INPUTS_VCCIO_INCOMPATIBLE" "Clock 7 3.3 V Schmitt Trigger 2.5V " "Pin Clock is incompatible with I/O bank 7.  Pin uses I/O standard 3.3 V Schmitt Trigger, which has a VCCIO requirement incompatible with that bank's VCCIO setting or its other pins that use VCCIO 2.5V." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX_0\[0\] 7 2.5V " "Pin HEX_0\[0\] in I/O bank 7 uses VCCIO 2.5V" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HEX_0[0] } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX_0\[0\]" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1731457030660 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX_0\[1\] 7 2.5V " "Pin HEX_0\[1\] in I/O bank 7 uses VCCIO 2.5V" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HEX_0[1] } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX_0\[1\]" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1731457030660 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX_0\[2\] 7 2.5V " "Pin HEX_0\[2\] in I/O bank 7 uses VCCIO 2.5V" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HEX_0[2] } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX_0\[2\]" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1731457030660 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX_1\[0\] 7 2.5V " "Pin HEX_1\[0\] in I/O bank 7 uses VCCIO 2.5V" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HEX_1[0] } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX_1\[0\]" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1731457030660 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX_1\[3\] 7 2.5V " "Pin HEX_1\[3\] in I/O bank 7 uses VCCIO 2.5V" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HEX_1[3] } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX_1\[3\]" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1731457030660 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX_1\[4\] 7 2.5V " "Pin HEX_1\[4\] in I/O bank 7 uses VCCIO 2.5V" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HEX_1[4] } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX_1\[4\]" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1731457030660 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX_1\[5\] 7 2.5V " "Pin HEX_1\[5\] in I/O bank 7 uses VCCIO 2.5V" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HEX_1[5] } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX_1\[5\]" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1731457030660 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX_1\[6\] 7 2.5V " "Pin HEX_1\[6\] in I/O bank 7 uses VCCIO 2.5V" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HEX_1[6] } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX_1\[6\]" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1731457030660 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX_3\[3\] 7 2.5V " "Pin HEX_3\[3\] in I/O bank 7 uses VCCIO 2.5V" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HEX_3[3] } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX_3\[3\]" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1731457030660 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "Leds_SIPO\[0\] 7 2.5V " "Pin Leds_SIPO\[0\] in I/O bank 7 uses VCCIO 2.5V" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { Leds_SIPO[0] } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Leds_SIPO\[0\]" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1731457030660 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "Leds_SIPO\[1\] 7 2.5V " "Pin Leds_SIPO\[1\] in I/O bank 7 uses VCCIO 2.5V" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { Leds_SIPO[1] } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Leds_SIPO\[1\]" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1731457030660 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "Leds_SIPO\[2\] 7 2.5V " "Pin Leds_SIPO\[2\] in I/O bank 7 uses VCCIO 2.5V" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { Leds_SIPO[2] } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Leds_SIPO\[2\]" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1731457030660 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "Leds_SIPO\[3\] 7 2.5V " "Pin Leds_SIPO\[3\] in I/O bank 7 uses VCCIO 2.5V" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { Leds_SIPO[3] } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Leds_SIPO\[3\]" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1731457030660 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "Leds_SIPO\[4\] 7 2.5V " "Pin Leds_SIPO\[4\] in I/O bank 7 uses VCCIO 2.5V" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { Leds_SIPO[4] } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Leds_SIPO\[4\]" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1731457030660 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "Leds_SIPO\[5\] 7 2.5V " "Pin Leds_SIPO\[5\] in I/O bank 7 uses VCCIO 2.5V" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { Leds_SIPO[5] } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Leds_SIPO\[5\]" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1731457030660 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "Leds_SIPO\[6\] 7 2.5V " "Pin Leds_SIPO\[6\] in I/O bank 7 uses VCCIO 2.5V" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { Leds_SIPO[6] } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Leds_SIPO\[6\]" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1731457030660 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "Leds_SIPO\[7\] 7 2.5V " "Pin Leds_SIPO\[7\] in I/O bank 7 uses VCCIO 2.5V" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { Leds_SIPO[7] } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Leds_SIPO\[7\]" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1731457030660 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "Load 7 2.5V " "Pin Load in I/O bank 7 uses VCCIO 2.5V" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { Load } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Load" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1731457030660 ""}  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { Clock } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Clock" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169029 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or its other pins that use VCCIO %4!s!." 0 0 "Fitter" 0 -1 1731457030660 ""}
{ "Error" "EFIOMGR_IO_BANK_INPUT_EXLUSIVE_ALL" "7 " "I/O bank 7 contains input or bidirectional pins with I/O standards that make it impossible to choose a legal VCCIO value for the bank" { { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "3 1.2V " "Can't select VCCIO 1.2V for I/O bank due to 3 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "Clock 3.3 V Schmitt Trigger " "Input or bidirectional pin Clock uses I/O standard 3.3 V Schmitt Trigger" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { Clock } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Clock" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1731457030661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "Entrada\[1\] 3.3-V LVTTL " "Input or bidirectional pin Entrada\[1\] uses I/O standard 3.3-V LVTTL" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { Entrada[1] } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Entrada\[1\]" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1731457030661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "Load 2.5 V " "Input or bidirectional pin Load uses I/O standard 2.5 V" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { Load } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Load" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1731457030661 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1731457030661 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "3 1.35V " "Can't select VCCIO 1.35V for I/O bank due to 3 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "Clock 3.3 V Schmitt Trigger " "Input or bidirectional pin Clock uses I/O standard 3.3 V Schmitt Trigger" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { Clock } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Clock" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1731457030661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "Entrada\[1\] 3.3-V LVTTL " "Input or bidirectional pin Entrada\[1\] uses I/O standard 3.3-V LVTTL" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { Entrada[1] } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Entrada\[1\]" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1731457030661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "Load 2.5 V " "Input or bidirectional pin Load uses I/O standard 2.5 V" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { Load } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Load" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1731457030661 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1731457030661 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "3 1.5V " "Can't select VCCIO 1.5V for I/O bank due to 3 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "Clock 3.3 V Schmitt Trigger " "Input or bidirectional pin Clock uses I/O standard 3.3 V Schmitt Trigger" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { Clock } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Clock" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1731457030661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "Entrada\[1\] 3.3-V LVTTL " "Input or bidirectional pin Entrada\[1\] uses I/O standard 3.3-V LVTTL" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { Entrada[1] } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Entrada\[1\]" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1731457030661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "Load 2.5 V " "Input or bidirectional pin Load uses I/O standard 2.5 V" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { Load } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Load" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1731457030661 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1731457030661 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "3 1.8V " "Can't select VCCIO 1.8V for I/O bank due to 3 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "Clock 3.3 V Schmitt Trigger " "Input or bidirectional pin Clock uses I/O standard 3.3 V Schmitt Trigger" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { Clock } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Clock" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1731457030661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "Entrada\[1\] 3.3-V LVTTL " "Input or bidirectional pin Entrada\[1\] uses I/O standard 3.3-V LVTTL" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { Entrada[1] } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Entrada\[1\]" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1731457030661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "Load 2.5 V " "Input or bidirectional pin Load uses I/O standard 2.5 V" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { Load } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Load" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1731457030661 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1731457030661 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "1 2.5V " "Can't select VCCIO 2.5V for I/O bank due to 1 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "Clock 3.3 V Schmitt Trigger " "Input or bidirectional pin Clock uses I/O standard 3.3 V Schmitt Trigger" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { Clock } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Clock" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1731457030661 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1731457030661 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "2 3.0V " "Can't select VCCIO 3.0V for I/O bank due to 2 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "Clock 3.3 V Schmitt Trigger " "Input or bidirectional pin Clock uses I/O standard 3.3 V Schmitt Trigger" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { Clock } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Clock" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1731457030661 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "Load 2.5 V " "Input or bidirectional pin Load uses I/O standard 2.5 V" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { Load } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Load" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1731457030661 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1731457030661 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "1 3.3V " "Can't select VCCIO 3.3V for I/O bank due to 1 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "Load 2.5 V " "Input or bidirectional pin Load uses I/O standard 2.5 V" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { Load } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Load" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1731457030661 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1731457030661 ""}  } {  } 0 169032 "I/O bank %1!s! contains input or bidirectional pins with I/O standards that make it impossible to choose a legal VCCIO value for the bank" 0 0 "Fitter" 0 -1 1731457030661 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731457030663 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1731457030727 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1731457030730 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "8 MAX 10 " "8 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Entrada\[1\] 3.3-V LVTTL D12 " "Pin Entrada\[1\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { Entrada[1] } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Entrada\[1\]" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1731457030731 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Entrada\[2\] 3.3-V LVTTL C12 " "Pin Entrada\[2\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { Entrada[2] } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Entrada\[2\]" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1731457030731 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Entrada\[3\] 3.3-V LVTTL A12 " "Pin Entrada\[3\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { Entrada[3] } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Entrada\[3\]" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1731457030731 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Entrada\[0\] 3.3-V LVTTL C11 " "Pin Entrada\[0\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { Entrada[0] } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Entrada\[0\]" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1731457030731 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Entrada\[5\] 3.3-V LVTTL A13 " "Pin Entrada\[5\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { Entrada[5] } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Entrada\[5\]" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1731457030731 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Entrada\[6\] 3.3-V LVTTL A14 " "Pin Entrada\[6\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { Entrada[6] } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Entrada\[6\]" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1731457030731 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Entrada\[7\] 3.3-V LVTTL B14 " "Pin Entrada\[7\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { Entrada[7] } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Entrada\[7\]" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1731457030731 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Entrada\[4\] 3.3-V LVTTL B12 " "Pin Entrada\[4\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { Entrada[4] } } } { "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pedro/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Entrada\[4\]" } } } } { "PISO_SIPO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/PISO_SIPO.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/pedro/Documents/Circuitos Digitais/PISO_SIPO/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1731457030731 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1731457030731 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 7 s 5 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 7 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "939 " "Peak virtual memory: 939 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731457030804 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 12 21:17:10 2024 " "Processing ended: Tue Nov 12 21:17:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731457030804 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731457030804 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731457030804 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1731457030804 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1731457030942 ""}
