<?xml version="1.0" encoding="UTF-8"?>
<project name="vadd">
  <platform vendor="xilinx" boardid="u200" name="xdma" featureRomTime="1561465320">
    <version major="201830" minor="2"/>
    <description/>
    <board name="xilinx.com:au200:1.0" vendor="xilinx.com" fpga="xcu200-fsgd2104-2-e">
      <interfaces>
        <interface id="int1" name="PCIe" type="gen3x16"/>
      </interfaces>
      <memories>
        <memory name="ddr4_mem00" type="ddr4" size="16GB"/>
        <memory name="ddrmem_1" type="ddr4" size="16GB"/>
        <memory name="ddr4_mem01" type="ddr4" size="16GB"/>
        <memory name="ddr4_mem02" type="ddr4" size="16GB"/>
      </memories>
      <images>
        <image name="au200_image.jpg" type="HDPI"/>
        <image name="" type="MDPI"/>
        <image name="" type="LDPI"/>
      </images>
      <id>
        <vendor/>
        <device/>
        <subsystem/>
      </id>
    </board>
    <build_flow/>
    <host architecture="x86_64"/>
    <device name="fpga0" fpgaDevice="virtexuplus:xcu200:fsgd2104:-2:e" addrWidth="0">
      <core name="OCL_REGION_0" target="bitstream" type="clc_region" clockFreq="0MHz" numComputeUnits="60">
        <kernelClocks>
          <clock port="DATA_CLK" frequency="300.0MHz" name="clkwiz_kernel_clk_out1"/>
          <clock port="KERNEL_CLK" frequency="500.0MHz" name="clkwiz_kernel2_clk_out1"/>
        </kernelClocks>
        <kernel name="vadd" language="c" vlnv="xilinx.com:hls:vadd:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" interrupt="true" hwControlProtocol="ap_ctrl_chain">
          <module name="vadd"/>
          <port name="M_AXI_GMEM" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="in1" addressQualifier="1" id="0" port="M_AXI_GMEM" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="in2" addressQualifier="1" id="1" port="M_AXI_GMEM" size="0x8" offset="0x1C" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="out_r" addressQualifier="1" id="2" port="M_AXI_GMEM" size="0x8" offset="0x28" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="size" addressQualifier="0" id="3" port="S_AXI_CONTROL" size="0x4" offset="0x34" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="vadd_1">
            <addrRemap base="0x1800000" port="S_AXI_CONTROL"/>
          </instance>
          <instance name="vadd_2">
            <addrRemap base="0x1810000" port="S_AXI_CONTROL"/>
          </instance>
          <instance name="vadd_3">
            <addrRemap base="0x1820000" port="S_AXI_CONTROL"/>
          </instance>
        </kernel>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="slr1/interconnect_axilite_user_M01_AXI" dstType="kernel" dstInst="vadd_1" dstPort="S_AXI_CONTROL"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="memory_subsystem" dstType="kernel" dstInst="vadd_1" dstPort="M_AXI_GMEM"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="slr1/interconnect_axilite_user_M01_AXI" dstType="kernel" dstInst="vadd_2" dstPort="S_AXI_CONTROL"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="memory_subsystem" dstType="kernel" dstInst="vadd_2" dstPort="M_AXI_GMEM"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="slr1/interconnect_axilite_user_M01_AXI" dstType="kernel" dstInst="vadd_3" dstPort="S_AXI_CONTROL"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="memory_subsystem" dstType="kernel" dstInst="vadd_3" dstPort="M_AXI_GMEM"/>
      </core>
    </device>
  </platform>
</project>
