Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (lin64) Build 2644227 Wed Sep  4 09:44:18 MDT 2019
| Date         : Tue Dec  3 22:32:49 2019
| Host         : blujay running 64-bit Ubuntu 19.04
| Command      : report_timing_summary -max_paths 10 -file metronome_timing_summary_routed.rpt -pb metronome_timing_summary_routed.pb -rpx metronome_timing_summary_routed.rpx -warn_on_violation
| Design       : metronome
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.069        0.000                      0                  484        0.118        0.000                      0                  484        4.500        0.000                       0                   261  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.069        0.000                      0                  484        0.118        0.000                      0                  484        4.500        0.000                       0                   261  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.069ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.069ns  (required time - arrival time)
  Source:                 c0/current_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl_44/period_count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.441ns  (logic 1.658ns (30.471%)  route 3.783ns (69.529%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.635     5.156    c0/clk_IBUF_BUFG
    SLICE_X6Y45          FDRE                                         r  c0/current_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.518     5.674 r  c0/current_count_reg[2]/Q
                         net (fo=111, routed)         1.915     7.590    c0/current_count_reg[2]_0[1]
    SLICE_X3Y40          LUT5 (Prop_lut5_I0_O)        0.124     7.714 r  c0/period_count1_carry_i_7__2/O
                         net (fo=1, routed)           0.000     7.714    tl_44/period_count1_carry__0_1[1]
    SLICE_X3Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.264 r  tl_44/period_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.264    tl_44/period_count1_carry_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.378 r  tl_44/period_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.378    tl_44/period_count1_carry__0_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.492 r  tl_44/period_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.492    tl_44/period_count1_carry__1_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.606 f  tl_44/period_count1_carry__2/CO[3]
                         net (fo=5, routed)           0.904     9.510    c0/CO[0]
    SLICE_X5Y40          LUT1 (Prop_lut1_I0_O)        0.124     9.634 r  c0/period_count[0]_i_1/O
                         net (fo=32, routed)          0.964    10.597    tl_44/clear
    SLICE_X4Y45          FDRE                                         r  tl_44/period_count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.517    14.858    tl_44/clk_IBUF_BUFG
    SLICE_X4Y45          FDRE                                         r  tl_44/period_count_reg[28]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X4Y45          FDRE (Setup_fdre_C_R)       -0.429    14.667    tl_44/period_count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -10.597    
  -------------------------------------------------------------------
                         slack                                  4.069    

Slack (MET) :             4.069ns  (required time - arrival time)
  Source:                 c0/current_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl_44/period_count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.441ns  (logic 1.658ns (30.471%)  route 3.783ns (69.529%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.635     5.156    c0/clk_IBUF_BUFG
    SLICE_X6Y45          FDRE                                         r  c0/current_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.518     5.674 r  c0/current_count_reg[2]/Q
                         net (fo=111, routed)         1.915     7.590    c0/current_count_reg[2]_0[1]
    SLICE_X3Y40          LUT5 (Prop_lut5_I0_O)        0.124     7.714 r  c0/period_count1_carry_i_7__2/O
                         net (fo=1, routed)           0.000     7.714    tl_44/period_count1_carry__0_1[1]
    SLICE_X3Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.264 r  tl_44/period_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.264    tl_44/period_count1_carry_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.378 r  tl_44/period_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.378    tl_44/period_count1_carry__0_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.492 r  tl_44/period_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.492    tl_44/period_count1_carry__1_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.606 f  tl_44/period_count1_carry__2/CO[3]
                         net (fo=5, routed)           0.904     9.510    c0/CO[0]
    SLICE_X5Y40          LUT1 (Prop_lut1_I0_O)        0.124     9.634 r  c0/period_count[0]_i_1/O
                         net (fo=32, routed)          0.964    10.597    tl_44/clear
    SLICE_X4Y45          FDRE                                         r  tl_44/period_count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.517    14.858    tl_44/clk_IBUF_BUFG
    SLICE_X4Y45          FDRE                                         r  tl_44/period_count_reg[29]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X4Y45          FDRE (Setup_fdre_C_R)       -0.429    14.667    tl_44/period_count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -10.597    
  -------------------------------------------------------------------
                         slack                                  4.069    

Slack (MET) :             4.069ns  (required time - arrival time)
  Source:                 c0/current_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl_44/period_count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.441ns  (logic 1.658ns (30.471%)  route 3.783ns (69.529%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.635     5.156    c0/clk_IBUF_BUFG
    SLICE_X6Y45          FDRE                                         r  c0/current_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.518     5.674 r  c0/current_count_reg[2]/Q
                         net (fo=111, routed)         1.915     7.590    c0/current_count_reg[2]_0[1]
    SLICE_X3Y40          LUT5 (Prop_lut5_I0_O)        0.124     7.714 r  c0/period_count1_carry_i_7__2/O
                         net (fo=1, routed)           0.000     7.714    tl_44/period_count1_carry__0_1[1]
    SLICE_X3Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.264 r  tl_44/period_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.264    tl_44/period_count1_carry_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.378 r  tl_44/period_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.378    tl_44/period_count1_carry__0_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.492 r  tl_44/period_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.492    tl_44/period_count1_carry__1_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.606 f  tl_44/period_count1_carry__2/CO[3]
                         net (fo=5, routed)           0.904     9.510    c0/CO[0]
    SLICE_X5Y40          LUT1 (Prop_lut1_I0_O)        0.124     9.634 r  c0/period_count[0]_i_1/O
                         net (fo=32, routed)          0.964    10.597    tl_44/clear
    SLICE_X4Y45          FDRE                                         r  tl_44/period_count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.517    14.858    tl_44/clk_IBUF_BUFG
    SLICE_X4Y45          FDRE                                         r  tl_44/period_count_reg[30]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X4Y45          FDRE (Setup_fdre_C_R)       -0.429    14.667    tl_44/period_count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -10.597    
  -------------------------------------------------------------------
                         slack                                  4.069    

Slack (MET) :             4.069ns  (required time - arrival time)
  Source:                 c0/current_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl_44/period_count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.441ns  (logic 1.658ns (30.471%)  route 3.783ns (69.529%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.635     5.156    c0/clk_IBUF_BUFG
    SLICE_X6Y45          FDRE                                         r  c0/current_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.518     5.674 r  c0/current_count_reg[2]/Q
                         net (fo=111, routed)         1.915     7.590    c0/current_count_reg[2]_0[1]
    SLICE_X3Y40          LUT5 (Prop_lut5_I0_O)        0.124     7.714 r  c0/period_count1_carry_i_7__2/O
                         net (fo=1, routed)           0.000     7.714    tl_44/period_count1_carry__0_1[1]
    SLICE_X3Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.264 r  tl_44/period_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.264    tl_44/period_count1_carry_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.378 r  tl_44/period_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.378    tl_44/period_count1_carry__0_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.492 r  tl_44/period_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.492    tl_44/period_count1_carry__1_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.606 f  tl_44/period_count1_carry__2/CO[3]
                         net (fo=5, routed)           0.904     9.510    c0/CO[0]
    SLICE_X5Y40          LUT1 (Prop_lut1_I0_O)        0.124     9.634 r  c0/period_count[0]_i_1/O
                         net (fo=32, routed)          0.964    10.597    tl_44/clear
    SLICE_X4Y45          FDRE                                         r  tl_44/period_count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.517    14.858    tl_44/clk_IBUF_BUFG
    SLICE_X4Y45          FDRE                                         r  tl_44/period_count_reg[31]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X4Y45          FDRE (Setup_fdre_C_R)       -0.429    14.667    tl_44/period_count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -10.597    
  -------------------------------------------------------------------
                         slack                                  4.069    

Slack (MET) :             4.073ns  (required time - arrival time)
  Source:                 c0/current_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl_24/period_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.425ns  (logic 1.533ns (28.257%)  route 3.892ns (71.743%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.635     5.156    c0/clk_IBUF_BUFG
    SLICE_X6Y45          FDRE                                         r  c0/current_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.518     5.674 r  c0/current_count_reg[2]/Q
                         net (fo=111, routed)         2.191     7.865    c0/current_count_reg[2]_0[1]
    SLICE_X2Y42          LUT5 (Prop_lut5_I2_O)        0.124     7.989 r  c0/period_count1_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     7.989    tl_24/period_count1_carry__1_1[1]
    SLICE_X2Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.522 r  tl_24/period_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.522    tl_24/period_count1_carry__0_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.639 r  tl_24/period_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.639    tl_24/period_count1_carry__1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.756 f  tl_24/period_count1_carry__2/CO[3]
                         net (fo=4, routed)           0.728     9.484    c0/beat_count_reg[0]_0[0]
    SLICE_X1Y45          LUT1 (Prop_lut1_I0_O)        0.124     9.608 r  c0/period_count[0]_i_1__0/O
                         net (fo=32, routed)          0.973    10.581    tl_24/clear
    SLICE_X0Y42          FDRE                                         r  tl_24/period_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.518    14.859    tl_24/clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  tl_24/period_count_reg[10]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y42          FDRE (Setup_fdre_C_R)       -0.429    14.655    tl_24/period_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -10.581    
  -------------------------------------------------------------------
                         slack                                  4.073    

Slack (MET) :             4.073ns  (required time - arrival time)
  Source:                 c0/current_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl_24/period_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.425ns  (logic 1.533ns (28.257%)  route 3.892ns (71.743%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.635     5.156    c0/clk_IBUF_BUFG
    SLICE_X6Y45          FDRE                                         r  c0/current_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.518     5.674 r  c0/current_count_reg[2]/Q
                         net (fo=111, routed)         2.191     7.865    c0/current_count_reg[2]_0[1]
    SLICE_X2Y42          LUT5 (Prop_lut5_I2_O)        0.124     7.989 r  c0/period_count1_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     7.989    tl_24/period_count1_carry__1_1[1]
    SLICE_X2Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.522 r  tl_24/period_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.522    tl_24/period_count1_carry__0_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.639 r  tl_24/period_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.639    tl_24/period_count1_carry__1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.756 f  tl_24/period_count1_carry__2/CO[3]
                         net (fo=4, routed)           0.728     9.484    c0/beat_count_reg[0]_0[0]
    SLICE_X1Y45          LUT1 (Prop_lut1_I0_O)        0.124     9.608 r  c0/period_count[0]_i_1__0/O
                         net (fo=32, routed)          0.973    10.581    tl_24/clear
    SLICE_X0Y42          FDRE                                         r  tl_24/period_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.518    14.859    tl_24/clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  tl_24/period_count_reg[11]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y42          FDRE (Setup_fdre_C_R)       -0.429    14.655    tl_24/period_count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -10.581    
  -------------------------------------------------------------------
                         slack                                  4.073    

Slack (MET) :             4.073ns  (required time - arrival time)
  Source:                 c0/current_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl_24/period_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.425ns  (logic 1.533ns (28.257%)  route 3.892ns (71.743%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.635     5.156    c0/clk_IBUF_BUFG
    SLICE_X6Y45          FDRE                                         r  c0/current_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.518     5.674 r  c0/current_count_reg[2]/Q
                         net (fo=111, routed)         2.191     7.865    c0/current_count_reg[2]_0[1]
    SLICE_X2Y42          LUT5 (Prop_lut5_I2_O)        0.124     7.989 r  c0/period_count1_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     7.989    tl_24/period_count1_carry__1_1[1]
    SLICE_X2Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.522 r  tl_24/period_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.522    tl_24/period_count1_carry__0_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.639 r  tl_24/period_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.639    tl_24/period_count1_carry__1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.756 f  tl_24/period_count1_carry__2/CO[3]
                         net (fo=4, routed)           0.728     9.484    c0/beat_count_reg[0]_0[0]
    SLICE_X1Y45          LUT1 (Prop_lut1_I0_O)        0.124     9.608 r  c0/period_count[0]_i_1__0/O
                         net (fo=32, routed)          0.973    10.581    tl_24/clear
    SLICE_X0Y42          FDRE                                         r  tl_24/period_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.518    14.859    tl_24/clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  tl_24/period_count_reg[8]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y42          FDRE (Setup_fdre_C_R)       -0.429    14.655    tl_24/period_count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -10.581    
  -------------------------------------------------------------------
                         slack                                  4.073    

Slack (MET) :             4.073ns  (required time - arrival time)
  Source:                 c0/current_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl_24/period_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.425ns  (logic 1.533ns (28.257%)  route 3.892ns (71.743%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.635     5.156    c0/clk_IBUF_BUFG
    SLICE_X6Y45          FDRE                                         r  c0/current_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.518     5.674 r  c0/current_count_reg[2]/Q
                         net (fo=111, routed)         2.191     7.865    c0/current_count_reg[2]_0[1]
    SLICE_X2Y42          LUT5 (Prop_lut5_I2_O)        0.124     7.989 r  c0/period_count1_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     7.989    tl_24/period_count1_carry__1_1[1]
    SLICE_X2Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.522 r  tl_24/period_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.522    tl_24/period_count1_carry__0_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.639 r  tl_24/period_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.639    tl_24/period_count1_carry__1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.756 f  tl_24/period_count1_carry__2/CO[3]
                         net (fo=4, routed)           0.728     9.484    c0/beat_count_reg[0]_0[0]
    SLICE_X1Y45          LUT1 (Prop_lut1_I0_O)        0.124     9.608 r  c0/period_count[0]_i_1__0/O
                         net (fo=32, routed)          0.973    10.581    tl_24/clear
    SLICE_X0Y42          FDRE                                         r  tl_24/period_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.518    14.859    tl_24/clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  tl_24/period_count_reg[9]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y42          FDRE (Setup_fdre_C_R)       -0.429    14.655    tl_24/period_count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -10.581    
  -------------------------------------------------------------------
                         slack                                  4.073    

Slack (MET) :             4.213ns  (required time - arrival time)
  Source:                 c0/current_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl_24/period_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 1.533ns (29.010%)  route 3.751ns (70.990%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.635     5.156    c0/clk_IBUF_BUFG
    SLICE_X6Y45          FDRE                                         r  c0/current_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.518     5.674 r  c0/current_count_reg[2]/Q
                         net (fo=111, routed)         2.191     7.865    c0/current_count_reg[2]_0[1]
    SLICE_X2Y42          LUT5 (Prop_lut5_I2_O)        0.124     7.989 r  c0/period_count1_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     7.989    tl_24/period_count1_carry__1_1[1]
    SLICE_X2Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.522 r  tl_24/period_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.522    tl_24/period_count1_carry__0_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.639 r  tl_24/period_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.639    tl_24/period_count1_carry__1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.756 f  tl_24/period_count1_carry__2/CO[3]
                         net (fo=4, routed)           0.728     9.484    c0/beat_count_reg[0]_0[0]
    SLICE_X1Y45          LUT1 (Prop_lut1_I0_O)        0.124     9.608 r  c0/period_count[0]_i_1__0/O
                         net (fo=32, routed)          0.833    10.441    tl_24/clear
    SLICE_X0Y40          FDRE                                         r  tl_24/period_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.517    14.858    tl_24/clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  tl_24/period_count_reg[0]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X0Y40          FDRE (Setup_fdre_C_R)       -0.429    14.654    tl_24/period_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                         -10.441    
  -------------------------------------------------------------------
                         slack                                  4.213    

Slack (MET) :             4.213ns  (required time - arrival time)
  Source:                 c0/current_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl_24/period_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 1.533ns (29.010%)  route 3.751ns (70.990%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.635     5.156    c0/clk_IBUF_BUFG
    SLICE_X6Y45          FDRE                                         r  c0/current_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.518     5.674 r  c0/current_count_reg[2]/Q
                         net (fo=111, routed)         2.191     7.865    c0/current_count_reg[2]_0[1]
    SLICE_X2Y42          LUT5 (Prop_lut5_I2_O)        0.124     7.989 r  c0/period_count1_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     7.989    tl_24/period_count1_carry__1_1[1]
    SLICE_X2Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.522 r  tl_24/period_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.522    tl_24/period_count1_carry__0_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.639 r  tl_24/period_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.639    tl_24/period_count1_carry__1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.756 f  tl_24/period_count1_carry__2/CO[3]
                         net (fo=4, routed)           0.728     9.484    c0/beat_count_reg[0]_0[0]
    SLICE_X1Y45          LUT1 (Prop_lut1_I0_O)        0.124     9.608 r  c0/period_count[0]_i_1__0/O
                         net (fo=32, routed)          0.833    10.441    tl_24/clear
    SLICE_X0Y40          FDRE                                         r  tl_24/period_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.517    14.858    tl_24/clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  tl_24/period_count_reg[1]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X0Y40          FDRE (Setup_fdre_C_R)       -0.429    14.654    tl_24/period_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                         -10.441    
  -------------------------------------------------------------------
                         slack                                  4.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 bL/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bL/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.219%)  route 0.150ns (28.781%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.596     1.479    bL/clk_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  bL/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.643 r  bL/count_reg[19]/Q
                         net (fo=3, routed)           0.149     1.792    bL/count_reg[19]
    SLICE_X2Y49          LUT2 (Prop_lut2_I1_O)        0.045     1.837 r  bL/count[16]_i_6/O
                         net (fo=1, routed)           0.000     1.837    bL/count[16]_i_6_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.946 r  bL/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    bL/count_reg[16]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.000 r  bL/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.000    bL/count_reg[20]_i_1_n_7
    SLICE_X2Y50          FDRE                                         r  bL/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.864     1.992    bL/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  bL/count_reg[20]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134     1.882    bL/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 bL/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bL/dbsig_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.209ns (42.994%)  route 0.277ns (57.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.594     1.477    bL/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  bL/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  bL/count_reg[20]/Q
                         net (fo=3, routed)           0.277     1.918    bL/count_reg[20]
    SLICE_X3Y46          LUT6 (Prop_lut6_I2_O)        0.045     1.963 r  bL/dbsig_i_1/O
                         net (fo=1, routed)           0.000     1.963    bL/p_0_in
    SLICE_X3Y46          FDRE                                         r  bL/dbsig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.866     1.993    bL/clk_IBUF_BUFG
    SLICE_X3Y46          FDRE                                         r  bL/dbsig_reg/C
                         clock pessimism             -0.244     1.749    
    SLICE_X3Y46          FDRE (Hold_fdre_C_D)         0.091     1.840    bL/dbsig_reg
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 tl_68/beat_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl_68/beat_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.564     1.447    tl_68/clk_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  tl_68/beat_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  tl_68/beat_count_reg[2]/Q
                         net (fo=7, routed)           0.121     1.710    tl_68/beat_count_reg_n_0_[2]
    SLICE_X10Y38         LUT4 (Prop_lut4_I1_O)        0.048     1.758 r  tl_68/beat_count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.758    tl_68/beat_count[1]
    SLICE_X10Y38         FDRE                                         r  tl_68/beat_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.834     1.961    tl_68/clk_IBUF_BUFG
    SLICE_X10Y38         FDRE                                         r  tl_68/beat_count_reg[1]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X10Y38         FDRE (Hold_fdre_C_D)         0.131     1.591    tl_68/beat_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 tl_68/beat_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl_68/beat_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.189ns (60.106%)  route 0.125ns (39.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.564     1.447    tl_68/clk_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  tl_68/beat_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  tl_68/beat_count_reg[2]/Q
                         net (fo=7, routed)           0.125     1.714    tl_68/beat_count_reg_n_0_[2]
    SLICE_X10Y38         LUT5 (Prop_lut5_I3_O)        0.048     1.762 r  tl_68/beat_count[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.762    tl_68/beat_count[4]
    SLICE_X10Y38         FDRE                                         r  tl_68/beat_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.834     1.961    tl_68/clk_IBUF_BUFG
    SLICE_X10Y38         FDRE                                         r  tl_68/beat_count_reg[4]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X10Y38         FDRE (Hold_fdre_C_D)         0.131     1.591    tl_68/beat_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 tl_68/beat_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl_68/beat_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.564     1.447    tl_68/clk_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  tl_68/beat_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  tl_68/beat_count_reg[2]/Q
                         net (fo=7, routed)           0.125     1.714    tl_68/beat_count_reg_n_0_[2]
    SLICE_X10Y38         LUT4 (Prop_lut4_I0_O)        0.045     1.759 r  tl_68/beat_count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.759    tl_68/beat_count[3]
    SLICE_X10Y38         FDRE                                         r  tl_68/beat_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.834     1.961    tl_68/clk_IBUF_BUFG
    SLICE_X10Y38         FDRE                                         r  tl_68/beat_count_reg[3]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X10Y38         FDRE (Hold_fdre_C_D)         0.121     1.581    tl_68/beat_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 c1/prev_dec_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/current_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.591     1.474    c1/clk_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  c1/prev_dec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.128     1.602 r  c1/prev_dec_reg/Q
                         net (fo=2, routed)           0.068     1.670    c1/prev_dec
    SLICE_X5Y38          LUT5 (Prop_lut5_I3_O)        0.099     1.769 r  c1/current_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.769    c1/current_count[0]_i_1_n_0
    SLICE_X5Y38          FDRE                                         r  c1/current_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.862     1.989    c1/clk_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  c1/current_count_reg[0]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X5Y38          FDRE (Hold_fdre_C_D)         0.092     1.566    c1/current_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 c1/prev_dec_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/current_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.591     1.474    c1/clk_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  c1/prev_dec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.128     1.602 r  c1/prev_dec_reg/Q
                         net (fo=2, routed)           0.069     1.671    c1/prev_dec
    SLICE_X5Y38          LUT6 (Prop_lut6_I1_O)        0.099     1.770 r  c1/current_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.770    c1/current_count[1]_i_1_n_0
    SLICE_X5Y38          FDRE                                         r  c1/current_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.862     1.989    c1/clk_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  c1/current_count_reg[1]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X5Y38          FDRE (Hold_fdre_C_D)         0.091     1.565    c1/current_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 tl_34/beat_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl_34/beat_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.538%)  route 0.105ns (33.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.565     1.448    tl_34/clk_IBUF_BUFG
    SLICE_X12Y42         FDRE                                         r  tl_34/beat_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  tl_34/beat_count_reg[0]/Q
                         net (fo=8, routed)           0.105     1.717    tl_34/beat_count_reg_n_0_[0]
    SLICE_X13Y42         LUT6 (Prop_lut6_I2_O)        0.045     1.762 r  tl_34/beat_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.762    tl_34/beat_count[5]
    SLICE_X13Y42         FDRE                                         r  tl_34/beat_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.835     1.962    tl_34/clk_IBUF_BUFG
    SLICE_X13Y42         FDRE                                         r  tl_34/beat_count_reg[5]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X13Y42         FDRE (Hold_fdre_C_D)         0.092     1.553    tl_34/beat_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 tl_34/tick_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl_34/tick_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.185%)  route 0.128ns (40.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.565     1.448    tl_34/clk_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  tl_34/tick_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  tl_34/tick_reg[0]/Q
                         net (fo=3, routed)           0.128     1.717    tl_34/tsc_pulses_2[0]
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.045     1.762 r  tl_34/tick[0]_i_1/O
                         net (fo=1, routed)           0.000     1.762    tl_34/tick[0]_i_1_n_0
    SLICE_X9Y42          FDRE                                         r  tl_34/tick_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.835     1.962    tl_34/clk_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  tl_34/tick_reg[0]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X9Y42          FDRE (Hold_fdre_C_D)         0.091     1.539    tl_34/tick_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 bD/dbsig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/prev_dec_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.748%)  route 0.197ns (58.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.591     1.474    bD/clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  bD/dbsig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  bD/dbsig_reg/Q
                         net (fo=3, routed)           0.197     1.812    c1/brD
    SLICE_X5Y38          FDRE                                         r  c1/prev_dec_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.862     1.989    c1/clk_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  c1/prev_dec_reg/C
                         clock pessimism             -0.478     1.511    
    SLICE_X5Y38          FDRE (Hold_fdre_C_D)         0.075     1.586    c1/prev_dec_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y32    bD/button_ff1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y32    bD/button_ff2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y35    bD/count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y35    bD/count_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y35    bD/count_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y36    bD/count_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y36    bD/count_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y35    bD/dbsig_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y47    bL/button_ff1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y38   tl_68/beat_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y38   tl_68/beat_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y38   tl_68/beat_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y38   tl_68/beat_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y38   tl_68/beat_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y38    tl_68/beat_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y38    tl_68/beat_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y38    tl_68/beat_count_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y35    bD/count_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y35    bD/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32    bD/button_ff1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32    bD/button_ff2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y49    bL/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y49    bL/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y49    bL/count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y45    bL/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y45    bL/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y45    bL/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y46    bL/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y46    bL/count_reg[5]/C



