 
****************************************
Report : area
Design : crossbar_one_hot_seq
Version: J-2014.09-SP3
Date   : Sun May 16 20:31:58 2021
****************************************

Library(s) Used:

    tcbn28hpcplusbwp30p140lvttt0p8v25c (File: /usr/scratch/DRBE-shared/TSMC-library/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_180a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn28hpcplusbwp30p140lvt_180a/tcbn28hpcplusbwp30p140lvttt0p8v25c.db)

Number of ports:                          595
Number of nets:                          3035
Number of cells:                          288
Number of combinational cells:            264
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                        264
Number of references:                      25

Combinational area:               4143.005966
Buf/Inv area:                     1943.549949
Noncombinational area:            8489.123930
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 12632.129896
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area           Local cell area
                                  -------------------  ---------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-     Noncombi-  Black-
                                  Total       Total    national   national   boxes   Design
--------------------------------  ----------  -------  ---------  ---------  ------  ----------------------------------------------------------------------------
crossbar_one_hot_seq              12632.1299    100.0   299.3760     0.0000  0.0000  crossbar_one_hot_seq
bottom_half_0__mux_tree             209.1600      1.7   146.7900    62.3700  0.0000  mux_tree_8_1_seq_DATA_WIDTH32_NUM_OUTPUT_DATA1_NUM_INPUT_DATA8_0
bottom_half_1__mux_tree             208.9080      1.7   146.5380    62.3700  0.0000  mux_tree_8_1_seq_DATA_WIDTH32_NUM_OUTPUT_DATA1_NUM_INPUT_DATA8_7
bottom_half_2__mux_tree             217.4760      1.7   155.1060    62.3700  0.0000  mux_tree_8_1_seq_DATA_WIDTH32_NUM_OUTPUT_DATA1_NUM_INPUT_DATA8_6
bottom_half_3__mux_tree             215.0820      1.7   152.7120    62.3700  0.0000  mux_tree_8_1_seq_DATA_WIDTH32_NUM_OUTPUT_DATA1_NUM_INPUT_DATA8_5
bottom_half_4__mux_tree             210.4200      1.7   148.0500    62.3700  0.0000  mux_tree_8_1_seq_DATA_WIDTH32_NUM_OUTPUT_DATA1_NUM_INPUT_DATA8_4
bottom_half_5__mux_tree             210.0420      1.7   147.6720    62.3700  0.0000  mux_tree_8_1_seq_DATA_WIDTH32_NUM_OUTPUT_DATA1_NUM_INPUT_DATA8_3
bottom_half_6__mux_tree             211.1760      1.7   148.8060    62.3700  0.0000  mux_tree_8_1_seq_DATA_WIDTH32_NUM_OUTPUT_DATA1_NUM_INPUT_DATA8_2
bottom_half_7__mux_tree             205.2540      1.6   142.8840    62.3700  0.0000  mux_tree_8_1_seq_DATA_WIDTH32_NUM_OUTPUT_DATA1_NUM_INPUT_DATA8_1
i_cmd_id_0__cmd_pipeline             68.0400      0.5     4.5360    63.5040  0.0000  cmd_wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_0
i_cmd_id_1__cmd_pipeline             68.0400      0.5     4.5360    63.5040  0.0000  cmd_wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_7
i_cmd_id_2__cmd_pipeline             67.6620      0.5     4.5360    63.1260  0.0000  cmd_wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_6
i_cmd_id_3__cmd_pipeline             68.0400      0.5     4.5360    63.5040  0.0000  cmd_wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_5
i_cmd_id_4__cmd_pipeline             68.0400      0.5     4.5360    63.5040  0.0000  cmd_wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_4
i_cmd_id_5__cmd_pipeline             66.9060      0.5     4.5360    62.3700  0.0000  cmd_wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_3
i_cmd_id_6__cmd_pipeline             67.2840      0.5     4.5360    62.7480  0.0000  cmd_wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_2
i_cmd_id_7__cmd_pipeline             67.2840      0.5     4.5360    62.7480  0.0000  cmd_wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_1
top_half_0__wire_pipeline          1262.8980     10.0   327.3480   935.5500  0.0000  wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_0
top_half_1__wire_pipeline          1262.8980     10.0   327.3480   935.5500  0.0000  wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_7
top_half_2__wire_pipeline          1262.8980     10.0   327.3480   935.5500  0.0000  wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_6
top_half_3__wire_pipeline          1262.8980     10.0   327.3480   935.5500  0.0000  wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_5
top_half_4__wire_pipeline          1262.8980     10.0   327.3480   935.5500  0.0000  wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_4
top_half_5__wire_pipeline          1263.6540     10.0   327.3480   936.3060  0.0000  wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_3
top_half_6__wire_pipeline          1262.8980     10.0   327.3480   935.5500  0.0000  wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_2
top_half_7__wire_pipeline          1262.8980     10.0   327.3480   935.5500  0.0000  wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_1
--------------------------------  ----------  -------  ---------  ---------  ------  ----------------------------------------------------------------------------
Total                                                  4143.0060  8489.1239  0.0000

1
