###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       376576   # Number of WRITE/WRITEP commands
num_reads_done                 =       936728   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       668820   # Number of read row buffer hits
num_read_cmds                  =       936723   # Number of READ/READP commands
num_writes_done                =       376600   # Number of read requests issued
num_write_row_hits             =       278070   # Number of write row buffer hits
num_act_cmds                   =       368307   # Number of ACT commands
num_pre_cmds                   =       368277   # Number of PRE commands
num_ondemand_pres              =       341975   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9556018   # Cyles of rank active rank.0
rank_active_cycles.1           =      9343198   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       443982   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       656802   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1243580   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        16308   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         6580   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         9170   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         6706   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2347   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3131   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1103   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          529   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          652   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23233   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           57   # Write cmd latency (cycles)
write_latency[20-39]           =          523   # Write cmd latency (cycles)
write_latency[40-59]           =          968   # Write cmd latency (cycles)
write_latency[60-79]           =         1854   # Write cmd latency (cycles)
write_latency[80-99]           =         3357   # Write cmd latency (cycles)
write_latency[100-119]         =         4923   # Write cmd latency (cycles)
write_latency[120-139]         =         7816   # Write cmd latency (cycles)
write_latency[140-159]         =        10912   # Write cmd latency (cycles)
write_latency[160-179]         =        14146   # Write cmd latency (cycles)
write_latency[180-199]         =        16756   # Write cmd latency (cycles)
write_latency[200-]            =       315264   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            7   # Read request latency (cycles)
read_latency[20-39]            =       284866   # Read request latency (cycles)
read_latency[40-59]            =       100886   # Read request latency (cycles)
read_latency[60-79]            =       141234   # Read request latency (cycles)
read_latency[80-99]            =        63646   # Read request latency (cycles)
read_latency[100-119]          =        49138   # Read request latency (cycles)
read_latency[120-139]          =        41712   # Read request latency (cycles)
read_latency[140-159]          =        28113   # Read request latency (cycles)
read_latency[160-179]          =        21836   # Read request latency (cycles)
read_latency[180-199]          =        17923   # Read request latency (cycles)
read_latency[200-]             =       187367   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.87987e+09   # Write energy
read_energy                    =  3.77687e+09   # Read energy
act_energy                     =  1.00769e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.13111e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.15265e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.96296e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.83016e+09   # Active standby energy rank.1
average_read_latency           =      152.677   # Average read request latency (cycles)
average_interarrival           =      7.61414   # Average request interarrival latency (cycles)
total_energy                   =  1.96906e+10   # Total energy (pJ)
average_power                  =      1969.06   # Average power (mW)
average_bandwidth              =      11.2071   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       400790   # Number of WRITE/WRITEP commands
num_reads_done                 =       960672   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       677470   # Number of read row buffer hits
num_read_cmds                  =       960672   # Number of READ/READP commands
num_writes_done                =       400833   # Number of read requests issued
num_write_row_hits             =       294455   # Number of write row buffer hits
num_act_cmds                   =       391598   # Number of ACT commands
num_pre_cmds                   =       391570   # Number of PRE commands
num_ondemand_pres              =       365798   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9472815   # Cyles of rank active rank.0
rank_active_cycles.1           =      9421987   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       527185   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       578013   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1293185   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        15133   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         6341   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         9018   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         6980   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2363   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3119   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1071   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          508   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          661   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23146   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           48   # Write cmd latency (cycles)
write_latency[20-39]           =          557   # Write cmd latency (cycles)
write_latency[40-59]           =          951   # Write cmd latency (cycles)
write_latency[60-79]           =         1859   # Write cmd latency (cycles)
write_latency[80-99]           =         3557   # Write cmd latency (cycles)
write_latency[100-119]         =         5403   # Write cmd latency (cycles)
write_latency[120-139]         =         8001   # Write cmd latency (cycles)
write_latency[140-159]         =        11451   # Write cmd latency (cycles)
write_latency[160-179]         =        14611   # Write cmd latency (cycles)
write_latency[180-199]         =        17519   # Write cmd latency (cycles)
write_latency[200-]            =       336833   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       269746   # Read request latency (cycles)
read_latency[40-59]            =        98538   # Read request latency (cycles)
read_latency[60-79]            =       145440   # Read request latency (cycles)
read_latency[80-99]            =        65666   # Read request latency (cycles)
read_latency[100-119]          =        51126   # Read request latency (cycles)
read_latency[120-139]          =        43615   # Read request latency (cycles)
read_latency[140-159]          =        30012   # Read request latency (cycles)
read_latency[160-179]          =        23316   # Read request latency (cycles)
read_latency[180-199]          =        18872   # Read request latency (cycles)
read_latency[200-]             =       214335   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.00074e+09   # Write energy
read_energy                    =  3.87343e+09   # Read energy
act_energy                     =  1.07141e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.53049e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.77446e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.91104e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.87932e+09   # Active standby energy rank.1
average_read_latency           =      170.643   # Average read request latency (cycles)
average_interarrival           =      7.34467   # Average request interarrival latency (cycles)
total_energy                   =  1.99711e+10   # Total energy (pJ)
average_power                  =      1997.11   # Average power (mW)
average_bandwidth              =      11.6182   # Average bandwidth
