INFO: [VRFC 10-163] Analyzing VHDL file "Y:/adderHalfFull/adderHalfFull.srcs/sources_1/new/RCA2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RCA2'
INFO: [VRFC 10-163] Analyzing VHDL file "Y:/adderHalfFull/adderHalfFull.srcs/sources_1/new/fullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fullAdder'
INFO: [VRFC 10-163] Analyzing VHDL file "Y:/adderHalfFull/adderHalfFull.srcs/sim_1/new/tb_RCA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_rca'
