{
  "nodes":
  [
    {
      "name":"kernelV5"
      , "id":3560
      , "type":"kernel"
      , "children":
      [
        {
          "name":"On-chip Memory"
          , "id":3561
          , "type":"memtype"
          , "children":
          [
            {
              "name":"hashVec"
              , "id":3562
              , "brief":"Implemented size:4096 bytes = (32 banks) x (32 words per bank) x (4 bytes per word) | Memory Usage:64 RAMs | Number of banks:32 | Bank width (word size):4 bytes | Bank depth:32 words | Number of replicates:1 | Number of private copies:1 | RAM Mode:True dual-port | Pump configuration:Single-pumped | User defined attributes:memory(BLOCK_RAM)"
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"145"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"3276 bytes"
                  , "Implemented size":"4096 bytes = (32 banks) x (32 words per bank) x (4 bytes per word)"
                  , "Memory Usage":"64 RAMs"
                  , "Additional information":
                  [
                    {
                      "type":"text"
                      , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                    }
                    , {
                      "type":"text"
                      , "text":"RAM usage is increased from 32 RAMs to 64 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                    }
                    , {
                      "type":"text"
                      , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                    }
                  ]
                  , "Number of banks":"32"
                  , "Bank width (word size)":"4 bytes"
                  , "Bank depth":"32 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "RAM Mode":"True dual-port"
                  , "Pump configuration":"Single-pumped"
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"
                  , "User defined attributes":"memory(BLOCK_RAM)"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":145
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":3627
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":145
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3628
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":145
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3629
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3631
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 1"
                  , "id":3633
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":145
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3634
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":145
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3635
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3637
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 2"
                  , "id":3639
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":145
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3640
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":145
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3641
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3643
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 3"
                  , "id":3645
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":145
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3646
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":145
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3647
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3649
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 4"
                  , "id":3651
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":145
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3652
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":145
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3653
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3655
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 5"
                  , "id":3657
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":145
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3658
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":145
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3659
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3661
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 6"
                  , "id":3663
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":145
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3664
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":145
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3665
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3667
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 7"
                  , "id":3669
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":145
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3670
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":145
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3671
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3673
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 8"
                  , "id":3675
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":145
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3676
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":145
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3677
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3679
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 9"
                  , "id":3681
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":145
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3682
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":145
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3683
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3685
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 10"
                  , "id":3687
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":145
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3688
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":145
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3689
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3691
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 11"
                  , "id":3693
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":145
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3694
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":145
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3695
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3697
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 12"
                  , "id":3699
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":145
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3700
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":145
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3701
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3703
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 13"
                  , "id":3705
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":145
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3706
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":145
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3707
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3709
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 14"
                  , "id":3711
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":145
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3712
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":145
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3713
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3715
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 15"
                  , "id":3717
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":145
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3718
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":145
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3719
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3721
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 16"
                  , "id":3723
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":145
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3724
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":145
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3725
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3727
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 17"
                  , "id":3729
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":145
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3730
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":145
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3731
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3733
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 18"
                  , "id":3735
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":145
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3736
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":145
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3737
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3739
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 19"
                  , "id":3741
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":145
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3742
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":145
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3743
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3745
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 20"
                  , "id":3747
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":145
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3748
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":145
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3749
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3751
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 21"
                  , "id":3753
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":145
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3754
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":145
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3755
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3757
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 22"
                  , "id":3759
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":145
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3760
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":145
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3761
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3763
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 23"
                  , "id":3765
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":145
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3766
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":145
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3767
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3769
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 24"
                  , "id":3771
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":145
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3772
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":145
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3773
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3775
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 25"
                  , "id":3777
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":145
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3778
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":145
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3779
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3781
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 26"
                  , "id":3783
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":145
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3784
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":145
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3785
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3787
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 27"
                  , "id":3789
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":145
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3790
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":145
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3791
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3793
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 28"
                  , "id":3795
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":145
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3796
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":145
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3797
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3799
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 29"
                  , "id":3801
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":145
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3802
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":145
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3803
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3805
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 30"
                  , "id":3807
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":145
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3808
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":145
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3809
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3811
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 31"
                  , "id":3813
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:32 words | Implemented bank size:128 bytes = (32 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"32 words"
                      , "Implemented bank size":"128 bytes = (32 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":145
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3814
                      , "padding":"6"
                      , "depth":"32"
                      , "brief":"Implemented size:128 bytes = (32 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes = (32 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":145
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3815
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3817
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"32 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hashVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"countVec"
              , "id":3819
              , "brief":"Implemented size:4096 bytes = (64 banks) x (16 words per bank) x (4 bytes per word) | Memory Usage:128 RAMs | Number of banks:64 | Bank width (word size):4 bytes | Bank depth:16 words | Number of replicates:1 | Number of private copies:1 | RAM Mode:True dual-port | Pump configuration:Single-pumped | User defined attributes:memory(BLOCK_RAM)"
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"146"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"3276 bytes"
                  , "Implemented size":"4096 bytes = (64 banks) x (16 words per bank) x (4 bytes per word)"
                  , "Memory Usage":"128 RAMs"
                  , "Additional information":
                  [
                    {
                      "type":"text"
                      , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                    }
                    , {
                      "type":"text"
                      , "text":"RAM usage is increased from 64 RAMs to 128 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                    }
                    , {
                      "type":"text"
                      , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                    }
                  ]
                  , "Number of banks":"64"
                  , "Bank width (word size)":"4 bytes"
                  , "Bank depth":"16 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "RAM Mode":"True dual-port"
                  , "Pump configuration":"Single-pumped"
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"
                  , "User defined attributes":"memory(BLOCK_RAM)"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":146
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":3900
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3901
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3902
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3904
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 1"
                  , "id":3906
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3907
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3908
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3910
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 2"
                  , "id":3912
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3913
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3914
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3916
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 3"
                  , "id":3918
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3919
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3920
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3922
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 4"
                  , "id":3924
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3925
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3926
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3928
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 5"
                  , "id":3930
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3931
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3932
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3934
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 6"
                  , "id":3936
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3937
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3938
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3940
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 7"
                  , "id":3942
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3943
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3944
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3946
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 8"
                  , "id":3948
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3949
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3950
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3952
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 9"
                  , "id":3954
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3955
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3956
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3958
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 10"
                  , "id":3960
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3961
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3962
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3964
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 11"
                  , "id":3966
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3967
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3968
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3970
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 12"
                  , "id":3972
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3973
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3974
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3976
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 13"
                  , "id":3978
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3979
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3980
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3982
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 14"
                  , "id":3984
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3985
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3986
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3988
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 15"
                  , "id":3990
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3991
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3992
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":3994
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 16"
                  , "id":3996
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":3997
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":3998
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":4000
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 17"
                  , "id":4002
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4003
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":4004
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":4006
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 18"
                  , "id":4008
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4009
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":4010
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":4012
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 19"
                  , "id":4014
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4015
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":4016
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":4018
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 20"
                  , "id":4020
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4021
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":4022
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":4024
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 21"
                  , "id":4026
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4027
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":4028
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":4030
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 22"
                  , "id":4032
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4033
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":4034
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":4036
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 23"
                  , "id":4038
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4039
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":4040
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":4042
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 24"
                  , "id":4044
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4045
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":4046
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":4048
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 25"
                  , "id":4050
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4051
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":4052
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":4054
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 26"
                  , "id":4056
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4057
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":4058
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":4060
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 27"
                  , "id":4062
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4063
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":4064
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":4066
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 28"
                  , "id":4068
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4069
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":4070
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":4072
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 29"
                  , "id":4074
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4075
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":4076
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":4078
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 30"
                  , "id":4080
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4081
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":4082
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":4084
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 31"
                  , "id":4086
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4087
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":4088
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":4090
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 32"
                  , "id":4092
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4093
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":4094
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":4096
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 33"
                  , "id":4098
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4099
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":4100
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":4102
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 34"
                  , "id":4104
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4105
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":4106
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":4108
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 35"
                  , "id":4110
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4111
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":4112
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":4114
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 36"
                  , "id":4116
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4117
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":4118
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":4120
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 37"
                  , "id":4122
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4123
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":4124
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":4126
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 38"
                  , "id":4128
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4129
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":4130
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":4132
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 39"
                  , "id":4134
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4135
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":4136
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":4138
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 40"
                  , "id":4140
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4141
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":4142
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":4144
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 41"
                  , "id":4146
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4147
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":4148
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":4150
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 42"
                  , "id":4152
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4153
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":4154
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":4156
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 43"
                  , "id":4158
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4159
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":4160
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":4162
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 44"
                  , "id":4164
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4165
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":4166
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":4168
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 45"
                  , "id":4170
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4171
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":4172
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":4174
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 46"
                  , "id":4176
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4177
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":4178
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":4180
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 47"
                  , "id":4182
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4183
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":4184
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":4186
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 48"
                  , "id":4188
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4189
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":4190
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":4192
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 49"
                  , "id":4194
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4195
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":4196
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":4198
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 50"
                  , "id":4200
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4201
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":4202
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":4204
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 51"
                  , "id":4206
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4207
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":4208
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":4210
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 52"
                  , "id":4212
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4213
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":4214
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":4216
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 53"
                  , "id":4218
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4219
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":4220
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":4222
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 54"
                  , "id":4224
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4225
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":4226
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":4228
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 55"
                  , "id":4230
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4231
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":4232
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":4234
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 56"
                  , "id":4236
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4237
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":4238
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":4240
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 57"
                  , "id":4242
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4243
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":4244
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":4246
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 58"
                  , "id":4248
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4249
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":4250
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":4252
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 59"
                  , "id":4254
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4255
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":4256
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":4258
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 60"
                  , "id":4260
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4261
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":4262
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":4264
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 61"
                  , "id":4266
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4267
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":4268
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":4270
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 62"
                  , "id":4272
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4273
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":4274
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":4276
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 63"
                  , "id":4278
                  , "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:16 words | Implemented bank size:64 bytes = (16 words) x (4 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"2 RAMs"
                      , "Bank width":"4 bytes"
                      , "Bank depth":"16 words"
                      , "Implemented bank size":"64 bytes = (16 words) x (4 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                        , "line":146
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4279
                      , "padding":"3"
                      , "depth":"16"
                      , "brief":"Implemented size:64 bytes = (16 words) x (4 bytes per word) | Memory Usage:2 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 bytes = (16 words) x (4 bytes per word)"
                          , "Memory Usage":"2 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                            , "line":146
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":4280
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":4282
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"4 bytes"
                            , "Depth per copy (including padding)":"16 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'countVec' occupies memory words [0-818] and has 1 array element split across 819 memory words.</br>  Memory words [819-1023] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"buffer"
              , "id":4284
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"156"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":156
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[10] (inline#0)"
              , "id":4285
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"174"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":174
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[1] (inline#1)"
              , "id":4286
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"174"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":174
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[9] (inline#2)"
              , "id":4287
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"174"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":174
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[15] (inline#3)"
              , "id":4288
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"174"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":174
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[14] (inline#4)"
              , "id":4289
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"174"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":174
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[8] (inline#5)"
              , "id":4290
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"174"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":174
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[13] (inline#6)"
              , "id":4291
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"174"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":174
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[7] (inline#7)"
              , "id":4292
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"174"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":174
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[12] (inline#8)"
              , "id":4293
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"174"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":174
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[6] (inline#9)"
              , "id":4294
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"174"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":174
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[5] (inline#10)"
              , "id":4295
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"174"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":174
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[4] (inline#11)"
              , "id":4296
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"174"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":174
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[11] (inline#12)"
              , "id":4297
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"174"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":174
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[3] (inline#13)"
              , "id":4298
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"174"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":174
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[0] (inline#14)"
              , "id":4299
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"174"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":174
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[2] (inline#15)"
              , "id":4300
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"174"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":174
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[3] (inline#0)"
              , "id":4301
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"175"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":175
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[6] (inline#1)"
              , "id":4302
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"175"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":175
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[11] (inline#2)"
              , "id":4303
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"175"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":175
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[4] (inline#3)"
              , "id":4304
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"175"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":175
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[7] (inline#4)"
              , "id":4305
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"175"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":175
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[10] (inline#5)"
              , "id":4306
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"175"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":175
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[13] (inline#6)"
              , "id":4307
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"175"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":175
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[5] (inline#7)"
              , "id":4308
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"175"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":175
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[14] (inline#8)"
              , "id":4309
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"175"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":175
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[9] (inline#9)"
              , "id":4310
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"175"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":175
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[12] (inline#10)"
              , "id":4311
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"175"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":175
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[0] (inline#11)"
              , "id":4312
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"175"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":175
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[15] (inline#12)"
              , "id":4313
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"175"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":175
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[1] (inline#13)"
              , "id":4314
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"175"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":175
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[8] (inline#14)"
              , "id":4315
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"175"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":175
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[2] (inline#15)"
              , "id":4316
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"175"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":175
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tmp_HSIZE_mask.elements._M_elems[8] (inline#0)"
              , "id":4317
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"180"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":180
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tmp_HSIZE_mask.elements._M_elems[11] (inline#1)"
              , "id":4318
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"180"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":180
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tmp_HSIZE_mask.elements._M_elems[7] (inline#2)"
              , "id":4319
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"180"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":180
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tmp_HSIZE_mask.elements._M_elems[0] (inline#3)"
              , "id":4320
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"180"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":180
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tmp_HSIZE_mask.elements._M_elems[12] (inline#4)"
              , "id":4321
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"180"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":180
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tmp_HSIZE_mask.elements._M_elems[6] (inline#5)"
              , "id":4322
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"180"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":180
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tmp_HSIZE_mask.elements._M_elems[1] (inline#6)"
              , "id":4323
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"180"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":180
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tmp_HSIZE_mask.elements._M_elems[13] (inline#7)"
              , "id":4324
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"180"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":180
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tmp_HSIZE_mask.elements._M_elems[2] (inline#8)"
              , "id":4325
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"180"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":180
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tmp_HSIZE_mask.elements._M_elems[14] (inline#9)"
              , "id":4326
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"180"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":180
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tmp_HSIZE_mask.elements._M_elems[5] (inline#10)"
              , "id":4327
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"180"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":180
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tmp_HSIZE_mask.elements._M_elems[15] (inline#11)"
              , "id":4328
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"180"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":180
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tmp_HSIZE_mask.elements._M_elems[4] (inline#12)"
              , "id":4329
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"180"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":180
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tmp_HSIZE_mask.elements._M_elems[3] (inline#13)"
              , "id":4330
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"180"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":180
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tmp_HSIZE_mask.elements._M_elems[10] (inline#14)"
              , "id":4331
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"180"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":180
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tmp_HSIZE_mask.elements._M_elems[9] (inline#15)"
              , "id":4332
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"180"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":180
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[12] (inline#0)"
              , "id":4333
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"192"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":192
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[13] (inline#1)"
              , "id":4334
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"192"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":192
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[15] (inline#2)"
              , "id":4335
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"192"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":192
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[0] (inline#3)"
              , "id":4336
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"192"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":192
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[14] (inline#4)"
              , "id":4337
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"192"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":192
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[3] (inline#5)"
              , "id":4338
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"192"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":192
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[5] (inline#6)"
              , "id":4339
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"192"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":192
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[10] (inline#7)"
              , "id":4340
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"192"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":192
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[9] (inline#8)"
              , "id":4341
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"192"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":192
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[6] (inline#9)"
              , "id":4342
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"192"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":192
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[4] (inline#10)"
              , "id":4343
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"192"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":192
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[7] (inline#11)"
              , "id":4344
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"192"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":192
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[1] (inline#12)"
              , "id":4345
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"192"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":192
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[8] (inline#13)"
              , "id":4346
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"192"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":192
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[2] (inline#14)"
              , "id":4347
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"192"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":192
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[11] (inline#15)"
              , "id":4348
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"192"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":192
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"input_add.elements._M_elems[4] (inline#0)"
              , "id":4349
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"203"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":203
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"input_add.elements._M_elems[5] (inline#1)"
              , "id":4350
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"203"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":203
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"input_add.elements._M_elems[11] (inline#2)"
              , "id":4351
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"203"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":203
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"input_add.elements._M_elems[12] (inline#3)"
              , "id":4352
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"203"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":203
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"input_add.elements._M_elems[9] (inline#4)"
              , "id":4353
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"203"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":203
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"input_add.elements._M_elems[3] (inline#5)"
              , "id":4354
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"203"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":203
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"input_add.elements._M_elems[6] (inline#6)"
              , "id":4355
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"203"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":203
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"input_add.elements._M_elems[7] (inline#7)"
              , "id":4356
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"203"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":203
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"input_add.elements._M_elems[2] (inline#8)"
              , "id":4357
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"203"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":203
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"input_add.elements._M_elems[10] (inline#9)"
              , "id":4358
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"203"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":203
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"input_add.elements._M_elems[13] (inline#10)"
              , "id":4359
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"203"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":203
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"input_add.elements._M_elems[8] (inline#11)"
              , "id":4360
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"203"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":203
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"input_add.elements._M_elems[1] (inline#12)"
              , "id":4361
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"203"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":203
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"input_add.elements._M_elems[14] (inline#13)"
              , "id":4362
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"203"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":203
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"input_add.elements._M_elems[0] (inline#14)"
              , "id":4363
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"203"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":203
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"input_add.elements._M_elems[15] (inline#15)"
              , "id":4364
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"203"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":203
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"conflicts.elements._M_elems[2] (inline#0)"
              , "id":4365
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"206"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":206
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"conflicts.elements._M_elems[1] (inline#1)"
              , "id":4366
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"206"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":206
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"conflicts.elements._M_elems[9] (inline#2)"
              , "id":4367
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"206"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":206
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"conflicts.elements._M_elems[3] (inline#3)"
              , "id":4368
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"206"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":206
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"conflicts.elements._M_elems[15] (inline#4)"
              , "id":4369
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"206"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":206
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"conflicts.elements._M_elems[4] (inline#5)"
              , "id":4370
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"206"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":206
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"conflicts.elements._M_elems[5] (inline#6)"
              , "id":4371
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"206"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":206
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"conflicts.elements._M_elems[8] (inline#7)"
              , "id":4372
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"206"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":206
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"conflicts.elements._M_elems[7] (inline#8)"
              , "id":4373
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"206"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":206
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"conflicts.elements._M_elems[14] (inline#9)"
              , "id":4374
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"206"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":206
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"conflicts.elements._M_elems[10] (inline#10)"
              , "id":4375
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"206"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":206
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"conflicts.elements._M_elems[6] (inline#11)"
              , "id":4376
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"206"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":206
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"conflicts.elements._M_elems[13] (inline#12)"
              , "id":4377
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"206"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":206
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"conflicts.elements._M_elems[0] (inline#13)"
              , "id":4378
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"206"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":206
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"conflicts.elements._M_elems[11] (inline#14)"
              , "id":4379
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"206"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":206
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"conflicts.elements._M_elems[12] (inline#15)"
              , "id":4380
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"206"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":206
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"no_conflicts_mask.elements._M_elems[7] (inline#0)"
              , "id":4381
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"no_conflicts_mask.elements._M_elems[8] (inline#1)"
              , "id":4382
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"no_conflicts_mask.elements._M_elems[14] (inline#2)"
              , "id":4383
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"no_conflicts_mask.elements._M_elems[9] (inline#3)"
              , "id":4384
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"no_conflicts_mask.elements._M_elems[0] (inline#4)"
              , "id":4385
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"no_conflicts_mask.elements._M_elems[13] (inline#5)"
              , "id":4386
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"no_conflicts_mask.elements._M_elems[4] (inline#6)"
              , "id":4387
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"no_conflicts_mask.elements._M_elems[5] (inline#7)"
              , "id":4388
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"no_conflicts_mask.elements._M_elems[3] (inline#8)"
              , "id":4389
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"no_conflicts_mask.elements._M_elems[2] (inline#9)"
              , "id":4390
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"no_conflicts_mask.elements._M_elems[11] (inline#10)"
              , "id":4391
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"no_conflicts_mask.elements._M_elems[15] (inline#11)"
              , "id":4392
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"no_conflicts_mask.elements._M_elems[10] (inline#12)"
              , "id":4393
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"no_conflicts_mask.elements._M_elems[1] (inline#13)"
              , "id":4394
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"no_conflicts_mask.elements._M_elems[12] (inline#14)"
              , "id":4395
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"no_conflicts_mask.elements._M_elems[6] (inline#15)"
              , "id":4396
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"208"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":208
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"negativ_no_conflicts_mask.elements._M_elems[8] (inline#0)"
              , "id":4397
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"209"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":209
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"negativ_no_conflicts_mask.elements._M_elems[7] (inline#1)"
              , "id":4398
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"209"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":209
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"negativ_no_conflicts_mask.elements._M_elems[15] (inline#2)"
              , "id":4399
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"209"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":209
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"negativ_no_conflicts_mask.elements._M_elems[0] (inline#3)"
              , "id":4400
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"209"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":209
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"negativ_no_conflicts_mask.elements._M_elems[5] (inline#4)"
              , "id":4401
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"209"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":209
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"negativ_no_conflicts_mask.elements._M_elems[12] (inline#5)"
              , "id":4402
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"209"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":209
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"negativ_no_conflicts_mask.elements._M_elems[9] (inline#6)"
              , "id":4403
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"209"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":209
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"negativ_no_conflicts_mask.elements._M_elems[14] (inline#7)"
              , "id":4404
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"209"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":209
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"negativ_no_conflicts_mask.elements._M_elems[11] (inline#8)"
              , "id":4405
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"209"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":209
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"negativ_no_conflicts_mask.elements._M_elems[1] (inline#9)"
              , "id":4406
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"209"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":209
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"negativ_no_conflicts_mask.elements._M_elems[4] (inline#10)"
              , "id":4407
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"209"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":209
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"negativ_no_conflicts_mask.elements._M_elems[13] (inline#11)"
              , "id":4408
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"209"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":209
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"negativ_no_conflicts_mask.elements._M_elems[6] (inline#12)"
              , "id":4409
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"209"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":209
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"negativ_no_conflicts_mask.elements._M_elems[10] (inline#13)"
              , "id":4410
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"209"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":209
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"negativ_no_conflicts_mask.elements._M_elems[3] (inline#14)"
              , "id":4411
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"209"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":209
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"negativ_no_conflicts_mask.elements._M_elems[2] (inline#15)"
              , "id":4412
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"209"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":209
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tmp_buffer_mask.elements._M_elems[12] (inline#0)"
              , "id":4413
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"218"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":218
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tmp_buffer_mask.elements._M_elems[4] (inline#1)"
              , "id":4414
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"218"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":218
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tmp_buffer_mask.elements._M_elems[7] (inline#2)"
              , "id":4415
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"218"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":218
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tmp_buffer_mask.elements._M_elems[10] (inline#3)"
              , "id":4416
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"218"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":218
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tmp_buffer_mask.elements._M_elems[13] (inline#4)"
              , "id":4417
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"218"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":218
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tmp_buffer_mask.elements._M_elems[5] (inline#5)"
              , "id":4418
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"218"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":218
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tmp_buffer_mask.elements._M_elems[14] (inline#6)"
              , "id":4419
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"218"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":218
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tmp_buffer_mask.elements._M_elems[6] (inline#7)"
              , "id":4420
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"218"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":218
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tmp_buffer_mask.elements._M_elems[11] (inline#8)"
              , "id":4421
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"218"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":218
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tmp_buffer_mask.elements._M_elems[1] (inline#9)"
              , "id":4422
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"218"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":218
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tmp_buffer_mask.elements._M_elems[3] (inline#10)"
              , "id":4423
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"218"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":218
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tmp_buffer_mask.elements._M_elems[0] (inline#11)"
              , "id":4424
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"218"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":218
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tmp_buffer_mask.elements._M_elems[8] (inline#12)"
              , "id":4425
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"218"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":218
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tmp_buffer_mask.elements._M_elems[15] (inline#13)"
              , "id":4426
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"218"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":218
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tmp_buffer_mask.elements._M_elems[9] (inline#14)"
              , "id":4427
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"218"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":218
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tmp_buffer_mask.elements._M_elems[2] (inline#15)"
              , "id":4428
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"218"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":218
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"hash_map_position.elements._M_elems[5] (inline#0)"
              , "id":4429
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"240"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":240
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"hash_map_position.elements._M_elems[15] (inline#1)"
              , "id":4430
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"240"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":240
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"hash_map_position.elements._M_elems[4] (inline#2)"
              , "id":4431
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"240"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":240
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"hash_map_position.elements._M_elems[14] (inline#3)"
              , "id":4432
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"240"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":240
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"hash_map_position.elements._M_elems[12] (inline#4)"
              , "id":4433
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"240"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":240
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"hash_map_position.elements._M_elems[10] (inline#5)"
              , "id":4434
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"240"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":240
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"hash_map_position.elements._M_elems[13] (inline#6)"
              , "id":4435
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"240"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":240
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"hash_map_position.elements._M_elems[8] (inline#7)"
              , "id":4436
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"240"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":240
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"hash_map_position.elements._M_elems[0] (inline#8)"
              , "id":4437
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"240"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":240
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"hash_map_position.elements._M_elems[9] (inline#9)"
              , "id":4438
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"240"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":240
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"hash_map_position.elements._M_elems[7] (inline#10)"
              , "id":4439
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"240"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":240
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"hash_map_position.elements._M_elems[11] (inline#11)"
              , "id":4440
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"240"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":240
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"hash_map_position.elements._M_elems[1] (inline#12)"
              , "id":4441
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"240"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":240
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"hash_map_position.elements._M_elems[3] (inline#13)"
              , "id":4442
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"240"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":240
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"hash_map_position.elements._M_elems[6] (inline#14)"
              , "id":4443
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"240"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":240
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"hash_map_position.elements._M_elems[2] (inline#15)"
              , "id":4444
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"240"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":240
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"hash_map_value.elements._M_elems[1] (inline#0)"
              , "id":4445
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"244"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":244
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"hash_map_value.elements._M_elems[4] (inline#1)"
              , "id":4446
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"244"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":244
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"hash_map_value.elements._M_elems[12] (inline#2)"
              , "id":4447
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"244"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":244
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"hash_map_value.elements._M_elems[9] (inline#3)"
              , "id":4448
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"244"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":244
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"hash_map_value.elements._M_elems[15] (inline#4)"
              , "id":4449
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"244"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":244
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"hash_map_value.elements._M_elems[3] (inline#5)"
              , "id":4450
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"244"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":244
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"hash_map_value.elements._M_elems[6] (inline#6)"
              , "id":4451
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"244"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":244
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"hash_map_value.elements._M_elems[2] (inline#7)"
              , "id":4452
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"244"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":244
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"hash_map_value.elements._M_elems[0] (inline#8)"
              , "id":4453
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"244"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":244
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"hash_map_value.elements._M_elems[5] (inline#9)"
              , "id":4454
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"244"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":244
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"hash_map_value.elements._M_elems[7] (inline#10)"
              , "id":4455
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"244"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":244
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"hash_map_value.elements._M_elems[11] (inline#11)"
              , "id":4456
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"244"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":244
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"hash_map_value.elements._M_elems[10] (inline#12)"
              , "id":4457
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"244"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":244
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"hash_map_value.elements._M_elems[13] (inline#13)"
              , "id":4458
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"244"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":244
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"hash_map_value.elements._M_elems[14] (inline#14)"
              , "id":4459
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"244"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":244
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"hash_map_value.elements._M_elems[8] (inline#15)"
              , "id":4460
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"244"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":244
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"foundPos.elements._M_elems[4] (inline#0)"
              , "id":4461
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"246"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":246
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"foundPos.elements._M_elems[10] (inline#1)"
              , "id":4462
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"246"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":246
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"foundPos.elements._M_elems[13] (inline#2)"
              , "id":4463
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"246"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":246
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"foundPos.elements._M_elems[5] (inline#3)"
              , "id":4464
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"246"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":246
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"foundPos.elements._M_elems[12] (inline#4)"
              , "id":4465
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"246"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":246
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"foundPos.elements._M_elems[15] (inline#5)"
              , "id":4466
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"246"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":246
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"foundPos.elements._M_elems[6] (inline#6)"
              , "id":4467
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"246"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":246
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"foundPos.elements._M_elems[9] (inline#7)"
              , "id":4468
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"246"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":246
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"foundPos.elements._M_elems[7] (inline#8)"
              , "id":4469
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"246"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":246
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"foundPos.elements._M_elems[1] (inline#9)"
              , "id":4470
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"246"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":246
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"foundPos.elements._M_elems[11] (inline#10)"
              , "id":4471
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"246"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":246
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"foundPos.elements._M_elems[0] (inline#11)"
              , "id":4472
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"246"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":246
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"foundPos.elements._M_elems[8] (inline#12)"
              , "id":4473
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"246"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":246
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"foundPos.elements._M_elems[14] (inline#13)"
              , "id":4474
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"246"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":246
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"foundPos.elements._M_elems[2] (inline#14)"
              , "id":4475
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"246"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":246
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"foundPos.elements._M_elems[3] (inline#15)"
              , "id":4476
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"246"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":246
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"foundEmpty.elements._M_elems[0] (inline#0)"
              , "id":4477
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"247"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":247
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"foundEmpty.elements._M_elems[9] (inline#1)"
              , "id":4478
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"247"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":247
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"foundEmpty.elements._M_elems[1] (inline#2)"
              , "id":4479
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"247"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":247
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"foundEmpty.elements._M_elems[14] (inline#3)"
              , "id":4480
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"247"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":247
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"foundEmpty.elements._M_elems[4] (inline#4)"
              , "id":4481
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"247"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":247
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"foundEmpty.elements._M_elems[6] (inline#5)"
              , "id":4482
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"247"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":247
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"foundEmpty.elements._M_elems[13] (inline#6)"
              , "id":4483
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"247"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":247
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"foundEmpty.elements._M_elems[5] (inline#7)"
              , "id":4484
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"247"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":247
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"foundEmpty.elements._M_elems[8] (inline#8)"
              , "id":4485
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"247"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":247
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"foundEmpty.elements._M_elems[3] (inline#9)"
              , "id":4486
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"247"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":247
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"foundEmpty.elements._M_elems[7] (inline#10)"
              , "id":4487
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"247"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":247
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"foundEmpty.elements._M_elems[12] (inline#11)"
              , "id":4488
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"247"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":247
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"foundEmpty.elements._M_elems[10] (inline#12)"
              , "id":4489
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"247"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":247
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"foundEmpty.elements._M_elems[15] (inline#13)"
              , "id":4490
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"247"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":247
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"foundEmpty.elements._M_elems[11] (inline#14)"
              , "id":4491
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"247"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":247
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"foundEmpty.elements._M_elems[2] (inline#15)"
              , "id":4492
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"247"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":247
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"hash_map_value.elements._M_elems[0] (inline#0)"
              , "id":4493
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"253"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":253
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"hash_map_value.elements._M_elems[11] (inline#1)"
              , "id":4494
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"253"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":253
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"hash_map_value.elements._M_elems[8] (inline#2)"
              , "id":4495
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"253"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":253
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"hash_map_value.elements._M_elems[1] (inline#3)"
              , "id":4496
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"253"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":253
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"hash_map_value.elements._M_elems[9] (inline#4)"
              , "id":4497
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"253"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":253
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"hash_map_value.elements._M_elems[12] (inline#5)"
              , "id":4498
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"253"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":253
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"hash_map_value.elements._M_elems[13] (inline#6)"
              , "id":4499
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"253"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":253
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"hash_map_value.elements._M_elems[6] (inline#7)"
              , "id":4500
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"253"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":253
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"hash_map_value.elements._M_elems[3] (inline#8)"
              , "id":4501
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"253"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":253
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"hash_map_value.elements._M_elems[4] (inline#9)"
              , "id":4502
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"253"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":253
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"hash_map_value.elements._M_elems[7] (inline#10)"
              , "id":4503
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"253"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":253
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"hash_map_value.elements._M_elems[10] (inline#11)"
              , "id":4504
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"253"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":253
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"hash_map_value.elements._M_elems[15] (inline#12)"
              , "id":4505
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"253"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":253
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"hash_map_value.elements._M_elems[5] (inline#13)"
              , "id":4506
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"253"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":253
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"hash_map_value.elements._M_elems[14] (inline#14)"
              , "id":4507
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"253"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":253
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"hash_map_value.elements._M_elems[2] (inline#15)"
              , "id":4508
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"253"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":253
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"saveConflicts.elements._M_elems[9] (inline#0)"
              , "id":4509
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"264"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":264
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"saveConflicts.elements._M_elems[12] (inline#1)"
              , "id":4510
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"264"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":264
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"saveConflicts.elements._M_elems[8] (inline#2)"
              , "id":4511
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"264"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":264
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"saveConflicts.elements._M_elems[13] (inline#3)"
              , "id":4512
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"264"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":264
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"saveConflicts.elements._M_elems[5] (inline#4)"
              , "id":4513
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"264"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":264
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"saveConflicts.elements._M_elems[7] (inline#5)"
              , "id":4514
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"264"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":264
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"saveConflicts.elements._M_elems[2] (inline#6)"
              , "id":4515
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"264"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":264
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"saveConflicts.elements._M_elems[4] (inline#7)"
              , "id":4516
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"264"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":264
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"saveConflicts.elements._M_elems[6] (inline#8)"
              , "id":4517
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"264"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":264
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"saveConflicts.elements._M_elems[1] (inline#9)"
              , "id":4518
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"264"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":264
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"saveConflicts.elements._M_elems[3] (inline#10)"
              , "id":4519
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"264"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":264
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"saveConflicts.elements._M_elems[11] (inline#11)"
              , "id":4520
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"264"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":264
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"saveConflicts.elements._M_elems[0] (inline#12)"
              , "id":4521
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"264"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":264
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"saveConflicts.elements._M_elems[10] (inline#13)"
              , "id":4522
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"264"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":264
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"saveConflicts.elements._M_elems[15] (inline#14)"
              , "id":4523
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"264"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":264
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"saveConflicts.elements._M_elems[14] (inline#15)"
              , "id":4524
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"264"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":264
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"empty.elements._M_elems[9] (inline#0)"
              , "id":4525
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"265"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":265
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"empty.elements._M_elems[15] (inline#1)"
              , "id":4526
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"265"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":265
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"empty.elements._M_elems[10] (inline#2)"
              , "id":4527
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"265"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":265
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"empty.elements._M_elems[8] (inline#3)"
              , "id":4528
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"265"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":265
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"empty.elements._M_elems[14] (inline#4)"
              , "id":4529
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"265"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":265
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"empty.elements._M_elems[11] (inline#5)"
              , "id":4530
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"265"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":265
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"empty.elements._M_elems[12] (inline#6)"
              , "id":4531
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"265"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":265
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"empty.elements._M_elems[1] (inline#7)"
              , "id":4532
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"265"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":265
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"empty.elements._M_elems[13] (inline#8)"
              , "id":4533
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"265"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":265
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"empty.elements._M_elems[7] (inline#9)"
              , "id":4534
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"265"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":265
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"empty.elements._M_elems[2] (inline#10)"
              , "id":4535
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"265"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":265
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"empty.elements._M_elems[4] (inline#11)"
              , "id":4536
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"265"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":265
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"empty.elements._M_elems[3] (inline#12)"
              , "id":4537
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"265"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":265
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"empty.elements._M_elems[5] (inline#13)"
              , "id":4538
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"265"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":265
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"empty.elements._M_elems[0] (inline#14)"
              , "id":4539
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"265"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":265
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"empty.elements._M_elems[6] (inline#15)"
              , "id":4540
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"265"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":265
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"to_save_data.elements._M_elems[8] (inline#0)"
              , "id":4541
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"268"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":268
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"to_save_data.elements._M_elems[5] (inline#1)"
              , "id":4542
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"268"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":268
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"to_save_data.elements._M_elems[15] (inline#2)"
              , "id":4543
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"268"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":268
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"to_save_data.elements._M_elems[4] (inline#3)"
              , "id":4544
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"268"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":268
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"to_save_data.elements._M_elems[14] (inline#4)"
              , "id":4545
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"268"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":268
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"to_save_data.elements._M_elems[9] (inline#5)"
              , "id":4546
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"268"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":268
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"to_save_data.elements._M_elems[1] (inline#6)"
              , "id":4547
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"268"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":268
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"to_save_data.elements._M_elems[13] (inline#7)"
              , "id":4548
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"268"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":268
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"to_save_data.elements._M_elems[0] (inline#8)"
              , "id":4549
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"268"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":268
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"to_save_data.elements._M_elems[7] (inline#9)"
              , "id":4550
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"268"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":268
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"to_save_data.elements._M_elems[10] (inline#10)"
              , "id":4551
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"268"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":268
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"to_save_data.elements._M_elems[6] (inline#11)"
              , "id":4552
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"268"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":268
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"to_save_data.elements._M_elems[11] (inline#12)"
              , "id":4553
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"268"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":268
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"to_save_data.elements._M_elems[3] (inline#13)"
              , "id":4554
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"268"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":268
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"to_save_data.elements._M_elems[12] (inline#14)"
              , "id":4555
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"268"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":268
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"to_save_data.elements._M_elems[2] (inline#15)"
              , "id":4556
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"268"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":268
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tobig.elements._M_elems[4] (inline#0)"
              , "id":4557
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"285"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":285
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tobig.elements._M_elems[1] (inline#1)"
              , "id":4558
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"285"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":285
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tobig.elements._M_elems[9] (inline#2)"
              , "id":4559
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"285"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":285
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tobig.elements._M_elems[8] (inline#3)"
              , "id":4560
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"285"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":285
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tobig.elements._M_elems[5] (inline#4)"
              , "id":4561
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"285"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":285
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tobig.elements._M_elems[11] (inline#5)"
              , "id":4562
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"285"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":285
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tobig.elements._M_elems[0] (inline#6)"
              , "id":4563
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"285"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":285
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tobig.elements._M_elems[10] (inline#7)"
              , "id":4564
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"285"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":285
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tobig.elements._M_elems[12] (inline#8)"
              , "id":4565
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"285"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":285
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tobig.elements._M_elems[6] (inline#9)"
              , "id":4566
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"285"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":285
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tobig.elements._M_elems[14] (inline#10)"
              , "id":4567
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"285"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":285
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tobig.elements._M_elems[13] (inline#11)"
              , "id":4568
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"285"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":285
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tobig.elements._M_elems[7] (inline#12)"
              , "id":4569
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"285"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":285
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tobig.elements._M_elems[15] (inline#13)"
              , "id":4570
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"285"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":285
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tobig.elements._M_elems[2] (inline#14)"
              , "id":4571
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"285"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":285
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tobig.elements._M_elems[3] (inline#15)"
              , "id":4572
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                          , "line":"285"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                    , "line":285
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"match_32bit"
              , "id":4573
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                          , "line":"866"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                    , "line":866
                  }
                ]
              ]
              , "type":"unsynth"
            }
          ]
        }
        , {
          "name":"Load"
          , "id":3563
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:17 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"hashVec"
              , "Start cycle":"17"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"744"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"244"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3564
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:16 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"hashVec"
              , "Start cycle":"16"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"744"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"244"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3565
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:16 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"hashVec"
              , "Start cycle":"16"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"744"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"244"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3566
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:16 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"hashVec"
              , "Start cycle":"16"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"744"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"244"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3567
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:16 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"hashVec"
              , "Start cycle":"16"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"744"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"244"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3568
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:16 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"hashVec"
              , "Start cycle":"16"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"744"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"244"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3569
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:16 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"hashVec"
              , "Start cycle":"16"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"744"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"244"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3570
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:16 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"hashVec"
              , "Start cycle":"16"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"744"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"244"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3571
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:16 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"hashVec"
              , "Start cycle":"16"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"744"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"244"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3572
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:16 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"hashVec"
              , "Start cycle":"16"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"744"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"244"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3573
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:16 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"hashVec"
              , "Start cycle":"16"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"744"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"244"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3574
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:16 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"hashVec"
              , "Start cycle":"16"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"744"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"244"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3575
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:16 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"hashVec"
              , "Start cycle":"16"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"744"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"244"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3576
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:16 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"hashVec"
              , "Start cycle":"16"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"744"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"244"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3577
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:17 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"hashVec"
              , "Start cycle":"17"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"744"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"244"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3578
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:hashVec | Start cycle:17 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"hashVec"
              , "Start cycle":"17"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"744"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"244"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3579
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:46 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hashVec"
              , "Start cycle":"46"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"340"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3580
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:46 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hashVec"
              , "Start cycle":"46"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"340"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3581
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:46 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hashVec"
              , "Start cycle":"46"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"340"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3582
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:46 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hashVec"
              , "Start cycle":"46"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"340"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3583
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:46 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hashVec"
              , "Start cycle":"46"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"340"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3584
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:46 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hashVec"
              , "Start cycle":"46"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"340"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3585
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:46 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hashVec"
              , "Start cycle":"46"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"340"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3586
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:46 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hashVec"
              , "Start cycle":"46"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"340"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3587
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:46 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hashVec"
              , "Start cycle":"46"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"340"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3588
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:46 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hashVec"
              , "Start cycle":"46"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"340"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3589
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:46 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hashVec"
              , "Start cycle":"46"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"340"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3590
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:46 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hashVec"
              , "Start cycle":"46"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"340"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3591
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:46 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hashVec"
              , "Start cycle":"46"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"340"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3592
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:46 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hashVec"
              , "Start cycle":"46"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"340"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3593
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:46 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hashVec"
              , "Start cycle":"46"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"340"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3594
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hashVec | Start cycle:8 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hashVec"
              , "Start cycle":"8"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"340"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3595
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:9 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hashVec"
              , "Start cycle":"9"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"150"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":150
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3596
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hashVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"150"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":150
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3597
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hashVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"150"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":150
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3598
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hashVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"150"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":150
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3599
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hashVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"150"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":150
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3600
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hashVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"150"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":150
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3601
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hashVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"150"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":150
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3602
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hashVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"150"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":150
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3603
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hashVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"150"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":150
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3604
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hashVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"150"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":150
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3605
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hashVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"150"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":150
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3606
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hashVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"150"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":150
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3607
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hashVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"150"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":150
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3608
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hashVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"150"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":150
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3609
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hashVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"150"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":150
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3610
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hashVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hashVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"150"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":150
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3611
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:hashVec | Start cycle:41 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"hashVec"
              , "Start cycle":"41"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"798"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"273"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3612
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:hashVec | Start cycle:66 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"hashVec"
              , "Start cycle":"66"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"798"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"273"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3613
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:hashVec | Start cycle:73 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"hashVec"
              , "Start cycle":"73"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"798"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"273"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3614
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:hashVec | Start cycle:80 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"hashVec"
              , "Start cycle":"80"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"798"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"273"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3615
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:hashVec | Start cycle:87 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"hashVec"
              , "Start cycle":"87"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"798"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"273"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3616
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:hashVec | Start cycle:94 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"hashVec"
              , "Start cycle":"94"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"798"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"273"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3617
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:hashVec | Start cycle:101 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"hashVec"
              , "Start cycle":"101"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"798"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"273"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3618
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:hashVec | Start cycle:108 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"hashVec"
              , "Start cycle":"108"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"798"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"273"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3619
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:hashVec | Start cycle:115 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"hashVec"
              , "Start cycle":"115"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"798"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"273"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3620
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:hashVec | Start cycle:122 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"hashVec"
              , "Start cycle":"122"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"798"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"273"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3621
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:hashVec | Start cycle:129 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"hashVec"
              , "Start cycle":"129"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"798"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"273"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3622
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:hashVec | Start cycle:136 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"hashVec"
              , "Start cycle":"136"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"798"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"273"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3623
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:hashVec | Start cycle:143 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"hashVec"
              , "Start cycle":"143"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"798"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"273"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3624
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:hashVec | Start cycle:150 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"hashVec"
              , "Start cycle":"150"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"798"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"273"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3625
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:hashVec | Start cycle:157 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"hashVec"
              , "Start cycle":"157"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"798"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"273"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3626
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:hashVec | Start cycle:164 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"hashVec"
              , "Start cycle":"164"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"798"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"273"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ARB"
          , "id":3630
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3632
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3636
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3638
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3642
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3644
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3648
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3650
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3654
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3656
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3660
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3662
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3666
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3668
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3672
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3674
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3678
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3680
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3684
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3686
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3690
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3692
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3696
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3698
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3702
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3704
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3708
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3710
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3714
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3716
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3720
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3722
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3726
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3728
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3732
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3734
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3738
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3740
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3744
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3746
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3750
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3752
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3756
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3758
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3762
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3764
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3768
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3770
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3774
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3776
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3780
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3782
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3786
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3788
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3792
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3794
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3798
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3800
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3804
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3806
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3810
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3812
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3816
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3818
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"Load"
          , "id":3820
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:40 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"countVec"
              , "Start cycle":"40"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"744"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"253"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3821
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:32 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"countVec"
              , "Start cycle":"32"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"744"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"253"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3822
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:36 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"countVec"
              , "Start cycle":"36"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"744"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"253"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3823
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:36 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"countVec"
              , "Start cycle":"36"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"744"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"253"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3824
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:36 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"countVec"
              , "Start cycle":"36"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"744"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"253"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3825
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:36 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"countVec"
              , "Start cycle":"36"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"744"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"253"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3826
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:36 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"countVec"
              , "Start cycle":"36"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"744"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"253"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3827
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:36 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"countVec"
              , "Start cycle":"36"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"744"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"253"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3828
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:36 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"countVec"
              , "Start cycle":"36"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"744"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"253"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3829
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:36 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"countVec"
              , "Start cycle":"36"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"744"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"253"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3830
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:36 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"countVec"
              , "Start cycle":"36"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"744"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"253"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3831
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:36 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"countVec"
              , "Start cycle":"36"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"744"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"253"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3832
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:36 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"countVec"
              , "Start cycle":"36"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"744"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"253"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3833
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:36 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"countVec"
              , "Start cycle":"36"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"744"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"253"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3834
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:36 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"countVec"
              , "Start cycle":"36"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"744"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"253"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3835
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Loads from:countVec | Start cycle:36 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Loads from":"countVec"
              , "Start cycle":"36"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"744"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"253"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":744
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3836
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:countVec | Start cycle:46 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"countVec"
              , "Start cycle":"46"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"341"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":341
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3837
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:countVec | Start cycle:46 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"countVec"
              , "Start cycle":"46"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"341"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":341
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3838
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:countVec | Start cycle:46 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"countVec"
              , "Start cycle":"46"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"341"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":341
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3839
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:countVec | Start cycle:46 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"countVec"
              , "Start cycle":"46"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"341"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":341
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3840
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:countVec | Start cycle:46 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"countVec"
              , "Start cycle":"46"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"341"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":341
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3841
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:countVec | Start cycle:46 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"countVec"
              , "Start cycle":"46"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"341"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":341
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3842
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:countVec | Start cycle:46 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"countVec"
              , "Start cycle":"46"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"341"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":341
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3843
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:countVec | Start cycle:46 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"countVec"
              , "Start cycle":"46"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"341"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":341
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3844
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:countVec | Start cycle:46 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"countVec"
              , "Start cycle":"46"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"341"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":341
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3845
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:countVec | Start cycle:46 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"countVec"
              , "Start cycle":"46"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"341"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":341
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3846
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:countVec | Start cycle:46 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"countVec"
              , "Start cycle":"46"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"341"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":341
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3847
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:countVec | Start cycle:46 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"countVec"
              , "Start cycle":"46"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"341"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":341
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3848
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:countVec | Start cycle:46 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"countVec"
              , "Start cycle":"46"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"341"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":341
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3849
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:countVec | Start cycle:46 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"countVec"
              , "Start cycle":"46"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"341"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":341
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3850
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:countVec | Start cycle:46 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"countVec"
              , "Start cycle":"46"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"341"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":341
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":3851
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:countVec | Start cycle:8 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"countVec"
              , "Start cycle":"8"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"341"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":341
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3852
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:countVec | Start cycle:9 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"countVec"
              , "Start cycle":"9"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"151"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":151
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3853
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:countVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"countVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"151"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":151
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3854
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:countVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"countVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"151"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":151
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3855
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:countVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"countVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"151"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":151
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3856
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:countVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"countVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"151"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":151
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3857
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:countVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"countVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"151"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":151
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3858
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:countVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"countVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"151"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":151
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3859
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:countVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"countVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"151"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":151
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3860
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:countVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"countVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"151"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":151
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3861
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:countVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"countVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"151"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":151
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3862
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:countVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"countVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"151"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":151
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3863
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:countVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"countVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"151"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":151
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3864
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:countVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"countVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"151"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":151
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3865
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:countVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"countVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"151"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":151
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3866
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:countVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"countVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"151"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":151
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3867
          , "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:countVec | Start cycle:10 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"countVec"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"151"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":151
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3868
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:49 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"countVec"
              , "Start cycle":"49"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"798"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"256"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3869
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:56 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"countVec"
              , "Start cycle":"56"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"798"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"256"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3870
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:63 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"countVec"
              , "Start cycle":"63"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"798"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"256"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3871
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:70 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"countVec"
              , "Start cycle":"70"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"798"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"256"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3872
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:77 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"countVec"
              , "Start cycle":"77"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"798"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"256"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3873
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:84 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"countVec"
              , "Start cycle":"84"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"798"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"256"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3874
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:91 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"countVec"
              , "Start cycle":"91"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"798"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"256"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3875
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:98 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"countVec"
              , "Start cycle":"98"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"798"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"256"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3876
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:105 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"countVec"
              , "Start cycle":"105"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"798"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"256"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3877
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:112 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"countVec"
              , "Start cycle":"112"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"798"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"256"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3878
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:119 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"countVec"
              , "Start cycle":"119"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"798"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"256"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3879
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:126 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"countVec"
              , "Start cycle":"126"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"798"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"256"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3880
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:133 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"countVec"
              , "Start cycle":"133"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"798"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"256"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3881
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:140 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"countVec"
              , "Start cycle":"140"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"798"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"256"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3882
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:147 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"countVec"
              , "Start cycle":"147"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"798"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"256"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3883
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:154 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"countVec"
              , "Start cycle":"154"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"798"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"256"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3884
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:161 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"countVec"
              , "Start cycle":"161"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"798"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"274"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3885
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:168 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"countVec"
              , "Start cycle":"168"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"798"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"274"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3886
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:175 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"countVec"
              , "Start cycle":"175"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"798"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"274"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3887
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:182 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"countVec"
              , "Start cycle":"182"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"798"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"274"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3888
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:189 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"countVec"
              , "Start cycle":"189"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"798"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"274"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3889
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:196 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"countVec"
              , "Start cycle":"196"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"798"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"274"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3890
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:203 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"countVec"
              , "Start cycle":"203"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"798"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"274"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3891
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:210 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"countVec"
              , "Start cycle":"210"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"798"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"274"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3892
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:217 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"countVec"
              , "Start cycle":"217"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"798"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"274"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3893
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:224 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"countVec"
              , "Start cycle":"224"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"798"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"274"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3894
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:231 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"countVec"
              , "Start cycle":"231"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"798"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"274"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3895
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:238 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"countVec"
              , "Start cycle":"238"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"798"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"274"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3896
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:245 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"countVec"
              , "Start cycle":"245"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"798"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"274"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3897
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:252 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"countVec"
              , "Start cycle":"252"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"798"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"274"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3898
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:259 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"countVec"
              , "Start cycle":"259"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"798"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"274"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":3899
          , "brief":"Width:32 bits | Stall-free:No | Type:Pipelined | Stores to:countVec | Start cycle:266 | Latency:7"
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"No"
              , "Type":"Pipelined"
              , "Stores to":"countVec"
              , "Start cycle":"266"
              , "Latency":"7"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                      , "line":"798"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                      , "line":"274"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":798
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ARB"
          , "id":3903
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3905
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3909
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3911
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3915
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3917
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3921
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3923
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3927
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3929
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3933
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3935
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3939
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3941
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3945
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3947
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3951
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3953
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3957
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3959
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3963
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3965
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3969
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3971
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3975
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3977
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3981
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3983
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3987
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3989
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3993
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3995
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":3999
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4001
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4005
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4007
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4011
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4013
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4017
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4019
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4023
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4025
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4029
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4031
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4035
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4037
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4041
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4043
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4047
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4049
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4053
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4055
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4059
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4061
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4065
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4067
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4071
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4073
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4077
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4079
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4083
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4085
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4089
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4091
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4095
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4097
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4101
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4103
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4107
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4109
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4113
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4115
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4119
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4121
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4125
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4127
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4131
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4133
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4137
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4139
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4143
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4145
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4149
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4151
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4155
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4157
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4161
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4163
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4167
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4169
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4173
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4175
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4179
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4181
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4185
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4187
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4191
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4193
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4197
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4199
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4203
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4205
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4209
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4211
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4215
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4217
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4221
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4223
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4227
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4229
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4233
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4235
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4239
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4241
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4245
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4247
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4251
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4253
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4257
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4259
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4263
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4265
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4269
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4271
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4275
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4277
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4281
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"ARB"
          , "id":4283
          , "details":
          [
            {
              "type":"table"
            }
          ]
          , "type":"arb"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":3629
      , "to":3630
    }
    , {
      "from":3630
      , "to":3629
    }
    , {
      "from":3630
      , "to":3563
    }
    , {
      "from":3630
      , "to":3565
    }
    , {
      "from":3630
      , "to":3567
    }
    , {
      "from":3630
      , "to":3569
    }
    , {
      "from":3630
      , "to":3571
    }
    , {
      "from":3630
      , "to":3573
    }
    , {
      "from":3630
      , "to":3575
    }
    , {
      "from":3630
      , "to":3578
    }
    , {
      "from":3630
      , "to":3594
    }
    , {
      "from":3612
      , "to":3630
    }
    , {
      "from":3614
      , "to":3630
    }
    , {
      "from":3616
      , "to":3630
    }
    , {
      "from":3618
      , "to":3630
    }
    , {
      "from":3620
      , "to":3630
    }
    , {
      "from":3622
      , "to":3630
    }
    , {
      "from":3624
      , "to":3630
    }
    , {
      "from":3626
      , "to":3630
    }
    , {
      "from":3631
      , "to":3632
    }
    , {
      "from":3632
      , "to":3631
    }
    , {
      "from":3632
      , "to":3564
    }
    , {
      "from":3632
      , "to":3566
    }
    , {
      "from":3632
      , "to":3568
    }
    , {
      "from":3632
      , "to":3570
    }
    , {
      "from":3632
      , "to":3572
    }
    , {
      "from":3632
      , "to":3574
    }
    , {
      "from":3632
      , "to":3576
    }
    , {
      "from":3632
      , "to":3577
    }
    , {
      "from":3595
      , "to":3632
    }
    , {
      "from":3611
      , "to":3632
    }
    , {
      "from":3613
      , "to":3632
    }
    , {
      "from":3615
      , "to":3632
    }
    , {
      "from":3617
      , "to":3632
    }
    , {
      "from":3619
      , "to":3632
    }
    , {
      "from":3621
      , "to":3632
    }
    , {
      "from":3623
      , "to":3632
    }
    , {
      "from":3625
      , "to":3632
    }
    , {
      "from":3635
      , "to":3636
    }
    , {
      "from":3636
      , "to":3635
    }
    , {
      "from":3636
      , "to":3563
    }
    , {
      "from":3636
      , "to":3565
    }
    , {
      "from":3636
      , "to":3567
    }
    , {
      "from":3636
      , "to":3569
    }
    , {
      "from":3636
      , "to":3571
    }
    , {
      "from":3636
      , "to":3573
    }
    , {
      "from":3636
      , "to":3575
    }
    , {
      "from":3636
      , "to":3578
    }
    , {
      "from":3636
      , "to":3579
    }
    , {
      "from":3596
      , "to":3636
    }
    , {
      "from":3612
      , "to":3636
    }
    , {
      "from":3614
      , "to":3636
    }
    , {
      "from":3616
      , "to":3636
    }
    , {
      "from":3618
      , "to":3636
    }
    , {
      "from":3620
      , "to":3636
    }
    , {
      "from":3622
      , "to":3636
    }
    , {
      "from":3624
      , "to":3636
    }
    , {
      "from":3626
      , "to":3636
    }
    , {
      "from":3637
      , "to":3638
    }
    , {
      "from":3638
      , "to":3637
    }
    , {
      "from":3638
      , "to":3564
    }
    , {
      "from":3638
      , "to":3566
    }
    , {
      "from":3638
      , "to":3568
    }
    , {
      "from":3638
      , "to":3570
    }
    , {
      "from":3638
      , "to":3572
    }
    , {
      "from":3638
      , "to":3574
    }
    , {
      "from":3638
      , "to":3576
    }
    , {
      "from":3638
      , "to":3577
    }
    , {
      "from":3638
      , "to":3594
    }
    , {
      "from":3595
      , "to":3638
    }
    , {
      "from":3611
      , "to":3638
    }
    , {
      "from":3613
      , "to":3638
    }
    , {
      "from":3615
      , "to":3638
    }
    , {
      "from":3617
      , "to":3638
    }
    , {
      "from":3619
      , "to":3638
    }
    , {
      "from":3621
      , "to":3638
    }
    , {
      "from":3623
      , "to":3638
    }
    , {
      "from":3625
      , "to":3638
    }
    , {
      "from":3641
      , "to":3642
    }
    , {
      "from":3642
      , "to":3641
    }
    , {
      "from":3642
      , "to":3563
    }
    , {
      "from":3642
      , "to":3565
    }
    , {
      "from":3642
      , "to":3567
    }
    , {
      "from":3642
      , "to":3569
    }
    , {
      "from":3642
      , "to":3571
    }
    , {
      "from":3642
      , "to":3573
    }
    , {
      "from":3642
      , "to":3575
    }
    , {
      "from":3642
      , "to":3578
    }
    , {
      "from":3642
      , "to":3580
    }
    , {
      "from":3597
      , "to":3642
    }
    , {
      "from":3612
      , "to":3642
    }
    , {
      "from":3614
      , "to":3642
    }
    , {
      "from":3616
      , "to":3642
    }
    , {
      "from":3618
      , "to":3642
    }
    , {
      "from":3620
      , "to":3642
    }
    , {
      "from":3622
      , "to":3642
    }
    , {
      "from":3624
      , "to":3642
    }
    , {
      "from":3626
      , "to":3642
    }
    , {
      "from":3643
      , "to":3644
    }
    , {
      "from":3644
      , "to":3643
    }
    , {
      "from":3644
      , "to":3564
    }
    , {
      "from":3644
      , "to":3566
    }
    , {
      "from":3644
      , "to":3568
    }
    , {
      "from":3644
      , "to":3570
    }
    , {
      "from":3644
      , "to":3572
    }
    , {
      "from":3644
      , "to":3574
    }
    , {
      "from":3644
      , "to":3576
    }
    , {
      "from":3644
      , "to":3577
    }
    , {
      "from":3644
      , "to":3594
    }
    , {
      "from":3595
      , "to":3644
    }
    , {
      "from":3611
      , "to":3644
    }
    , {
      "from":3613
      , "to":3644
    }
    , {
      "from":3615
      , "to":3644
    }
    , {
      "from":3617
      , "to":3644
    }
    , {
      "from":3619
      , "to":3644
    }
    , {
      "from":3621
      , "to":3644
    }
    , {
      "from":3623
      , "to":3644
    }
    , {
      "from":3625
      , "to":3644
    }
    , {
      "from":3647
      , "to":3648
    }
    , {
      "from":3648
      , "to":3647
    }
    , {
      "from":3648
      , "to":3563
    }
    , {
      "from":3648
      , "to":3565
    }
    , {
      "from":3648
      , "to":3567
    }
    , {
      "from":3648
      , "to":3569
    }
    , {
      "from":3648
      , "to":3571
    }
    , {
      "from":3648
      , "to":3573
    }
    , {
      "from":3648
      , "to":3575
    }
    , {
      "from":3648
      , "to":3578
    }
    , {
      "from":3648
      , "to":3581
    }
    , {
      "from":3598
      , "to":3648
    }
    , {
      "from":3612
      , "to":3648
    }
    , {
      "from":3614
      , "to":3648
    }
    , {
      "from":3616
      , "to":3648
    }
    , {
      "from":3618
      , "to":3648
    }
    , {
      "from":3620
      , "to":3648
    }
    , {
      "from":3622
      , "to":3648
    }
    , {
      "from":3624
      , "to":3648
    }
    , {
      "from":3626
      , "to":3648
    }
    , {
      "from":3649
      , "to":3650
    }
    , {
      "from":3650
      , "to":3649
    }
    , {
      "from":3650
      , "to":3564
    }
    , {
      "from":3650
      , "to":3566
    }
    , {
      "from":3650
      , "to":3568
    }
    , {
      "from":3650
      , "to":3570
    }
    , {
      "from":3650
      , "to":3572
    }
    , {
      "from":3650
      , "to":3574
    }
    , {
      "from":3650
      , "to":3576
    }
    , {
      "from":3650
      , "to":3577
    }
    , {
      "from":3650
      , "to":3594
    }
    , {
      "from":3595
      , "to":3650
    }
    , {
      "from":3611
      , "to":3650
    }
    , {
      "from":3613
      , "to":3650
    }
    , {
      "from":3615
      , "to":3650
    }
    , {
      "from":3617
      , "to":3650
    }
    , {
      "from":3619
      , "to":3650
    }
    , {
      "from":3621
      , "to":3650
    }
    , {
      "from":3623
      , "to":3650
    }
    , {
      "from":3625
      , "to":3650
    }
    , {
      "from":3653
      , "to":3654
    }
    , {
      "from":3654
      , "to":3653
    }
    , {
      "from":3654
      , "to":3563
    }
    , {
      "from":3654
      , "to":3565
    }
    , {
      "from":3654
      , "to":3567
    }
    , {
      "from":3654
      , "to":3569
    }
    , {
      "from":3654
      , "to":3571
    }
    , {
      "from":3654
      , "to":3573
    }
    , {
      "from":3654
      , "to":3575
    }
    , {
      "from":3654
      , "to":3578
    }
    , {
      "from":3654
      , "to":3582
    }
    , {
      "from":3599
      , "to":3654
    }
    , {
      "from":3612
      , "to":3654
    }
    , {
      "from":3614
      , "to":3654
    }
    , {
      "from":3616
      , "to":3654
    }
    , {
      "from":3618
      , "to":3654
    }
    , {
      "from":3620
      , "to":3654
    }
    , {
      "from":3622
      , "to":3654
    }
    , {
      "from":3624
      , "to":3654
    }
    , {
      "from":3626
      , "to":3654
    }
    , {
      "from":3655
      , "to":3656
    }
    , {
      "from":3656
      , "to":3655
    }
    , {
      "from":3656
      , "to":3564
    }
    , {
      "from":3656
      , "to":3566
    }
    , {
      "from":3656
      , "to":3568
    }
    , {
      "from":3656
      , "to":3570
    }
    , {
      "from":3656
      , "to":3572
    }
    , {
      "from":3656
      , "to":3574
    }
    , {
      "from":3656
      , "to":3576
    }
    , {
      "from":3656
      , "to":3577
    }
    , {
      "from":3656
      , "to":3594
    }
    , {
      "from":3595
      , "to":3656
    }
    , {
      "from":3611
      , "to":3656
    }
    , {
      "from":3613
      , "to":3656
    }
    , {
      "from":3615
      , "to":3656
    }
    , {
      "from":3617
      , "to":3656
    }
    , {
      "from":3619
      , "to":3656
    }
    , {
      "from":3621
      , "to":3656
    }
    , {
      "from":3623
      , "to":3656
    }
    , {
      "from":3625
      , "to":3656
    }
    , {
      "from":3659
      , "to":3660
    }
    , {
      "from":3660
      , "to":3659
    }
    , {
      "from":3660
      , "to":3563
    }
    , {
      "from":3660
      , "to":3565
    }
    , {
      "from":3660
      , "to":3567
    }
    , {
      "from":3660
      , "to":3569
    }
    , {
      "from":3660
      , "to":3571
    }
    , {
      "from":3660
      , "to":3573
    }
    , {
      "from":3660
      , "to":3575
    }
    , {
      "from":3660
      , "to":3578
    }
    , {
      "from":3660
      , "to":3583
    }
    , {
      "from":3600
      , "to":3660
    }
    , {
      "from":3612
      , "to":3660
    }
    , {
      "from":3614
      , "to":3660
    }
    , {
      "from":3616
      , "to":3660
    }
    , {
      "from":3618
      , "to":3660
    }
    , {
      "from":3620
      , "to":3660
    }
    , {
      "from":3622
      , "to":3660
    }
    , {
      "from":3624
      , "to":3660
    }
    , {
      "from":3626
      , "to":3660
    }
    , {
      "from":3661
      , "to":3662
    }
    , {
      "from":3662
      , "to":3661
    }
    , {
      "from":3662
      , "to":3564
    }
    , {
      "from":3662
      , "to":3566
    }
    , {
      "from":3662
      , "to":3568
    }
    , {
      "from":3662
      , "to":3570
    }
    , {
      "from":3662
      , "to":3572
    }
    , {
      "from":3662
      , "to":3574
    }
    , {
      "from":3662
      , "to":3576
    }
    , {
      "from":3662
      , "to":3577
    }
    , {
      "from":3662
      , "to":3594
    }
    , {
      "from":3595
      , "to":3662
    }
    , {
      "from":3611
      , "to":3662
    }
    , {
      "from":3613
      , "to":3662
    }
    , {
      "from":3615
      , "to":3662
    }
    , {
      "from":3617
      , "to":3662
    }
    , {
      "from":3619
      , "to":3662
    }
    , {
      "from":3621
      , "to":3662
    }
    , {
      "from":3623
      , "to":3662
    }
    , {
      "from":3625
      , "to":3662
    }
    , {
      "from":3665
      , "to":3666
    }
    , {
      "from":3666
      , "to":3665
    }
    , {
      "from":3666
      , "to":3563
    }
    , {
      "from":3666
      , "to":3565
    }
    , {
      "from":3666
      , "to":3567
    }
    , {
      "from":3666
      , "to":3569
    }
    , {
      "from":3666
      , "to":3571
    }
    , {
      "from":3666
      , "to":3573
    }
    , {
      "from":3666
      , "to":3575
    }
    , {
      "from":3666
      , "to":3578
    }
    , {
      "from":3666
      , "to":3584
    }
    , {
      "from":3601
      , "to":3666
    }
    , {
      "from":3612
      , "to":3666
    }
    , {
      "from":3614
      , "to":3666
    }
    , {
      "from":3616
      , "to":3666
    }
    , {
      "from":3618
      , "to":3666
    }
    , {
      "from":3620
      , "to":3666
    }
    , {
      "from":3622
      , "to":3666
    }
    , {
      "from":3624
      , "to":3666
    }
    , {
      "from":3626
      , "to":3666
    }
    , {
      "from":3667
      , "to":3668
    }
    , {
      "from":3668
      , "to":3667
    }
    , {
      "from":3668
      , "to":3564
    }
    , {
      "from":3668
      , "to":3566
    }
    , {
      "from":3668
      , "to":3568
    }
    , {
      "from":3668
      , "to":3570
    }
    , {
      "from":3668
      , "to":3572
    }
    , {
      "from":3668
      , "to":3574
    }
    , {
      "from":3668
      , "to":3576
    }
    , {
      "from":3668
      , "to":3577
    }
    , {
      "from":3668
      , "to":3594
    }
    , {
      "from":3595
      , "to":3668
    }
    , {
      "from":3611
      , "to":3668
    }
    , {
      "from":3613
      , "to":3668
    }
    , {
      "from":3615
      , "to":3668
    }
    , {
      "from":3617
      , "to":3668
    }
    , {
      "from":3619
      , "to":3668
    }
    , {
      "from":3621
      , "to":3668
    }
    , {
      "from":3623
      , "to":3668
    }
    , {
      "from":3625
      , "to":3668
    }
    , {
      "from":3671
      , "to":3672
    }
    , {
      "from":3672
      , "to":3671
    }
    , {
      "from":3672
      , "to":3563
    }
    , {
      "from":3672
      , "to":3565
    }
    , {
      "from":3672
      , "to":3567
    }
    , {
      "from":3672
      , "to":3569
    }
    , {
      "from":3672
      , "to":3571
    }
    , {
      "from":3672
      , "to":3573
    }
    , {
      "from":3672
      , "to":3575
    }
    , {
      "from":3672
      , "to":3578
    }
    , {
      "from":3672
      , "to":3585
    }
    , {
      "from":3602
      , "to":3672
    }
    , {
      "from":3612
      , "to":3672
    }
    , {
      "from":3614
      , "to":3672
    }
    , {
      "from":3616
      , "to":3672
    }
    , {
      "from":3618
      , "to":3672
    }
    , {
      "from":3620
      , "to":3672
    }
    , {
      "from":3622
      , "to":3672
    }
    , {
      "from":3624
      , "to":3672
    }
    , {
      "from":3626
      , "to":3672
    }
    , {
      "from":3673
      , "to":3674
    }
    , {
      "from":3674
      , "to":3673
    }
    , {
      "from":3674
      , "to":3564
    }
    , {
      "from":3674
      , "to":3566
    }
    , {
      "from":3674
      , "to":3568
    }
    , {
      "from":3674
      , "to":3570
    }
    , {
      "from":3674
      , "to":3572
    }
    , {
      "from":3674
      , "to":3574
    }
    , {
      "from":3674
      , "to":3576
    }
    , {
      "from":3674
      , "to":3577
    }
    , {
      "from":3674
      , "to":3594
    }
    , {
      "from":3595
      , "to":3674
    }
    , {
      "from":3611
      , "to":3674
    }
    , {
      "from":3613
      , "to":3674
    }
    , {
      "from":3615
      , "to":3674
    }
    , {
      "from":3617
      , "to":3674
    }
    , {
      "from":3619
      , "to":3674
    }
    , {
      "from":3621
      , "to":3674
    }
    , {
      "from":3623
      , "to":3674
    }
    , {
      "from":3625
      , "to":3674
    }
    , {
      "from":3677
      , "to":3678
    }
    , {
      "from":3678
      , "to":3677
    }
    , {
      "from":3678
      , "to":3563
    }
    , {
      "from":3678
      , "to":3565
    }
    , {
      "from":3678
      , "to":3567
    }
    , {
      "from":3678
      , "to":3569
    }
    , {
      "from":3678
      , "to":3571
    }
    , {
      "from":3678
      , "to":3573
    }
    , {
      "from":3678
      , "to":3575
    }
    , {
      "from":3678
      , "to":3578
    }
    , {
      "from":3678
      , "to":3586
    }
    , {
      "from":3603
      , "to":3678
    }
    , {
      "from":3612
      , "to":3678
    }
    , {
      "from":3614
      , "to":3678
    }
    , {
      "from":3616
      , "to":3678
    }
    , {
      "from":3618
      , "to":3678
    }
    , {
      "from":3620
      , "to":3678
    }
    , {
      "from":3622
      , "to":3678
    }
    , {
      "from":3624
      , "to":3678
    }
    , {
      "from":3626
      , "to":3678
    }
    , {
      "from":3679
      , "to":3680
    }
    , {
      "from":3680
      , "to":3679
    }
    , {
      "from":3680
      , "to":3564
    }
    , {
      "from":3680
      , "to":3566
    }
    , {
      "from":3680
      , "to":3568
    }
    , {
      "from":3680
      , "to":3570
    }
    , {
      "from":3680
      , "to":3572
    }
    , {
      "from":3680
      , "to":3574
    }
    , {
      "from":3680
      , "to":3576
    }
    , {
      "from":3680
      , "to":3577
    }
    , {
      "from":3680
      , "to":3594
    }
    , {
      "from":3595
      , "to":3680
    }
    , {
      "from":3611
      , "to":3680
    }
    , {
      "from":3613
      , "to":3680
    }
    , {
      "from":3615
      , "to":3680
    }
    , {
      "from":3617
      , "to":3680
    }
    , {
      "from":3619
      , "to":3680
    }
    , {
      "from":3621
      , "to":3680
    }
    , {
      "from":3623
      , "to":3680
    }
    , {
      "from":3625
      , "to":3680
    }
    , {
      "from":3683
      , "to":3684
    }
    , {
      "from":3684
      , "to":3683
    }
    , {
      "from":3684
      , "to":3563
    }
    , {
      "from":3684
      , "to":3565
    }
    , {
      "from":3684
      , "to":3567
    }
    , {
      "from":3684
      , "to":3569
    }
    , {
      "from":3684
      , "to":3571
    }
    , {
      "from":3684
      , "to":3573
    }
    , {
      "from":3684
      , "to":3575
    }
    , {
      "from":3684
      , "to":3578
    }
    , {
      "from":3684
      , "to":3587
    }
    , {
      "from":3604
      , "to":3684
    }
    , {
      "from":3612
      , "to":3684
    }
    , {
      "from":3614
      , "to":3684
    }
    , {
      "from":3616
      , "to":3684
    }
    , {
      "from":3618
      , "to":3684
    }
    , {
      "from":3620
      , "to":3684
    }
    , {
      "from":3622
      , "to":3684
    }
    , {
      "from":3624
      , "to":3684
    }
    , {
      "from":3626
      , "to":3684
    }
    , {
      "from":3685
      , "to":3686
    }
    , {
      "from":3686
      , "to":3685
    }
    , {
      "from":3686
      , "to":3564
    }
    , {
      "from":3686
      , "to":3566
    }
    , {
      "from":3686
      , "to":3568
    }
    , {
      "from":3686
      , "to":3570
    }
    , {
      "from":3686
      , "to":3572
    }
    , {
      "from":3686
      , "to":3574
    }
    , {
      "from":3686
      , "to":3576
    }
    , {
      "from":3686
      , "to":3577
    }
    , {
      "from":3686
      , "to":3594
    }
    , {
      "from":3595
      , "to":3686
    }
    , {
      "from":3611
      , "to":3686
    }
    , {
      "from":3613
      , "to":3686
    }
    , {
      "from":3615
      , "to":3686
    }
    , {
      "from":3617
      , "to":3686
    }
    , {
      "from":3619
      , "to":3686
    }
    , {
      "from":3621
      , "to":3686
    }
    , {
      "from":3623
      , "to":3686
    }
    , {
      "from":3625
      , "to":3686
    }
    , {
      "from":3689
      , "to":3690
    }
    , {
      "from":3690
      , "to":3689
    }
    , {
      "from":3690
      , "to":3563
    }
    , {
      "from":3690
      , "to":3565
    }
    , {
      "from":3690
      , "to":3567
    }
    , {
      "from":3690
      , "to":3569
    }
    , {
      "from":3690
      , "to":3571
    }
    , {
      "from":3690
      , "to":3573
    }
    , {
      "from":3690
      , "to":3575
    }
    , {
      "from":3690
      , "to":3578
    }
    , {
      "from":3690
      , "to":3588
    }
    , {
      "from":3605
      , "to":3690
    }
    , {
      "from":3612
      , "to":3690
    }
    , {
      "from":3614
      , "to":3690
    }
    , {
      "from":3616
      , "to":3690
    }
    , {
      "from":3618
      , "to":3690
    }
    , {
      "from":3620
      , "to":3690
    }
    , {
      "from":3622
      , "to":3690
    }
    , {
      "from":3624
      , "to":3690
    }
    , {
      "from":3626
      , "to":3690
    }
    , {
      "from":3691
      , "to":3692
    }
    , {
      "from":3692
      , "to":3691
    }
    , {
      "from":3692
      , "to":3564
    }
    , {
      "from":3692
      , "to":3566
    }
    , {
      "from":3692
      , "to":3568
    }
    , {
      "from":3692
      , "to":3570
    }
    , {
      "from":3692
      , "to":3572
    }
    , {
      "from":3692
      , "to":3574
    }
    , {
      "from":3692
      , "to":3576
    }
    , {
      "from":3692
      , "to":3577
    }
    , {
      "from":3692
      , "to":3594
    }
    , {
      "from":3595
      , "to":3692
    }
    , {
      "from":3611
      , "to":3692
    }
    , {
      "from":3613
      , "to":3692
    }
    , {
      "from":3615
      , "to":3692
    }
    , {
      "from":3617
      , "to":3692
    }
    , {
      "from":3619
      , "to":3692
    }
    , {
      "from":3621
      , "to":3692
    }
    , {
      "from":3623
      , "to":3692
    }
    , {
      "from":3625
      , "to":3692
    }
    , {
      "from":3695
      , "to":3696
    }
    , {
      "from":3696
      , "to":3695
    }
    , {
      "from":3696
      , "to":3563
    }
    , {
      "from":3696
      , "to":3565
    }
    , {
      "from":3696
      , "to":3567
    }
    , {
      "from":3696
      , "to":3569
    }
    , {
      "from":3696
      , "to":3571
    }
    , {
      "from":3696
      , "to":3573
    }
    , {
      "from":3696
      , "to":3575
    }
    , {
      "from":3696
      , "to":3578
    }
    , {
      "from":3696
      , "to":3589
    }
    , {
      "from":3606
      , "to":3696
    }
    , {
      "from":3612
      , "to":3696
    }
    , {
      "from":3614
      , "to":3696
    }
    , {
      "from":3616
      , "to":3696
    }
    , {
      "from":3618
      , "to":3696
    }
    , {
      "from":3620
      , "to":3696
    }
    , {
      "from":3622
      , "to":3696
    }
    , {
      "from":3624
      , "to":3696
    }
    , {
      "from":3626
      , "to":3696
    }
    , {
      "from":3697
      , "to":3698
    }
    , {
      "from":3698
      , "to":3697
    }
    , {
      "from":3698
      , "to":3564
    }
    , {
      "from":3698
      , "to":3566
    }
    , {
      "from":3698
      , "to":3568
    }
    , {
      "from":3698
      , "to":3570
    }
    , {
      "from":3698
      , "to":3572
    }
    , {
      "from":3698
      , "to":3574
    }
    , {
      "from":3698
      , "to":3576
    }
    , {
      "from":3698
      , "to":3577
    }
    , {
      "from":3698
      , "to":3594
    }
    , {
      "from":3595
      , "to":3698
    }
    , {
      "from":3611
      , "to":3698
    }
    , {
      "from":3613
      , "to":3698
    }
    , {
      "from":3615
      , "to":3698
    }
    , {
      "from":3617
      , "to":3698
    }
    , {
      "from":3619
      , "to":3698
    }
    , {
      "from":3621
      , "to":3698
    }
    , {
      "from":3623
      , "to":3698
    }
    , {
      "from":3625
      , "to":3698
    }
    , {
      "from":3701
      , "to":3702
    }
    , {
      "from":3702
      , "to":3701
    }
    , {
      "from":3702
      , "to":3563
    }
    , {
      "from":3702
      , "to":3565
    }
    , {
      "from":3702
      , "to":3567
    }
    , {
      "from":3702
      , "to":3569
    }
    , {
      "from":3702
      , "to":3571
    }
    , {
      "from":3702
      , "to":3573
    }
    , {
      "from":3702
      , "to":3575
    }
    , {
      "from":3702
      , "to":3578
    }
    , {
      "from":3702
      , "to":3590
    }
    , {
      "from":3607
      , "to":3702
    }
    , {
      "from":3612
      , "to":3702
    }
    , {
      "from":3614
      , "to":3702
    }
    , {
      "from":3616
      , "to":3702
    }
    , {
      "from":3618
      , "to":3702
    }
    , {
      "from":3620
      , "to":3702
    }
    , {
      "from":3622
      , "to":3702
    }
    , {
      "from":3624
      , "to":3702
    }
    , {
      "from":3626
      , "to":3702
    }
    , {
      "from":3703
      , "to":3704
    }
    , {
      "from":3704
      , "to":3703
    }
    , {
      "from":3704
      , "to":3564
    }
    , {
      "from":3704
      , "to":3566
    }
    , {
      "from":3704
      , "to":3568
    }
    , {
      "from":3704
      , "to":3570
    }
    , {
      "from":3704
      , "to":3572
    }
    , {
      "from":3704
      , "to":3574
    }
    , {
      "from":3704
      , "to":3576
    }
    , {
      "from":3704
      , "to":3577
    }
    , {
      "from":3704
      , "to":3594
    }
    , {
      "from":3595
      , "to":3704
    }
    , {
      "from":3611
      , "to":3704
    }
    , {
      "from":3613
      , "to":3704
    }
    , {
      "from":3615
      , "to":3704
    }
    , {
      "from":3617
      , "to":3704
    }
    , {
      "from":3619
      , "to":3704
    }
    , {
      "from":3621
      , "to":3704
    }
    , {
      "from":3623
      , "to":3704
    }
    , {
      "from":3625
      , "to":3704
    }
    , {
      "from":3707
      , "to":3708
    }
    , {
      "from":3708
      , "to":3707
    }
    , {
      "from":3708
      , "to":3563
    }
    , {
      "from":3708
      , "to":3565
    }
    , {
      "from":3708
      , "to":3567
    }
    , {
      "from":3708
      , "to":3569
    }
    , {
      "from":3708
      , "to":3571
    }
    , {
      "from":3708
      , "to":3573
    }
    , {
      "from":3708
      , "to":3575
    }
    , {
      "from":3708
      , "to":3578
    }
    , {
      "from":3708
      , "to":3591
    }
    , {
      "from":3608
      , "to":3708
    }
    , {
      "from":3612
      , "to":3708
    }
    , {
      "from":3614
      , "to":3708
    }
    , {
      "from":3616
      , "to":3708
    }
    , {
      "from":3618
      , "to":3708
    }
    , {
      "from":3620
      , "to":3708
    }
    , {
      "from":3622
      , "to":3708
    }
    , {
      "from":3624
      , "to":3708
    }
    , {
      "from":3626
      , "to":3708
    }
    , {
      "from":3709
      , "to":3710
    }
    , {
      "from":3710
      , "to":3709
    }
    , {
      "from":3710
      , "to":3564
    }
    , {
      "from":3710
      , "to":3566
    }
    , {
      "from":3710
      , "to":3568
    }
    , {
      "from":3710
      , "to":3570
    }
    , {
      "from":3710
      , "to":3572
    }
    , {
      "from":3710
      , "to":3574
    }
    , {
      "from":3710
      , "to":3576
    }
    , {
      "from":3710
      , "to":3577
    }
    , {
      "from":3710
      , "to":3594
    }
    , {
      "from":3595
      , "to":3710
    }
    , {
      "from":3611
      , "to":3710
    }
    , {
      "from":3613
      , "to":3710
    }
    , {
      "from":3615
      , "to":3710
    }
    , {
      "from":3617
      , "to":3710
    }
    , {
      "from":3619
      , "to":3710
    }
    , {
      "from":3621
      , "to":3710
    }
    , {
      "from":3623
      , "to":3710
    }
    , {
      "from":3625
      , "to":3710
    }
    , {
      "from":3713
      , "to":3714
    }
    , {
      "from":3714
      , "to":3713
    }
    , {
      "from":3714
      , "to":3563
    }
    , {
      "from":3714
      , "to":3565
    }
    , {
      "from":3714
      , "to":3567
    }
    , {
      "from":3714
      , "to":3569
    }
    , {
      "from":3714
      , "to":3571
    }
    , {
      "from":3714
      , "to":3573
    }
    , {
      "from":3714
      , "to":3575
    }
    , {
      "from":3714
      , "to":3578
    }
    , {
      "from":3714
      , "to":3592
    }
    , {
      "from":3609
      , "to":3714
    }
    , {
      "from":3612
      , "to":3714
    }
    , {
      "from":3614
      , "to":3714
    }
    , {
      "from":3616
      , "to":3714
    }
    , {
      "from":3618
      , "to":3714
    }
    , {
      "from":3620
      , "to":3714
    }
    , {
      "from":3622
      , "to":3714
    }
    , {
      "from":3624
      , "to":3714
    }
    , {
      "from":3626
      , "to":3714
    }
    , {
      "from":3715
      , "to":3716
    }
    , {
      "from":3716
      , "to":3715
    }
    , {
      "from":3716
      , "to":3564
    }
    , {
      "from":3716
      , "to":3566
    }
    , {
      "from":3716
      , "to":3568
    }
    , {
      "from":3716
      , "to":3570
    }
    , {
      "from":3716
      , "to":3572
    }
    , {
      "from":3716
      , "to":3574
    }
    , {
      "from":3716
      , "to":3576
    }
    , {
      "from":3716
      , "to":3577
    }
    , {
      "from":3716
      , "to":3594
    }
    , {
      "from":3595
      , "to":3716
    }
    , {
      "from":3611
      , "to":3716
    }
    , {
      "from":3613
      , "to":3716
    }
    , {
      "from":3615
      , "to":3716
    }
    , {
      "from":3617
      , "to":3716
    }
    , {
      "from":3619
      , "to":3716
    }
    , {
      "from":3621
      , "to":3716
    }
    , {
      "from":3623
      , "to":3716
    }
    , {
      "from":3625
      , "to":3716
    }
    , {
      "from":3719
      , "to":3720
    }
    , {
      "from":3720
      , "to":3719
    }
    , {
      "from":3720
      , "to":3563
    }
    , {
      "from":3720
      , "to":3565
    }
    , {
      "from":3720
      , "to":3567
    }
    , {
      "from":3720
      , "to":3569
    }
    , {
      "from":3720
      , "to":3571
    }
    , {
      "from":3720
      , "to":3573
    }
    , {
      "from":3720
      , "to":3575
    }
    , {
      "from":3720
      , "to":3578
    }
    , {
      "from":3720
      , "to":3593
    }
    , {
      "from":3610
      , "to":3720
    }
    , {
      "from":3612
      , "to":3720
    }
    , {
      "from":3614
      , "to":3720
    }
    , {
      "from":3616
      , "to":3720
    }
    , {
      "from":3618
      , "to":3720
    }
    , {
      "from":3620
      , "to":3720
    }
    , {
      "from":3622
      , "to":3720
    }
    , {
      "from":3624
      , "to":3720
    }
    , {
      "from":3626
      , "to":3720
    }
    , {
      "from":3721
      , "to":3722
    }
    , {
      "from":3722
      , "to":3721
    }
    , {
      "from":3722
      , "to":3564
    }
    , {
      "from":3722
      , "to":3566
    }
    , {
      "from":3722
      , "to":3568
    }
    , {
      "from":3722
      , "to":3570
    }
    , {
      "from":3722
      , "to":3572
    }
    , {
      "from":3722
      , "to":3574
    }
    , {
      "from":3722
      , "to":3576
    }
    , {
      "from":3722
      , "to":3577
    }
    , {
      "from":3722
      , "to":3594
    }
    , {
      "from":3595
      , "to":3722
    }
    , {
      "from":3611
      , "to":3722
    }
    , {
      "from":3613
      , "to":3722
    }
    , {
      "from":3615
      , "to":3722
    }
    , {
      "from":3617
      , "to":3722
    }
    , {
      "from":3619
      , "to":3722
    }
    , {
      "from":3621
      , "to":3722
    }
    , {
      "from":3623
      , "to":3722
    }
    , {
      "from":3625
      , "to":3722
    }
    , {
      "from":3725
      , "to":3726
    }
    , {
      "from":3726
      , "to":3725
    }
    , {
      "from":3726
      , "to":3563
    }
    , {
      "from":3726
      , "to":3565
    }
    , {
      "from":3726
      , "to":3567
    }
    , {
      "from":3726
      , "to":3569
    }
    , {
      "from":3726
      , "to":3571
    }
    , {
      "from":3726
      , "to":3573
    }
    , {
      "from":3726
      , "to":3575
    }
    , {
      "from":3726
      , "to":3578
    }
    , {
      "from":3726
      , "to":3594
    }
    , {
      "from":3612
      , "to":3726
    }
    , {
      "from":3614
      , "to":3726
    }
    , {
      "from":3616
      , "to":3726
    }
    , {
      "from":3618
      , "to":3726
    }
    , {
      "from":3620
      , "to":3726
    }
    , {
      "from":3622
      , "to":3726
    }
    , {
      "from":3624
      , "to":3726
    }
    , {
      "from":3626
      , "to":3726
    }
    , {
      "from":3727
      , "to":3728
    }
    , {
      "from":3728
      , "to":3727
    }
    , {
      "from":3728
      , "to":3564
    }
    , {
      "from":3728
      , "to":3566
    }
    , {
      "from":3728
      , "to":3568
    }
    , {
      "from":3728
      , "to":3570
    }
    , {
      "from":3728
      , "to":3572
    }
    , {
      "from":3728
      , "to":3574
    }
    , {
      "from":3728
      , "to":3576
    }
    , {
      "from":3728
      , "to":3577
    }
    , {
      "from":3595
      , "to":3728
    }
    , {
      "from":3611
      , "to":3728
    }
    , {
      "from":3613
      , "to":3728
    }
    , {
      "from":3615
      , "to":3728
    }
    , {
      "from":3617
      , "to":3728
    }
    , {
      "from":3619
      , "to":3728
    }
    , {
      "from":3621
      , "to":3728
    }
    , {
      "from":3623
      , "to":3728
    }
    , {
      "from":3625
      , "to":3728
    }
    , {
      "from":3731
      , "to":3732
    }
    , {
      "from":3732
      , "to":3731
    }
    , {
      "from":3732
      , "to":3563
    }
    , {
      "from":3732
      , "to":3565
    }
    , {
      "from":3732
      , "to":3567
    }
    , {
      "from":3732
      , "to":3569
    }
    , {
      "from":3732
      , "to":3571
    }
    , {
      "from":3732
      , "to":3573
    }
    , {
      "from":3732
      , "to":3575
    }
    , {
      "from":3732
      , "to":3578
    }
    , {
      "from":3732
      , "to":3579
    }
    , {
      "from":3596
      , "to":3732
    }
    , {
      "from":3612
      , "to":3732
    }
    , {
      "from":3614
      , "to":3732
    }
    , {
      "from":3616
      , "to":3732
    }
    , {
      "from":3618
      , "to":3732
    }
    , {
      "from":3620
      , "to":3732
    }
    , {
      "from":3622
      , "to":3732
    }
    , {
      "from":3624
      , "to":3732
    }
    , {
      "from":3626
      , "to":3732
    }
    , {
      "from":3733
      , "to":3734
    }
    , {
      "from":3734
      , "to":3733
    }
    , {
      "from":3734
      , "to":3564
    }
    , {
      "from":3734
      , "to":3566
    }
    , {
      "from":3734
      , "to":3568
    }
    , {
      "from":3734
      , "to":3570
    }
    , {
      "from":3734
      , "to":3572
    }
    , {
      "from":3734
      , "to":3574
    }
    , {
      "from":3734
      , "to":3576
    }
    , {
      "from":3734
      , "to":3577
    }
    , {
      "from":3734
      , "to":3594
    }
    , {
      "from":3595
      , "to":3734
    }
    , {
      "from":3611
      , "to":3734
    }
    , {
      "from":3613
      , "to":3734
    }
    , {
      "from":3615
      , "to":3734
    }
    , {
      "from":3617
      , "to":3734
    }
    , {
      "from":3619
      , "to":3734
    }
    , {
      "from":3621
      , "to":3734
    }
    , {
      "from":3623
      , "to":3734
    }
    , {
      "from":3625
      , "to":3734
    }
    , {
      "from":3737
      , "to":3738
    }
    , {
      "from":3738
      , "to":3737
    }
    , {
      "from":3738
      , "to":3563
    }
    , {
      "from":3738
      , "to":3565
    }
    , {
      "from":3738
      , "to":3567
    }
    , {
      "from":3738
      , "to":3569
    }
    , {
      "from":3738
      , "to":3571
    }
    , {
      "from":3738
      , "to":3573
    }
    , {
      "from":3738
      , "to":3575
    }
    , {
      "from":3738
      , "to":3578
    }
    , {
      "from":3738
      , "to":3580
    }
    , {
      "from":3597
      , "to":3738
    }
    , {
      "from":3612
      , "to":3738
    }
    , {
      "from":3614
      , "to":3738
    }
    , {
      "from":3616
      , "to":3738
    }
    , {
      "from":3618
      , "to":3738
    }
    , {
      "from":3620
      , "to":3738
    }
    , {
      "from":3622
      , "to":3738
    }
    , {
      "from":3624
      , "to":3738
    }
    , {
      "from":3626
      , "to":3738
    }
    , {
      "from":3739
      , "to":3740
    }
    , {
      "from":3740
      , "to":3739
    }
    , {
      "from":3740
      , "to":3564
    }
    , {
      "from":3740
      , "to":3566
    }
    , {
      "from":3740
      , "to":3568
    }
    , {
      "from":3740
      , "to":3570
    }
    , {
      "from":3740
      , "to":3572
    }
    , {
      "from":3740
      , "to":3574
    }
    , {
      "from":3740
      , "to":3576
    }
    , {
      "from":3740
      , "to":3577
    }
    , {
      "from":3740
      , "to":3594
    }
    , {
      "from":3595
      , "to":3740
    }
    , {
      "from":3611
      , "to":3740
    }
    , {
      "from":3613
      , "to":3740
    }
    , {
      "from":3615
      , "to":3740
    }
    , {
      "from":3617
      , "to":3740
    }
    , {
      "from":3619
      , "to":3740
    }
    , {
      "from":3621
      , "to":3740
    }
    , {
      "from":3623
      , "to":3740
    }
    , {
      "from":3625
      , "to":3740
    }
    , {
      "from":3743
      , "to":3744
    }
    , {
      "from":3744
      , "to":3743
    }
    , {
      "from":3744
      , "to":3563
    }
    , {
      "from":3744
      , "to":3565
    }
    , {
      "from":3744
      , "to":3567
    }
    , {
      "from":3744
      , "to":3569
    }
    , {
      "from":3744
      , "to":3571
    }
    , {
      "from":3744
      , "to":3573
    }
    , {
      "from":3744
      , "to":3575
    }
    , {
      "from":3744
      , "to":3578
    }
    , {
      "from":3744
      , "to":3581
    }
    , {
      "from":3598
      , "to":3744
    }
    , {
      "from":3612
      , "to":3744
    }
    , {
      "from":3614
      , "to":3744
    }
    , {
      "from":3616
      , "to":3744
    }
    , {
      "from":3618
      , "to":3744
    }
    , {
      "from":3620
      , "to":3744
    }
    , {
      "from":3622
      , "to":3744
    }
    , {
      "from":3624
      , "to":3744
    }
    , {
      "from":3626
      , "to":3744
    }
    , {
      "from":3745
      , "to":3746
    }
    , {
      "from":3746
      , "to":3745
    }
    , {
      "from":3746
      , "to":3564
    }
    , {
      "from":3746
      , "to":3566
    }
    , {
      "from":3746
      , "to":3568
    }
    , {
      "from":3746
      , "to":3570
    }
    , {
      "from":3746
      , "to":3572
    }
    , {
      "from":3746
      , "to":3574
    }
    , {
      "from":3746
      , "to":3576
    }
    , {
      "from":3746
      , "to":3577
    }
    , {
      "from":3746
      , "to":3594
    }
    , {
      "from":3595
      , "to":3746
    }
    , {
      "from":3611
      , "to":3746
    }
    , {
      "from":3613
      , "to":3746
    }
    , {
      "from":3615
      , "to":3746
    }
    , {
      "from":3617
      , "to":3746
    }
    , {
      "from":3619
      , "to":3746
    }
    , {
      "from":3621
      , "to":3746
    }
    , {
      "from":3623
      , "to":3746
    }
    , {
      "from":3625
      , "to":3746
    }
    , {
      "from":3749
      , "to":3750
    }
    , {
      "from":3750
      , "to":3749
    }
    , {
      "from":3750
      , "to":3563
    }
    , {
      "from":3750
      , "to":3565
    }
    , {
      "from":3750
      , "to":3567
    }
    , {
      "from":3750
      , "to":3569
    }
    , {
      "from":3750
      , "to":3571
    }
    , {
      "from":3750
      , "to":3573
    }
    , {
      "from":3750
      , "to":3575
    }
    , {
      "from":3750
      , "to":3578
    }
    , {
      "from":3750
      , "to":3582
    }
    , {
      "from":3599
      , "to":3750
    }
    , {
      "from":3612
      , "to":3750
    }
    , {
      "from":3614
      , "to":3750
    }
    , {
      "from":3616
      , "to":3750
    }
    , {
      "from":3618
      , "to":3750
    }
    , {
      "from":3620
      , "to":3750
    }
    , {
      "from":3622
      , "to":3750
    }
    , {
      "from":3624
      , "to":3750
    }
    , {
      "from":3626
      , "to":3750
    }
    , {
      "from":3751
      , "to":3752
    }
    , {
      "from":3752
      , "to":3751
    }
    , {
      "from":3752
      , "to":3564
    }
    , {
      "from":3752
      , "to":3566
    }
    , {
      "from":3752
      , "to":3568
    }
    , {
      "from":3752
      , "to":3570
    }
    , {
      "from":3752
      , "to":3572
    }
    , {
      "from":3752
      , "to":3574
    }
    , {
      "from":3752
      , "to":3576
    }
    , {
      "from":3752
      , "to":3577
    }
    , {
      "from":3752
      , "to":3594
    }
    , {
      "from":3595
      , "to":3752
    }
    , {
      "from":3611
      , "to":3752
    }
    , {
      "from":3613
      , "to":3752
    }
    , {
      "from":3615
      , "to":3752
    }
    , {
      "from":3617
      , "to":3752
    }
    , {
      "from":3619
      , "to":3752
    }
    , {
      "from":3621
      , "to":3752
    }
    , {
      "from":3623
      , "to":3752
    }
    , {
      "from":3625
      , "to":3752
    }
    , {
      "from":3755
      , "to":3756
    }
    , {
      "from":3756
      , "to":3755
    }
    , {
      "from":3756
      , "to":3563
    }
    , {
      "from":3756
      , "to":3565
    }
    , {
      "from":3756
      , "to":3567
    }
    , {
      "from":3756
      , "to":3569
    }
    , {
      "from":3756
      , "to":3571
    }
    , {
      "from":3756
      , "to":3573
    }
    , {
      "from":3756
      , "to":3575
    }
    , {
      "from":3756
      , "to":3578
    }
    , {
      "from":3756
      , "to":3583
    }
    , {
      "from":3600
      , "to":3756
    }
    , {
      "from":3612
      , "to":3756
    }
    , {
      "from":3614
      , "to":3756
    }
    , {
      "from":3616
      , "to":3756
    }
    , {
      "from":3618
      , "to":3756
    }
    , {
      "from":3620
      , "to":3756
    }
    , {
      "from":3622
      , "to":3756
    }
    , {
      "from":3624
      , "to":3756
    }
    , {
      "from":3626
      , "to":3756
    }
    , {
      "from":3757
      , "to":3758
    }
    , {
      "from":3758
      , "to":3757
    }
    , {
      "from":3758
      , "to":3564
    }
    , {
      "from":3758
      , "to":3566
    }
    , {
      "from":3758
      , "to":3568
    }
    , {
      "from":3758
      , "to":3570
    }
    , {
      "from":3758
      , "to":3572
    }
    , {
      "from":3758
      , "to":3574
    }
    , {
      "from":3758
      , "to":3576
    }
    , {
      "from":3758
      , "to":3577
    }
    , {
      "from":3758
      , "to":3594
    }
    , {
      "from":3595
      , "to":3758
    }
    , {
      "from":3611
      , "to":3758
    }
    , {
      "from":3613
      , "to":3758
    }
    , {
      "from":3615
      , "to":3758
    }
    , {
      "from":3617
      , "to":3758
    }
    , {
      "from":3619
      , "to":3758
    }
    , {
      "from":3621
      , "to":3758
    }
    , {
      "from":3623
      , "to":3758
    }
    , {
      "from":3625
      , "to":3758
    }
    , {
      "from":3761
      , "to":3762
    }
    , {
      "from":3762
      , "to":3761
    }
    , {
      "from":3762
      , "to":3563
    }
    , {
      "from":3762
      , "to":3565
    }
    , {
      "from":3762
      , "to":3567
    }
    , {
      "from":3762
      , "to":3569
    }
    , {
      "from":3762
      , "to":3571
    }
    , {
      "from":3762
      , "to":3573
    }
    , {
      "from":3762
      , "to":3575
    }
    , {
      "from":3762
      , "to":3578
    }
    , {
      "from":3762
      , "to":3584
    }
    , {
      "from":3601
      , "to":3762
    }
    , {
      "from":3612
      , "to":3762
    }
    , {
      "from":3614
      , "to":3762
    }
    , {
      "from":3616
      , "to":3762
    }
    , {
      "from":3618
      , "to":3762
    }
    , {
      "from":3620
      , "to":3762
    }
    , {
      "from":3622
      , "to":3762
    }
    , {
      "from":3624
      , "to":3762
    }
    , {
      "from":3626
      , "to":3762
    }
    , {
      "from":3763
      , "to":3764
    }
    , {
      "from":3764
      , "to":3763
    }
    , {
      "from":3764
      , "to":3564
    }
    , {
      "from":3764
      , "to":3566
    }
    , {
      "from":3764
      , "to":3568
    }
    , {
      "from":3764
      , "to":3570
    }
    , {
      "from":3764
      , "to":3572
    }
    , {
      "from":3764
      , "to":3574
    }
    , {
      "from":3764
      , "to":3576
    }
    , {
      "from":3764
      , "to":3577
    }
    , {
      "from":3764
      , "to":3594
    }
    , {
      "from":3595
      , "to":3764
    }
    , {
      "from":3611
      , "to":3764
    }
    , {
      "from":3613
      , "to":3764
    }
    , {
      "from":3615
      , "to":3764
    }
    , {
      "from":3617
      , "to":3764
    }
    , {
      "from":3619
      , "to":3764
    }
    , {
      "from":3621
      , "to":3764
    }
    , {
      "from":3623
      , "to":3764
    }
    , {
      "from":3625
      , "to":3764
    }
    , {
      "from":3767
      , "to":3768
    }
    , {
      "from":3768
      , "to":3767
    }
    , {
      "from":3768
      , "to":3563
    }
    , {
      "from":3768
      , "to":3565
    }
    , {
      "from":3768
      , "to":3567
    }
    , {
      "from":3768
      , "to":3569
    }
    , {
      "from":3768
      , "to":3571
    }
    , {
      "from":3768
      , "to":3573
    }
    , {
      "from":3768
      , "to":3575
    }
    , {
      "from":3768
      , "to":3578
    }
    , {
      "from":3768
      , "to":3585
    }
    , {
      "from":3602
      , "to":3768
    }
    , {
      "from":3612
      , "to":3768
    }
    , {
      "from":3614
      , "to":3768
    }
    , {
      "from":3616
      , "to":3768
    }
    , {
      "from":3618
      , "to":3768
    }
    , {
      "from":3620
      , "to":3768
    }
    , {
      "from":3622
      , "to":3768
    }
    , {
      "from":3624
      , "to":3768
    }
    , {
      "from":3626
      , "to":3768
    }
    , {
      "from":3769
      , "to":3770
    }
    , {
      "from":3770
      , "to":3769
    }
    , {
      "from":3770
      , "to":3564
    }
    , {
      "from":3770
      , "to":3566
    }
    , {
      "from":3770
      , "to":3568
    }
    , {
      "from":3770
      , "to":3570
    }
    , {
      "from":3770
      , "to":3572
    }
    , {
      "from":3770
      , "to":3574
    }
    , {
      "from":3770
      , "to":3576
    }
    , {
      "from":3770
      , "to":3577
    }
    , {
      "from":3770
      , "to":3594
    }
    , {
      "from":3595
      , "to":3770
    }
    , {
      "from":3611
      , "to":3770
    }
    , {
      "from":3613
      , "to":3770
    }
    , {
      "from":3615
      , "to":3770
    }
    , {
      "from":3617
      , "to":3770
    }
    , {
      "from":3619
      , "to":3770
    }
    , {
      "from":3621
      , "to":3770
    }
    , {
      "from":3623
      , "to":3770
    }
    , {
      "from":3625
      , "to":3770
    }
    , {
      "from":3773
      , "to":3774
    }
    , {
      "from":3774
      , "to":3773
    }
    , {
      "from":3774
      , "to":3563
    }
    , {
      "from":3774
      , "to":3565
    }
    , {
      "from":3774
      , "to":3567
    }
    , {
      "from":3774
      , "to":3569
    }
    , {
      "from":3774
      , "to":3571
    }
    , {
      "from":3774
      , "to":3573
    }
    , {
      "from":3774
      , "to":3575
    }
    , {
      "from":3774
      , "to":3578
    }
    , {
      "from":3774
      , "to":3586
    }
    , {
      "from":3603
      , "to":3774
    }
    , {
      "from":3612
      , "to":3774
    }
    , {
      "from":3614
      , "to":3774
    }
    , {
      "from":3616
      , "to":3774
    }
    , {
      "from":3618
      , "to":3774
    }
    , {
      "from":3620
      , "to":3774
    }
    , {
      "from":3622
      , "to":3774
    }
    , {
      "from":3624
      , "to":3774
    }
    , {
      "from":3626
      , "to":3774
    }
    , {
      "from":3775
      , "to":3776
    }
    , {
      "from":3776
      , "to":3775
    }
    , {
      "from":3776
      , "to":3564
    }
    , {
      "from":3776
      , "to":3566
    }
    , {
      "from":3776
      , "to":3568
    }
    , {
      "from":3776
      , "to":3570
    }
    , {
      "from":3776
      , "to":3572
    }
    , {
      "from":3776
      , "to":3574
    }
    , {
      "from":3776
      , "to":3576
    }
    , {
      "from":3776
      , "to":3577
    }
    , {
      "from":3776
      , "to":3594
    }
    , {
      "from":3595
      , "to":3776
    }
    , {
      "from":3611
      , "to":3776
    }
    , {
      "from":3613
      , "to":3776
    }
    , {
      "from":3615
      , "to":3776
    }
    , {
      "from":3617
      , "to":3776
    }
    , {
      "from":3619
      , "to":3776
    }
    , {
      "from":3621
      , "to":3776
    }
    , {
      "from":3623
      , "to":3776
    }
    , {
      "from":3625
      , "to":3776
    }
    , {
      "from":3779
      , "to":3780
    }
    , {
      "from":3780
      , "to":3779
    }
    , {
      "from":3780
      , "to":3563
    }
    , {
      "from":3780
      , "to":3565
    }
    , {
      "from":3780
      , "to":3567
    }
    , {
      "from":3780
      , "to":3569
    }
    , {
      "from":3780
      , "to":3571
    }
    , {
      "from":3780
      , "to":3573
    }
    , {
      "from":3780
      , "to":3575
    }
    , {
      "from":3780
      , "to":3578
    }
    , {
      "from":3780
      , "to":3587
    }
    , {
      "from":3604
      , "to":3780
    }
    , {
      "from":3612
      , "to":3780
    }
    , {
      "from":3614
      , "to":3780
    }
    , {
      "from":3616
      , "to":3780
    }
    , {
      "from":3618
      , "to":3780
    }
    , {
      "from":3620
      , "to":3780
    }
    , {
      "from":3622
      , "to":3780
    }
    , {
      "from":3624
      , "to":3780
    }
    , {
      "from":3626
      , "to":3780
    }
    , {
      "from":3781
      , "to":3782
    }
    , {
      "from":3782
      , "to":3781
    }
    , {
      "from":3782
      , "to":3564
    }
    , {
      "from":3782
      , "to":3566
    }
    , {
      "from":3782
      , "to":3568
    }
    , {
      "from":3782
      , "to":3570
    }
    , {
      "from":3782
      , "to":3572
    }
    , {
      "from":3782
      , "to":3574
    }
    , {
      "from":3782
      , "to":3576
    }
    , {
      "from":3782
      , "to":3577
    }
    , {
      "from":3782
      , "to":3594
    }
    , {
      "from":3595
      , "to":3782
    }
    , {
      "from":3611
      , "to":3782
    }
    , {
      "from":3613
      , "to":3782
    }
    , {
      "from":3615
      , "to":3782
    }
    , {
      "from":3617
      , "to":3782
    }
    , {
      "from":3619
      , "to":3782
    }
    , {
      "from":3621
      , "to":3782
    }
    , {
      "from":3623
      , "to":3782
    }
    , {
      "from":3625
      , "to":3782
    }
    , {
      "from":3785
      , "to":3786
    }
    , {
      "from":3786
      , "to":3785
    }
    , {
      "from":3786
      , "to":3563
    }
    , {
      "from":3786
      , "to":3565
    }
    , {
      "from":3786
      , "to":3567
    }
    , {
      "from":3786
      , "to":3569
    }
    , {
      "from":3786
      , "to":3571
    }
    , {
      "from":3786
      , "to":3573
    }
    , {
      "from":3786
      , "to":3575
    }
    , {
      "from":3786
      , "to":3578
    }
    , {
      "from":3786
      , "to":3588
    }
    , {
      "from":3605
      , "to":3786
    }
    , {
      "from":3612
      , "to":3786
    }
    , {
      "from":3614
      , "to":3786
    }
    , {
      "from":3616
      , "to":3786
    }
    , {
      "from":3618
      , "to":3786
    }
    , {
      "from":3620
      , "to":3786
    }
    , {
      "from":3622
      , "to":3786
    }
    , {
      "from":3624
      , "to":3786
    }
    , {
      "from":3626
      , "to":3786
    }
    , {
      "from":3787
      , "to":3788
    }
    , {
      "from":3788
      , "to":3787
    }
    , {
      "from":3788
      , "to":3564
    }
    , {
      "from":3788
      , "to":3566
    }
    , {
      "from":3788
      , "to":3568
    }
    , {
      "from":3788
      , "to":3570
    }
    , {
      "from":3788
      , "to":3572
    }
    , {
      "from":3788
      , "to":3574
    }
    , {
      "from":3788
      , "to":3576
    }
    , {
      "from":3788
      , "to":3577
    }
    , {
      "from":3788
      , "to":3594
    }
    , {
      "from":3595
      , "to":3788
    }
    , {
      "from":3611
      , "to":3788
    }
    , {
      "from":3613
      , "to":3788
    }
    , {
      "from":3615
      , "to":3788
    }
    , {
      "from":3617
      , "to":3788
    }
    , {
      "from":3619
      , "to":3788
    }
    , {
      "from":3621
      , "to":3788
    }
    , {
      "from":3623
      , "to":3788
    }
    , {
      "from":3625
      , "to":3788
    }
    , {
      "from":3791
      , "to":3792
    }
    , {
      "from":3792
      , "to":3791
    }
    , {
      "from":3792
      , "to":3563
    }
    , {
      "from":3792
      , "to":3565
    }
    , {
      "from":3792
      , "to":3567
    }
    , {
      "from":3792
      , "to":3569
    }
    , {
      "from":3792
      , "to":3571
    }
    , {
      "from":3792
      , "to":3573
    }
    , {
      "from":3792
      , "to":3575
    }
    , {
      "from":3792
      , "to":3578
    }
    , {
      "from":3792
      , "to":3589
    }
    , {
      "from":3606
      , "to":3792
    }
    , {
      "from":3612
      , "to":3792
    }
    , {
      "from":3614
      , "to":3792
    }
    , {
      "from":3616
      , "to":3792
    }
    , {
      "from":3618
      , "to":3792
    }
    , {
      "from":3620
      , "to":3792
    }
    , {
      "from":3622
      , "to":3792
    }
    , {
      "from":3624
      , "to":3792
    }
    , {
      "from":3626
      , "to":3792
    }
    , {
      "from":3793
      , "to":3794
    }
    , {
      "from":3794
      , "to":3793
    }
    , {
      "from":3794
      , "to":3564
    }
    , {
      "from":3794
      , "to":3566
    }
    , {
      "from":3794
      , "to":3568
    }
    , {
      "from":3794
      , "to":3570
    }
    , {
      "from":3794
      , "to":3572
    }
    , {
      "from":3794
      , "to":3574
    }
    , {
      "from":3794
      , "to":3576
    }
    , {
      "from":3794
      , "to":3577
    }
    , {
      "from":3794
      , "to":3594
    }
    , {
      "from":3595
      , "to":3794
    }
    , {
      "from":3611
      , "to":3794
    }
    , {
      "from":3613
      , "to":3794
    }
    , {
      "from":3615
      , "to":3794
    }
    , {
      "from":3617
      , "to":3794
    }
    , {
      "from":3619
      , "to":3794
    }
    , {
      "from":3621
      , "to":3794
    }
    , {
      "from":3623
      , "to":3794
    }
    , {
      "from":3625
      , "to":3794
    }
    , {
      "from":3797
      , "to":3798
    }
    , {
      "from":3798
      , "to":3797
    }
    , {
      "from":3798
      , "to":3563
    }
    , {
      "from":3798
      , "to":3565
    }
    , {
      "from":3798
      , "to":3567
    }
    , {
      "from":3798
      , "to":3569
    }
    , {
      "from":3798
      , "to":3571
    }
    , {
      "from":3798
      , "to":3573
    }
    , {
      "from":3798
      , "to":3575
    }
    , {
      "from":3798
      , "to":3578
    }
    , {
      "from":3798
      , "to":3590
    }
    , {
      "from":3607
      , "to":3798
    }
    , {
      "from":3612
      , "to":3798
    }
    , {
      "from":3614
      , "to":3798
    }
    , {
      "from":3616
      , "to":3798
    }
    , {
      "from":3618
      , "to":3798
    }
    , {
      "from":3620
      , "to":3798
    }
    , {
      "from":3622
      , "to":3798
    }
    , {
      "from":3624
      , "to":3798
    }
    , {
      "from":3626
      , "to":3798
    }
    , {
      "from":3799
      , "to":3800
    }
    , {
      "from":3800
      , "to":3799
    }
    , {
      "from":3800
      , "to":3564
    }
    , {
      "from":3800
      , "to":3566
    }
    , {
      "from":3800
      , "to":3568
    }
    , {
      "from":3800
      , "to":3570
    }
    , {
      "from":3800
      , "to":3572
    }
    , {
      "from":3800
      , "to":3574
    }
    , {
      "from":3800
      , "to":3576
    }
    , {
      "from":3800
      , "to":3577
    }
    , {
      "from":3800
      , "to":3594
    }
    , {
      "from":3595
      , "to":3800
    }
    , {
      "from":3611
      , "to":3800
    }
    , {
      "from":3613
      , "to":3800
    }
    , {
      "from":3615
      , "to":3800
    }
    , {
      "from":3617
      , "to":3800
    }
    , {
      "from":3619
      , "to":3800
    }
    , {
      "from":3621
      , "to":3800
    }
    , {
      "from":3623
      , "to":3800
    }
    , {
      "from":3625
      , "to":3800
    }
    , {
      "from":3803
      , "to":3804
    }
    , {
      "from":3804
      , "to":3803
    }
    , {
      "from":3804
      , "to":3563
    }
    , {
      "from":3804
      , "to":3565
    }
    , {
      "from":3804
      , "to":3567
    }
    , {
      "from":3804
      , "to":3569
    }
    , {
      "from":3804
      , "to":3571
    }
    , {
      "from":3804
      , "to":3573
    }
    , {
      "from":3804
      , "to":3575
    }
    , {
      "from":3804
      , "to":3578
    }
    , {
      "from":3804
      , "to":3591
    }
    , {
      "from":3608
      , "to":3804
    }
    , {
      "from":3612
      , "to":3804
    }
    , {
      "from":3614
      , "to":3804
    }
    , {
      "from":3616
      , "to":3804
    }
    , {
      "from":3618
      , "to":3804
    }
    , {
      "from":3620
      , "to":3804
    }
    , {
      "from":3622
      , "to":3804
    }
    , {
      "from":3624
      , "to":3804
    }
    , {
      "from":3626
      , "to":3804
    }
    , {
      "from":3805
      , "to":3806
    }
    , {
      "from":3806
      , "to":3805
    }
    , {
      "from":3806
      , "to":3564
    }
    , {
      "from":3806
      , "to":3566
    }
    , {
      "from":3806
      , "to":3568
    }
    , {
      "from":3806
      , "to":3570
    }
    , {
      "from":3806
      , "to":3572
    }
    , {
      "from":3806
      , "to":3574
    }
    , {
      "from":3806
      , "to":3576
    }
    , {
      "from":3806
      , "to":3577
    }
    , {
      "from":3806
      , "to":3594
    }
    , {
      "from":3595
      , "to":3806
    }
    , {
      "from":3611
      , "to":3806
    }
    , {
      "from":3613
      , "to":3806
    }
    , {
      "from":3615
      , "to":3806
    }
    , {
      "from":3617
      , "to":3806
    }
    , {
      "from":3619
      , "to":3806
    }
    , {
      "from":3621
      , "to":3806
    }
    , {
      "from":3623
      , "to":3806
    }
    , {
      "from":3625
      , "to":3806
    }
    , {
      "from":3809
      , "to":3810
    }
    , {
      "from":3810
      , "to":3809
    }
    , {
      "from":3810
      , "to":3563
    }
    , {
      "from":3810
      , "to":3565
    }
    , {
      "from":3810
      , "to":3567
    }
    , {
      "from":3810
      , "to":3569
    }
    , {
      "from":3810
      , "to":3571
    }
    , {
      "from":3810
      , "to":3573
    }
    , {
      "from":3810
      , "to":3575
    }
    , {
      "from":3810
      , "to":3578
    }
    , {
      "from":3810
      , "to":3592
    }
    , {
      "from":3609
      , "to":3810
    }
    , {
      "from":3612
      , "to":3810
    }
    , {
      "from":3614
      , "to":3810
    }
    , {
      "from":3616
      , "to":3810
    }
    , {
      "from":3618
      , "to":3810
    }
    , {
      "from":3620
      , "to":3810
    }
    , {
      "from":3622
      , "to":3810
    }
    , {
      "from":3624
      , "to":3810
    }
    , {
      "from":3626
      , "to":3810
    }
    , {
      "from":3811
      , "to":3812
    }
    , {
      "from":3812
      , "to":3811
    }
    , {
      "from":3812
      , "to":3564
    }
    , {
      "from":3812
      , "to":3566
    }
    , {
      "from":3812
      , "to":3568
    }
    , {
      "from":3812
      , "to":3570
    }
    , {
      "from":3812
      , "to":3572
    }
    , {
      "from":3812
      , "to":3574
    }
    , {
      "from":3812
      , "to":3576
    }
    , {
      "from":3812
      , "to":3577
    }
    , {
      "from":3812
      , "to":3594
    }
    , {
      "from":3595
      , "to":3812
    }
    , {
      "from":3611
      , "to":3812
    }
    , {
      "from":3613
      , "to":3812
    }
    , {
      "from":3615
      , "to":3812
    }
    , {
      "from":3617
      , "to":3812
    }
    , {
      "from":3619
      , "to":3812
    }
    , {
      "from":3621
      , "to":3812
    }
    , {
      "from":3623
      , "to":3812
    }
    , {
      "from":3625
      , "to":3812
    }
    , {
      "from":3815
      , "to":3816
    }
    , {
      "from":3816
      , "to":3815
    }
    , {
      "from":3816
      , "to":3563
    }
    , {
      "from":3816
      , "to":3565
    }
    , {
      "from":3816
      , "to":3567
    }
    , {
      "from":3816
      , "to":3569
    }
    , {
      "from":3816
      , "to":3571
    }
    , {
      "from":3816
      , "to":3573
    }
    , {
      "from":3816
      , "to":3575
    }
    , {
      "from":3816
      , "to":3578
    }
    , {
      "from":3816
      , "to":3593
    }
    , {
      "from":3610
      , "to":3816
    }
    , {
      "from":3612
      , "to":3816
    }
    , {
      "from":3614
      , "to":3816
    }
    , {
      "from":3616
      , "to":3816
    }
    , {
      "from":3618
      , "to":3816
    }
    , {
      "from":3620
      , "to":3816
    }
    , {
      "from":3622
      , "to":3816
    }
    , {
      "from":3624
      , "to":3816
    }
    , {
      "from":3626
      , "to":3816
    }
    , {
      "from":3817
      , "to":3818
    }
    , {
      "from":3818
      , "to":3817
    }
    , {
      "from":3818
      , "to":3564
    }
    , {
      "from":3818
      , "to":3566
    }
    , {
      "from":3818
      , "to":3568
    }
    , {
      "from":3818
      , "to":3570
    }
    , {
      "from":3818
      , "to":3572
    }
    , {
      "from":3818
      , "to":3574
    }
    , {
      "from":3818
      , "to":3576
    }
    , {
      "from":3818
      , "to":3577
    }
    , {
      "from":3818
      , "to":3594
    }
    , {
      "from":3595
      , "to":3818
    }
    , {
      "from":3611
      , "to":3818
    }
    , {
      "from":3613
      , "to":3818
    }
    , {
      "from":3615
      , "to":3818
    }
    , {
      "from":3617
      , "to":3818
    }
    , {
      "from":3619
      , "to":3818
    }
    , {
      "from":3621
      , "to":3818
    }
    , {
      "from":3623
      , "to":3818
    }
    , {
      "from":3625
      , "to":3818
    }
    , {
      "from":3902
      , "to":3903
    }
    , {
      "from":3903
      , "to":3902
    }
    , {
      "from":3903
      , "to":3820
    }
    , {
      "from":3903
      , "to":3822
    }
    , {
      "from":3903
      , "to":3824
    }
    , {
      "from":3903
      , "to":3831
    }
    , {
      "from":3903
      , "to":3832
    }
    , {
      "from":3903
      , "to":3833
    }
    , {
      "from":3903
      , "to":3834
    }
    , {
      "from":3903
      , "to":3835
    }
    , {
      "from":3852
      , "to":3903
    }
    , {
      "from":3868
      , "to":3903
    }
    , {
      "from":3870
      , "to":3903
    }
    , {
      "from":3872
      , "to":3903
    }
    , {
      "from":3874
      , "to":3903
    }
    , {
      "from":3876
      , "to":3903
    }
    , {
      "from":3878
      , "to":3903
    }
    , {
      "from":3880
      , "to":3903
    }
    , {
      "from":3882
      , "to":3903
    }
    , {
      "from":3884
      , "to":3903
    }
    , {
      "from":3886
      , "to":3903
    }
    , {
      "from":3888
      , "to":3903
    }
    , {
      "from":3890
      , "to":3903
    }
    , {
      "from":3892
      , "to":3903
    }
    , {
      "from":3894
      , "to":3903
    }
    , {
      "from":3896
      , "to":3903
    }
    , {
      "from":3898
      , "to":3903
    }
    , {
      "from":3904
      , "to":3905
    }
    , {
      "from":3905
      , "to":3904
    }
    , {
      "from":3905
      , "to":3821
    }
    , {
      "from":3905
      , "to":3823
    }
    , {
      "from":3905
      , "to":3825
    }
    , {
      "from":3905
      , "to":3826
    }
    , {
      "from":3905
      , "to":3827
    }
    , {
      "from":3905
      , "to":3828
    }
    , {
      "from":3905
      , "to":3829
    }
    , {
      "from":3905
      , "to":3830
    }
    , {
      "from":3905
      , "to":3851
    }
    , {
      "from":3869
      , "to":3905
    }
    , {
      "from":3871
      , "to":3905
    }
    , {
      "from":3873
      , "to":3905
    }
    , {
      "from":3875
      , "to":3905
    }
    , {
      "from":3877
      , "to":3905
    }
    , {
      "from":3879
      , "to":3905
    }
    , {
      "from":3881
      , "to":3905
    }
    , {
      "from":3883
      , "to":3905
    }
    , {
      "from":3885
      , "to":3905
    }
    , {
      "from":3887
      , "to":3905
    }
    , {
      "from":3889
      , "to":3905
    }
    , {
      "from":3891
      , "to":3905
    }
    , {
      "from":3893
      , "to":3905
    }
    , {
      "from":3895
      , "to":3905
    }
    , {
      "from":3897
      , "to":3905
    }
    , {
      "from":3899
      , "to":3905
    }
    , {
      "from":3908
      , "to":3909
    }
    , {
      "from":3909
      , "to":3908
    }
    , {
      "from":3909
      , "to":3820
    }
    , {
      "from":3909
      , "to":3822
    }
    , {
      "from":3909
      , "to":3824
    }
    , {
      "from":3909
      , "to":3831
    }
    , {
      "from":3909
      , "to":3832
    }
    , {
      "from":3909
      , "to":3833
    }
    , {
      "from":3909
      , "to":3834
    }
    , {
      "from":3909
      , "to":3835
    }
    , {
      "from":3909
      , "to":3851
    }
    , {
      "from":3852
      , "to":3909
    }
    , {
      "from":3868
      , "to":3909
    }
    , {
      "from":3870
      , "to":3909
    }
    , {
      "from":3872
      , "to":3909
    }
    , {
      "from":3874
      , "to":3909
    }
    , {
      "from":3876
      , "to":3909
    }
    , {
      "from":3878
      , "to":3909
    }
    , {
      "from":3880
      , "to":3909
    }
    , {
      "from":3882
      , "to":3909
    }
    , {
      "from":3884
      , "to":3909
    }
    , {
      "from":3886
      , "to":3909
    }
    , {
      "from":3888
      , "to":3909
    }
    , {
      "from":3890
      , "to":3909
    }
    , {
      "from":3892
      , "to":3909
    }
    , {
      "from":3894
      , "to":3909
    }
    , {
      "from":3896
      , "to":3909
    }
    , {
      "from":3898
      , "to":3909
    }
    , {
      "from":3910
      , "to":3911
    }
    , {
      "from":3911
      , "to":3910
    }
    , {
      "from":3911
      , "to":3821
    }
    , {
      "from":3911
      , "to":3823
    }
    , {
      "from":3911
      , "to":3825
    }
    , {
      "from":3911
      , "to":3826
    }
    , {
      "from":3911
      , "to":3827
    }
    , {
      "from":3911
      , "to":3828
    }
    , {
      "from":3911
      , "to":3829
    }
    , {
      "from":3911
      , "to":3830
    }
    , {
      "from":3911
      , "to":3836
    }
    , {
      "from":3853
      , "to":3911
    }
    , {
      "from":3869
      , "to":3911
    }
    , {
      "from":3871
      , "to":3911
    }
    , {
      "from":3873
      , "to":3911
    }
    , {
      "from":3875
      , "to":3911
    }
    , {
      "from":3877
      , "to":3911
    }
    , {
      "from":3879
      , "to":3911
    }
    , {
      "from":3881
      , "to":3911
    }
    , {
      "from":3883
      , "to":3911
    }
    , {
      "from":3885
      , "to":3911
    }
    , {
      "from":3887
      , "to":3911
    }
    , {
      "from":3889
      , "to":3911
    }
    , {
      "from":3891
      , "to":3911
    }
    , {
      "from":3893
      , "to":3911
    }
    , {
      "from":3895
      , "to":3911
    }
    , {
      "from":3897
      , "to":3911
    }
    , {
      "from":3899
      , "to":3911
    }
    , {
      "from":3914
      , "to":3915
    }
    , {
      "from":3915
      , "to":3914
    }
    , {
      "from":3915
      , "to":3820
    }
    , {
      "from":3915
      , "to":3822
    }
    , {
      "from":3915
      , "to":3824
    }
    , {
      "from":3915
      , "to":3831
    }
    , {
      "from":3915
      , "to":3832
    }
    , {
      "from":3915
      , "to":3833
    }
    , {
      "from":3915
      , "to":3834
    }
    , {
      "from":3915
      , "to":3835
    }
    , {
      "from":3915
      , "to":3851
    }
    , {
      "from":3852
      , "to":3915
    }
    , {
      "from":3868
      , "to":3915
    }
    , {
      "from":3870
      , "to":3915
    }
    , {
      "from":3872
      , "to":3915
    }
    , {
      "from":3874
      , "to":3915
    }
    , {
      "from":3876
      , "to":3915
    }
    , {
      "from":3878
      , "to":3915
    }
    , {
      "from":3880
      , "to":3915
    }
    , {
      "from":3882
      , "to":3915
    }
    , {
      "from":3884
      , "to":3915
    }
    , {
      "from":3886
      , "to":3915
    }
    , {
      "from":3888
      , "to":3915
    }
    , {
      "from":3890
      , "to":3915
    }
    , {
      "from":3892
      , "to":3915
    }
    , {
      "from":3894
      , "to":3915
    }
    , {
      "from":3896
      , "to":3915
    }
    , {
      "from":3898
      , "to":3915
    }
    , {
      "from":3916
      , "to":3917
    }
    , {
      "from":3917
      , "to":3916
    }
    , {
      "from":3917
      , "to":3821
    }
    , {
      "from":3917
      , "to":3823
    }
    , {
      "from":3917
      , "to":3825
    }
    , {
      "from":3917
      , "to":3826
    }
    , {
      "from":3917
      , "to":3827
    }
    , {
      "from":3917
      , "to":3828
    }
    , {
      "from":3917
      , "to":3829
    }
    , {
      "from":3917
      , "to":3830
    }
    , {
      "from":3917
      , "to":3837
    }
    , {
      "from":3854
      , "to":3917
    }
    , {
      "from":3869
      , "to":3917
    }
    , {
      "from":3871
      , "to":3917
    }
    , {
      "from":3873
      , "to":3917
    }
    , {
      "from":3875
      , "to":3917
    }
    , {
      "from":3877
      , "to":3917
    }
    , {
      "from":3879
      , "to":3917
    }
    , {
      "from":3881
      , "to":3917
    }
    , {
      "from":3883
      , "to":3917
    }
    , {
      "from":3885
      , "to":3917
    }
    , {
      "from":3887
      , "to":3917
    }
    , {
      "from":3889
      , "to":3917
    }
    , {
      "from":3891
      , "to":3917
    }
    , {
      "from":3893
      , "to":3917
    }
    , {
      "from":3895
      , "to":3917
    }
    , {
      "from":3897
      , "to":3917
    }
    , {
      "from":3899
      , "to":3917
    }
    , {
      "from":3920
      , "to":3921
    }
    , {
      "from":3921
      , "to":3920
    }
    , {
      "from":3921
      , "to":3820
    }
    , {
      "from":3921
      , "to":3822
    }
    , {
      "from":3921
      , "to":3824
    }
    , {
      "from":3921
      , "to":3831
    }
    , {
      "from":3921
      , "to":3832
    }
    , {
      "from":3921
      , "to":3833
    }
    , {
      "from":3921
      , "to":3834
    }
    , {
      "from":3921
      , "to":3835
    }
    , {
      "from":3921
      , "to":3851
    }
    , {
      "from":3852
      , "to":3921
    }
    , {
      "from":3868
      , "to":3921
    }
    , {
      "from":3870
      , "to":3921
    }
    , {
      "from":3872
      , "to":3921
    }
    , {
      "from":3874
      , "to":3921
    }
    , {
      "from":3876
      , "to":3921
    }
    , {
      "from":3878
      , "to":3921
    }
    , {
      "from":3880
      , "to":3921
    }
    , {
      "from":3882
      , "to":3921
    }
    , {
      "from":3884
      , "to":3921
    }
    , {
      "from":3886
      , "to":3921
    }
    , {
      "from":3888
      , "to":3921
    }
    , {
      "from":3890
      , "to":3921
    }
    , {
      "from":3892
      , "to":3921
    }
    , {
      "from":3894
      , "to":3921
    }
    , {
      "from":3896
      , "to":3921
    }
    , {
      "from":3898
      , "to":3921
    }
    , {
      "from":3922
      , "to":3923
    }
    , {
      "from":3923
      , "to":3922
    }
    , {
      "from":3923
      , "to":3821
    }
    , {
      "from":3923
      , "to":3823
    }
    , {
      "from":3923
      , "to":3825
    }
    , {
      "from":3923
      , "to":3826
    }
    , {
      "from":3923
      , "to":3827
    }
    , {
      "from":3923
      , "to":3828
    }
    , {
      "from":3923
      , "to":3829
    }
    , {
      "from":3923
      , "to":3830
    }
    , {
      "from":3923
      , "to":3838
    }
    , {
      "from":3855
      , "to":3923
    }
    , {
      "from":3869
      , "to":3923
    }
    , {
      "from":3871
      , "to":3923
    }
    , {
      "from":3873
      , "to":3923
    }
    , {
      "from":3875
      , "to":3923
    }
    , {
      "from":3877
      , "to":3923
    }
    , {
      "from":3879
      , "to":3923
    }
    , {
      "from":3881
      , "to":3923
    }
    , {
      "from":3883
      , "to":3923
    }
    , {
      "from":3885
      , "to":3923
    }
    , {
      "from":3887
      , "to":3923
    }
    , {
      "from":3889
      , "to":3923
    }
    , {
      "from":3891
      , "to":3923
    }
    , {
      "from":3893
      , "to":3923
    }
    , {
      "from":3895
      , "to":3923
    }
    , {
      "from":3897
      , "to":3923
    }
    , {
      "from":3899
      , "to":3923
    }
    , {
      "from":3926
      , "to":3927
    }
    , {
      "from":3927
      , "to":3926
    }
    , {
      "from":3927
      , "to":3820
    }
    , {
      "from":3927
      , "to":3822
    }
    , {
      "from":3927
      , "to":3824
    }
    , {
      "from":3927
      , "to":3831
    }
    , {
      "from":3927
      , "to":3832
    }
    , {
      "from":3927
      , "to":3833
    }
    , {
      "from":3927
      , "to":3834
    }
    , {
      "from":3927
      , "to":3835
    }
    , {
      "from":3927
      , "to":3851
    }
    , {
      "from":3852
      , "to":3927
    }
    , {
      "from":3868
      , "to":3927
    }
    , {
      "from":3870
      , "to":3927
    }
    , {
      "from":3872
      , "to":3927
    }
    , {
      "from":3874
      , "to":3927
    }
    , {
      "from":3876
      , "to":3927
    }
    , {
      "from":3878
      , "to":3927
    }
    , {
      "from":3880
      , "to":3927
    }
    , {
      "from":3882
      , "to":3927
    }
    , {
      "from":3884
      , "to":3927
    }
    , {
      "from":3886
      , "to":3927
    }
    , {
      "from":3888
      , "to":3927
    }
    , {
      "from":3890
      , "to":3927
    }
    , {
      "from":3892
      , "to":3927
    }
    , {
      "from":3894
      , "to":3927
    }
    , {
      "from":3896
      , "to":3927
    }
    , {
      "from":3898
      , "to":3927
    }
    , {
      "from":3928
      , "to":3929
    }
    , {
      "from":3929
      , "to":3928
    }
    , {
      "from":3929
      , "to":3821
    }
    , {
      "from":3929
      , "to":3823
    }
    , {
      "from":3929
      , "to":3825
    }
    , {
      "from":3929
      , "to":3826
    }
    , {
      "from":3929
      , "to":3827
    }
    , {
      "from":3929
      , "to":3828
    }
    , {
      "from":3929
      , "to":3829
    }
    , {
      "from":3929
      , "to":3830
    }
    , {
      "from":3929
      , "to":3839
    }
    , {
      "from":3856
      , "to":3929
    }
    , {
      "from":3869
      , "to":3929
    }
    , {
      "from":3871
      , "to":3929
    }
    , {
      "from":3873
      , "to":3929
    }
    , {
      "from":3875
      , "to":3929
    }
    , {
      "from":3877
      , "to":3929
    }
    , {
      "from":3879
      , "to":3929
    }
    , {
      "from":3881
      , "to":3929
    }
    , {
      "from":3883
      , "to":3929
    }
    , {
      "from":3885
      , "to":3929
    }
    , {
      "from":3887
      , "to":3929
    }
    , {
      "from":3889
      , "to":3929
    }
    , {
      "from":3891
      , "to":3929
    }
    , {
      "from":3893
      , "to":3929
    }
    , {
      "from":3895
      , "to":3929
    }
    , {
      "from":3897
      , "to":3929
    }
    , {
      "from":3899
      , "to":3929
    }
    , {
      "from":3932
      , "to":3933
    }
    , {
      "from":3933
      , "to":3932
    }
    , {
      "from":3933
      , "to":3820
    }
    , {
      "from":3933
      , "to":3822
    }
    , {
      "from":3933
      , "to":3824
    }
    , {
      "from":3933
      , "to":3831
    }
    , {
      "from":3933
      , "to":3832
    }
    , {
      "from":3933
      , "to":3833
    }
    , {
      "from":3933
      , "to":3834
    }
    , {
      "from":3933
      , "to":3835
    }
    , {
      "from":3933
      , "to":3851
    }
    , {
      "from":3852
      , "to":3933
    }
    , {
      "from":3868
      , "to":3933
    }
    , {
      "from":3870
      , "to":3933
    }
    , {
      "from":3872
      , "to":3933
    }
    , {
      "from":3874
      , "to":3933
    }
    , {
      "from":3876
      , "to":3933
    }
    , {
      "from":3878
      , "to":3933
    }
    , {
      "from":3880
      , "to":3933
    }
    , {
      "from":3882
      , "to":3933
    }
    , {
      "from":3884
      , "to":3933
    }
    , {
      "from":3886
      , "to":3933
    }
    , {
      "from":3888
      , "to":3933
    }
    , {
      "from":3890
      , "to":3933
    }
    , {
      "from":3892
      , "to":3933
    }
    , {
      "from":3894
      , "to":3933
    }
    , {
      "from":3896
      , "to":3933
    }
    , {
      "from":3898
      , "to":3933
    }
    , {
      "from":3934
      , "to":3935
    }
    , {
      "from":3935
      , "to":3934
    }
    , {
      "from":3935
      , "to":3821
    }
    , {
      "from":3935
      , "to":3823
    }
    , {
      "from":3935
      , "to":3825
    }
    , {
      "from":3935
      , "to":3826
    }
    , {
      "from":3935
      , "to":3827
    }
    , {
      "from":3935
      , "to":3828
    }
    , {
      "from":3935
      , "to":3829
    }
    , {
      "from":3935
      , "to":3830
    }
    , {
      "from":3935
      , "to":3840
    }
    , {
      "from":3857
      , "to":3935
    }
    , {
      "from":3869
      , "to":3935
    }
    , {
      "from":3871
      , "to":3935
    }
    , {
      "from":3873
      , "to":3935
    }
    , {
      "from":3875
      , "to":3935
    }
    , {
      "from":3877
      , "to":3935
    }
    , {
      "from":3879
      , "to":3935
    }
    , {
      "from":3881
      , "to":3935
    }
    , {
      "from":3883
      , "to":3935
    }
    , {
      "from":3885
      , "to":3935
    }
    , {
      "from":3887
      , "to":3935
    }
    , {
      "from":3889
      , "to":3935
    }
    , {
      "from":3891
      , "to":3935
    }
    , {
      "from":3893
      , "to":3935
    }
    , {
      "from":3895
      , "to":3935
    }
    , {
      "from":3897
      , "to":3935
    }
    , {
      "from":3899
      , "to":3935
    }
    , {
      "from":3938
      , "to":3939
    }
    , {
      "from":3939
      , "to":3938
    }
    , {
      "from":3939
      , "to":3820
    }
    , {
      "from":3939
      , "to":3822
    }
    , {
      "from":3939
      , "to":3824
    }
    , {
      "from":3939
      , "to":3831
    }
    , {
      "from":3939
      , "to":3832
    }
    , {
      "from":3939
      , "to":3833
    }
    , {
      "from":3939
      , "to":3834
    }
    , {
      "from":3939
      , "to":3835
    }
    , {
      "from":3939
      , "to":3851
    }
    , {
      "from":3852
      , "to":3939
    }
    , {
      "from":3868
      , "to":3939
    }
    , {
      "from":3870
      , "to":3939
    }
    , {
      "from":3872
      , "to":3939
    }
    , {
      "from":3874
      , "to":3939
    }
    , {
      "from":3876
      , "to":3939
    }
    , {
      "from":3878
      , "to":3939
    }
    , {
      "from":3880
      , "to":3939
    }
    , {
      "from":3882
      , "to":3939
    }
    , {
      "from":3884
      , "to":3939
    }
    , {
      "from":3886
      , "to":3939
    }
    , {
      "from":3888
      , "to":3939
    }
    , {
      "from":3890
      , "to":3939
    }
    , {
      "from":3892
      , "to":3939
    }
    , {
      "from":3894
      , "to":3939
    }
    , {
      "from":3896
      , "to":3939
    }
    , {
      "from":3898
      , "to":3939
    }
    , {
      "from":3940
      , "to":3941
    }
    , {
      "from":3941
      , "to":3940
    }
    , {
      "from":3941
      , "to":3821
    }
    , {
      "from":3941
      , "to":3823
    }
    , {
      "from":3941
      , "to":3825
    }
    , {
      "from":3941
      , "to":3826
    }
    , {
      "from":3941
      , "to":3827
    }
    , {
      "from":3941
      , "to":3828
    }
    , {
      "from":3941
      , "to":3829
    }
    , {
      "from":3941
      , "to":3830
    }
    , {
      "from":3941
      , "to":3841
    }
    , {
      "from":3858
      , "to":3941
    }
    , {
      "from":3869
      , "to":3941
    }
    , {
      "from":3871
      , "to":3941
    }
    , {
      "from":3873
      , "to":3941
    }
    , {
      "from":3875
      , "to":3941
    }
    , {
      "from":3877
      , "to":3941
    }
    , {
      "from":3879
      , "to":3941
    }
    , {
      "from":3881
      , "to":3941
    }
    , {
      "from":3883
      , "to":3941
    }
    , {
      "from":3885
      , "to":3941
    }
    , {
      "from":3887
      , "to":3941
    }
    , {
      "from":3889
      , "to":3941
    }
    , {
      "from":3891
      , "to":3941
    }
    , {
      "from":3893
      , "to":3941
    }
    , {
      "from":3895
      , "to":3941
    }
    , {
      "from":3897
      , "to":3941
    }
    , {
      "from":3899
      , "to":3941
    }
    , {
      "from":3944
      , "to":3945
    }
    , {
      "from":3945
      , "to":3944
    }
    , {
      "from":3945
      , "to":3820
    }
    , {
      "from":3945
      , "to":3822
    }
    , {
      "from":3945
      , "to":3824
    }
    , {
      "from":3945
      , "to":3831
    }
    , {
      "from":3945
      , "to":3832
    }
    , {
      "from":3945
      , "to":3833
    }
    , {
      "from":3945
      , "to":3834
    }
    , {
      "from":3945
      , "to":3835
    }
    , {
      "from":3945
      , "to":3851
    }
    , {
      "from":3852
      , "to":3945
    }
    , {
      "from":3868
      , "to":3945
    }
    , {
      "from":3870
      , "to":3945
    }
    , {
      "from":3872
      , "to":3945
    }
    , {
      "from":3874
      , "to":3945
    }
    , {
      "from":3876
      , "to":3945
    }
    , {
      "from":3878
      , "to":3945
    }
    , {
      "from":3880
      , "to":3945
    }
    , {
      "from":3882
      , "to":3945
    }
    , {
      "from":3884
      , "to":3945
    }
    , {
      "from":3886
      , "to":3945
    }
    , {
      "from":3888
      , "to":3945
    }
    , {
      "from":3890
      , "to":3945
    }
    , {
      "from":3892
      , "to":3945
    }
    , {
      "from":3894
      , "to":3945
    }
    , {
      "from":3896
      , "to":3945
    }
    , {
      "from":3898
      , "to":3945
    }
    , {
      "from":3946
      , "to":3947
    }
    , {
      "from":3947
      , "to":3946
    }
    , {
      "from":3947
      , "to":3821
    }
    , {
      "from":3947
      , "to":3823
    }
    , {
      "from":3947
      , "to":3825
    }
    , {
      "from":3947
      , "to":3826
    }
    , {
      "from":3947
      , "to":3827
    }
    , {
      "from":3947
      , "to":3828
    }
    , {
      "from":3947
      , "to":3829
    }
    , {
      "from":3947
      , "to":3830
    }
    , {
      "from":3947
      , "to":3842
    }
    , {
      "from":3859
      , "to":3947
    }
    , {
      "from":3869
      , "to":3947
    }
    , {
      "from":3871
      , "to":3947
    }
    , {
      "from":3873
      , "to":3947
    }
    , {
      "from":3875
      , "to":3947
    }
    , {
      "from":3877
      , "to":3947
    }
    , {
      "from":3879
      , "to":3947
    }
    , {
      "from":3881
      , "to":3947
    }
    , {
      "from":3883
      , "to":3947
    }
    , {
      "from":3885
      , "to":3947
    }
    , {
      "from":3887
      , "to":3947
    }
    , {
      "from":3889
      , "to":3947
    }
    , {
      "from":3891
      , "to":3947
    }
    , {
      "from":3893
      , "to":3947
    }
    , {
      "from":3895
      , "to":3947
    }
    , {
      "from":3897
      , "to":3947
    }
    , {
      "from":3899
      , "to":3947
    }
    , {
      "from":3950
      , "to":3951
    }
    , {
      "from":3951
      , "to":3950
    }
    , {
      "from":3951
      , "to":3820
    }
    , {
      "from":3951
      , "to":3822
    }
    , {
      "from":3951
      , "to":3824
    }
    , {
      "from":3951
      , "to":3831
    }
    , {
      "from":3951
      , "to":3832
    }
    , {
      "from":3951
      , "to":3833
    }
    , {
      "from":3951
      , "to":3834
    }
    , {
      "from":3951
      , "to":3835
    }
    , {
      "from":3951
      , "to":3851
    }
    , {
      "from":3852
      , "to":3951
    }
    , {
      "from":3868
      , "to":3951
    }
    , {
      "from":3870
      , "to":3951
    }
    , {
      "from":3872
      , "to":3951
    }
    , {
      "from":3874
      , "to":3951
    }
    , {
      "from":3876
      , "to":3951
    }
    , {
      "from":3878
      , "to":3951
    }
    , {
      "from":3880
      , "to":3951
    }
    , {
      "from":3882
      , "to":3951
    }
    , {
      "from":3884
      , "to":3951
    }
    , {
      "from":3886
      , "to":3951
    }
    , {
      "from":3888
      , "to":3951
    }
    , {
      "from":3890
      , "to":3951
    }
    , {
      "from":3892
      , "to":3951
    }
    , {
      "from":3894
      , "to":3951
    }
    , {
      "from":3896
      , "to":3951
    }
    , {
      "from":3898
      , "to":3951
    }
    , {
      "from":3952
      , "to":3953
    }
    , {
      "from":3953
      , "to":3952
    }
    , {
      "from":3953
      , "to":3821
    }
    , {
      "from":3953
      , "to":3823
    }
    , {
      "from":3953
      , "to":3825
    }
    , {
      "from":3953
      , "to":3826
    }
    , {
      "from":3953
      , "to":3827
    }
    , {
      "from":3953
      , "to":3828
    }
    , {
      "from":3953
      , "to":3829
    }
    , {
      "from":3953
      , "to":3830
    }
    , {
      "from":3953
      , "to":3843
    }
    , {
      "from":3860
      , "to":3953
    }
    , {
      "from":3869
      , "to":3953
    }
    , {
      "from":3871
      , "to":3953
    }
    , {
      "from":3873
      , "to":3953
    }
    , {
      "from":3875
      , "to":3953
    }
    , {
      "from":3877
      , "to":3953
    }
    , {
      "from":3879
      , "to":3953
    }
    , {
      "from":3881
      , "to":3953
    }
    , {
      "from":3883
      , "to":3953
    }
    , {
      "from":3885
      , "to":3953
    }
    , {
      "from":3887
      , "to":3953
    }
    , {
      "from":3889
      , "to":3953
    }
    , {
      "from":3891
      , "to":3953
    }
    , {
      "from":3893
      , "to":3953
    }
    , {
      "from":3895
      , "to":3953
    }
    , {
      "from":3897
      , "to":3953
    }
    , {
      "from":3899
      , "to":3953
    }
    , {
      "from":3956
      , "to":3957
    }
    , {
      "from":3957
      , "to":3956
    }
    , {
      "from":3957
      , "to":3820
    }
    , {
      "from":3957
      , "to":3822
    }
    , {
      "from":3957
      , "to":3824
    }
    , {
      "from":3957
      , "to":3831
    }
    , {
      "from":3957
      , "to":3832
    }
    , {
      "from":3957
      , "to":3833
    }
    , {
      "from":3957
      , "to":3834
    }
    , {
      "from":3957
      , "to":3835
    }
    , {
      "from":3957
      , "to":3851
    }
    , {
      "from":3852
      , "to":3957
    }
    , {
      "from":3868
      , "to":3957
    }
    , {
      "from":3870
      , "to":3957
    }
    , {
      "from":3872
      , "to":3957
    }
    , {
      "from":3874
      , "to":3957
    }
    , {
      "from":3876
      , "to":3957
    }
    , {
      "from":3878
      , "to":3957
    }
    , {
      "from":3880
      , "to":3957
    }
    , {
      "from":3882
      , "to":3957
    }
    , {
      "from":3884
      , "to":3957
    }
    , {
      "from":3886
      , "to":3957
    }
    , {
      "from":3888
      , "to":3957
    }
    , {
      "from":3890
      , "to":3957
    }
    , {
      "from":3892
      , "to":3957
    }
    , {
      "from":3894
      , "to":3957
    }
    , {
      "from":3896
      , "to":3957
    }
    , {
      "from":3898
      , "to":3957
    }
    , {
      "from":3958
      , "to":3959
    }
    , {
      "from":3959
      , "to":3958
    }
    , {
      "from":3959
      , "to":3821
    }
    , {
      "from":3959
      , "to":3823
    }
    , {
      "from":3959
      , "to":3825
    }
    , {
      "from":3959
      , "to":3826
    }
    , {
      "from":3959
      , "to":3827
    }
    , {
      "from":3959
      , "to":3828
    }
    , {
      "from":3959
      , "to":3829
    }
    , {
      "from":3959
      , "to":3830
    }
    , {
      "from":3959
      , "to":3844
    }
    , {
      "from":3861
      , "to":3959
    }
    , {
      "from":3869
      , "to":3959
    }
    , {
      "from":3871
      , "to":3959
    }
    , {
      "from":3873
      , "to":3959
    }
    , {
      "from":3875
      , "to":3959
    }
    , {
      "from":3877
      , "to":3959
    }
    , {
      "from":3879
      , "to":3959
    }
    , {
      "from":3881
      , "to":3959
    }
    , {
      "from":3883
      , "to":3959
    }
    , {
      "from":3885
      , "to":3959
    }
    , {
      "from":3887
      , "to":3959
    }
    , {
      "from":3889
      , "to":3959
    }
    , {
      "from":3891
      , "to":3959
    }
    , {
      "from":3893
      , "to":3959
    }
    , {
      "from":3895
      , "to":3959
    }
    , {
      "from":3897
      , "to":3959
    }
    , {
      "from":3899
      , "to":3959
    }
    , {
      "from":3962
      , "to":3963
    }
    , {
      "from":3963
      , "to":3962
    }
    , {
      "from":3963
      , "to":3820
    }
    , {
      "from":3963
      , "to":3822
    }
    , {
      "from":3963
      , "to":3824
    }
    , {
      "from":3963
      , "to":3831
    }
    , {
      "from":3963
      , "to":3832
    }
    , {
      "from":3963
      , "to":3833
    }
    , {
      "from":3963
      , "to":3834
    }
    , {
      "from":3963
      , "to":3835
    }
    , {
      "from":3963
      , "to":3851
    }
    , {
      "from":3852
      , "to":3963
    }
    , {
      "from":3868
      , "to":3963
    }
    , {
      "from":3870
      , "to":3963
    }
    , {
      "from":3872
      , "to":3963
    }
    , {
      "from":3874
      , "to":3963
    }
    , {
      "from":3876
      , "to":3963
    }
    , {
      "from":3878
      , "to":3963
    }
    , {
      "from":3880
      , "to":3963
    }
    , {
      "from":3882
      , "to":3963
    }
    , {
      "from":3884
      , "to":3963
    }
    , {
      "from":3886
      , "to":3963
    }
    , {
      "from":3888
      , "to":3963
    }
    , {
      "from":3890
      , "to":3963
    }
    , {
      "from":3892
      , "to":3963
    }
    , {
      "from":3894
      , "to":3963
    }
    , {
      "from":3896
      , "to":3963
    }
    , {
      "from":3898
      , "to":3963
    }
    , {
      "from":3964
      , "to":3965
    }
    , {
      "from":3965
      , "to":3964
    }
    , {
      "from":3965
      , "to":3821
    }
    , {
      "from":3965
      , "to":3823
    }
    , {
      "from":3965
      , "to":3825
    }
    , {
      "from":3965
      , "to":3826
    }
    , {
      "from":3965
      , "to":3827
    }
    , {
      "from":3965
      , "to":3828
    }
    , {
      "from":3965
      , "to":3829
    }
    , {
      "from":3965
      , "to":3830
    }
    , {
      "from":3965
      , "to":3845
    }
    , {
      "from":3862
      , "to":3965
    }
    , {
      "from":3869
      , "to":3965
    }
    , {
      "from":3871
      , "to":3965
    }
    , {
      "from":3873
      , "to":3965
    }
    , {
      "from":3875
      , "to":3965
    }
    , {
      "from":3877
      , "to":3965
    }
    , {
      "from":3879
      , "to":3965
    }
    , {
      "from":3881
      , "to":3965
    }
    , {
      "from":3883
      , "to":3965
    }
    , {
      "from":3885
      , "to":3965
    }
    , {
      "from":3887
      , "to":3965
    }
    , {
      "from":3889
      , "to":3965
    }
    , {
      "from":3891
      , "to":3965
    }
    , {
      "from":3893
      , "to":3965
    }
    , {
      "from":3895
      , "to":3965
    }
    , {
      "from":3897
      , "to":3965
    }
    , {
      "from":3899
      , "to":3965
    }
    , {
      "from":3968
      , "to":3969
    }
    , {
      "from":3969
      , "to":3968
    }
    , {
      "from":3969
      , "to":3820
    }
    , {
      "from":3969
      , "to":3822
    }
    , {
      "from":3969
      , "to":3824
    }
    , {
      "from":3969
      , "to":3831
    }
    , {
      "from":3969
      , "to":3832
    }
    , {
      "from":3969
      , "to":3833
    }
    , {
      "from":3969
      , "to":3834
    }
    , {
      "from":3969
      , "to":3835
    }
    , {
      "from":3969
      , "to":3851
    }
    , {
      "from":3852
      , "to":3969
    }
    , {
      "from":3868
      , "to":3969
    }
    , {
      "from":3870
      , "to":3969
    }
    , {
      "from":3872
      , "to":3969
    }
    , {
      "from":3874
      , "to":3969
    }
    , {
      "from":3876
      , "to":3969
    }
    , {
      "from":3878
      , "to":3969
    }
    , {
      "from":3880
      , "to":3969
    }
    , {
      "from":3882
      , "to":3969
    }
    , {
      "from":3884
      , "to":3969
    }
    , {
      "from":3886
      , "to":3969
    }
    , {
      "from":3888
      , "to":3969
    }
    , {
      "from":3890
      , "to":3969
    }
    , {
      "from":3892
      , "to":3969
    }
    , {
      "from":3894
      , "to":3969
    }
    , {
      "from":3896
      , "to":3969
    }
    , {
      "from":3898
      , "to":3969
    }
    , {
      "from":3970
      , "to":3971
    }
    , {
      "from":3971
      , "to":3970
    }
    , {
      "from":3971
      , "to":3821
    }
    , {
      "from":3971
      , "to":3823
    }
    , {
      "from":3971
      , "to":3825
    }
    , {
      "from":3971
      , "to":3826
    }
    , {
      "from":3971
      , "to":3827
    }
    , {
      "from":3971
      , "to":3828
    }
    , {
      "from":3971
      , "to":3829
    }
    , {
      "from":3971
      , "to":3830
    }
    , {
      "from":3971
      , "to":3846
    }
    , {
      "from":3863
      , "to":3971
    }
    , {
      "from":3869
      , "to":3971
    }
    , {
      "from":3871
      , "to":3971
    }
    , {
      "from":3873
      , "to":3971
    }
    , {
      "from":3875
      , "to":3971
    }
    , {
      "from":3877
      , "to":3971
    }
    , {
      "from":3879
      , "to":3971
    }
    , {
      "from":3881
      , "to":3971
    }
    , {
      "from":3883
      , "to":3971
    }
    , {
      "from":3885
      , "to":3971
    }
    , {
      "from":3887
      , "to":3971
    }
    , {
      "from":3889
      , "to":3971
    }
    , {
      "from":3891
      , "to":3971
    }
    , {
      "from":3893
      , "to":3971
    }
    , {
      "from":3895
      , "to":3971
    }
    , {
      "from":3897
      , "to":3971
    }
    , {
      "from":3899
      , "to":3971
    }
    , {
      "from":3974
      , "to":3975
    }
    , {
      "from":3975
      , "to":3974
    }
    , {
      "from":3975
      , "to":3820
    }
    , {
      "from":3975
      , "to":3822
    }
    , {
      "from":3975
      , "to":3824
    }
    , {
      "from":3975
      , "to":3831
    }
    , {
      "from":3975
      , "to":3832
    }
    , {
      "from":3975
      , "to":3833
    }
    , {
      "from":3975
      , "to":3834
    }
    , {
      "from":3975
      , "to":3835
    }
    , {
      "from":3975
      , "to":3851
    }
    , {
      "from":3852
      , "to":3975
    }
    , {
      "from":3868
      , "to":3975
    }
    , {
      "from":3870
      , "to":3975
    }
    , {
      "from":3872
      , "to":3975
    }
    , {
      "from":3874
      , "to":3975
    }
    , {
      "from":3876
      , "to":3975
    }
    , {
      "from":3878
      , "to":3975
    }
    , {
      "from":3880
      , "to":3975
    }
    , {
      "from":3882
      , "to":3975
    }
    , {
      "from":3884
      , "to":3975
    }
    , {
      "from":3886
      , "to":3975
    }
    , {
      "from":3888
      , "to":3975
    }
    , {
      "from":3890
      , "to":3975
    }
    , {
      "from":3892
      , "to":3975
    }
    , {
      "from":3894
      , "to":3975
    }
    , {
      "from":3896
      , "to":3975
    }
    , {
      "from":3898
      , "to":3975
    }
    , {
      "from":3976
      , "to":3977
    }
    , {
      "from":3977
      , "to":3976
    }
    , {
      "from":3977
      , "to":3821
    }
    , {
      "from":3977
      , "to":3823
    }
    , {
      "from":3977
      , "to":3825
    }
    , {
      "from":3977
      , "to":3826
    }
    , {
      "from":3977
      , "to":3827
    }
    , {
      "from":3977
      , "to":3828
    }
    , {
      "from":3977
      , "to":3829
    }
    , {
      "from":3977
      , "to":3830
    }
    , {
      "from":3977
      , "to":3847
    }
    , {
      "from":3864
      , "to":3977
    }
    , {
      "from":3869
      , "to":3977
    }
    , {
      "from":3871
      , "to":3977
    }
    , {
      "from":3873
      , "to":3977
    }
    , {
      "from":3875
      , "to":3977
    }
    , {
      "from":3877
      , "to":3977
    }
    , {
      "from":3879
      , "to":3977
    }
    , {
      "from":3881
      , "to":3977
    }
    , {
      "from":3883
      , "to":3977
    }
    , {
      "from":3885
      , "to":3977
    }
    , {
      "from":3887
      , "to":3977
    }
    , {
      "from":3889
      , "to":3977
    }
    , {
      "from":3891
      , "to":3977
    }
    , {
      "from":3893
      , "to":3977
    }
    , {
      "from":3895
      , "to":3977
    }
    , {
      "from":3897
      , "to":3977
    }
    , {
      "from":3899
      , "to":3977
    }
    , {
      "from":3980
      , "to":3981
    }
    , {
      "from":3981
      , "to":3980
    }
    , {
      "from":3981
      , "to":3820
    }
    , {
      "from":3981
      , "to":3822
    }
    , {
      "from":3981
      , "to":3824
    }
    , {
      "from":3981
      , "to":3831
    }
    , {
      "from":3981
      , "to":3832
    }
    , {
      "from":3981
      , "to":3833
    }
    , {
      "from":3981
      , "to":3834
    }
    , {
      "from":3981
      , "to":3835
    }
    , {
      "from":3981
      , "to":3851
    }
    , {
      "from":3852
      , "to":3981
    }
    , {
      "from":3868
      , "to":3981
    }
    , {
      "from":3870
      , "to":3981
    }
    , {
      "from":3872
      , "to":3981
    }
    , {
      "from":3874
      , "to":3981
    }
    , {
      "from":3876
      , "to":3981
    }
    , {
      "from":3878
      , "to":3981
    }
    , {
      "from":3880
      , "to":3981
    }
    , {
      "from":3882
      , "to":3981
    }
    , {
      "from":3884
      , "to":3981
    }
    , {
      "from":3886
      , "to":3981
    }
    , {
      "from":3888
      , "to":3981
    }
    , {
      "from":3890
      , "to":3981
    }
    , {
      "from":3892
      , "to":3981
    }
    , {
      "from":3894
      , "to":3981
    }
    , {
      "from":3896
      , "to":3981
    }
    , {
      "from":3898
      , "to":3981
    }
    , {
      "from":3982
      , "to":3983
    }
    , {
      "from":3983
      , "to":3982
    }
    , {
      "from":3983
      , "to":3821
    }
    , {
      "from":3983
      , "to":3823
    }
    , {
      "from":3983
      , "to":3825
    }
    , {
      "from":3983
      , "to":3826
    }
    , {
      "from":3983
      , "to":3827
    }
    , {
      "from":3983
      , "to":3828
    }
    , {
      "from":3983
      , "to":3829
    }
    , {
      "from":3983
      , "to":3830
    }
    , {
      "from":3983
      , "to":3848
    }
    , {
      "from":3865
      , "to":3983
    }
    , {
      "from":3869
      , "to":3983
    }
    , {
      "from":3871
      , "to":3983
    }
    , {
      "from":3873
      , "to":3983
    }
    , {
      "from":3875
      , "to":3983
    }
    , {
      "from":3877
      , "to":3983
    }
    , {
      "from":3879
      , "to":3983
    }
    , {
      "from":3881
      , "to":3983
    }
    , {
      "from":3883
      , "to":3983
    }
    , {
      "from":3885
      , "to":3983
    }
    , {
      "from":3887
      , "to":3983
    }
    , {
      "from":3889
      , "to":3983
    }
    , {
      "from":3891
      , "to":3983
    }
    , {
      "from":3893
      , "to":3983
    }
    , {
      "from":3895
      , "to":3983
    }
    , {
      "from":3897
      , "to":3983
    }
    , {
      "from":3899
      , "to":3983
    }
    , {
      "from":3986
      , "to":3987
    }
    , {
      "from":3987
      , "to":3986
    }
    , {
      "from":3987
      , "to":3820
    }
    , {
      "from":3987
      , "to":3822
    }
    , {
      "from":3987
      , "to":3824
    }
    , {
      "from":3987
      , "to":3831
    }
    , {
      "from":3987
      , "to":3832
    }
    , {
      "from":3987
      , "to":3833
    }
    , {
      "from":3987
      , "to":3834
    }
    , {
      "from":3987
      , "to":3835
    }
    , {
      "from":3987
      , "to":3851
    }
    , {
      "from":3852
      , "to":3987
    }
    , {
      "from":3868
      , "to":3987
    }
    , {
      "from":3870
      , "to":3987
    }
    , {
      "from":3872
      , "to":3987
    }
    , {
      "from":3874
      , "to":3987
    }
    , {
      "from":3876
      , "to":3987
    }
    , {
      "from":3878
      , "to":3987
    }
    , {
      "from":3880
      , "to":3987
    }
    , {
      "from":3882
      , "to":3987
    }
    , {
      "from":3884
      , "to":3987
    }
    , {
      "from":3886
      , "to":3987
    }
    , {
      "from":3888
      , "to":3987
    }
    , {
      "from":3890
      , "to":3987
    }
    , {
      "from":3892
      , "to":3987
    }
    , {
      "from":3894
      , "to":3987
    }
    , {
      "from":3896
      , "to":3987
    }
    , {
      "from":3898
      , "to":3987
    }
    , {
      "from":3988
      , "to":3989
    }
    , {
      "from":3989
      , "to":3988
    }
    , {
      "from":3989
      , "to":3821
    }
    , {
      "from":3989
      , "to":3823
    }
    , {
      "from":3989
      , "to":3825
    }
    , {
      "from":3989
      , "to":3826
    }
    , {
      "from":3989
      , "to":3827
    }
    , {
      "from":3989
      , "to":3828
    }
    , {
      "from":3989
      , "to":3829
    }
    , {
      "from":3989
      , "to":3830
    }
    , {
      "from":3989
      , "to":3849
    }
    , {
      "from":3866
      , "to":3989
    }
    , {
      "from":3869
      , "to":3989
    }
    , {
      "from":3871
      , "to":3989
    }
    , {
      "from":3873
      , "to":3989
    }
    , {
      "from":3875
      , "to":3989
    }
    , {
      "from":3877
      , "to":3989
    }
    , {
      "from":3879
      , "to":3989
    }
    , {
      "from":3881
      , "to":3989
    }
    , {
      "from":3883
      , "to":3989
    }
    , {
      "from":3885
      , "to":3989
    }
    , {
      "from":3887
      , "to":3989
    }
    , {
      "from":3889
      , "to":3989
    }
    , {
      "from":3891
      , "to":3989
    }
    , {
      "from":3893
      , "to":3989
    }
    , {
      "from":3895
      , "to":3989
    }
    , {
      "from":3897
      , "to":3989
    }
    , {
      "from":3899
      , "to":3989
    }
    , {
      "from":3992
      , "to":3993
    }
    , {
      "from":3993
      , "to":3992
    }
    , {
      "from":3993
      , "to":3820
    }
    , {
      "from":3993
      , "to":3822
    }
    , {
      "from":3993
      , "to":3824
    }
    , {
      "from":3993
      , "to":3831
    }
    , {
      "from":3993
      , "to":3832
    }
    , {
      "from":3993
      , "to":3833
    }
    , {
      "from":3993
      , "to":3834
    }
    , {
      "from":3993
      , "to":3835
    }
    , {
      "from":3993
      , "to":3851
    }
    , {
      "from":3852
      , "to":3993
    }
    , {
      "from":3868
      , "to":3993
    }
    , {
      "from":3870
      , "to":3993
    }
    , {
      "from":3872
      , "to":3993
    }
    , {
      "from":3874
      , "to":3993
    }
    , {
      "from":3876
      , "to":3993
    }
    , {
      "from":3878
      , "to":3993
    }
    , {
      "from":3880
      , "to":3993
    }
    , {
      "from":3882
      , "to":3993
    }
    , {
      "from":3884
      , "to":3993
    }
    , {
      "from":3886
      , "to":3993
    }
    , {
      "from":3888
      , "to":3993
    }
    , {
      "from":3890
      , "to":3993
    }
    , {
      "from":3892
      , "to":3993
    }
    , {
      "from":3894
      , "to":3993
    }
    , {
      "from":3896
      , "to":3993
    }
    , {
      "from":3898
      , "to":3993
    }
    , {
      "from":3994
      , "to":3995
    }
    , {
      "from":3995
      , "to":3994
    }
    , {
      "from":3995
      , "to":3821
    }
    , {
      "from":3995
      , "to":3823
    }
    , {
      "from":3995
      , "to":3825
    }
    , {
      "from":3995
      , "to":3826
    }
    , {
      "from":3995
      , "to":3827
    }
    , {
      "from":3995
      , "to":3828
    }
    , {
      "from":3995
      , "to":3829
    }
    , {
      "from":3995
      , "to":3830
    }
    , {
      "from":3995
      , "to":3850
    }
    , {
      "from":3867
      , "to":3995
    }
    , {
      "from":3869
      , "to":3995
    }
    , {
      "from":3871
      , "to":3995
    }
    , {
      "from":3873
      , "to":3995
    }
    , {
      "from":3875
      , "to":3995
    }
    , {
      "from":3877
      , "to":3995
    }
    , {
      "from":3879
      , "to":3995
    }
    , {
      "from":3881
      , "to":3995
    }
    , {
      "from":3883
      , "to":3995
    }
    , {
      "from":3885
      , "to":3995
    }
    , {
      "from":3887
      , "to":3995
    }
    , {
      "from":3889
      , "to":3995
    }
    , {
      "from":3891
      , "to":3995
    }
    , {
      "from":3893
      , "to":3995
    }
    , {
      "from":3895
      , "to":3995
    }
    , {
      "from":3897
      , "to":3995
    }
    , {
      "from":3899
      , "to":3995
    }
    , {
      "from":3998
      , "to":3999
    }
    , {
      "from":3999
      , "to":3998
    }
    , {
      "from":3999
      , "to":3820
    }
    , {
      "from":3999
      , "to":3822
    }
    , {
      "from":3999
      , "to":3824
    }
    , {
      "from":3999
      , "to":3831
    }
    , {
      "from":3999
      , "to":3832
    }
    , {
      "from":3999
      , "to":3833
    }
    , {
      "from":3999
      , "to":3834
    }
    , {
      "from":3999
      , "to":3835
    }
    , {
      "from":3852
      , "to":3999
    }
    , {
      "from":3868
      , "to":3999
    }
    , {
      "from":3870
      , "to":3999
    }
    , {
      "from":3872
      , "to":3999
    }
    , {
      "from":3874
      , "to":3999
    }
    , {
      "from":3876
      , "to":3999
    }
    , {
      "from":3878
      , "to":3999
    }
    , {
      "from":3880
      , "to":3999
    }
    , {
      "from":3882
      , "to":3999
    }
    , {
      "from":3884
      , "to":3999
    }
    , {
      "from":3886
      , "to":3999
    }
    , {
      "from":3888
      , "to":3999
    }
    , {
      "from":3890
      , "to":3999
    }
    , {
      "from":3892
      , "to":3999
    }
    , {
      "from":3894
      , "to":3999
    }
    , {
      "from":3896
      , "to":3999
    }
    , {
      "from":3898
      , "to":3999
    }
    , {
      "from":4000
      , "to":4001
    }
    , {
      "from":4001
      , "to":4000
    }
    , {
      "from":4001
      , "to":3821
    }
    , {
      "from":4001
      , "to":3823
    }
    , {
      "from":4001
      , "to":3825
    }
    , {
      "from":4001
      , "to":3826
    }
    , {
      "from":4001
      , "to":3827
    }
    , {
      "from":4001
      , "to":3828
    }
    , {
      "from":4001
      , "to":3829
    }
    , {
      "from":4001
      , "to":3830
    }
    , {
      "from":4001
      , "to":3851
    }
    , {
      "from":3869
      , "to":4001
    }
    , {
      "from":3871
      , "to":4001
    }
    , {
      "from":3873
      , "to":4001
    }
    , {
      "from":3875
      , "to":4001
    }
    , {
      "from":3877
      , "to":4001
    }
    , {
      "from":3879
      , "to":4001
    }
    , {
      "from":3881
      , "to":4001
    }
    , {
      "from":3883
      , "to":4001
    }
    , {
      "from":3885
      , "to":4001
    }
    , {
      "from":3887
      , "to":4001
    }
    , {
      "from":3889
      , "to":4001
    }
    , {
      "from":3891
      , "to":4001
    }
    , {
      "from":3893
      , "to":4001
    }
    , {
      "from":3895
      , "to":4001
    }
    , {
      "from":3897
      , "to":4001
    }
    , {
      "from":3899
      , "to":4001
    }
    , {
      "from":4004
      , "to":4005
    }
    , {
      "from":4005
      , "to":4004
    }
    , {
      "from":4005
      , "to":3820
    }
    , {
      "from":4005
      , "to":3822
    }
    , {
      "from":4005
      , "to":3824
    }
    , {
      "from":4005
      , "to":3831
    }
    , {
      "from":4005
      , "to":3832
    }
    , {
      "from":4005
      , "to":3833
    }
    , {
      "from":4005
      , "to":3834
    }
    , {
      "from":4005
      , "to":3835
    }
    , {
      "from":4005
      , "to":3851
    }
    , {
      "from":3852
      , "to":4005
    }
    , {
      "from":3868
      , "to":4005
    }
    , {
      "from":3870
      , "to":4005
    }
    , {
      "from":3872
      , "to":4005
    }
    , {
      "from":3874
      , "to":4005
    }
    , {
      "from":3876
      , "to":4005
    }
    , {
      "from":3878
      , "to":4005
    }
    , {
      "from":3880
      , "to":4005
    }
    , {
      "from":3882
      , "to":4005
    }
    , {
      "from":3884
      , "to":4005
    }
    , {
      "from":3886
      , "to":4005
    }
    , {
      "from":3888
      , "to":4005
    }
    , {
      "from":3890
      , "to":4005
    }
    , {
      "from":3892
      , "to":4005
    }
    , {
      "from":3894
      , "to":4005
    }
    , {
      "from":3896
      , "to":4005
    }
    , {
      "from":3898
      , "to":4005
    }
    , {
      "from":4006
      , "to":4007
    }
    , {
      "from":4007
      , "to":4006
    }
    , {
      "from":4007
      , "to":3821
    }
    , {
      "from":4007
      , "to":3823
    }
    , {
      "from":4007
      , "to":3825
    }
    , {
      "from":4007
      , "to":3826
    }
    , {
      "from":4007
      , "to":3827
    }
    , {
      "from":4007
      , "to":3828
    }
    , {
      "from":4007
      , "to":3829
    }
    , {
      "from":4007
      , "to":3830
    }
    , {
      "from":4007
      , "to":3836
    }
    , {
      "from":3853
      , "to":4007
    }
    , {
      "from":3869
      , "to":4007
    }
    , {
      "from":3871
      , "to":4007
    }
    , {
      "from":3873
      , "to":4007
    }
    , {
      "from":3875
      , "to":4007
    }
    , {
      "from":3877
      , "to":4007
    }
    , {
      "from":3879
      , "to":4007
    }
    , {
      "from":3881
      , "to":4007
    }
    , {
      "from":3883
      , "to":4007
    }
    , {
      "from":3885
      , "to":4007
    }
    , {
      "from":3887
      , "to":4007
    }
    , {
      "from":3889
      , "to":4007
    }
    , {
      "from":3891
      , "to":4007
    }
    , {
      "from":3893
      , "to":4007
    }
    , {
      "from":3895
      , "to":4007
    }
    , {
      "from":3897
      , "to":4007
    }
    , {
      "from":3899
      , "to":4007
    }
    , {
      "from":4010
      , "to":4011
    }
    , {
      "from":4011
      , "to":4010
    }
    , {
      "from":4011
      , "to":3820
    }
    , {
      "from":4011
      , "to":3822
    }
    , {
      "from":4011
      , "to":3824
    }
    , {
      "from":4011
      , "to":3831
    }
    , {
      "from":4011
      , "to":3832
    }
    , {
      "from":4011
      , "to":3833
    }
    , {
      "from":4011
      , "to":3834
    }
    , {
      "from":4011
      , "to":3835
    }
    , {
      "from":4011
      , "to":3851
    }
    , {
      "from":3852
      , "to":4011
    }
    , {
      "from":3868
      , "to":4011
    }
    , {
      "from":3870
      , "to":4011
    }
    , {
      "from":3872
      , "to":4011
    }
    , {
      "from":3874
      , "to":4011
    }
    , {
      "from":3876
      , "to":4011
    }
    , {
      "from":3878
      , "to":4011
    }
    , {
      "from":3880
      , "to":4011
    }
    , {
      "from":3882
      , "to":4011
    }
    , {
      "from":3884
      , "to":4011
    }
    , {
      "from":3886
      , "to":4011
    }
    , {
      "from":3888
      , "to":4011
    }
    , {
      "from":3890
      , "to":4011
    }
    , {
      "from":3892
      , "to":4011
    }
    , {
      "from":3894
      , "to":4011
    }
    , {
      "from":3896
      , "to":4011
    }
    , {
      "from":3898
      , "to":4011
    }
    , {
      "from":4012
      , "to":4013
    }
    , {
      "from":4013
      , "to":4012
    }
    , {
      "from":4013
      , "to":3821
    }
    , {
      "from":4013
      , "to":3823
    }
    , {
      "from":4013
      , "to":3825
    }
    , {
      "from":4013
      , "to":3826
    }
    , {
      "from":4013
      , "to":3827
    }
    , {
      "from":4013
      , "to":3828
    }
    , {
      "from":4013
      , "to":3829
    }
    , {
      "from":4013
      , "to":3830
    }
    , {
      "from":4013
      , "to":3837
    }
    , {
      "from":3854
      , "to":4013
    }
    , {
      "from":3869
      , "to":4013
    }
    , {
      "from":3871
      , "to":4013
    }
    , {
      "from":3873
      , "to":4013
    }
    , {
      "from":3875
      , "to":4013
    }
    , {
      "from":3877
      , "to":4013
    }
    , {
      "from":3879
      , "to":4013
    }
    , {
      "from":3881
      , "to":4013
    }
    , {
      "from":3883
      , "to":4013
    }
    , {
      "from":3885
      , "to":4013
    }
    , {
      "from":3887
      , "to":4013
    }
    , {
      "from":3889
      , "to":4013
    }
    , {
      "from":3891
      , "to":4013
    }
    , {
      "from":3893
      , "to":4013
    }
    , {
      "from":3895
      , "to":4013
    }
    , {
      "from":3897
      , "to":4013
    }
    , {
      "from":3899
      , "to":4013
    }
    , {
      "from":4016
      , "to":4017
    }
    , {
      "from":4017
      , "to":4016
    }
    , {
      "from":4017
      , "to":3820
    }
    , {
      "from":4017
      , "to":3822
    }
    , {
      "from":4017
      , "to":3824
    }
    , {
      "from":4017
      , "to":3831
    }
    , {
      "from":4017
      , "to":3832
    }
    , {
      "from":4017
      , "to":3833
    }
    , {
      "from":4017
      , "to":3834
    }
    , {
      "from":4017
      , "to":3835
    }
    , {
      "from":4017
      , "to":3851
    }
    , {
      "from":3852
      , "to":4017
    }
    , {
      "from":3868
      , "to":4017
    }
    , {
      "from":3870
      , "to":4017
    }
    , {
      "from":3872
      , "to":4017
    }
    , {
      "from":3874
      , "to":4017
    }
    , {
      "from":3876
      , "to":4017
    }
    , {
      "from":3878
      , "to":4017
    }
    , {
      "from":3880
      , "to":4017
    }
    , {
      "from":3882
      , "to":4017
    }
    , {
      "from":3884
      , "to":4017
    }
    , {
      "from":3886
      , "to":4017
    }
    , {
      "from":3888
      , "to":4017
    }
    , {
      "from":3890
      , "to":4017
    }
    , {
      "from":3892
      , "to":4017
    }
    , {
      "from":3894
      , "to":4017
    }
    , {
      "from":3896
      , "to":4017
    }
    , {
      "from":3898
      , "to":4017
    }
    , {
      "from":4018
      , "to":4019
    }
    , {
      "from":4019
      , "to":4018
    }
    , {
      "from":4019
      , "to":3821
    }
    , {
      "from":4019
      , "to":3823
    }
    , {
      "from":4019
      , "to":3825
    }
    , {
      "from":4019
      , "to":3826
    }
    , {
      "from":4019
      , "to":3827
    }
    , {
      "from":4019
      , "to":3828
    }
    , {
      "from":4019
      , "to":3829
    }
    , {
      "from":4019
      , "to":3830
    }
    , {
      "from":4019
      , "to":3838
    }
    , {
      "from":3855
      , "to":4019
    }
    , {
      "from":3869
      , "to":4019
    }
    , {
      "from":3871
      , "to":4019
    }
    , {
      "from":3873
      , "to":4019
    }
    , {
      "from":3875
      , "to":4019
    }
    , {
      "from":3877
      , "to":4019
    }
    , {
      "from":3879
      , "to":4019
    }
    , {
      "from":3881
      , "to":4019
    }
    , {
      "from":3883
      , "to":4019
    }
    , {
      "from":3885
      , "to":4019
    }
    , {
      "from":3887
      , "to":4019
    }
    , {
      "from":3889
      , "to":4019
    }
    , {
      "from":3891
      , "to":4019
    }
    , {
      "from":3893
      , "to":4019
    }
    , {
      "from":3895
      , "to":4019
    }
    , {
      "from":3897
      , "to":4019
    }
    , {
      "from":3899
      , "to":4019
    }
    , {
      "from":4022
      , "to":4023
    }
    , {
      "from":4023
      , "to":4022
    }
    , {
      "from":4023
      , "to":3820
    }
    , {
      "from":4023
      , "to":3822
    }
    , {
      "from":4023
      , "to":3824
    }
    , {
      "from":4023
      , "to":3831
    }
    , {
      "from":4023
      , "to":3832
    }
    , {
      "from":4023
      , "to":3833
    }
    , {
      "from":4023
      , "to":3834
    }
    , {
      "from":4023
      , "to":3835
    }
    , {
      "from":4023
      , "to":3851
    }
    , {
      "from":3852
      , "to":4023
    }
    , {
      "from":3868
      , "to":4023
    }
    , {
      "from":3870
      , "to":4023
    }
    , {
      "from":3872
      , "to":4023
    }
    , {
      "from":3874
      , "to":4023
    }
    , {
      "from":3876
      , "to":4023
    }
    , {
      "from":3878
      , "to":4023
    }
    , {
      "from":3880
      , "to":4023
    }
    , {
      "from":3882
      , "to":4023
    }
    , {
      "from":3884
      , "to":4023
    }
    , {
      "from":3886
      , "to":4023
    }
    , {
      "from":3888
      , "to":4023
    }
    , {
      "from":3890
      , "to":4023
    }
    , {
      "from":3892
      , "to":4023
    }
    , {
      "from":3894
      , "to":4023
    }
    , {
      "from":3896
      , "to":4023
    }
    , {
      "from":3898
      , "to":4023
    }
    , {
      "from":4024
      , "to":4025
    }
    , {
      "from":4025
      , "to":4024
    }
    , {
      "from":4025
      , "to":3821
    }
    , {
      "from":4025
      , "to":3823
    }
    , {
      "from":4025
      , "to":3825
    }
    , {
      "from":4025
      , "to":3826
    }
    , {
      "from":4025
      , "to":3827
    }
    , {
      "from":4025
      , "to":3828
    }
    , {
      "from":4025
      , "to":3829
    }
    , {
      "from":4025
      , "to":3830
    }
    , {
      "from":4025
      , "to":3839
    }
    , {
      "from":3856
      , "to":4025
    }
    , {
      "from":3869
      , "to":4025
    }
    , {
      "from":3871
      , "to":4025
    }
    , {
      "from":3873
      , "to":4025
    }
    , {
      "from":3875
      , "to":4025
    }
    , {
      "from":3877
      , "to":4025
    }
    , {
      "from":3879
      , "to":4025
    }
    , {
      "from":3881
      , "to":4025
    }
    , {
      "from":3883
      , "to":4025
    }
    , {
      "from":3885
      , "to":4025
    }
    , {
      "from":3887
      , "to":4025
    }
    , {
      "from":3889
      , "to":4025
    }
    , {
      "from":3891
      , "to":4025
    }
    , {
      "from":3893
      , "to":4025
    }
    , {
      "from":3895
      , "to":4025
    }
    , {
      "from":3897
      , "to":4025
    }
    , {
      "from":3899
      , "to":4025
    }
    , {
      "from":4028
      , "to":4029
    }
    , {
      "from":4029
      , "to":4028
    }
    , {
      "from":4029
      , "to":3820
    }
    , {
      "from":4029
      , "to":3822
    }
    , {
      "from":4029
      , "to":3824
    }
    , {
      "from":4029
      , "to":3831
    }
    , {
      "from":4029
      , "to":3832
    }
    , {
      "from":4029
      , "to":3833
    }
    , {
      "from":4029
      , "to":3834
    }
    , {
      "from":4029
      , "to":3835
    }
    , {
      "from":4029
      , "to":3851
    }
    , {
      "from":3852
      , "to":4029
    }
    , {
      "from":3868
      , "to":4029
    }
    , {
      "from":3870
      , "to":4029
    }
    , {
      "from":3872
      , "to":4029
    }
    , {
      "from":3874
      , "to":4029
    }
    , {
      "from":3876
      , "to":4029
    }
    , {
      "from":3878
      , "to":4029
    }
    , {
      "from":3880
      , "to":4029
    }
    , {
      "from":3882
      , "to":4029
    }
    , {
      "from":3884
      , "to":4029
    }
    , {
      "from":3886
      , "to":4029
    }
    , {
      "from":3888
      , "to":4029
    }
    , {
      "from":3890
      , "to":4029
    }
    , {
      "from":3892
      , "to":4029
    }
    , {
      "from":3894
      , "to":4029
    }
    , {
      "from":3896
      , "to":4029
    }
    , {
      "from":3898
      , "to":4029
    }
    , {
      "from":4030
      , "to":4031
    }
    , {
      "from":4031
      , "to":4030
    }
    , {
      "from":4031
      , "to":3821
    }
    , {
      "from":4031
      , "to":3823
    }
    , {
      "from":4031
      , "to":3825
    }
    , {
      "from":4031
      , "to":3826
    }
    , {
      "from":4031
      , "to":3827
    }
    , {
      "from":4031
      , "to":3828
    }
    , {
      "from":4031
      , "to":3829
    }
    , {
      "from":4031
      , "to":3830
    }
    , {
      "from":4031
      , "to":3840
    }
    , {
      "from":3857
      , "to":4031
    }
    , {
      "from":3869
      , "to":4031
    }
    , {
      "from":3871
      , "to":4031
    }
    , {
      "from":3873
      , "to":4031
    }
    , {
      "from":3875
      , "to":4031
    }
    , {
      "from":3877
      , "to":4031
    }
    , {
      "from":3879
      , "to":4031
    }
    , {
      "from":3881
      , "to":4031
    }
    , {
      "from":3883
      , "to":4031
    }
    , {
      "from":3885
      , "to":4031
    }
    , {
      "from":3887
      , "to":4031
    }
    , {
      "from":3889
      , "to":4031
    }
    , {
      "from":3891
      , "to":4031
    }
    , {
      "from":3893
      , "to":4031
    }
    , {
      "from":3895
      , "to":4031
    }
    , {
      "from":3897
      , "to":4031
    }
    , {
      "from":3899
      , "to":4031
    }
    , {
      "from":4034
      , "to":4035
    }
    , {
      "from":4035
      , "to":4034
    }
    , {
      "from":4035
      , "to":3820
    }
    , {
      "from":4035
      , "to":3822
    }
    , {
      "from":4035
      , "to":3824
    }
    , {
      "from":4035
      , "to":3831
    }
    , {
      "from":4035
      , "to":3832
    }
    , {
      "from":4035
      , "to":3833
    }
    , {
      "from":4035
      , "to":3834
    }
    , {
      "from":4035
      , "to":3835
    }
    , {
      "from":4035
      , "to":3851
    }
    , {
      "from":3852
      , "to":4035
    }
    , {
      "from":3868
      , "to":4035
    }
    , {
      "from":3870
      , "to":4035
    }
    , {
      "from":3872
      , "to":4035
    }
    , {
      "from":3874
      , "to":4035
    }
    , {
      "from":3876
      , "to":4035
    }
    , {
      "from":3878
      , "to":4035
    }
    , {
      "from":3880
      , "to":4035
    }
    , {
      "from":3882
      , "to":4035
    }
    , {
      "from":3884
      , "to":4035
    }
    , {
      "from":3886
      , "to":4035
    }
    , {
      "from":3888
      , "to":4035
    }
    , {
      "from":3890
      , "to":4035
    }
    , {
      "from":3892
      , "to":4035
    }
    , {
      "from":3894
      , "to":4035
    }
    , {
      "from":3896
      , "to":4035
    }
    , {
      "from":3898
      , "to":4035
    }
    , {
      "from":4036
      , "to":4037
    }
    , {
      "from":4037
      , "to":4036
    }
    , {
      "from":4037
      , "to":3821
    }
    , {
      "from":4037
      , "to":3823
    }
    , {
      "from":4037
      , "to":3825
    }
    , {
      "from":4037
      , "to":3826
    }
    , {
      "from":4037
      , "to":3827
    }
    , {
      "from":4037
      , "to":3828
    }
    , {
      "from":4037
      , "to":3829
    }
    , {
      "from":4037
      , "to":3830
    }
    , {
      "from":4037
      , "to":3841
    }
    , {
      "from":3858
      , "to":4037
    }
    , {
      "from":3869
      , "to":4037
    }
    , {
      "from":3871
      , "to":4037
    }
    , {
      "from":3873
      , "to":4037
    }
    , {
      "from":3875
      , "to":4037
    }
    , {
      "from":3877
      , "to":4037
    }
    , {
      "from":3879
      , "to":4037
    }
    , {
      "from":3881
      , "to":4037
    }
    , {
      "from":3883
      , "to":4037
    }
    , {
      "from":3885
      , "to":4037
    }
    , {
      "from":3887
      , "to":4037
    }
    , {
      "from":3889
      , "to":4037
    }
    , {
      "from":3891
      , "to":4037
    }
    , {
      "from":3893
      , "to":4037
    }
    , {
      "from":3895
      , "to":4037
    }
    , {
      "from":3897
      , "to":4037
    }
    , {
      "from":3899
      , "to":4037
    }
    , {
      "from":4040
      , "to":4041
    }
    , {
      "from":4041
      , "to":4040
    }
    , {
      "from":4041
      , "to":3820
    }
    , {
      "from":4041
      , "to":3822
    }
    , {
      "from":4041
      , "to":3824
    }
    , {
      "from":4041
      , "to":3831
    }
    , {
      "from":4041
      , "to":3832
    }
    , {
      "from":4041
      , "to":3833
    }
    , {
      "from":4041
      , "to":3834
    }
    , {
      "from":4041
      , "to":3835
    }
    , {
      "from":4041
      , "to":3851
    }
    , {
      "from":3852
      , "to":4041
    }
    , {
      "from":3868
      , "to":4041
    }
    , {
      "from":3870
      , "to":4041
    }
    , {
      "from":3872
      , "to":4041
    }
    , {
      "from":3874
      , "to":4041
    }
    , {
      "from":3876
      , "to":4041
    }
    , {
      "from":3878
      , "to":4041
    }
    , {
      "from":3880
      , "to":4041
    }
    , {
      "from":3882
      , "to":4041
    }
    , {
      "from":3884
      , "to":4041
    }
    , {
      "from":3886
      , "to":4041
    }
    , {
      "from":3888
      , "to":4041
    }
    , {
      "from":3890
      , "to":4041
    }
    , {
      "from":3892
      , "to":4041
    }
    , {
      "from":3894
      , "to":4041
    }
    , {
      "from":3896
      , "to":4041
    }
    , {
      "from":3898
      , "to":4041
    }
    , {
      "from":4042
      , "to":4043
    }
    , {
      "from":4043
      , "to":4042
    }
    , {
      "from":4043
      , "to":3821
    }
    , {
      "from":4043
      , "to":3823
    }
    , {
      "from":4043
      , "to":3825
    }
    , {
      "from":4043
      , "to":3826
    }
    , {
      "from":4043
      , "to":3827
    }
    , {
      "from":4043
      , "to":3828
    }
    , {
      "from":4043
      , "to":3829
    }
    , {
      "from":4043
      , "to":3830
    }
    , {
      "from":4043
      , "to":3842
    }
    , {
      "from":3859
      , "to":4043
    }
    , {
      "from":3869
      , "to":4043
    }
    , {
      "from":3871
      , "to":4043
    }
    , {
      "from":3873
      , "to":4043
    }
    , {
      "from":3875
      , "to":4043
    }
    , {
      "from":3877
      , "to":4043
    }
    , {
      "from":3879
      , "to":4043
    }
    , {
      "from":3881
      , "to":4043
    }
    , {
      "from":3883
      , "to":4043
    }
    , {
      "from":3885
      , "to":4043
    }
    , {
      "from":3887
      , "to":4043
    }
    , {
      "from":3889
      , "to":4043
    }
    , {
      "from":3891
      , "to":4043
    }
    , {
      "from":3893
      , "to":4043
    }
    , {
      "from":3895
      , "to":4043
    }
    , {
      "from":3897
      , "to":4043
    }
    , {
      "from":3899
      , "to":4043
    }
    , {
      "from":4046
      , "to":4047
    }
    , {
      "from":4047
      , "to":4046
    }
    , {
      "from":4047
      , "to":3820
    }
    , {
      "from":4047
      , "to":3822
    }
    , {
      "from":4047
      , "to":3824
    }
    , {
      "from":4047
      , "to":3831
    }
    , {
      "from":4047
      , "to":3832
    }
    , {
      "from":4047
      , "to":3833
    }
    , {
      "from":4047
      , "to":3834
    }
    , {
      "from":4047
      , "to":3835
    }
    , {
      "from":4047
      , "to":3851
    }
    , {
      "from":3852
      , "to":4047
    }
    , {
      "from":3868
      , "to":4047
    }
    , {
      "from":3870
      , "to":4047
    }
    , {
      "from":3872
      , "to":4047
    }
    , {
      "from":3874
      , "to":4047
    }
    , {
      "from":3876
      , "to":4047
    }
    , {
      "from":3878
      , "to":4047
    }
    , {
      "from":3880
      , "to":4047
    }
    , {
      "from":3882
      , "to":4047
    }
    , {
      "from":3884
      , "to":4047
    }
    , {
      "from":3886
      , "to":4047
    }
    , {
      "from":3888
      , "to":4047
    }
    , {
      "from":3890
      , "to":4047
    }
    , {
      "from":3892
      , "to":4047
    }
    , {
      "from":3894
      , "to":4047
    }
    , {
      "from":3896
      , "to":4047
    }
    , {
      "from":3898
      , "to":4047
    }
    , {
      "from":4048
      , "to":4049
    }
    , {
      "from":4049
      , "to":4048
    }
    , {
      "from":4049
      , "to":3821
    }
    , {
      "from":4049
      , "to":3823
    }
    , {
      "from":4049
      , "to":3825
    }
    , {
      "from":4049
      , "to":3826
    }
    , {
      "from":4049
      , "to":3827
    }
    , {
      "from":4049
      , "to":3828
    }
    , {
      "from":4049
      , "to":3829
    }
    , {
      "from":4049
      , "to":3830
    }
    , {
      "from":4049
      , "to":3843
    }
    , {
      "from":3860
      , "to":4049
    }
    , {
      "from":3869
      , "to":4049
    }
    , {
      "from":3871
      , "to":4049
    }
    , {
      "from":3873
      , "to":4049
    }
    , {
      "from":3875
      , "to":4049
    }
    , {
      "from":3877
      , "to":4049
    }
    , {
      "from":3879
      , "to":4049
    }
    , {
      "from":3881
      , "to":4049
    }
    , {
      "from":3883
      , "to":4049
    }
    , {
      "from":3885
      , "to":4049
    }
    , {
      "from":3887
      , "to":4049
    }
    , {
      "from":3889
      , "to":4049
    }
    , {
      "from":3891
      , "to":4049
    }
    , {
      "from":3893
      , "to":4049
    }
    , {
      "from":3895
      , "to":4049
    }
    , {
      "from":3897
      , "to":4049
    }
    , {
      "from":3899
      , "to":4049
    }
    , {
      "from":4052
      , "to":4053
    }
    , {
      "from":4053
      , "to":4052
    }
    , {
      "from":4053
      , "to":3820
    }
    , {
      "from":4053
      , "to":3822
    }
    , {
      "from":4053
      , "to":3824
    }
    , {
      "from":4053
      , "to":3831
    }
    , {
      "from":4053
      , "to":3832
    }
    , {
      "from":4053
      , "to":3833
    }
    , {
      "from":4053
      , "to":3834
    }
    , {
      "from":4053
      , "to":3835
    }
    , {
      "from":4053
      , "to":3851
    }
    , {
      "from":3852
      , "to":4053
    }
    , {
      "from":3868
      , "to":4053
    }
    , {
      "from":3870
      , "to":4053
    }
    , {
      "from":3872
      , "to":4053
    }
    , {
      "from":3874
      , "to":4053
    }
    , {
      "from":3876
      , "to":4053
    }
    , {
      "from":3878
      , "to":4053
    }
    , {
      "from":3880
      , "to":4053
    }
    , {
      "from":3882
      , "to":4053
    }
    , {
      "from":3884
      , "to":4053
    }
    , {
      "from":3886
      , "to":4053
    }
    , {
      "from":3888
      , "to":4053
    }
    , {
      "from":3890
      , "to":4053
    }
    , {
      "from":3892
      , "to":4053
    }
    , {
      "from":3894
      , "to":4053
    }
    , {
      "from":3896
      , "to":4053
    }
    , {
      "from":3898
      , "to":4053
    }
    , {
      "from":4054
      , "to":4055
    }
    , {
      "from":4055
      , "to":4054
    }
    , {
      "from":4055
      , "to":3821
    }
    , {
      "from":4055
      , "to":3823
    }
    , {
      "from":4055
      , "to":3825
    }
    , {
      "from":4055
      , "to":3826
    }
    , {
      "from":4055
      , "to":3827
    }
    , {
      "from":4055
      , "to":3828
    }
    , {
      "from":4055
      , "to":3829
    }
    , {
      "from":4055
      , "to":3830
    }
    , {
      "from":4055
      , "to":3844
    }
    , {
      "from":3861
      , "to":4055
    }
    , {
      "from":3869
      , "to":4055
    }
    , {
      "from":3871
      , "to":4055
    }
    , {
      "from":3873
      , "to":4055
    }
    , {
      "from":3875
      , "to":4055
    }
    , {
      "from":3877
      , "to":4055
    }
    , {
      "from":3879
      , "to":4055
    }
    , {
      "from":3881
      , "to":4055
    }
    , {
      "from":3883
      , "to":4055
    }
    , {
      "from":3885
      , "to":4055
    }
    , {
      "from":3887
      , "to":4055
    }
    , {
      "from":3889
      , "to":4055
    }
    , {
      "from":3891
      , "to":4055
    }
    , {
      "from":3893
      , "to":4055
    }
    , {
      "from":3895
      , "to":4055
    }
    , {
      "from":3897
      , "to":4055
    }
    , {
      "from":3899
      , "to":4055
    }
    , {
      "from":4058
      , "to":4059
    }
    , {
      "from":4059
      , "to":4058
    }
    , {
      "from":4059
      , "to":3820
    }
    , {
      "from":4059
      , "to":3822
    }
    , {
      "from":4059
      , "to":3824
    }
    , {
      "from":4059
      , "to":3831
    }
    , {
      "from":4059
      , "to":3832
    }
    , {
      "from":4059
      , "to":3833
    }
    , {
      "from":4059
      , "to":3834
    }
    , {
      "from":4059
      , "to":3835
    }
    , {
      "from":4059
      , "to":3851
    }
    , {
      "from":3852
      , "to":4059
    }
    , {
      "from":3868
      , "to":4059
    }
    , {
      "from":3870
      , "to":4059
    }
    , {
      "from":3872
      , "to":4059
    }
    , {
      "from":3874
      , "to":4059
    }
    , {
      "from":3876
      , "to":4059
    }
    , {
      "from":3878
      , "to":4059
    }
    , {
      "from":3880
      , "to":4059
    }
    , {
      "from":3882
      , "to":4059
    }
    , {
      "from":3884
      , "to":4059
    }
    , {
      "from":3886
      , "to":4059
    }
    , {
      "from":3888
      , "to":4059
    }
    , {
      "from":3890
      , "to":4059
    }
    , {
      "from":3892
      , "to":4059
    }
    , {
      "from":3894
      , "to":4059
    }
    , {
      "from":3896
      , "to":4059
    }
    , {
      "from":3898
      , "to":4059
    }
    , {
      "from":4060
      , "to":4061
    }
    , {
      "from":4061
      , "to":4060
    }
    , {
      "from":4061
      , "to":3821
    }
    , {
      "from":4061
      , "to":3823
    }
    , {
      "from":4061
      , "to":3825
    }
    , {
      "from":4061
      , "to":3826
    }
    , {
      "from":4061
      , "to":3827
    }
    , {
      "from":4061
      , "to":3828
    }
    , {
      "from":4061
      , "to":3829
    }
    , {
      "from":4061
      , "to":3830
    }
    , {
      "from":4061
      , "to":3845
    }
    , {
      "from":3862
      , "to":4061
    }
    , {
      "from":3869
      , "to":4061
    }
    , {
      "from":3871
      , "to":4061
    }
    , {
      "from":3873
      , "to":4061
    }
    , {
      "from":3875
      , "to":4061
    }
    , {
      "from":3877
      , "to":4061
    }
    , {
      "from":3879
      , "to":4061
    }
    , {
      "from":3881
      , "to":4061
    }
    , {
      "from":3883
      , "to":4061
    }
    , {
      "from":3885
      , "to":4061
    }
    , {
      "from":3887
      , "to":4061
    }
    , {
      "from":3889
      , "to":4061
    }
    , {
      "from":3891
      , "to":4061
    }
    , {
      "from":3893
      , "to":4061
    }
    , {
      "from":3895
      , "to":4061
    }
    , {
      "from":3897
      , "to":4061
    }
    , {
      "from":3899
      , "to":4061
    }
    , {
      "from":4064
      , "to":4065
    }
    , {
      "from":4065
      , "to":4064
    }
    , {
      "from":4065
      , "to":3820
    }
    , {
      "from":4065
      , "to":3822
    }
    , {
      "from":4065
      , "to":3824
    }
    , {
      "from":4065
      , "to":3831
    }
    , {
      "from":4065
      , "to":3832
    }
    , {
      "from":4065
      , "to":3833
    }
    , {
      "from":4065
      , "to":3834
    }
    , {
      "from":4065
      , "to":3835
    }
    , {
      "from":4065
      , "to":3851
    }
    , {
      "from":3852
      , "to":4065
    }
    , {
      "from":3868
      , "to":4065
    }
    , {
      "from":3870
      , "to":4065
    }
    , {
      "from":3872
      , "to":4065
    }
    , {
      "from":3874
      , "to":4065
    }
    , {
      "from":3876
      , "to":4065
    }
    , {
      "from":3878
      , "to":4065
    }
    , {
      "from":3880
      , "to":4065
    }
    , {
      "from":3882
      , "to":4065
    }
    , {
      "from":3884
      , "to":4065
    }
    , {
      "from":3886
      , "to":4065
    }
    , {
      "from":3888
      , "to":4065
    }
    , {
      "from":3890
      , "to":4065
    }
    , {
      "from":3892
      , "to":4065
    }
    , {
      "from":3894
      , "to":4065
    }
    , {
      "from":3896
      , "to":4065
    }
    , {
      "from":3898
      , "to":4065
    }
    , {
      "from":4066
      , "to":4067
    }
    , {
      "from":4067
      , "to":4066
    }
    , {
      "from":4067
      , "to":3821
    }
    , {
      "from":4067
      , "to":3823
    }
    , {
      "from":4067
      , "to":3825
    }
    , {
      "from":4067
      , "to":3826
    }
    , {
      "from":4067
      , "to":3827
    }
    , {
      "from":4067
      , "to":3828
    }
    , {
      "from":4067
      , "to":3829
    }
    , {
      "from":4067
      , "to":3830
    }
    , {
      "from":4067
      , "to":3846
    }
    , {
      "from":3863
      , "to":4067
    }
    , {
      "from":3869
      , "to":4067
    }
    , {
      "from":3871
      , "to":4067
    }
    , {
      "from":3873
      , "to":4067
    }
    , {
      "from":3875
      , "to":4067
    }
    , {
      "from":3877
      , "to":4067
    }
    , {
      "from":3879
      , "to":4067
    }
    , {
      "from":3881
      , "to":4067
    }
    , {
      "from":3883
      , "to":4067
    }
    , {
      "from":3885
      , "to":4067
    }
    , {
      "from":3887
      , "to":4067
    }
    , {
      "from":3889
      , "to":4067
    }
    , {
      "from":3891
      , "to":4067
    }
    , {
      "from":3893
      , "to":4067
    }
    , {
      "from":3895
      , "to":4067
    }
    , {
      "from":3897
      , "to":4067
    }
    , {
      "from":3899
      , "to":4067
    }
    , {
      "from":4070
      , "to":4071
    }
    , {
      "from":4071
      , "to":4070
    }
    , {
      "from":4071
      , "to":3820
    }
    , {
      "from":4071
      , "to":3822
    }
    , {
      "from":4071
      , "to":3824
    }
    , {
      "from":4071
      , "to":3831
    }
    , {
      "from":4071
      , "to":3832
    }
    , {
      "from":4071
      , "to":3833
    }
    , {
      "from":4071
      , "to":3834
    }
    , {
      "from":4071
      , "to":3835
    }
    , {
      "from":4071
      , "to":3851
    }
    , {
      "from":3852
      , "to":4071
    }
    , {
      "from":3868
      , "to":4071
    }
    , {
      "from":3870
      , "to":4071
    }
    , {
      "from":3872
      , "to":4071
    }
    , {
      "from":3874
      , "to":4071
    }
    , {
      "from":3876
      , "to":4071
    }
    , {
      "from":3878
      , "to":4071
    }
    , {
      "from":3880
      , "to":4071
    }
    , {
      "from":3882
      , "to":4071
    }
    , {
      "from":3884
      , "to":4071
    }
    , {
      "from":3886
      , "to":4071
    }
    , {
      "from":3888
      , "to":4071
    }
    , {
      "from":3890
      , "to":4071
    }
    , {
      "from":3892
      , "to":4071
    }
    , {
      "from":3894
      , "to":4071
    }
    , {
      "from":3896
      , "to":4071
    }
    , {
      "from":3898
      , "to":4071
    }
    , {
      "from":4072
      , "to":4073
    }
    , {
      "from":4073
      , "to":4072
    }
    , {
      "from":4073
      , "to":3821
    }
    , {
      "from":4073
      , "to":3823
    }
    , {
      "from":4073
      , "to":3825
    }
    , {
      "from":4073
      , "to":3826
    }
    , {
      "from":4073
      , "to":3827
    }
    , {
      "from":4073
      , "to":3828
    }
    , {
      "from":4073
      , "to":3829
    }
    , {
      "from":4073
      , "to":3830
    }
    , {
      "from":4073
      , "to":3847
    }
    , {
      "from":3864
      , "to":4073
    }
    , {
      "from":3869
      , "to":4073
    }
    , {
      "from":3871
      , "to":4073
    }
    , {
      "from":3873
      , "to":4073
    }
    , {
      "from":3875
      , "to":4073
    }
    , {
      "from":3877
      , "to":4073
    }
    , {
      "from":3879
      , "to":4073
    }
    , {
      "from":3881
      , "to":4073
    }
    , {
      "from":3883
      , "to":4073
    }
    , {
      "from":3885
      , "to":4073
    }
    , {
      "from":3887
      , "to":4073
    }
    , {
      "from":3889
      , "to":4073
    }
    , {
      "from":3891
      , "to":4073
    }
    , {
      "from":3893
      , "to":4073
    }
    , {
      "from":3895
      , "to":4073
    }
    , {
      "from":3897
      , "to":4073
    }
    , {
      "from":3899
      , "to":4073
    }
    , {
      "from":4076
      , "to":4077
    }
    , {
      "from":4077
      , "to":4076
    }
    , {
      "from":4077
      , "to":3820
    }
    , {
      "from":4077
      , "to":3822
    }
    , {
      "from":4077
      , "to":3824
    }
    , {
      "from":4077
      , "to":3831
    }
    , {
      "from":4077
      , "to":3832
    }
    , {
      "from":4077
      , "to":3833
    }
    , {
      "from":4077
      , "to":3834
    }
    , {
      "from":4077
      , "to":3835
    }
    , {
      "from":4077
      , "to":3851
    }
    , {
      "from":3852
      , "to":4077
    }
    , {
      "from":3868
      , "to":4077
    }
    , {
      "from":3870
      , "to":4077
    }
    , {
      "from":3872
      , "to":4077
    }
    , {
      "from":3874
      , "to":4077
    }
    , {
      "from":3876
      , "to":4077
    }
    , {
      "from":3878
      , "to":4077
    }
    , {
      "from":3880
      , "to":4077
    }
    , {
      "from":3882
      , "to":4077
    }
    , {
      "from":3884
      , "to":4077
    }
    , {
      "from":3886
      , "to":4077
    }
    , {
      "from":3888
      , "to":4077
    }
    , {
      "from":3890
      , "to":4077
    }
    , {
      "from":3892
      , "to":4077
    }
    , {
      "from":3894
      , "to":4077
    }
    , {
      "from":3896
      , "to":4077
    }
    , {
      "from":3898
      , "to":4077
    }
    , {
      "from":4078
      , "to":4079
    }
    , {
      "from":4079
      , "to":4078
    }
    , {
      "from":4079
      , "to":3821
    }
    , {
      "from":4079
      , "to":3823
    }
    , {
      "from":4079
      , "to":3825
    }
    , {
      "from":4079
      , "to":3826
    }
    , {
      "from":4079
      , "to":3827
    }
    , {
      "from":4079
      , "to":3828
    }
    , {
      "from":4079
      , "to":3829
    }
    , {
      "from":4079
      , "to":3830
    }
    , {
      "from":4079
      , "to":3848
    }
    , {
      "from":3865
      , "to":4079
    }
    , {
      "from":3869
      , "to":4079
    }
    , {
      "from":3871
      , "to":4079
    }
    , {
      "from":3873
      , "to":4079
    }
    , {
      "from":3875
      , "to":4079
    }
    , {
      "from":3877
      , "to":4079
    }
    , {
      "from":3879
      , "to":4079
    }
    , {
      "from":3881
      , "to":4079
    }
    , {
      "from":3883
      , "to":4079
    }
    , {
      "from":3885
      , "to":4079
    }
    , {
      "from":3887
      , "to":4079
    }
    , {
      "from":3889
      , "to":4079
    }
    , {
      "from":3891
      , "to":4079
    }
    , {
      "from":3893
      , "to":4079
    }
    , {
      "from":3895
      , "to":4079
    }
    , {
      "from":3897
      , "to":4079
    }
    , {
      "from":3899
      , "to":4079
    }
    , {
      "from":4082
      , "to":4083
    }
    , {
      "from":4083
      , "to":4082
    }
    , {
      "from":4083
      , "to":3820
    }
    , {
      "from":4083
      , "to":3822
    }
    , {
      "from":4083
      , "to":3824
    }
    , {
      "from":4083
      , "to":3831
    }
    , {
      "from":4083
      , "to":3832
    }
    , {
      "from":4083
      , "to":3833
    }
    , {
      "from":4083
      , "to":3834
    }
    , {
      "from":4083
      , "to":3835
    }
    , {
      "from":4083
      , "to":3851
    }
    , {
      "from":3852
      , "to":4083
    }
    , {
      "from":3868
      , "to":4083
    }
    , {
      "from":3870
      , "to":4083
    }
    , {
      "from":3872
      , "to":4083
    }
    , {
      "from":3874
      , "to":4083
    }
    , {
      "from":3876
      , "to":4083
    }
    , {
      "from":3878
      , "to":4083
    }
    , {
      "from":3880
      , "to":4083
    }
    , {
      "from":3882
      , "to":4083
    }
    , {
      "from":3884
      , "to":4083
    }
    , {
      "from":3886
      , "to":4083
    }
    , {
      "from":3888
      , "to":4083
    }
    , {
      "from":3890
      , "to":4083
    }
    , {
      "from":3892
      , "to":4083
    }
    , {
      "from":3894
      , "to":4083
    }
    , {
      "from":3896
      , "to":4083
    }
    , {
      "from":3898
      , "to":4083
    }
    , {
      "from":4084
      , "to":4085
    }
    , {
      "from":4085
      , "to":4084
    }
    , {
      "from":4085
      , "to":3821
    }
    , {
      "from":4085
      , "to":3823
    }
    , {
      "from":4085
      , "to":3825
    }
    , {
      "from":4085
      , "to":3826
    }
    , {
      "from":4085
      , "to":3827
    }
    , {
      "from":4085
      , "to":3828
    }
    , {
      "from":4085
      , "to":3829
    }
    , {
      "from":4085
      , "to":3830
    }
    , {
      "from":4085
      , "to":3849
    }
    , {
      "from":3866
      , "to":4085
    }
    , {
      "from":3869
      , "to":4085
    }
    , {
      "from":3871
      , "to":4085
    }
    , {
      "from":3873
      , "to":4085
    }
    , {
      "from":3875
      , "to":4085
    }
    , {
      "from":3877
      , "to":4085
    }
    , {
      "from":3879
      , "to":4085
    }
    , {
      "from":3881
      , "to":4085
    }
    , {
      "from":3883
      , "to":4085
    }
    , {
      "from":3885
      , "to":4085
    }
    , {
      "from":3887
      , "to":4085
    }
    , {
      "from":3889
      , "to":4085
    }
    , {
      "from":3891
      , "to":4085
    }
    , {
      "from":3893
      , "to":4085
    }
    , {
      "from":3895
      , "to":4085
    }
    , {
      "from":3897
      , "to":4085
    }
    , {
      "from":3899
      , "to":4085
    }
    , {
      "from":4088
      , "to":4089
    }
    , {
      "from":4089
      , "to":4088
    }
    , {
      "from":4089
      , "to":3820
    }
    , {
      "from":4089
      , "to":3822
    }
    , {
      "from":4089
      , "to":3824
    }
    , {
      "from":4089
      , "to":3831
    }
    , {
      "from":4089
      , "to":3832
    }
    , {
      "from":4089
      , "to":3833
    }
    , {
      "from":4089
      , "to":3834
    }
    , {
      "from":4089
      , "to":3835
    }
    , {
      "from":4089
      , "to":3851
    }
    , {
      "from":3852
      , "to":4089
    }
    , {
      "from":3868
      , "to":4089
    }
    , {
      "from":3870
      , "to":4089
    }
    , {
      "from":3872
      , "to":4089
    }
    , {
      "from":3874
      , "to":4089
    }
    , {
      "from":3876
      , "to":4089
    }
    , {
      "from":3878
      , "to":4089
    }
    , {
      "from":3880
      , "to":4089
    }
    , {
      "from":3882
      , "to":4089
    }
    , {
      "from":3884
      , "to":4089
    }
    , {
      "from":3886
      , "to":4089
    }
    , {
      "from":3888
      , "to":4089
    }
    , {
      "from":3890
      , "to":4089
    }
    , {
      "from":3892
      , "to":4089
    }
    , {
      "from":3894
      , "to":4089
    }
    , {
      "from":3896
      , "to":4089
    }
    , {
      "from":3898
      , "to":4089
    }
    , {
      "from":4090
      , "to":4091
    }
    , {
      "from":4091
      , "to":4090
    }
    , {
      "from":4091
      , "to":3821
    }
    , {
      "from":4091
      , "to":3823
    }
    , {
      "from":4091
      , "to":3825
    }
    , {
      "from":4091
      , "to":3826
    }
    , {
      "from":4091
      , "to":3827
    }
    , {
      "from":4091
      , "to":3828
    }
    , {
      "from":4091
      , "to":3829
    }
    , {
      "from":4091
      , "to":3830
    }
    , {
      "from":4091
      , "to":3850
    }
    , {
      "from":3867
      , "to":4091
    }
    , {
      "from":3869
      , "to":4091
    }
    , {
      "from":3871
      , "to":4091
    }
    , {
      "from":3873
      , "to":4091
    }
    , {
      "from":3875
      , "to":4091
    }
    , {
      "from":3877
      , "to":4091
    }
    , {
      "from":3879
      , "to":4091
    }
    , {
      "from":3881
      , "to":4091
    }
    , {
      "from":3883
      , "to":4091
    }
    , {
      "from":3885
      , "to":4091
    }
    , {
      "from":3887
      , "to":4091
    }
    , {
      "from":3889
      , "to":4091
    }
    , {
      "from":3891
      , "to":4091
    }
    , {
      "from":3893
      , "to":4091
    }
    , {
      "from":3895
      , "to":4091
    }
    , {
      "from":3897
      , "to":4091
    }
    , {
      "from":3899
      , "to":4091
    }
    , {
      "from":4094
      , "to":4095
    }
    , {
      "from":4095
      , "to":4094
    }
    , {
      "from":4095
      , "to":3820
    }
    , {
      "from":4095
      , "to":3822
    }
    , {
      "from":4095
      , "to":3824
    }
    , {
      "from":4095
      , "to":3831
    }
    , {
      "from":4095
      , "to":3832
    }
    , {
      "from":4095
      , "to":3833
    }
    , {
      "from":4095
      , "to":3834
    }
    , {
      "from":4095
      , "to":3835
    }
    , {
      "from":3852
      , "to":4095
    }
    , {
      "from":3868
      , "to":4095
    }
    , {
      "from":3870
      , "to":4095
    }
    , {
      "from":3872
      , "to":4095
    }
    , {
      "from":3874
      , "to":4095
    }
    , {
      "from":3876
      , "to":4095
    }
    , {
      "from":3878
      , "to":4095
    }
    , {
      "from":3880
      , "to":4095
    }
    , {
      "from":3882
      , "to":4095
    }
    , {
      "from":3884
      , "to":4095
    }
    , {
      "from":3886
      , "to":4095
    }
    , {
      "from":3888
      , "to":4095
    }
    , {
      "from":3890
      , "to":4095
    }
    , {
      "from":3892
      , "to":4095
    }
    , {
      "from":3894
      , "to":4095
    }
    , {
      "from":3896
      , "to":4095
    }
    , {
      "from":3898
      , "to":4095
    }
    , {
      "from":4096
      , "to":4097
    }
    , {
      "from":4097
      , "to":4096
    }
    , {
      "from":4097
      , "to":3821
    }
    , {
      "from":4097
      , "to":3823
    }
    , {
      "from":4097
      , "to":3825
    }
    , {
      "from":4097
      , "to":3826
    }
    , {
      "from":4097
      , "to":3827
    }
    , {
      "from":4097
      , "to":3828
    }
    , {
      "from":4097
      , "to":3829
    }
    , {
      "from":4097
      , "to":3830
    }
    , {
      "from":4097
      , "to":3851
    }
    , {
      "from":3869
      , "to":4097
    }
    , {
      "from":3871
      , "to":4097
    }
    , {
      "from":3873
      , "to":4097
    }
    , {
      "from":3875
      , "to":4097
    }
    , {
      "from":3877
      , "to":4097
    }
    , {
      "from":3879
      , "to":4097
    }
    , {
      "from":3881
      , "to":4097
    }
    , {
      "from":3883
      , "to":4097
    }
    , {
      "from":3885
      , "to":4097
    }
    , {
      "from":3887
      , "to":4097
    }
    , {
      "from":3889
      , "to":4097
    }
    , {
      "from":3891
      , "to":4097
    }
    , {
      "from":3893
      , "to":4097
    }
    , {
      "from":3895
      , "to":4097
    }
    , {
      "from":3897
      , "to":4097
    }
    , {
      "from":3899
      , "to":4097
    }
    , {
      "from":4100
      , "to":4101
    }
    , {
      "from":4101
      , "to":4100
    }
    , {
      "from":4101
      , "to":3820
    }
    , {
      "from":4101
      , "to":3822
    }
    , {
      "from":4101
      , "to":3824
    }
    , {
      "from":4101
      , "to":3831
    }
    , {
      "from":4101
      , "to":3832
    }
    , {
      "from":4101
      , "to":3833
    }
    , {
      "from":4101
      , "to":3834
    }
    , {
      "from":4101
      , "to":3835
    }
    , {
      "from":4101
      , "to":3851
    }
    , {
      "from":3852
      , "to":4101
    }
    , {
      "from":3868
      , "to":4101
    }
    , {
      "from":3870
      , "to":4101
    }
    , {
      "from":3872
      , "to":4101
    }
    , {
      "from":3874
      , "to":4101
    }
    , {
      "from":3876
      , "to":4101
    }
    , {
      "from":3878
      , "to":4101
    }
    , {
      "from":3880
      , "to":4101
    }
    , {
      "from":3882
      , "to":4101
    }
    , {
      "from":3884
      , "to":4101
    }
    , {
      "from":3886
      , "to":4101
    }
    , {
      "from":3888
      , "to":4101
    }
    , {
      "from":3890
      , "to":4101
    }
    , {
      "from":3892
      , "to":4101
    }
    , {
      "from":3894
      , "to":4101
    }
    , {
      "from":3896
      , "to":4101
    }
    , {
      "from":3898
      , "to":4101
    }
    , {
      "from":4102
      , "to":4103
    }
    , {
      "from":4103
      , "to":4102
    }
    , {
      "from":4103
      , "to":3821
    }
    , {
      "from":4103
      , "to":3823
    }
    , {
      "from":4103
      , "to":3825
    }
    , {
      "from":4103
      , "to":3826
    }
    , {
      "from":4103
      , "to":3827
    }
    , {
      "from":4103
      , "to":3828
    }
    , {
      "from":4103
      , "to":3829
    }
    , {
      "from":4103
      , "to":3830
    }
    , {
      "from":4103
      , "to":3836
    }
    , {
      "from":3853
      , "to":4103
    }
    , {
      "from":3869
      , "to":4103
    }
    , {
      "from":3871
      , "to":4103
    }
    , {
      "from":3873
      , "to":4103
    }
    , {
      "from":3875
      , "to":4103
    }
    , {
      "from":3877
      , "to":4103
    }
    , {
      "from":3879
      , "to":4103
    }
    , {
      "from":3881
      , "to":4103
    }
    , {
      "from":3883
      , "to":4103
    }
    , {
      "from":3885
      , "to":4103
    }
    , {
      "from":3887
      , "to":4103
    }
    , {
      "from":3889
      , "to":4103
    }
    , {
      "from":3891
      , "to":4103
    }
    , {
      "from":3893
      , "to":4103
    }
    , {
      "from":3895
      , "to":4103
    }
    , {
      "from":3897
      , "to":4103
    }
    , {
      "from":3899
      , "to":4103
    }
    , {
      "from":4106
      , "to":4107
    }
    , {
      "from":4107
      , "to":4106
    }
    , {
      "from":4107
      , "to":3820
    }
    , {
      "from":4107
      , "to":3822
    }
    , {
      "from":4107
      , "to":3824
    }
    , {
      "from":4107
      , "to":3831
    }
    , {
      "from":4107
      , "to":3832
    }
    , {
      "from":4107
      , "to":3833
    }
    , {
      "from":4107
      , "to":3834
    }
    , {
      "from":4107
      , "to":3835
    }
    , {
      "from":4107
      , "to":3851
    }
    , {
      "from":3852
      , "to":4107
    }
    , {
      "from":3868
      , "to":4107
    }
    , {
      "from":3870
      , "to":4107
    }
    , {
      "from":3872
      , "to":4107
    }
    , {
      "from":3874
      , "to":4107
    }
    , {
      "from":3876
      , "to":4107
    }
    , {
      "from":3878
      , "to":4107
    }
    , {
      "from":3880
      , "to":4107
    }
    , {
      "from":3882
      , "to":4107
    }
    , {
      "from":3884
      , "to":4107
    }
    , {
      "from":3886
      , "to":4107
    }
    , {
      "from":3888
      , "to":4107
    }
    , {
      "from":3890
      , "to":4107
    }
    , {
      "from":3892
      , "to":4107
    }
    , {
      "from":3894
      , "to":4107
    }
    , {
      "from":3896
      , "to":4107
    }
    , {
      "from":3898
      , "to":4107
    }
    , {
      "from":4108
      , "to":4109
    }
    , {
      "from":4109
      , "to":4108
    }
    , {
      "from":4109
      , "to":3821
    }
    , {
      "from":4109
      , "to":3823
    }
    , {
      "from":4109
      , "to":3825
    }
    , {
      "from":4109
      , "to":3826
    }
    , {
      "from":4109
      , "to":3827
    }
    , {
      "from":4109
      , "to":3828
    }
    , {
      "from":4109
      , "to":3829
    }
    , {
      "from":4109
      , "to":3830
    }
    , {
      "from":4109
      , "to":3837
    }
    , {
      "from":3854
      , "to":4109
    }
    , {
      "from":3869
      , "to":4109
    }
    , {
      "from":3871
      , "to":4109
    }
    , {
      "from":3873
      , "to":4109
    }
    , {
      "from":3875
      , "to":4109
    }
    , {
      "from":3877
      , "to":4109
    }
    , {
      "from":3879
      , "to":4109
    }
    , {
      "from":3881
      , "to":4109
    }
    , {
      "from":3883
      , "to":4109
    }
    , {
      "from":3885
      , "to":4109
    }
    , {
      "from":3887
      , "to":4109
    }
    , {
      "from":3889
      , "to":4109
    }
    , {
      "from":3891
      , "to":4109
    }
    , {
      "from":3893
      , "to":4109
    }
    , {
      "from":3895
      , "to":4109
    }
    , {
      "from":3897
      , "to":4109
    }
    , {
      "from":3899
      , "to":4109
    }
    , {
      "from":4112
      , "to":4113
    }
    , {
      "from":4113
      , "to":4112
    }
    , {
      "from":4113
      , "to":3820
    }
    , {
      "from":4113
      , "to":3822
    }
    , {
      "from":4113
      , "to":3824
    }
    , {
      "from":4113
      , "to":3831
    }
    , {
      "from":4113
      , "to":3832
    }
    , {
      "from":4113
      , "to":3833
    }
    , {
      "from":4113
      , "to":3834
    }
    , {
      "from":4113
      , "to":3835
    }
    , {
      "from":4113
      , "to":3851
    }
    , {
      "from":3852
      , "to":4113
    }
    , {
      "from":3868
      , "to":4113
    }
    , {
      "from":3870
      , "to":4113
    }
    , {
      "from":3872
      , "to":4113
    }
    , {
      "from":3874
      , "to":4113
    }
    , {
      "from":3876
      , "to":4113
    }
    , {
      "from":3878
      , "to":4113
    }
    , {
      "from":3880
      , "to":4113
    }
    , {
      "from":3882
      , "to":4113
    }
    , {
      "from":3884
      , "to":4113
    }
    , {
      "from":3886
      , "to":4113
    }
    , {
      "from":3888
      , "to":4113
    }
    , {
      "from":3890
      , "to":4113
    }
    , {
      "from":3892
      , "to":4113
    }
    , {
      "from":3894
      , "to":4113
    }
    , {
      "from":3896
      , "to":4113
    }
    , {
      "from":3898
      , "to":4113
    }
    , {
      "from":4114
      , "to":4115
    }
    , {
      "from":4115
      , "to":4114
    }
    , {
      "from":4115
      , "to":3821
    }
    , {
      "from":4115
      , "to":3823
    }
    , {
      "from":4115
      , "to":3825
    }
    , {
      "from":4115
      , "to":3826
    }
    , {
      "from":4115
      , "to":3827
    }
    , {
      "from":4115
      , "to":3828
    }
    , {
      "from":4115
      , "to":3829
    }
    , {
      "from":4115
      , "to":3830
    }
    , {
      "from":4115
      , "to":3838
    }
    , {
      "from":3855
      , "to":4115
    }
    , {
      "from":3869
      , "to":4115
    }
    , {
      "from":3871
      , "to":4115
    }
    , {
      "from":3873
      , "to":4115
    }
    , {
      "from":3875
      , "to":4115
    }
    , {
      "from":3877
      , "to":4115
    }
    , {
      "from":3879
      , "to":4115
    }
    , {
      "from":3881
      , "to":4115
    }
    , {
      "from":3883
      , "to":4115
    }
    , {
      "from":3885
      , "to":4115
    }
    , {
      "from":3887
      , "to":4115
    }
    , {
      "from":3889
      , "to":4115
    }
    , {
      "from":3891
      , "to":4115
    }
    , {
      "from":3893
      , "to":4115
    }
    , {
      "from":3895
      , "to":4115
    }
    , {
      "from":3897
      , "to":4115
    }
    , {
      "from":3899
      , "to":4115
    }
    , {
      "from":4118
      , "to":4119
    }
    , {
      "from":4119
      , "to":4118
    }
    , {
      "from":4119
      , "to":3820
    }
    , {
      "from":4119
      , "to":3822
    }
    , {
      "from":4119
      , "to":3824
    }
    , {
      "from":4119
      , "to":3831
    }
    , {
      "from":4119
      , "to":3832
    }
    , {
      "from":4119
      , "to":3833
    }
    , {
      "from":4119
      , "to":3834
    }
    , {
      "from":4119
      , "to":3835
    }
    , {
      "from":4119
      , "to":3851
    }
    , {
      "from":3852
      , "to":4119
    }
    , {
      "from":3868
      , "to":4119
    }
    , {
      "from":3870
      , "to":4119
    }
    , {
      "from":3872
      , "to":4119
    }
    , {
      "from":3874
      , "to":4119
    }
    , {
      "from":3876
      , "to":4119
    }
    , {
      "from":3878
      , "to":4119
    }
    , {
      "from":3880
      , "to":4119
    }
    , {
      "from":3882
      , "to":4119
    }
    , {
      "from":3884
      , "to":4119
    }
    , {
      "from":3886
      , "to":4119
    }
    , {
      "from":3888
      , "to":4119
    }
    , {
      "from":3890
      , "to":4119
    }
    , {
      "from":3892
      , "to":4119
    }
    , {
      "from":3894
      , "to":4119
    }
    , {
      "from":3896
      , "to":4119
    }
    , {
      "from":3898
      , "to":4119
    }
    , {
      "from":4120
      , "to":4121
    }
    , {
      "from":4121
      , "to":4120
    }
    , {
      "from":4121
      , "to":3821
    }
    , {
      "from":4121
      , "to":3823
    }
    , {
      "from":4121
      , "to":3825
    }
    , {
      "from":4121
      , "to":3826
    }
    , {
      "from":4121
      , "to":3827
    }
    , {
      "from":4121
      , "to":3828
    }
    , {
      "from":4121
      , "to":3829
    }
    , {
      "from":4121
      , "to":3830
    }
    , {
      "from":4121
      , "to":3839
    }
    , {
      "from":3856
      , "to":4121
    }
    , {
      "from":3869
      , "to":4121
    }
    , {
      "from":3871
      , "to":4121
    }
    , {
      "from":3873
      , "to":4121
    }
    , {
      "from":3875
      , "to":4121
    }
    , {
      "from":3877
      , "to":4121
    }
    , {
      "from":3879
      , "to":4121
    }
    , {
      "from":3881
      , "to":4121
    }
    , {
      "from":3883
      , "to":4121
    }
    , {
      "from":3885
      , "to":4121
    }
    , {
      "from":3887
      , "to":4121
    }
    , {
      "from":3889
      , "to":4121
    }
    , {
      "from":3891
      , "to":4121
    }
    , {
      "from":3893
      , "to":4121
    }
    , {
      "from":3895
      , "to":4121
    }
    , {
      "from":3897
      , "to":4121
    }
    , {
      "from":3899
      , "to":4121
    }
    , {
      "from":4124
      , "to":4125
    }
    , {
      "from":4125
      , "to":4124
    }
    , {
      "from":4125
      , "to":3820
    }
    , {
      "from":4125
      , "to":3822
    }
    , {
      "from":4125
      , "to":3824
    }
    , {
      "from":4125
      , "to":3831
    }
    , {
      "from":4125
      , "to":3832
    }
    , {
      "from":4125
      , "to":3833
    }
    , {
      "from":4125
      , "to":3834
    }
    , {
      "from":4125
      , "to":3835
    }
    , {
      "from":4125
      , "to":3851
    }
    , {
      "from":3852
      , "to":4125
    }
    , {
      "from":3868
      , "to":4125
    }
    , {
      "from":3870
      , "to":4125
    }
    , {
      "from":3872
      , "to":4125
    }
    , {
      "from":3874
      , "to":4125
    }
    , {
      "from":3876
      , "to":4125
    }
    , {
      "from":3878
      , "to":4125
    }
    , {
      "from":3880
      , "to":4125
    }
    , {
      "from":3882
      , "to":4125
    }
    , {
      "from":3884
      , "to":4125
    }
    , {
      "from":3886
      , "to":4125
    }
    , {
      "from":3888
      , "to":4125
    }
    , {
      "from":3890
      , "to":4125
    }
    , {
      "from":3892
      , "to":4125
    }
    , {
      "from":3894
      , "to":4125
    }
    , {
      "from":3896
      , "to":4125
    }
    , {
      "from":3898
      , "to":4125
    }
    , {
      "from":4126
      , "to":4127
    }
    , {
      "from":4127
      , "to":4126
    }
    , {
      "from":4127
      , "to":3821
    }
    , {
      "from":4127
      , "to":3823
    }
    , {
      "from":4127
      , "to":3825
    }
    , {
      "from":4127
      , "to":3826
    }
    , {
      "from":4127
      , "to":3827
    }
    , {
      "from":4127
      , "to":3828
    }
    , {
      "from":4127
      , "to":3829
    }
    , {
      "from":4127
      , "to":3830
    }
    , {
      "from":4127
      , "to":3840
    }
    , {
      "from":3857
      , "to":4127
    }
    , {
      "from":3869
      , "to":4127
    }
    , {
      "from":3871
      , "to":4127
    }
    , {
      "from":3873
      , "to":4127
    }
    , {
      "from":3875
      , "to":4127
    }
    , {
      "from":3877
      , "to":4127
    }
    , {
      "from":3879
      , "to":4127
    }
    , {
      "from":3881
      , "to":4127
    }
    , {
      "from":3883
      , "to":4127
    }
    , {
      "from":3885
      , "to":4127
    }
    , {
      "from":3887
      , "to":4127
    }
    , {
      "from":3889
      , "to":4127
    }
    , {
      "from":3891
      , "to":4127
    }
    , {
      "from":3893
      , "to":4127
    }
    , {
      "from":3895
      , "to":4127
    }
    , {
      "from":3897
      , "to":4127
    }
    , {
      "from":3899
      , "to":4127
    }
    , {
      "from":4130
      , "to":4131
    }
    , {
      "from":4131
      , "to":4130
    }
    , {
      "from":4131
      , "to":3820
    }
    , {
      "from":4131
      , "to":3822
    }
    , {
      "from":4131
      , "to":3824
    }
    , {
      "from":4131
      , "to":3831
    }
    , {
      "from":4131
      , "to":3832
    }
    , {
      "from":4131
      , "to":3833
    }
    , {
      "from":4131
      , "to":3834
    }
    , {
      "from":4131
      , "to":3835
    }
    , {
      "from":4131
      , "to":3851
    }
    , {
      "from":3852
      , "to":4131
    }
    , {
      "from":3868
      , "to":4131
    }
    , {
      "from":3870
      , "to":4131
    }
    , {
      "from":3872
      , "to":4131
    }
    , {
      "from":3874
      , "to":4131
    }
    , {
      "from":3876
      , "to":4131
    }
    , {
      "from":3878
      , "to":4131
    }
    , {
      "from":3880
      , "to":4131
    }
    , {
      "from":3882
      , "to":4131
    }
    , {
      "from":3884
      , "to":4131
    }
    , {
      "from":3886
      , "to":4131
    }
    , {
      "from":3888
      , "to":4131
    }
    , {
      "from":3890
      , "to":4131
    }
    , {
      "from":3892
      , "to":4131
    }
    , {
      "from":3894
      , "to":4131
    }
    , {
      "from":3896
      , "to":4131
    }
    , {
      "from":3898
      , "to":4131
    }
    , {
      "from":4132
      , "to":4133
    }
    , {
      "from":4133
      , "to":4132
    }
    , {
      "from":4133
      , "to":3821
    }
    , {
      "from":4133
      , "to":3823
    }
    , {
      "from":4133
      , "to":3825
    }
    , {
      "from":4133
      , "to":3826
    }
    , {
      "from":4133
      , "to":3827
    }
    , {
      "from":4133
      , "to":3828
    }
    , {
      "from":4133
      , "to":3829
    }
    , {
      "from":4133
      , "to":3830
    }
    , {
      "from":4133
      , "to":3841
    }
    , {
      "from":3858
      , "to":4133
    }
    , {
      "from":3869
      , "to":4133
    }
    , {
      "from":3871
      , "to":4133
    }
    , {
      "from":3873
      , "to":4133
    }
    , {
      "from":3875
      , "to":4133
    }
    , {
      "from":3877
      , "to":4133
    }
    , {
      "from":3879
      , "to":4133
    }
    , {
      "from":3881
      , "to":4133
    }
    , {
      "from":3883
      , "to":4133
    }
    , {
      "from":3885
      , "to":4133
    }
    , {
      "from":3887
      , "to":4133
    }
    , {
      "from":3889
      , "to":4133
    }
    , {
      "from":3891
      , "to":4133
    }
    , {
      "from":3893
      , "to":4133
    }
    , {
      "from":3895
      , "to":4133
    }
    , {
      "from":3897
      , "to":4133
    }
    , {
      "from":3899
      , "to":4133
    }
    , {
      "from":4136
      , "to":4137
    }
    , {
      "from":4137
      , "to":4136
    }
    , {
      "from":4137
      , "to":3820
    }
    , {
      "from":4137
      , "to":3822
    }
    , {
      "from":4137
      , "to":3824
    }
    , {
      "from":4137
      , "to":3831
    }
    , {
      "from":4137
      , "to":3832
    }
    , {
      "from":4137
      , "to":3833
    }
    , {
      "from":4137
      , "to":3834
    }
    , {
      "from":4137
      , "to":3835
    }
    , {
      "from":4137
      , "to":3851
    }
    , {
      "from":3852
      , "to":4137
    }
    , {
      "from":3868
      , "to":4137
    }
    , {
      "from":3870
      , "to":4137
    }
    , {
      "from":3872
      , "to":4137
    }
    , {
      "from":3874
      , "to":4137
    }
    , {
      "from":3876
      , "to":4137
    }
    , {
      "from":3878
      , "to":4137
    }
    , {
      "from":3880
      , "to":4137
    }
    , {
      "from":3882
      , "to":4137
    }
    , {
      "from":3884
      , "to":4137
    }
    , {
      "from":3886
      , "to":4137
    }
    , {
      "from":3888
      , "to":4137
    }
    , {
      "from":3890
      , "to":4137
    }
    , {
      "from":3892
      , "to":4137
    }
    , {
      "from":3894
      , "to":4137
    }
    , {
      "from":3896
      , "to":4137
    }
    , {
      "from":3898
      , "to":4137
    }
    , {
      "from":4138
      , "to":4139
    }
    , {
      "from":4139
      , "to":4138
    }
    , {
      "from":4139
      , "to":3821
    }
    , {
      "from":4139
      , "to":3823
    }
    , {
      "from":4139
      , "to":3825
    }
    , {
      "from":4139
      , "to":3826
    }
    , {
      "from":4139
      , "to":3827
    }
    , {
      "from":4139
      , "to":3828
    }
    , {
      "from":4139
      , "to":3829
    }
    , {
      "from":4139
      , "to":3830
    }
    , {
      "from":4139
      , "to":3842
    }
    , {
      "from":3859
      , "to":4139
    }
    , {
      "from":3869
      , "to":4139
    }
    , {
      "from":3871
      , "to":4139
    }
    , {
      "from":3873
      , "to":4139
    }
    , {
      "from":3875
      , "to":4139
    }
    , {
      "from":3877
      , "to":4139
    }
    , {
      "from":3879
      , "to":4139
    }
    , {
      "from":3881
      , "to":4139
    }
    , {
      "from":3883
      , "to":4139
    }
    , {
      "from":3885
      , "to":4139
    }
    , {
      "from":3887
      , "to":4139
    }
    , {
      "from":3889
      , "to":4139
    }
    , {
      "from":3891
      , "to":4139
    }
    , {
      "from":3893
      , "to":4139
    }
    , {
      "from":3895
      , "to":4139
    }
    , {
      "from":3897
      , "to":4139
    }
    , {
      "from":3899
      , "to":4139
    }
    , {
      "from":4142
      , "to":4143
    }
    , {
      "from":4143
      , "to":4142
    }
    , {
      "from":4143
      , "to":3820
    }
    , {
      "from":4143
      , "to":3822
    }
    , {
      "from":4143
      , "to":3824
    }
    , {
      "from":4143
      , "to":3831
    }
    , {
      "from":4143
      , "to":3832
    }
    , {
      "from":4143
      , "to":3833
    }
    , {
      "from":4143
      , "to":3834
    }
    , {
      "from":4143
      , "to":3835
    }
    , {
      "from":4143
      , "to":3851
    }
    , {
      "from":3852
      , "to":4143
    }
    , {
      "from":3868
      , "to":4143
    }
    , {
      "from":3870
      , "to":4143
    }
    , {
      "from":3872
      , "to":4143
    }
    , {
      "from":3874
      , "to":4143
    }
    , {
      "from":3876
      , "to":4143
    }
    , {
      "from":3878
      , "to":4143
    }
    , {
      "from":3880
      , "to":4143
    }
    , {
      "from":3882
      , "to":4143
    }
    , {
      "from":3884
      , "to":4143
    }
    , {
      "from":3886
      , "to":4143
    }
    , {
      "from":3888
      , "to":4143
    }
    , {
      "from":3890
      , "to":4143
    }
    , {
      "from":3892
      , "to":4143
    }
    , {
      "from":3894
      , "to":4143
    }
    , {
      "from":3896
      , "to":4143
    }
    , {
      "from":3898
      , "to":4143
    }
    , {
      "from":4144
      , "to":4145
    }
    , {
      "from":4145
      , "to":4144
    }
    , {
      "from":4145
      , "to":3821
    }
    , {
      "from":4145
      , "to":3823
    }
    , {
      "from":4145
      , "to":3825
    }
    , {
      "from":4145
      , "to":3826
    }
    , {
      "from":4145
      , "to":3827
    }
    , {
      "from":4145
      , "to":3828
    }
    , {
      "from":4145
      , "to":3829
    }
    , {
      "from":4145
      , "to":3830
    }
    , {
      "from":4145
      , "to":3843
    }
    , {
      "from":3860
      , "to":4145
    }
    , {
      "from":3869
      , "to":4145
    }
    , {
      "from":3871
      , "to":4145
    }
    , {
      "from":3873
      , "to":4145
    }
    , {
      "from":3875
      , "to":4145
    }
    , {
      "from":3877
      , "to":4145
    }
    , {
      "from":3879
      , "to":4145
    }
    , {
      "from":3881
      , "to":4145
    }
    , {
      "from":3883
      , "to":4145
    }
    , {
      "from":3885
      , "to":4145
    }
    , {
      "from":3887
      , "to":4145
    }
    , {
      "from":3889
      , "to":4145
    }
    , {
      "from":3891
      , "to":4145
    }
    , {
      "from":3893
      , "to":4145
    }
    , {
      "from":3895
      , "to":4145
    }
    , {
      "from":3897
      , "to":4145
    }
    , {
      "from":3899
      , "to":4145
    }
    , {
      "from":4148
      , "to":4149
    }
    , {
      "from":4149
      , "to":4148
    }
    , {
      "from":4149
      , "to":3820
    }
    , {
      "from":4149
      , "to":3822
    }
    , {
      "from":4149
      , "to":3824
    }
    , {
      "from":4149
      , "to":3831
    }
    , {
      "from":4149
      , "to":3832
    }
    , {
      "from":4149
      , "to":3833
    }
    , {
      "from":4149
      , "to":3834
    }
    , {
      "from":4149
      , "to":3835
    }
    , {
      "from":4149
      , "to":3851
    }
    , {
      "from":3852
      , "to":4149
    }
    , {
      "from":3868
      , "to":4149
    }
    , {
      "from":3870
      , "to":4149
    }
    , {
      "from":3872
      , "to":4149
    }
    , {
      "from":3874
      , "to":4149
    }
    , {
      "from":3876
      , "to":4149
    }
    , {
      "from":3878
      , "to":4149
    }
    , {
      "from":3880
      , "to":4149
    }
    , {
      "from":3882
      , "to":4149
    }
    , {
      "from":3884
      , "to":4149
    }
    , {
      "from":3886
      , "to":4149
    }
    , {
      "from":3888
      , "to":4149
    }
    , {
      "from":3890
      , "to":4149
    }
    , {
      "from":3892
      , "to":4149
    }
    , {
      "from":3894
      , "to":4149
    }
    , {
      "from":3896
      , "to":4149
    }
    , {
      "from":3898
      , "to":4149
    }
    , {
      "from":4150
      , "to":4151
    }
    , {
      "from":4151
      , "to":4150
    }
    , {
      "from":4151
      , "to":3821
    }
    , {
      "from":4151
      , "to":3823
    }
    , {
      "from":4151
      , "to":3825
    }
    , {
      "from":4151
      , "to":3826
    }
    , {
      "from":4151
      , "to":3827
    }
    , {
      "from":4151
      , "to":3828
    }
    , {
      "from":4151
      , "to":3829
    }
    , {
      "from":4151
      , "to":3830
    }
    , {
      "from":4151
      , "to":3844
    }
    , {
      "from":3861
      , "to":4151
    }
    , {
      "from":3869
      , "to":4151
    }
    , {
      "from":3871
      , "to":4151
    }
    , {
      "from":3873
      , "to":4151
    }
    , {
      "from":3875
      , "to":4151
    }
    , {
      "from":3877
      , "to":4151
    }
    , {
      "from":3879
      , "to":4151
    }
    , {
      "from":3881
      , "to":4151
    }
    , {
      "from":3883
      , "to":4151
    }
    , {
      "from":3885
      , "to":4151
    }
    , {
      "from":3887
      , "to":4151
    }
    , {
      "from":3889
      , "to":4151
    }
    , {
      "from":3891
      , "to":4151
    }
    , {
      "from":3893
      , "to":4151
    }
    , {
      "from":3895
      , "to":4151
    }
    , {
      "from":3897
      , "to":4151
    }
    , {
      "from":3899
      , "to":4151
    }
    , {
      "from":4154
      , "to":4155
    }
    , {
      "from":4155
      , "to":4154
    }
    , {
      "from":4155
      , "to":3820
    }
    , {
      "from":4155
      , "to":3822
    }
    , {
      "from":4155
      , "to":3824
    }
    , {
      "from":4155
      , "to":3831
    }
    , {
      "from":4155
      , "to":3832
    }
    , {
      "from":4155
      , "to":3833
    }
    , {
      "from":4155
      , "to":3834
    }
    , {
      "from":4155
      , "to":3835
    }
    , {
      "from":4155
      , "to":3851
    }
    , {
      "from":3852
      , "to":4155
    }
    , {
      "from":3868
      , "to":4155
    }
    , {
      "from":3870
      , "to":4155
    }
    , {
      "from":3872
      , "to":4155
    }
    , {
      "from":3874
      , "to":4155
    }
    , {
      "from":3876
      , "to":4155
    }
    , {
      "from":3878
      , "to":4155
    }
    , {
      "from":3880
      , "to":4155
    }
    , {
      "from":3882
      , "to":4155
    }
    , {
      "from":3884
      , "to":4155
    }
    , {
      "from":3886
      , "to":4155
    }
    , {
      "from":3888
      , "to":4155
    }
    , {
      "from":3890
      , "to":4155
    }
    , {
      "from":3892
      , "to":4155
    }
    , {
      "from":3894
      , "to":4155
    }
    , {
      "from":3896
      , "to":4155
    }
    , {
      "from":3898
      , "to":4155
    }
    , {
      "from":4156
      , "to":4157
    }
    , {
      "from":4157
      , "to":4156
    }
    , {
      "from":4157
      , "to":3821
    }
    , {
      "from":4157
      , "to":3823
    }
    , {
      "from":4157
      , "to":3825
    }
    , {
      "from":4157
      , "to":3826
    }
    , {
      "from":4157
      , "to":3827
    }
    , {
      "from":4157
      , "to":3828
    }
    , {
      "from":4157
      , "to":3829
    }
    , {
      "from":4157
      , "to":3830
    }
    , {
      "from":4157
      , "to":3845
    }
    , {
      "from":3862
      , "to":4157
    }
    , {
      "from":3869
      , "to":4157
    }
    , {
      "from":3871
      , "to":4157
    }
    , {
      "from":3873
      , "to":4157
    }
    , {
      "from":3875
      , "to":4157
    }
    , {
      "from":3877
      , "to":4157
    }
    , {
      "from":3879
      , "to":4157
    }
    , {
      "from":3881
      , "to":4157
    }
    , {
      "from":3883
      , "to":4157
    }
    , {
      "from":3885
      , "to":4157
    }
    , {
      "from":3887
      , "to":4157
    }
    , {
      "from":3889
      , "to":4157
    }
    , {
      "from":3891
      , "to":4157
    }
    , {
      "from":3893
      , "to":4157
    }
    , {
      "from":3895
      , "to":4157
    }
    , {
      "from":3897
      , "to":4157
    }
    , {
      "from":3899
      , "to":4157
    }
    , {
      "from":4160
      , "to":4161
    }
    , {
      "from":4161
      , "to":4160
    }
    , {
      "from":4161
      , "to":3820
    }
    , {
      "from":4161
      , "to":3822
    }
    , {
      "from":4161
      , "to":3824
    }
    , {
      "from":4161
      , "to":3831
    }
    , {
      "from":4161
      , "to":3832
    }
    , {
      "from":4161
      , "to":3833
    }
    , {
      "from":4161
      , "to":3834
    }
    , {
      "from":4161
      , "to":3835
    }
    , {
      "from":4161
      , "to":3851
    }
    , {
      "from":3852
      , "to":4161
    }
    , {
      "from":3868
      , "to":4161
    }
    , {
      "from":3870
      , "to":4161
    }
    , {
      "from":3872
      , "to":4161
    }
    , {
      "from":3874
      , "to":4161
    }
    , {
      "from":3876
      , "to":4161
    }
    , {
      "from":3878
      , "to":4161
    }
    , {
      "from":3880
      , "to":4161
    }
    , {
      "from":3882
      , "to":4161
    }
    , {
      "from":3884
      , "to":4161
    }
    , {
      "from":3886
      , "to":4161
    }
    , {
      "from":3888
      , "to":4161
    }
    , {
      "from":3890
      , "to":4161
    }
    , {
      "from":3892
      , "to":4161
    }
    , {
      "from":3894
      , "to":4161
    }
    , {
      "from":3896
      , "to":4161
    }
    , {
      "from":3898
      , "to":4161
    }
    , {
      "from":4162
      , "to":4163
    }
    , {
      "from":4163
      , "to":4162
    }
    , {
      "from":4163
      , "to":3821
    }
    , {
      "from":4163
      , "to":3823
    }
    , {
      "from":4163
      , "to":3825
    }
    , {
      "from":4163
      , "to":3826
    }
    , {
      "from":4163
      , "to":3827
    }
    , {
      "from":4163
      , "to":3828
    }
    , {
      "from":4163
      , "to":3829
    }
    , {
      "from":4163
      , "to":3830
    }
    , {
      "from":4163
      , "to":3846
    }
    , {
      "from":3863
      , "to":4163
    }
    , {
      "from":3869
      , "to":4163
    }
    , {
      "from":3871
      , "to":4163
    }
    , {
      "from":3873
      , "to":4163
    }
    , {
      "from":3875
      , "to":4163
    }
    , {
      "from":3877
      , "to":4163
    }
    , {
      "from":3879
      , "to":4163
    }
    , {
      "from":3881
      , "to":4163
    }
    , {
      "from":3883
      , "to":4163
    }
    , {
      "from":3885
      , "to":4163
    }
    , {
      "from":3887
      , "to":4163
    }
    , {
      "from":3889
      , "to":4163
    }
    , {
      "from":3891
      , "to":4163
    }
    , {
      "from":3893
      , "to":4163
    }
    , {
      "from":3895
      , "to":4163
    }
    , {
      "from":3897
      , "to":4163
    }
    , {
      "from":3899
      , "to":4163
    }
    , {
      "from":4166
      , "to":4167
    }
    , {
      "from":4167
      , "to":4166
    }
    , {
      "from":4167
      , "to":3820
    }
    , {
      "from":4167
      , "to":3822
    }
    , {
      "from":4167
      , "to":3824
    }
    , {
      "from":4167
      , "to":3831
    }
    , {
      "from":4167
      , "to":3832
    }
    , {
      "from":4167
      , "to":3833
    }
    , {
      "from":4167
      , "to":3834
    }
    , {
      "from":4167
      , "to":3835
    }
    , {
      "from":4167
      , "to":3851
    }
    , {
      "from":3852
      , "to":4167
    }
    , {
      "from":3868
      , "to":4167
    }
    , {
      "from":3870
      , "to":4167
    }
    , {
      "from":3872
      , "to":4167
    }
    , {
      "from":3874
      , "to":4167
    }
    , {
      "from":3876
      , "to":4167
    }
    , {
      "from":3878
      , "to":4167
    }
    , {
      "from":3880
      , "to":4167
    }
    , {
      "from":3882
      , "to":4167
    }
    , {
      "from":3884
      , "to":4167
    }
    , {
      "from":3886
      , "to":4167
    }
    , {
      "from":3888
      , "to":4167
    }
    , {
      "from":3890
      , "to":4167
    }
    , {
      "from":3892
      , "to":4167
    }
    , {
      "from":3894
      , "to":4167
    }
    , {
      "from":3896
      , "to":4167
    }
    , {
      "from":3898
      , "to":4167
    }
    , {
      "from":4168
      , "to":4169
    }
    , {
      "from":4169
      , "to":4168
    }
    , {
      "from":4169
      , "to":3821
    }
    , {
      "from":4169
      , "to":3823
    }
    , {
      "from":4169
      , "to":3825
    }
    , {
      "from":4169
      , "to":3826
    }
    , {
      "from":4169
      , "to":3827
    }
    , {
      "from":4169
      , "to":3828
    }
    , {
      "from":4169
      , "to":3829
    }
    , {
      "from":4169
      , "to":3830
    }
    , {
      "from":4169
      , "to":3847
    }
    , {
      "from":3864
      , "to":4169
    }
    , {
      "from":3869
      , "to":4169
    }
    , {
      "from":3871
      , "to":4169
    }
    , {
      "from":3873
      , "to":4169
    }
    , {
      "from":3875
      , "to":4169
    }
    , {
      "from":3877
      , "to":4169
    }
    , {
      "from":3879
      , "to":4169
    }
    , {
      "from":3881
      , "to":4169
    }
    , {
      "from":3883
      , "to":4169
    }
    , {
      "from":3885
      , "to":4169
    }
    , {
      "from":3887
      , "to":4169
    }
    , {
      "from":3889
      , "to":4169
    }
    , {
      "from":3891
      , "to":4169
    }
    , {
      "from":3893
      , "to":4169
    }
    , {
      "from":3895
      , "to":4169
    }
    , {
      "from":3897
      , "to":4169
    }
    , {
      "from":3899
      , "to":4169
    }
    , {
      "from":4172
      , "to":4173
    }
    , {
      "from":4173
      , "to":4172
    }
    , {
      "from":4173
      , "to":3820
    }
    , {
      "from":4173
      , "to":3822
    }
    , {
      "from":4173
      , "to":3824
    }
    , {
      "from":4173
      , "to":3831
    }
    , {
      "from":4173
      , "to":3832
    }
    , {
      "from":4173
      , "to":3833
    }
    , {
      "from":4173
      , "to":3834
    }
    , {
      "from":4173
      , "to":3835
    }
    , {
      "from":4173
      , "to":3851
    }
    , {
      "from":3852
      , "to":4173
    }
    , {
      "from":3868
      , "to":4173
    }
    , {
      "from":3870
      , "to":4173
    }
    , {
      "from":3872
      , "to":4173
    }
    , {
      "from":3874
      , "to":4173
    }
    , {
      "from":3876
      , "to":4173
    }
    , {
      "from":3878
      , "to":4173
    }
    , {
      "from":3880
      , "to":4173
    }
    , {
      "from":3882
      , "to":4173
    }
    , {
      "from":3884
      , "to":4173
    }
    , {
      "from":3886
      , "to":4173
    }
    , {
      "from":3888
      , "to":4173
    }
    , {
      "from":3890
      , "to":4173
    }
    , {
      "from":3892
      , "to":4173
    }
    , {
      "from":3894
      , "to":4173
    }
    , {
      "from":3896
      , "to":4173
    }
    , {
      "from":3898
      , "to":4173
    }
    , {
      "from":4174
      , "to":4175
    }
    , {
      "from":4175
      , "to":4174
    }
    , {
      "from":4175
      , "to":3821
    }
    , {
      "from":4175
      , "to":3823
    }
    , {
      "from":4175
      , "to":3825
    }
    , {
      "from":4175
      , "to":3826
    }
    , {
      "from":4175
      , "to":3827
    }
    , {
      "from":4175
      , "to":3828
    }
    , {
      "from":4175
      , "to":3829
    }
    , {
      "from":4175
      , "to":3830
    }
    , {
      "from":4175
      , "to":3848
    }
    , {
      "from":3865
      , "to":4175
    }
    , {
      "from":3869
      , "to":4175
    }
    , {
      "from":3871
      , "to":4175
    }
    , {
      "from":3873
      , "to":4175
    }
    , {
      "from":3875
      , "to":4175
    }
    , {
      "from":3877
      , "to":4175
    }
    , {
      "from":3879
      , "to":4175
    }
    , {
      "from":3881
      , "to":4175
    }
    , {
      "from":3883
      , "to":4175
    }
    , {
      "from":3885
      , "to":4175
    }
    , {
      "from":3887
      , "to":4175
    }
    , {
      "from":3889
      , "to":4175
    }
    , {
      "from":3891
      , "to":4175
    }
    , {
      "from":3893
      , "to":4175
    }
    , {
      "from":3895
      , "to":4175
    }
    , {
      "from":3897
      , "to":4175
    }
    , {
      "from":3899
      , "to":4175
    }
    , {
      "from":4178
      , "to":4179
    }
    , {
      "from":4179
      , "to":4178
    }
    , {
      "from":4179
      , "to":3820
    }
    , {
      "from":4179
      , "to":3822
    }
    , {
      "from":4179
      , "to":3824
    }
    , {
      "from":4179
      , "to":3831
    }
    , {
      "from":4179
      , "to":3832
    }
    , {
      "from":4179
      , "to":3833
    }
    , {
      "from":4179
      , "to":3834
    }
    , {
      "from":4179
      , "to":3835
    }
    , {
      "from":4179
      , "to":3851
    }
    , {
      "from":3852
      , "to":4179
    }
    , {
      "from":3868
      , "to":4179
    }
    , {
      "from":3870
      , "to":4179
    }
    , {
      "from":3872
      , "to":4179
    }
    , {
      "from":3874
      , "to":4179
    }
    , {
      "from":3876
      , "to":4179
    }
    , {
      "from":3878
      , "to":4179
    }
    , {
      "from":3880
      , "to":4179
    }
    , {
      "from":3882
      , "to":4179
    }
    , {
      "from":3884
      , "to":4179
    }
    , {
      "from":3886
      , "to":4179
    }
    , {
      "from":3888
      , "to":4179
    }
    , {
      "from":3890
      , "to":4179
    }
    , {
      "from":3892
      , "to":4179
    }
    , {
      "from":3894
      , "to":4179
    }
    , {
      "from":3896
      , "to":4179
    }
    , {
      "from":3898
      , "to":4179
    }
    , {
      "from":4180
      , "to":4181
    }
    , {
      "from":4181
      , "to":4180
    }
    , {
      "from":4181
      , "to":3821
    }
    , {
      "from":4181
      , "to":3823
    }
    , {
      "from":4181
      , "to":3825
    }
    , {
      "from":4181
      , "to":3826
    }
    , {
      "from":4181
      , "to":3827
    }
    , {
      "from":4181
      , "to":3828
    }
    , {
      "from":4181
      , "to":3829
    }
    , {
      "from":4181
      , "to":3830
    }
    , {
      "from":4181
      , "to":3849
    }
    , {
      "from":3866
      , "to":4181
    }
    , {
      "from":3869
      , "to":4181
    }
    , {
      "from":3871
      , "to":4181
    }
    , {
      "from":3873
      , "to":4181
    }
    , {
      "from":3875
      , "to":4181
    }
    , {
      "from":3877
      , "to":4181
    }
    , {
      "from":3879
      , "to":4181
    }
    , {
      "from":3881
      , "to":4181
    }
    , {
      "from":3883
      , "to":4181
    }
    , {
      "from":3885
      , "to":4181
    }
    , {
      "from":3887
      , "to":4181
    }
    , {
      "from":3889
      , "to":4181
    }
    , {
      "from":3891
      , "to":4181
    }
    , {
      "from":3893
      , "to":4181
    }
    , {
      "from":3895
      , "to":4181
    }
    , {
      "from":3897
      , "to":4181
    }
    , {
      "from":3899
      , "to":4181
    }
    , {
      "from":4184
      , "to":4185
    }
    , {
      "from":4185
      , "to":4184
    }
    , {
      "from":4185
      , "to":3820
    }
    , {
      "from":4185
      , "to":3822
    }
    , {
      "from":4185
      , "to":3824
    }
    , {
      "from":4185
      , "to":3831
    }
    , {
      "from":4185
      , "to":3832
    }
    , {
      "from":4185
      , "to":3833
    }
    , {
      "from":4185
      , "to":3834
    }
    , {
      "from":4185
      , "to":3835
    }
    , {
      "from":4185
      , "to":3851
    }
    , {
      "from":3852
      , "to":4185
    }
    , {
      "from":3868
      , "to":4185
    }
    , {
      "from":3870
      , "to":4185
    }
    , {
      "from":3872
      , "to":4185
    }
    , {
      "from":3874
      , "to":4185
    }
    , {
      "from":3876
      , "to":4185
    }
    , {
      "from":3878
      , "to":4185
    }
    , {
      "from":3880
      , "to":4185
    }
    , {
      "from":3882
      , "to":4185
    }
    , {
      "from":3884
      , "to":4185
    }
    , {
      "from":3886
      , "to":4185
    }
    , {
      "from":3888
      , "to":4185
    }
    , {
      "from":3890
      , "to":4185
    }
    , {
      "from":3892
      , "to":4185
    }
    , {
      "from":3894
      , "to":4185
    }
    , {
      "from":3896
      , "to":4185
    }
    , {
      "from":3898
      , "to":4185
    }
    , {
      "from":4186
      , "to":4187
    }
    , {
      "from":4187
      , "to":4186
    }
    , {
      "from":4187
      , "to":3821
    }
    , {
      "from":4187
      , "to":3823
    }
    , {
      "from":4187
      , "to":3825
    }
    , {
      "from":4187
      , "to":3826
    }
    , {
      "from":4187
      , "to":3827
    }
    , {
      "from":4187
      , "to":3828
    }
    , {
      "from":4187
      , "to":3829
    }
    , {
      "from":4187
      , "to":3830
    }
    , {
      "from":4187
      , "to":3850
    }
    , {
      "from":3867
      , "to":4187
    }
    , {
      "from":3869
      , "to":4187
    }
    , {
      "from":3871
      , "to":4187
    }
    , {
      "from":3873
      , "to":4187
    }
    , {
      "from":3875
      , "to":4187
    }
    , {
      "from":3877
      , "to":4187
    }
    , {
      "from":3879
      , "to":4187
    }
    , {
      "from":3881
      , "to":4187
    }
    , {
      "from":3883
      , "to":4187
    }
    , {
      "from":3885
      , "to":4187
    }
    , {
      "from":3887
      , "to":4187
    }
    , {
      "from":3889
      , "to":4187
    }
    , {
      "from":3891
      , "to":4187
    }
    , {
      "from":3893
      , "to":4187
    }
    , {
      "from":3895
      , "to":4187
    }
    , {
      "from":3897
      , "to":4187
    }
    , {
      "from":3899
      , "to":4187
    }
    , {
      "from":4190
      , "to":4191
    }
    , {
      "from":4191
      , "to":4190
    }
    , {
      "from":4191
      , "to":3820
    }
    , {
      "from":4191
      , "to":3822
    }
    , {
      "from":4191
      , "to":3824
    }
    , {
      "from":4191
      , "to":3831
    }
    , {
      "from":4191
      , "to":3832
    }
    , {
      "from":4191
      , "to":3833
    }
    , {
      "from":4191
      , "to":3834
    }
    , {
      "from":4191
      , "to":3835
    }
    , {
      "from":3852
      , "to":4191
    }
    , {
      "from":3868
      , "to":4191
    }
    , {
      "from":3870
      , "to":4191
    }
    , {
      "from":3872
      , "to":4191
    }
    , {
      "from":3874
      , "to":4191
    }
    , {
      "from":3876
      , "to":4191
    }
    , {
      "from":3878
      , "to":4191
    }
    , {
      "from":3880
      , "to":4191
    }
    , {
      "from":3882
      , "to":4191
    }
    , {
      "from":3884
      , "to":4191
    }
    , {
      "from":3886
      , "to":4191
    }
    , {
      "from":3888
      , "to":4191
    }
    , {
      "from":3890
      , "to":4191
    }
    , {
      "from":3892
      , "to":4191
    }
    , {
      "from":3894
      , "to":4191
    }
    , {
      "from":3896
      , "to":4191
    }
    , {
      "from":3898
      , "to":4191
    }
    , {
      "from":4192
      , "to":4193
    }
    , {
      "from":4193
      , "to":4192
    }
    , {
      "from":4193
      , "to":3821
    }
    , {
      "from":4193
      , "to":3823
    }
    , {
      "from":4193
      , "to":3825
    }
    , {
      "from":4193
      , "to":3826
    }
    , {
      "from":4193
      , "to":3827
    }
    , {
      "from":4193
      , "to":3828
    }
    , {
      "from":4193
      , "to":3829
    }
    , {
      "from":4193
      , "to":3830
    }
    , {
      "from":4193
      , "to":3851
    }
    , {
      "from":3869
      , "to":4193
    }
    , {
      "from":3871
      , "to":4193
    }
    , {
      "from":3873
      , "to":4193
    }
    , {
      "from":3875
      , "to":4193
    }
    , {
      "from":3877
      , "to":4193
    }
    , {
      "from":3879
      , "to":4193
    }
    , {
      "from":3881
      , "to":4193
    }
    , {
      "from":3883
      , "to":4193
    }
    , {
      "from":3885
      , "to":4193
    }
    , {
      "from":3887
      , "to":4193
    }
    , {
      "from":3889
      , "to":4193
    }
    , {
      "from":3891
      , "to":4193
    }
    , {
      "from":3893
      , "to":4193
    }
    , {
      "from":3895
      , "to":4193
    }
    , {
      "from":3897
      , "to":4193
    }
    , {
      "from":3899
      , "to":4193
    }
    , {
      "from":4196
      , "to":4197
    }
    , {
      "from":4197
      , "to":4196
    }
    , {
      "from":4197
      , "to":3820
    }
    , {
      "from":4197
      , "to":3822
    }
    , {
      "from":4197
      , "to":3824
    }
    , {
      "from":4197
      , "to":3831
    }
    , {
      "from":4197
      , "to":3832
    }
    , {
      "from":4197
      , "to":3833
    }
    , {
      "from":4197
      , "to":3834
    }
    , {
      "from":4197
      , "to":3835
    }
    , {
      "from":4197
      , "to":3851
    }
    , {
      "from":3852
      , "to":4197
    }
    , {
      "from":3868
      , "to":4197
    }
    , {
      "from":3870
      , "to":4197
    }
    , {
      "from":3872
      , "to":4197
    }
    , {
      "from":3874
      , "to":4197
    }
    , {
      "from":3876
      , "to":4197
    }
    , {
      "from":3878
      , "to":4197
    }
    , {
      "from":3880
      , "to":4197
    }
    , {
      "from":3882
      , "to":4197
    }
    , {
      "from":3884
      , "to":4197
    }
    , {
      "from":3886
      , "to":4197
    }
    , {
      "from":3888
      , "to":4197
    }
    , {
      "from":3890
      , "to":4197
    }
    , {
      "from":3892
      , "to":4197
    }
    , {
      "from":3894
      , "to":4197
    }
    , {
      "from":3896
      , "to":4197
    }
    , {
      "from":3898
      , "to":4197
    }
    , {
      "from":4198
      , "to":4199
    }
    , {
      "from":4199
      , "to":4198
    }
    , {
      "from":4199
      , "to":3821
    }
    , {
      "from":4199
      , "to":3823
    }
    , {
      "from":4199
      , "to":3825
    }
    , {
      "from":4199
      , "to":3826
    }
    , {
      "from":4199
      , "to":3827
    }
    , {
      "from":4199
      , "to":3828
    }
    , {
      "from":4199
      , "to":3829
    }
    , {
      "from":4199
      , "to":3830
    }
    , {
      "from":4199
      , "to":3836
    }
    , {
      "from":3853
      , "to":4199
    }
    , {
      "from":3869
      , "to":4199
    }
    , {
      "from":3871
      , "to":4199
    }
    , {
      "from":3873
      , "to":4199
    }
    , {
      "from":3875
      , "to":4199
    }
    , {
      "from":3877
      , "to":4199
    }
    , {
      "from":3879
      , "to":4199
    }
    , {
      "from":3881
      , "to":4199
    }
    , {
      "from":3883
      , "to":4199
    }
    , {
      "from":3885
      , "to":4199
    }
    , {
      "from":3887
      , "to":4199
    }
    , {
      "from":3889
      , "to":4199
    }
    , {
      "from":3891
      , "to":4199
    }
    , {
      "from":3893
      , "to":4199
    }
    , {
      "from":3895
      , "to":4199
    }
    , {
      "from":3897
      , "to":4199
    }
    , {
      "from":3899
      , "to":4199
    }
    , {
      "from":4202
      , "to":4203
    }
    , {
      "from":4203
      , "to":4202
    }
    , {
      "from":4203
      , "to":3820
    }
    , {
      "from":4203
      , "to":3822
    }
    , {
      "from":4203
      , "to":3824
    }
    , {
      "from":4203
      , "to":3831
    }
    , {
      "from":4203
      , "to":3832
    }
    , {
      "from":4203
      , "to":3833
    }
    , {
      "from":4203
      , "to":3834
    }
    , {
      "from":4203
      , "to":3835
    }
    , {
      "from":4203
      , "to":3851
    }
    , {
      "from":3852
      , "to":4203
    }
    , {
      "from":3868
      , "to":4203
    }
    , {
      "from":3870
      , "to":4203
    }
    , {
      "from":3872
      , "to":4203
    }
    , {
      "from":3874
      , "to":4203
    }
    , {
      "from":3876
      , "to":4203
    }
    , {
      "from":3878
      , "to":4203
    }
    , {
      "from":3880
      , "to":4203
    }
    , {
      "from":3882
      , "to":4203
    }
    , {
      "from":3884
      , "to":4203
    }
    , {
      "from":3886
      , "to":4203
    }
    , {
      "from":3888
      , "to":4203
    }
    , {
      "from":3890
      , "to":4203
    }
    , {
      "from":3892
      , "to":4203
    }
    , {
      "from":3894
      , "to":4203
    }
    , {
      "from":3896
      , "to":4203
    }
    , {
      "from":3898
      , "to":4203
    }
    , {
      "from":4204
      , "to":4205
    }
    , {
      "from":4205
      , "to":4204
    }
    , {
      "from":4205
      , "to":3821
    }
    , {
      "from":4205
      , "to":3823
    }
    , {
      "from":4205
      , "to":3825
    }
    , {
      "from":4205
      , "to":3826
    }
    , {
      "from":4205
      , "to":3827
    }
    , {
      "from":4205
      , "to":3828
    }
    , {
      "from":4205
      , "to":3829
    }
    , {
      "from":4205
      , "to":3830
    }
    , {
      "from":4205
      , "to":3837
    }
    , {
      "from":3854
      , "to":4205
    }
    , {
      "from":3869
      , "to":4205
    }
    , {
      "from":3871
      , "to":4205
    }
    , {
      "from":3873
      , "to":4205
    }
    , {
      "from":3875
      , "to":4205
    }
    , {
      "from":3877
      , "to":4205
    }
    , {
      "from":3879
      , "to":4205
    }
    , {
      "from":3881
      , "to":4205
    }
    , {
      "from":3883
      , "to":4205
    }
    , {
      "from":3885
      , "to":4205
    }
    , {
      "from":3887
      , "to":4205
    }
    , {
      "from":3889
      , "to":4205
    }
    , {
      "from":3891
      , "to":4205
    }
    , {
      "from":3893
      , "to":4205
    }
    , {
      "from":3895
      , "to":4205
    }
    , {
      "from":3897
      , "to":4205
    }
    , {
      "from":3899
      , "to":4205
    }
    , {
      "from":4208
      , "to":4209
    }
    , {
      "from":4209
      , "to":4208
    }
    , {
      "from":4209
      , "to":3820
    }
    , {
      "from":4209
      , "to":3822
    }
    , {
      "from":4209
      , "to":3824
    }
    , {
      "from":4209
      , "to":3831
    }
    , {
      "from":4209
      , "to":3832
    }
    , {
      "from":4209
      , "to":3833
    }
    , {
      "from":4209
      , "to":3834
    }
    , {
      "from":4209
      , "to":3835
    }
    , {
      "from":4209
      , "to":3851
    }
    , {
      "from":3852
      , "to":4209
    }
    , {
      "from":3868
      , "to":4209
    }
    , {
      "from":3870
      , "to":4209
    }
    , {
      "from":3872
      , "to":4209
    }
    , {
      "from":3874
      , "to":4209
    }
    , {
      "from":3876
      , "to":4209
    }
    , {
      "from":3878
      , "to":4209
    }
    , {
      "from":3880
      , "to":4209
    }
    , {
      "from":3882
      , "to":4209
    }
    , {
      "from":3884
      , "to":4209
    }
    , {
      "from":3886
      , "to":4209
    }
    , {
      "from":3888
      , "to":4209
    }
    , {
      "from":3890
      , "to":4209
    }
    , {
      "from":3892
      , "to":4209
    }
    , {
      "from":3894
      , "to":4209
    }
    , {
      "from":3896
      , "to":4209
    }
    , {
      "from":3898
      , "to":4209
    }
    , {
      "from":4210
      , "to":4211
    }
    , {
      "from":4211
      , "to":4210
    }
    , {
      "from":4211
      , "to":3821
    }
    , {
      "from":4211
      , "to":3823
    }
    , {
      "from":4211
      , "to":3825
    }
    , {
      "from":4211
      , "to":3826
    }
    , {
      "from":4211
      , "to":3827
    }
    , {
      "from":4211
      , "to":3828
    }
    , {
      "from":4211
      , "to":3829
    }
    , {
      "from":4211
      , "to":3830
    }
    , {
      "from":4211
      , "to":3838
    }
    , {
      "from":3855
      , "to":4211
    }
    , {
      "from":3869
      , "to":4211
    }
    , {
      "from":3871
      , "to":4211
    }
    , {
      "from":3873
      , "to":4211
    }
    , {
      "from":3875
      , "to":4211
    }
    , {
      "from":3877
      , "to":4211
    }
    , {
      "from":3879
      , "to":4211
    }
    , {
      "from":3881
      , "to":4211
    }
    , {
      "from":3883
      , "to":4211
    }
    , {
      "from":3885
      , "to":4211
    }
    , {
      "from":3887
      , "to":4211
    }
    , {
      "from":3889
      , "to":4211
    }
    , {
      "from":3891
      , "to":4211
    }
    , {
      "from":3893
      , "to":4211
    }
    , {
      "from":3895
      , "to":4211
    }
    , {
      "from":3897
      , "to":4211
    }
    , {
      "from":3899
      , "to":4211
    }
    , {
      "from":4214
      , "to":4215
    }
    , {
      "from":4215
      , "to":4214
    }
    , {
      "from":4215
      , "to":3820
    }
    , {
      "from":4215
      , "to":3822
    }
    , {
      "from":4215
      , "to":3824
    }
    , {
      "from":4215
      , "to":3831
    }
    , {
      "from":4215
      , "to":3832
    }
    , {
      "from":4215
      , "to":3833
    }
    , {
      "from":4215
      , "to":3834
    }
    , {
      "from":4215
      , "to":3835
    }
    , {
      "from":4215
      , "to":3851
    }
    , {
      "from":3852
      , "to":4215
    }
    , {
      "from":3868
      , "to":4215
    }
    , {
      "from":3870
      , "to":4215
    }
    , {
      "from":3872
      , "to":4215
    }
    , {
      "from":3874
      , "to":4215
    }
    , {
      "from":3876
      , "to":4215
    }
    , {
      "from":3878
      , "to":4215
    }
    , {
      "from":3880
      , "to":4215
    }
    , {
      "from":3882
      , "to":4215
    }
    , {
      "from":3884
      , "to":4215
    }
    , {
      "from":3886
      , "to":4215
    }
    , {
      "from":3888
      , "to":4215
    }
    , {
      "from":3890
      , "to":4215
    }
    , {
      "from":3892
      , "to":4215
    }
    , {
      "from":3894
      , "to":4215
    }
    , {
      "from":3896
      , "to":4215
    }
    , {
      "from":3898
      , "to":4215
    }
    , {
      "from":4216
      , "to":4217
    }
    , {
      "from":4217
      , "to":4216
    }
    , {
      "from":4217
      , "to":3821
    }
    , {
      "from":4217
      , "to":3823
    }
    , {
      "from":4217
      , "to":3825
    }
    , {
      "from":4217
      , "to":3826
    }
    , {
      "from":4217
      , "to":3827
    }
    , {
      "from":4217
      , "to":3828
    }
    , {
      "from":4217
      , "to":3829
    }
    , {
      "from":4217
      , "to":3830
    }
    , {
      "from":4217
      , "to":3839
    }
    , {
      "from":3856
      , "to":4217
    }
    , {
      "from":3869
      , "to":4217
    }
    , {
      "from":3871
      , "to":4217
    }
    , {
      "from":3873
      , "to":4217
    }
    , {
      "from":3875
      , "to":4217
    }
    , {
      "from":3877
      , "to":4217
    }
    , {
      "from":3879
      , "to":4217
    }
    , {
      "from":3881
      , "to":4217
    }
    , {
      "from":3883
      , "to":4217
    }
    , {
      "from":3885
      , "to":4217
    }
    , {
      "from":3887
      , "to":4217
    }
    , {
      "from":3889
      , "to":4217
    }
    , {
      "from":3891
      , "to":4217
    }
    , {
      "from":3893
      , "to":4217
    }
    , {
      "from":3895
      , "to":4217
    }
    , {
      "from":3897
      , "to":4217
    }
    , {
      "from":3899
      , "to":4217
    }
    , {
      "from":4220
      , "to":4221
    }
    , {
      "from":4221
      , "to":4220
    }
    , {
      "from":4221
      , "to":3820
    }
    , {
      "from":4221
      , "to":3822
    }
    , {
      "from":4221
      , "to":3824
    }
    , {
      "from":4221
      , "to":3831
    }
    , {
      "from":4221
      , "to":3832
    }
    , {
      "from":4221
      , "to":3833
    }
    , {
      "from":4221
      , "to":3834
    }
    , {
      "from":4221
      , "to":3835
    }
    , {
      "from":4221
      , "to":3851
    }
    , {
      "from":3852
      , "to":4221
    }
    , {
      "from":3868
      , "to":4221
    }
    , {
      "from":3870
      , "to":4221
    }
    , {
      "from":3872
      , "to":4221
    }
    , {
      "from":3874
      , "to":4221
    }
    , {
      "from":3876
      , "to":4221
    }
    , {
      "from":3878
      , "to":4221
    }
    , {
      "from":3880
      , "to":4221
    }
    , {
      "from":3882
      , "to":4221
    }
    , {
      "from":3884
      , "to":4221
    }
    , {
      "from":3886
      , "to":4221
    }
    , {
      "from":3888
      , "to":4221
    }
    , {
      "from":3890
      , "to":4221
    }
    , {
      "from":3892
      , "to":4221
    }
    , {
      "from":3894
      , "to":4221
    }
    , {
      "from":3896
      , "to":4221
    }
    , {
      "from":3898
      , "to":4221
    }
    , {
      "from":4222
      , "to":4223
    }
    , {
      "from":4223
      , "to":4222
    }
    , {
      "from":4223
      , "to":3821
    }
    , {
      "from":4223
      , "to":3823
    }
    , {
      "from":4223
      , "to":3825
    }
    , {
      "from":4223
      , "to":3826
    }
    , {
      "from":4223
      , "to":3827
    }
    , {
      "from":4223
      , "to":3828
    }
    , {
      "from":4223
      , "to":3829
    }
    , {
      "from":4223
      , "to":3830
    }
    , {
      "from":4223
      , "to":3840
    }
    , {
      "from":3857
      , "to":4223
    }
    , {
      "from":3869
      , "to":4223
    }
    , {
      "from":3871
      , "to":4223
    }
    , {
      "from":3873
      , "to":4223
    }
    , {
      "from":3875
      , "to":4223
    }
    , {
      "from":3877
      , "to":4223
    }
    , {
      "from":3879
      , "to":4223
    }
    , {
      "from":3881
      , "to":4223
    }
    , {
      "from":3883
      , "to":4223
    }
    , {
      "from":3885
      , "to":4223
    }
    , {
      "from":3887
      , "to":4223
    }
    , {
      "from":3889
      , "to":4223
    }
    , {
      "from":3891
      , "to":4223
    }
    , {
      "from":3893
      , "to":4223
    }
    , {
      "from":3895
      , "to":4223
    }
    , {
      "from":3897
      , "to":4223
    }
    , {
      "from":3899
      , "to":4223
    }
    , {
      "from":4226
      , "to":4227
    }
    , {
      "from":4227
      , "to":4226
    }
    , {
      "from":4227
      , "to":3820
    }
    , {
      "from":4227
      , "to":3822
    }
    , {
      "from":4227
      , "to":3824
    }
    , {
      "from":4227
      , "to":3831
    }
    , {
      "from":4227
      , "to":3832
    }
    , {
      "from":4227
      , "to":3833
    }
    , {
      "from":4227
      , "to":3834
    }
    , {
      "from":4227
      , "to":3835
    }
    , {
      "from":4227
      , "to":3851
    }
    , {
      "from":3852
      , "to":4227
    }
    , {
      "from":3868
      , "to":4227
    }
    , {
      "from":3870
      , "to":4227
    }
    , {
      "from":3872
      , "to":4227
    }
    , {
      "from":3874
      , "to":4227
    }
    , {
      "from":3876
      , "to":4227
    }
    , {
      "from":3878
      , "to":4227
    }
    , {
      "from":3880
      , "to":4227
    }
    , {
      "from":3882
      , "to":4227
    }
    , {
      "from":3884
      , "to":4227
    }
    , {
      "from":3886
      , "to":4227
    }
    , {
      "from":3888
      , "to":4227
    }
    , {
      "from":3890
      , "to":4227
    }
    , {
      "from":3892
      , "to":4227
    }
    , {
      "from":3894
      , "to":4227
    }
    , {
      "from":3896
      , "to":4227
    }
    , {
      "from":3898
      , "to":4227
    }
    , {
      "from":4228
      , "to":4229
    }
    , {
      "from":4229
      , "to":4228
    }
    , {
      "from":4229
      , "to":3821
    }
    , {
      "from":4229
      , "to":3823
    }
    , {
      "from":4229
      , "to":3825
    }
    , {
      "from":4229
      , "to":3826
    }
    , {
      "from":4229
      , "to":3827
    }
    , {
      "from":4229
      , "to":3828
    }
    , {
      "from":4229
      , "to":3829
    }
    , {
      "from":4229
      , "to":3830
    }
    , {
      "from":4229
      , "to":3841
    }
    , {
      "from":3858
      , "to":4229
    }
    , {
      "from":3869
      , "to":4229
    }
    , {
      "from":3871
      , "to":4229
    }
    , {
      "from":3873
      , "to":4229
    }
    , {
      "from":3875
      , "to":4229
    }
    , {
      "from":3877
      , "to":4229
    }
    , {
      "from":3879
      , "to":4229
    }
    , {
      "from":3881
      , "to":4229
    }
    , {
      "from":3883
      , "to":4229
    }
    , {
      "from":3885
      , "to":4229
    }
    , {
      "from":3887
      , "to":4229
    }
    , {
      "from":3889
      , "to":4229
    }
    , {
      "from":3891
      , "to":4229
    }
    , {
      "from":3893
      , "to":4229
    }
    , {
      "from":3895
      , "to":4229
    }
    , {
      "from":3897
      , "to":4229
    }
    , {
      "from":3899
      , "to":4229
    }
    , {
      "from":4232
      , "to":4233
    }
    , {
      "from":4233
      , "to":4232
    }
    , {
      "from":4233
      , "to":3820
    }
    , {
      "from":4233
      , "to":3822
    }
    , {
      "from":4233
      , "to":3824
    }
    , {
      "from":4233
      , "to":3831
    }
    , {
      "from":4233
      , "to":3832
    }
    , {
      "from":4233
      , "to":3833
    }
    , {
      "from":4233
      , "to":3834
    }
    , {
      "from":4233
      , "to":3835
    }
    , {
      "from":4233
      , "to":3851
    }
    , {
      "from":3852
      , "to":4233
    }
    , {
      "from":3868
      , "to":4233
    }
    , {
      "from":3870
      , "to":4233
    }
    , {
      "from":3872
      , "to":4233
    }
    , {
      "from":3874
      , "to":4233
    }
    , {
      "from":3876
      , "to":4233
    }
    , {
      "from":3878
      , "to":4233
    }
    , {
      "from":3880
      , "to":4233
    }
    , {
      "from":3882
      , "to":4233
    }
    , {
      "from":3884
      , "to":4233
    }
    , {
      "from":3886
      , "to":4233
    }
    , {
      "from":3888
      , "to":4233
    }
    , {
      "from":3890
      , "to":4233
    }
    , {
      "from":3892
      , "to":4233
    }
    , {
      "from":3894
      , "to":4233
    }
    , {
      "from":3896
      , "to":4233
    }
    , {
      "from":3898
      , "to":4233
    }
    , {
      "from":4234
      , "to":4235
    }
    , {
      "from":4235
      , "to":4234
    }
    , {
      "from":4235
      , "to":3821
    }
    , {
      "from":4235
      , "to":3823
    }
    , {
      "from":4235
      , "to":3825
    }
    , {
      "from":4235
      , "to":3826
    }
    , {
      "from":4235
      , "to":3827
    }
    , {
      "from":4235
      , "to":3828
    }
    , {
      "from":4235
      , "to":3829
    }
    , {
      "from":4235
      , "to":3830
    }
    , {
      "from":4235
      , "to":3842
    }
    , {
      "from":3859
      , "to":4235
    }
    , {
      "from":3869
      , "to":4235
    }
    , {
      "from":3871
      , "to":4235
    }
    , {
      "from":3873
      , "to":4235
    }
    , {
      "from":3875
      , "to":4235
    }
    , {
      "from":3877
      , "to":4235
    }
    , {
      "from":3879
      , "to":4235
    }
    , {
      "from":3881
      , "to":4235
    }
    , {
      "from":3883
      , "to":4235
    }
    , {
      "from":3885
      , "to":4235
    }
    , {
      "from":3887
      , "to":4235
    }
    , {
      "from":3889
      , "to":4235
    }
    , {
      "from":3891
      , "to":4235
    }
    , {
      "from":3893
      , "to":4235
    }
    , {
      "from":3895
      , "to":4235
    }
    , {
      "from":3897
      , "to":4235
    }
    , {
      "from":3899
      , "to":4235
    }
    , {
      "from":4238
      , "to":4239
    }
    , {
      "from":4239
      , "to":4238
    }
    , {
      "from":4239
      , "to":3820
    }
    , {
      "from":4239
      , "to":3822
    }
    , {
      "from":4239
      , "to":3824
    }
    , {
      "from":4239
      , "to":3831
    }
    , {
      "from":4239
      , "to":3832
    }
    , {
      "from":4239
      , "to":3833
    }
    , {
      "from":4239
      , "to":3834
    }
    , {
      "from":4239
      , "to":3835
    }
    , {
      "from":4239
      , "to":3851
    }
    , {
      "from":3852
      , "to":4239
    }
    , {
      "from":3868
      , "to":4239
    }
    , {
      "from":3870
      , "to":4239
    }
    , {
      "from":3872
      , "to":4239
    }
    , {
      "from":3874
      , "to":4239
    }
    , {
      "from":3876
      , "to":4239
    }
    , {
      "from":3878
      , "to":4239
    }
    , {
      "from":3880
      , "to":4239
    }
    , {
      "from":3882
      , "to":4239
    }
    , {
      "from":3884
      , "to":4239
    }
    , {
      "from":3886
      , "to":4239
    }
    , {
      "from":3888
      , "to":4239
    }
    , {
      "from":3890
      , "to":4239
    }
    , {
      "from":3892
      , "to":4239
    }
    , {
      "from":3894
      , "to":4239
    }
    , {
      "from":3896
      , "to":4239
    }
    , {
      "from":3898
      , "to":4239
    }
    , {
      "from":4240
      , "to":4241
    }
    , {
      "from":4241
      , "to":4240
    }
    , {
      "from":4241
      , "to":3821
    }
    , {
      "from":4241
      , "to":3823
    }
    , {
      "from":4241
      , "to":3825
    }
    , {
      "from":4241
      , "to":3826
    }
    , {
      "from":4241
      , "to":3827
    }
    , {
      "from":4241
      , "to":3828
    }
    , {
      "from":4241
      , "to":3829
    }
    , {
      "from":4241
      , "to":3830
    }
    , {
      "from":4241
      , "to":3843
    }
    , {
      "from":3860
      , "to":4241
    }
    , {
      "from":3869
      , "to":4241
    }
    , {
      "from":3871
      , "to":4241
    }
    , {
      "from":3873
      , "to":4241
    }
    , {
      "from":3875
      , "to":4241
    }
    , {
      "from":3877
      , "to":4241
    }
    , {
      "from":3879
      , "to":4241
    }
    , {
      "from":3881
      , "to":4241
    }
    , {
      "from":3883
      , "to":4241
    }
    , {
      "from":3885
      , "to":4241
    }
    , {
      "from":3887
      , "to":4241
    }
    , {
      "from":3889
      , "to":4241
    }
    , {
      "from":3891
      , "to":4241
    }
    , {
      "from":3893
      , "to":4241
    }
    , {
      "from":3895
      , "to":4241
    }
    , {
      "from":3897
      , "to":4241
    }
    , {
      "from":3899
      , "to":4241
    }
    , {
      "from":4244
      , "to":4245
    }
    , {
      "from":4245
      , "to":4244
    }
    , {
      "from":4245
      , "to":3820
    }
    , {
      "from":4245
      , "to":3822
    }
    , {
      "from":4245
      , "to":3824
    }
    , {
      "from":4245
      , "to":3831
    }
    , {
      "from":4245
      , "to":3832
    }
    , {
      "from":4245
      , "to":3833
    }
    , {
      "from":4245
      , "to":3834
    }
    , {
      "from":4245
      , "to":3835
    }
    , {
      "from":4245
      , "to":3851
    }
    , {
      "from":3852
      , "to":4245
    }
    , {
      "from":3868
      , "to":4245
    }
    , {
      "from":3870
      , "to":4245
    }
    , {
      "from":3872
      , "to":4245
    }
    , {
      "from":3874
      , "to":4245
    }
    , {
      "from":3876
      , "to":4245
    }
    , {
      "from":3878
      , "to":4245
    }
    , {
      "from":3880
      , "to":4245
    }
    , {
      "from":3882
      , "to":4245
    }
    , {
      "from":3884
      , "to":4245
    }
    , {
      "from":3886
      , "to":4245
    }
    , {
      "from":3888
      , "to":4245
    }
    , {
      "from":3890
      , "to":4245
    }
    , {
      "from":3892
      , "to":4245
    }
    , {
      "from":3894
      , "to":4245
    }
    , {
      "from":3896
      , "to":4245
    }
    , {
      "from":3898
      , "to":4245
    }
    , {
      "from":4246
      , "to":4247
    }
    , {
      "from":4247
      , "to":4246
    }
    , {
      "from":4247
      , "to":3821
    }
    , {
      "from":4247
      , "to":3823
    }
    , {
      "from":4247
      , "to":3825
    }
    , {
      "from":4247
      , "to":3826
    }
    , {
      "from":4247
      , "to":3827
    }
    , {
      "from":4247
      , "to":3828
    }
    , {
      "from":4247
      , "to":3829
    }
    , {
      "from":4247
      , "to":3830
    }
    , {
      "from":4247
      , "to":3844
    }
    , {
      "from":3861
      , "to":4247
    }
    , {
      "from":3869
      , "to":4247
    }
    , {
      "from":3871
      , "to":4247
    }
    , {
      "from":3873
      , "to":4247
    }
    , {
      "from":3875
      , "to":4247
    }
    , {
      "from":3877
      , "to":4247
    }
    , {
      "from":3879
      , "to":4247
    }
    , {
      "from":3881
      , "to":4247
    }
    , {
      "from":3883
      , "to":4247
    }
    , {
      "from":3885
      , "to":4247
    }
    , {
      "from":3887
      , "to":4247
    }
    , {
      "from":3889
      , "to":4247
    }
    , {
      "from":3891
      , "to":4247
    }
    , {
      "from":3893
      , "to":4247
    }
    , {
      "from":3895
      , "to":4247
    }
    , {
      "from":3897
      , "to":4247
    }
    , {
      "from":3899
      , "to":4247
    }
    , {
      "from":4250
      , "to":4251
    }
    , {
      "from":4251
      , "to":4250
    }
    , {
      "from":4251
      , "to":3820
    }
    , {
      "from":4251
      , "to":3822
    }
    , {
      "from":4251
      , "to":3824
    }
    , {
      "from":4251
      , "to":3831
    }
    , {
      "from":4251
      , "to":3832
    }
    , {
      "from":4251
      , "to":3833
    }
    , {
      "from":4251
      , "to":3834
    }
    , {
      "from":4251
      , "to":3835
    }
    , {
      "from":4251
      , "to":3851
    }
    , {
      "from":3852
      , "to":4251
    }
    , {
      "from":3868
      , "to":4251
    }
    , {
      "from":3870
      , "to":4251
    }
    , {
      "from":3872
      , "to":4251
    }
    , {
      "from":3874
      , "to":4251
    }
    , {
      "from":3876
      , "to":4251
    }
    , {
      "from":3878
      , "to":4251
    }
    , {
      "from":3880
      , "to":4251
    }
    , {
      "from":3882
      , "to":4251
    }
    , {
      "from":3884
      , "to":4251
    }
    , {
      "from":3886
      , "to":4251
    }
    , {
      "from":3888
      , "to":4251
    }
    , {
      "from":3890
      , "to":4251
    }
    , {
      "from":3892
      , "to":4251
    }
    , {
      "from":3894
      , "to":4251
    }
    , {
      "from":3896
      , "to":4251
    }
    , {
      "from":3898
      , "to":4251
    }
    , {
      "from":4252
      , "to":4253
    }
    , {
      "from":4253
      , "to":4252
    }
    , {
      "from":4253
      , "to":3821
    }
    , {
      "from":4253
      , "to":3823
    }
    , {
      "from":4253
      , "to":3825
    }
    , {
      "from":4253
      , "to":3826
    }
    , {
      "from":4253
      , "to":3827
    }
    , {
      "from":4253
      , "to":3828
    }
    , {
      "from":4253
      , "to":3829
    }
    , {
      "from":4253
      , "to":3830
    }
    , {
      "from":4253
      , "to":3845
    }
    , {
      "from":3862
      , "to":4253
    }
    , {
      "from":3869
      , "to":4253
    }
    , {
      "from":3871
      , "to":4253
    }
    , {
      "from":3873
      , "to":4253
    }
    , {
      "from":3875
      , "to":4253
    }
    , {
      "from":3877
      , "to":4253
    }
    , {
      "from":3879
      , "to":4253
    }
    , {
      "from":3881
      , "to":4253
    }
    , {
      "from":3883
      , "to":4253
    }
    , {
      "from":3885
      , "to":4253
    }
    , {
      "from":3887
      , "to":4253
    }
    , {
      "from":3889
      , "to":4253
    }
    , {
      "from":3891
      , "to":4253
    }
    , {
      "from":3893
      , "to":4253
    }
    , {
      "from":3895
      , "to":4253
    }
    , {
      "from":3897
      , "to":4253
    }
    , {
      "from":3899
      , "to":4253
    }
    , {
      "from":4256
      , "to":4257
    }
    , {
      "from":4257
      , "to":4256
    }
    , {
      "from":4257
      , "to":3820
    }
    , {
      "from":4257
      , "to":3822
    }
    , {
      "from":4257
      , "to":3824
    }
    , {
      "from":4257
      , "to":3831
    }
    , {
      "from":4257
      , "to":3832
    }
    , {
      "from":4257
      , "to":3833
    }
    , {
      "from":4257
      , "to":3834
    }
    , {
      "from":4257
      , "to":3835
    }
    , {
      "from":4257
      , "to":3851
    }
    , {
      "from":3852
      , "to":4257
    }
    , {
      "from":3868
      , "to":4257
    }
    , {
      "from":3870
      , "to":4257
    }
    , {
      "from":3872
      , "to":4257
    }
    , {
      "from":3874
      , "to":4257
    }
    , {
      "from":3876
      , "to":4257
    }
    , {
      "from":3878
      , "to":4257
    }
    , {
      "from":3880
      , "to":4257
    }
    , {
      "from":3882
      , "to":4257
    }
    , {
      "from":3884
      , "to":4257
    }
    , {
      "from":3886
      , "to":4257
    }
    , {
      "from":3888
      , "to":4257
    }
    , {
      "from":3890
      , "to":4257
    }
    , {
      "from":3892
      , "to":4257
    }
    , {
      "from":3894
      , "to":4257
    }
    , {
      "from":3896
      , "to":4257
    }
    , {
      "from":3898
      , "to":4257
    }
    , {
      "from":4258
      , "to":4259
    }
    , {
      "from":4259
      , "to":4258
    }
    , {
      "from":4259
      , "to":3821
    }
    , {
      "from":4259
      , "to":3823
    }
    , {
      "from":4259
      , "to":3825
    }
    , {
      "from":4259
      , "to":3826
    }
    , {
      "from":4259
      , "to":3827
    }
    , {
      "from":4259
      , "to":3828
    }
    , {
      "from":4259
      , "to":3829
    }
    , {
      "from":4259
      , "to":3830
    }
    , {
      "from":4259
      , "to":3846
    }
    , {
      "from":3863
      , "to":4259
    }
    , {
      "from":3869
      , "to":4259
    }
    , {
      "from":3871
      , "to":4259
    }
    , {
      "from":3873
      , "to":4259
    }
    , {
      "from":3875
      , "to":4259
    }
    , {
      "from":3877
      , "to":4259
    }
    , {
      "from":3879
      , "to":4259
    }
    , {
      "from":3881
      , "to":4259
    }
    , {
      "from":3883
      , "to":4259
    }
    , {
      "from":3885
      , "to":4259
    }
    , {
      "from":3887
      , "to":4259
    }
    , {
      "from":3889
      , "to":4259
    }
    , {
      "from":3891
      , "to":4259
    }
    , {
      "from":3893
      , "to":4259
    }
    , {
      "from":3895
      , "to":4259
    }
    , {
      "from":3897
      , "to":4259
    }
    , {
      "from":3899
      , "to":4259
    }
    , {
      "from":4262
      , "to":4263
    }
    , {
      "from":4263
      , "to":4262
    }
    , {
      "from":4263
      , "to":3820
    }
    , {
      "from":4263
      , "to":3822
    }
    , {
      "from":4263
      , "to":3824
    }
    , {
      "from":4263
      , "to":3831
    }
    , {
      "from":4263
      , "to":3832
    }
    , {
      "from":4263
      , "to":3833
    }
    , {
      "from":4263
      , "to":3834
    }
    , {
      "from":4263
      , "to":3835
    }
    , {
      "from":4263
      , "to":3851
    }
    , {
      "from":3852
      , "to":4263
    }
    , {
      "from":3868
      , "to":4263
    }
    , {
      "from":3870
      , "to":4263
    }
    , {
      "from":3872
      , "to":4263
    }
    , {
      "from":3874
      , "to":4263
    }
    , {
      "from":3876
      , "to":4263
    }
    , {
      "from":3878
      , "to":4263
    }
    , {
      "from":3880
      , "to":4263
    }
    , {
      "from":3882
      , "to":4263
    }
    , {
      "from":3884
      , "to":4263
    }
    , {
      "from":3886
      , "to":4263
    }
    , {
      "from":3888
      , "to":4263
    }
    , {
      "from":3890
      , "to":4263
    }
    , {
      "from":3892
      , "to":4263
    }
    , {
      "from":3894
      , "to":4263
    }
    , {
      "from":3896
      , "to":4263
    }
    , {
      "from":3898
      , "to":4263
    }
    , {
      "from":4264
      , "to":4265
    }
    , {
      "from":4265
      , "to":4264
    }
    , {
      "from":4265
      , "to":3821
    }
    , {
      "from":4265
      , "to":3823
    }
    , {
      "from":4265
      , "to":3825
    }
    , {
      "from":4265
      , "to":3826
    }
    , {
      "from":4265
      , "to":3827
    }
    , {
      "from":4265
      , "to":3828
    }
    , {
      "from":4265
      , "to":3829
    }
    , {
      "from":4265
      , "to":3830
    }
    , {
      "from":4265
      , "to":3847
    }
    , {
      "from":3864
      , "to":4265
    }
    , {
      "from":3869
      , "to":4265
    }
    , {
      "from":3871
      , "to":4265
    }
    , {
      "from":3873
      , "to":4265
    }
    , {
      "from":3875
      , "to":4265
    }
    , {
      "from":3877
      , "to":4265
    }
    , {
      "from":3879
      , "to":4265
    }
    , {
      "from":3881
      , "to":4265
    }
    , {
      "from":3883
      , "to":4265
    }
    , {
      "from":3885
      , "to":4265
    }
    , {
      "from":3887
      , "to":4265
    }
    , {
      "from":3889
      , "to":4265
    }
    , {
      "from":3891
      , "to":4265
    }
    , {
      "from":3893
      , "to":4265
    }
    , {
      "from":3895
      , "to":4265
    }
    , {
      "from":3897
      , "to":4265
    }
    , {
      "from":3899
      , "to":4265
    }
    , {
      "from":4268
      , "to":4269
    }
    , {
      "from":4269
      , "to":4268
    }
    , {
      "from":4269
      , "to":3820
    }
    , {
      "from":4269
      , "to":3822
    }
    , {
      "from":4269
      , "to":3824
    }
    , {
      "from":4269
      , "to":3831
    }
    , {
      "from":4269
      , "to":3832
    }
    , {
      "from":4269
      , "to":3833
    }
    , {
      "from":4269
      , "to":3834
    }
    , {
      "from":4269
      , "to":3835
    }
    , {
      "from":4269
      , "to":3851
    }
    , {
      "from":3852
      , "to":4269
    }
    , {
      "from":3868
      , "to":4269
    }
    , {
      "from":3870
      , "to":4269
    }
    , {
      "from":3872
      , "to":4269
    }
    , {
      "from":3874
      , "to":4269
    }
    , {
      "from":3876
      , "to":4269
    }
    , {
      "from":3878
      , "to":4269
    }
    , {
      "from":3880
      , "to":4269
    }
    , {
      "from":3882
      , "to":4269
    }
    , {
      "from":3884
      , "to":4269
    }
    , {
      "from":3886
      , "to":4269
    }
    , {
      "from":3888
      , "to":4269
    }
    , {
      "from":3890
      , "to":4269
    }
    , {
      "from":3892
      , "to":4269
    }
    , {
      "from":3894
      , "to":4269
    }
    , {
      "from":3896
      , "to":4269
    }
    , {
      "from":3898
      , "to":4269
    }
    , {
      "from":4270
      , "to":4271
    }
    , {
      "from":4271
      , "to":4270
    }
    , {
      "from":4271
      , "to":3821
    }
    , {
      "from":4271
      , "to":3823
    }
    , {
      "from":4271
      , "to":3825
    }
    , {
      "from":4271
      , "to":3826
    }
    , {
      "from":4271
      , "to":3827
    }
    , {
      "from":4271
      , "to":3828
    }
    , {
      "from":4271
      , "to":3829
    }
    , {
      "from":4271
      , "to":3830
    }
    , {
      "from":4271
      , "to":3848
    }
    , {
      "from":3865
      , "to":4271
    }
    , {
      "from":3869
      , "to":4271
    }
    , {
      "from":3871
      , "to":4271
    }
    , {
      "from":3873
      , "to":4271
    }
    , {
      "from":3875
      , "to":4271
    }
    , {
      "from":3877
      , "to":4271
    }
    , {
      "from":3879
      , "to":4271
    }
    , {
      "from":3881
      , "to":4271
    }
    , {
      "from":3883
      , "to":4271
    }
    , {
      "from":3885
      , "to":4271
    }
    , {
      "from":3887
      , "to":4271
    }
    , {
      "from":3889
      , "to":4271
    }
    , {
      "from":3891
      , "to":4271
    }
    , {
      "from":3893
      , "to":4271
    }
    , {
      "from":3895
      , "to":4271
    }
    , {
      "from":3897
      , "to":4271
    }
    , {
      "from":3899
      , "to":4271
    }
    , {
      "from":4274
      , "to":4275
    }
    , {
      "from":4275
      , "to":4274
    }
    , {
      "from":4275
      , "to":3820
    }
    , {
      "from":4275
      , "to":3822
    }
    , {
      "from":4275
      , "to":3824
    }
    , {
      "from":4275
      , "to":3831
    }
    , {
      "from":4275
      , "to":3832
    }
    , {
      "from":4275
      , "to":3833
    }
    , {
      "from":4275
      , "to":3834
    }
    , {
      "from":4275
      , "to":3835
    }
    , {
      "from":4275
      , "to":3851
    }
    , {
      "from":3852
      , "to":4275
    }
    , {
      "from":3868
      , "to":4275
    }
    , {
      "from":3870
      , "to":4275
    }
    , {
      "from":3872
      , "to":4275
    }
    , {
      "from":3874
      , "to":4275
    }
    , {
      "from":3876
      , "to":4275
    }
    , {
      "from":3878
      , "to":4275
    }
    , {
      "from":3880
      , "to":4275
    }
    , {
      "from":3882
      , "to":4275
    }
    , {
      "from":3884
      , "to":4275
    }
    , {
      "from":3886
      , "to":4275
    }
    , {
      "from":3888
      , "to":4275
    }
    , {
      "from":3890
      , "to":4275
    }
    , {
      "from":3892
      , "to":4275
    }
    , {
      "from":3894
      , "to":4275
    }
    , {
      "from":3896
      , "to":4275
    }
    , {
      "from":3898
      , "to":4275
    }
    , {
      "from":4276
      , "to":4277
    }
    , {
      "from":4277
      , "to":4276
    }
    , {
      "from":4277
      , "to":3821
    }
    , {
      "from":4277
      , "to":3823
    }
    , {
      "from":4277
      , "to":3825
    }
    , {
      "from":4277
      , "to":3826
    }
    , {
      "from":4277
      , "to":3827
    }
    , {
      "from":4277
      , "to":3828
    }
    , {
      "from":4277
      , "to":3829
    }
    , {
      "from":4277
      , "to":3830
    }
    , {
      "from":4277
      , "to":3849
    }
    , {
      "from":3866
      , "to":4277
    }
    , {
      "from":3869
      , "to":4277
    }
    , {
      "from":3871
      , "to":4277
    }
    , {
      "from":3873
      , "to":4277
    }
    , {
      "from":3875
      , "to":4277
    }
    , {
      "from":3877
      , "to":4277
    }
    , {
      "from":3879
      , "to":4277
    }
    , {
      "from":3881
      , "to":4277
    }
    , {
      "from":3883
      , "to":4277
    }
    , {
      "from":3885
      , "to":4277
    }
    , {
      "from":3887
      , "to":4277
    }
    , {
      "from":3889
      , "to":4277
    }
    , {
      "from":3891
      , "to":4277
    }
    , {
      "from":3893
      , "to":4277
    }
    , {
      "from":3895
      , "to":4277
    }
    , {
      "from":3897
      , "to":4277
    }
    , {
      "from":3899
      , "to":4277
    }
    , {
      "from":4280
      , "to":4281
    }
    , {
      "from":4281
      , "to":4280
    }
    , {
      "from":4281
      , "to":3820
    }
    , {
      "from":4281
      , "to":3822
    }
    , {
      "from":4281
      , "to":3824
    }
    , {
      "from":4281
      , "to":3831
    }
    , {
      "from":4281
      , "to":3832
    }
    , {
      "from":4281
      , "to":3833
    }
    , {
      "from":4281
      , "to":3834
    }
    , {
      "from":4281
      , "to":3835
    }
    , {
      "from":4281
      , "to":3851
    }
    , {
      "from":3852
      , "to":4281
    }
    , {
      "from":3868
      , "to":4281
    }
    , {
      "from":3870
      , "to":4281
    }
    , {
      "from":3872
      , "to":4281
    }
    , {
      "from":3874
      , "to":4281
    }
    , {
      "from":3876
      , "to":4281
    }
    , {
      "from":3878
      , "to":4281
    }
    , {
      "from":3880
      , "to":4281
    }
    , {
      "from":3882
      , "to":4281
    }
    , {
      "from":3884
      , "to":4281
    }
    , {
      "from":3886
      , "to":4281
    }
    , {
      "from":3888
      , "to":4281
    }
    , {
      "from":3890
      , "to":4281
    }
    , {
      "from":3892
      , "to":4281
    }
    , {
      "from":3894
      , "to":4281
    }
    , {
      "from":3896
      , "to":4281
    }
    , {
      "from":3898
      , "to":4281
    }
    , {
      "from":4282
      , "to":4283
    }
    , {
      "from":4283
      , "to":4282
    }
    , {
      "from":4283
      , "to":3821
    }
    , {
      "from":4283
      , "to":3823
    }
    , {
      "from":4283
      , "to":3825
    }
    , {
      "from":4283
      , "to":3826
    }
    , {
      "from":4283
      , "to":3827
    }
    , {
      "from":4283
      , "to":3828
    }
    , {
      "from":4283
      , "to":3829
    }
    , {
      "from":4283
      , "to":3830
    }
    , {
      "from":4283
      , "to":3850
    }
    , {
      "from":3867
      , "to":4283
    }
    , {
      "from":3869
      , "to":4283
    }
    , {
      "from":3871
      , "to":4283
    }
    , {
      "from":3873
      , "to":4283
    }
    , {
      "from":3875
      , "to":4283
    }
    , {
      "from":3877
      , "to":4283
    }
    , {
      "from":3879
      , "to":4283
    }
    , {
      "from":3881
      , "to":4283
    }
    , {
      "from":3883
      , "to":4283
    }
    , {
      "from":3885
      , "to":4283
    }
    , {
      "from":3887
      , "to":4283
    }
    , {
      "from":3889
      , "to":4283
    }
    , {
      "from":3891
      , "to":4283
    }
    , {
      "from":3893
      , "to":4283
    }
    , {
      "from":3895
      , "to":4283
    }
    , {
      "from":3897
      , "to":4283
    }
    , {
      "from":3899
      , "to":4283
    }
  ]
}
