<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="binBCDiterative.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="binBCDiter.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="binBCDiter.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="binBCDiter.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="binBCDiter.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="binBCDiter.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="binBCDiter.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="binBCDiter.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="binBCDiter.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="binBCDiter.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="binBCDiter.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="binBCDiter.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="binBCDiter.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="binBCDiter.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="binBCDiter.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="binBCDiter.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="binBCDiter.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="binBCDiter.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="binBCDiter.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="binBCDiter.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="binBCDiter.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="binBCDiter.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="binBCDiter.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="binBCDiter.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="binBCDiter_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="binBCDiter_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="binBCDiter_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="binBCDiter_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="binBCDiter_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="binBCDiter_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="binBCDiter_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="binBCDiter_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="binBCDiter_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="binBCDiter_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="binBCDiter_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="binBCDiter_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="binBCDiter_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="binBCDiter_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="binBCDiter_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="binBCDiterative.ntrc_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="binbcditer.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="binbcditer.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="binbcditer.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1355079503" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1355079503">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1355079503" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1095515961197443563" xil_pn:start_ts="1355079503">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1355079503" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-715860881890268934" xil_pn:start_ts="1355079503">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1355079503" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1355079503">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1355079503" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="630812883656844397" xil_pn:start_ts="1355079503">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1355079503" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1355079503">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1355079503" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5926902039827009404" xil_pn:start_ts="1355079503">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1391279367" xil_pn:in_ck="-7434987126225354727" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="1678967152378869897" xil_pn:start_ts="1391279339">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="binBCDiter.lso"/>
      <outfile xil_pn:name="binBCDiter.ngc"/>
      <outfile xil_pn:name="binBCDiter.ngr"/>
      <outfile xil_pn:name="binBCDiter.prj"/>
      <outfile xil_pn:name="binBCDiter.stx"/>
      <outfile xil_pn:name="binBCDiter.syr"/>
      <outfile xil_pn:name="binBCDiter.xst"/>
      <outfile xil_pn:name="binBCDiter_xst.xrpt"/>
      <outfile xil_pn:name="binBCDiterative.ntrc_log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1355079513" xil_pn:in_ck="2911031106353352930" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8767146287109767064" xil_pn:start_ts="1355079513">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1391279379" xil_pn:in_ck="-4953179413962391042" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-170027291837231269" xil_pn:start_ts="1391279367">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="binBCDiter.bld"/>
      <outfile xil_pn:name="binBCDiter.ngd"/>
      <outfile xil_pn:name="binBCDiter_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1391279401" xil_pn:in_ck="-5253057641642542177" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="4231579789682791685" xil_pn:start_ts="1391279379">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="binBCDiter.pcf"/>
      <outfile xil_pn:name="binBCDiter_map.map"/>
      <outfile xil_pn:name="binBCDiter_map.mrp"/>
      <outfile xil_pn:name="binBCDiter_map.ncd"/>
      <outfile xil_pn:name="binBCDiter_map.ngm"/>
      <outfile xil_pn:name="binBCDiter_map.xrpt"/>
      <outfile xil_pn:name="binBCDiter_summary.xml"/>
      <outfile xil_pn:name="binBCDiter_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1391279429" xil_pn:in_ck="7268512206129635800" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1391279401">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="binBCDiter.ncd"/>
      <outfile xil_pn:name="binBCDiter.pad"/>
      <outfile xil_pn:name="binBCDiter.par"/>
      <outfile xil_pn:name="binBCDiter.ptwx"/>
      <outfile xil_pn:name="binBCDiter.unroutes"/>
      <outfile xil_pn:name="binBCDiter.xpi"/>
      <outfile xil_pn:name="binBCDiter_pad.csv"/>
      <outfile xil_pn:name="binBCDiter_pad.txt"/>
      <outfile xil_pn:name="binBCDiter_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1391279447" xil_pn:in_ck="3830305931347014425" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1391279429">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="binBCDiter.bgn"/>
      <outfile xil_pn:name="binBCDiter.bit"/>
      <outfile xil_pn:name="binBCDiter.drc"/>
      <outfile xil_pn:name="binBCDiter.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1391279429" xil_pn:in_ck="-2562619735281695589" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="-1758799009971969896" xil_pn:start_ts="1391279418">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="binBCDiter.twr"/>
      <outfile xil_pn:name="binBCDiter.twx"/>
    </transform>
  </transforms>

</generated_project>
