static inline void F_1 ( unsigned long V_1 , unsigned long V_2 )\r\n{\r\nunsigned long V_3 ;\r\n__asm__ __volatile__(\r\n" .set push # indy_sc_wipe \n"\r\n" .set noreorder \n"\r\n" .set mips3 \n"\r\n" .set noat \n"\r\n" mfc0 %2, $12 \n"\r\n" li $1, 0x80 # Go 64 bit \n"\r\n" mtc0 $1, $12 \n"\r\n" \n"\r\n" # \n"\r\n" # Open code a dli $1, 0x9000000080000000 \n"\r\n" # \n"\r\n" # Required because binutils 2.25 will happily accept \n"\r\n" # 64 bit instructions in .set mips3 mode but puke on \n"\r\n" # 64 bit constants when generating 32 bit ELF \n"\r\n" # \n"\r\n" lui $1,0x9000 \n"\r\n" dsll $1,$1,0x10 \n"\r\n" ori $1,$1,0x8000 \n"\r\n" dsll $1,$1,0x10 \n"\r\n" \n"\r\n" or %0, $1 # first line to flush \n"\r\n" or %1, $1 # last line to flush \n"\r\n" .set at \n"\r\n" \n"\r\n"1: sw $0, 0(%0) \n"\r\n" bne %0, %1, 1b \n"\r\n" daddu %0, 32 \n"\r\n" \n"\r\n" mtc0 %2, $12 # Back to 32 bit \n"\r\n" nop # pipeline hazard \n"\r\n" nop \n"\r\n" nop \n"\r\n" nop \n"\r\n" .set pop \n"\r\n: "=r" (first), "=r" (last), "=&r" (tmp)\r\n: "0" (first), "1" (last));\r\n}\r\nstatic void F_2 ( unsigned long V_4 , unsigned long V_5 )\r\n{\r\nunsigned long V_6 , V_7 ;\r\nunsigned long V_8 ;\r\n#ifdef F_3\r\nF_4 ( L_1 , V_4 , V_5 ) ;\r\n#endif\r\nF_5 ( V_5 == 0 ) ;\r\nV_6 = F_6 ( V_4 ) ;\r\nV_7 = F_6 ( V_4 + V_5 - 1 ) ;\r\nF_7 ( V_8 ) ;\r\nif ( V_6 <= V_7 ) {\r\nF_1 ( V_6 , V_7 ) ;\r\ngoto V_9;\r\n}\r\nF_1 ( V_6 , V_10 - V_11 ) ;\r\nF_1 ( 0 , V_7 ) ;\r\nV_9:\r\nF_8 ( V_8 ) ;\r\n}\r\nstatic void F_9 ( void )\r\n{\r\nunsigned long V_4 , V_12 , V_13 ;\r\n#ifdef F_3\r\nF_4 ( L_2 ) ;\r\n#endif\r\n__asm__ __volatile__(\r\n".set\tpush\n\t"\r\n".set\tnoreorder\n\t"\r\n".set\tmips3\n\t"\r\n"mfc0\t%2, $12\n\t"\r\n"nop; nop; nop; nop;\n\t"\r\n"li\t%1, 0x80\n\t"\r\n"mtc0\t%1, $12\n\t"\r\n"nop; nop; nop; nop;\n\t"\r\n"li\t%0, 0x1\n\t"\r\n"dsll\t%0, 31\n\t"\r\n"lui\t%1, 0x9000\n\t"\r\n"dsll32\t%1, 0\n\t"\r\n"or\t%0, %1, %0\n\t"\r\n"sb\t$0, 0(%0)\n\t"\r\n"mtc0\t$0, $12\n\t"\r\n"nop; nop; nop; nop;\n\t"\r\n"mtc0\t%2, $12\n\t"\r\n"nop; nop; nop; nop;\n\t"\r\n".set\tpop"\r\n: "=r" (tmp1), "=r" (tmp2), "=r" (addr));\r\n}\r\nstatic void F_10 ( void )\r\n{\r\nunsigned long V_12 , V_13 , V_14 ;\r\n#ifdef F_3\r\nF_4 ( L_3 ) ;\r\n#endif\r\n__asm__ __volatile__(\r\n".set\tpush\n\t"\r\n".set\tnoreorder\n\t"\r\n".set\tmips3\n\t"\r\n"li\t%0, 0x1\n\t"\r\n"dsll\t%0, 31\n\t"\r\n"lui\t%1, 0x9000\n\t"\r\n"dsll32\t%1, 0\n\t"\r\n"or\t%0, %1, %0\n\t"\r\n"mfc0\t%2, $12\n\t"\r\n"nop; nop; nop; nop\n\t"\r\n"li\t%1, 0x80\n\t"\r\n"mtc0\t%1, $12\n\t"\r\n"nop; nop; nop; nop\n\t"\r\n"sh\t$0, 0(%0)\n\t"\r\n"mtc0\t$0, $12\n\t"\r\n"nop; nop; nop; nop\n\t"\r\n"mtc0\t%2, $12\n\t"\r\n"nop; nop; nop; nop\n\t"\r\n".set\tpop"\r\n: "=r" (tmp1), "=r" (tmp2), "=r" (tmp3));\r\n}\r\nstatic inline int T_1 F_11 ( void )\r\n{\r\nunsigned int V_5 = F_12 ( & V_15 -> V_16 , 17 ) ;\r\nif ( V_5 == 0 )\r\nreturn 0 ;\r\nV_5 <<= V_17 ;\r\nF_4 ( V_18 L_4 ,\r\nV_5 >> 10 ) ;\r\nV_19 = V_5 ;\r\nreturn 1 ;\r\n}\r\nvoid F_13 ( void )\r\n{\r\nif ( F_11 () ) {\r\nF_9 () ;\r\nV_20 = & V_21 ;\r\n}\r\n}
