
Delta.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011174  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001d58  08011418  08011418  00021418  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013170  08013170  00030250  2**0
                  CONTENTS
  4 .ARM          00000008  08013170  08013170  00023170  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013178  08013178  00030250  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013178  08013178  00023178  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801317c  0801317c  0002317c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000250  24000000  08013180  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007c4  24000250  080133d0  00030250  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  24000a14  080133d0  00030a14  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00030250  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c352  00000000  00000000  0003027e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003443  00000000  00000000  0004c5d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001298  00000000  00000000  0004fa18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001130  00000000  00000000  00050cb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000541e  00000000  00000000  00051de0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ea80  00000000  00000000  000571fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00165b66  00000000  00000000  00075c7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001db7e4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006034  00000000  00000000  001db834  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000250 	.word	0x24000250
 80002bc:	00000000 	.word	0x00000000
 80002c0:	080113fc 	.word	0x080113fc

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000254 	.word	0x24000254
 80002dc:	080113fc 	.word	0x080113fc

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_drsub>:
 8000390:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000394:	e002      	b.n	800039c <__adddf3>
 8000396:	bf00      	nop

08000398 <__aeabi_dsub>:
 8000398:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800039c <__adddf3>:
 800039c:	b530      	push	{r4, r5, lr}
 800039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003a6:	ea94 0f05 	teq	r4, r5
 80003aa:	bf08      	it	eq
 80003ac:	ea90 0f02 	teqeq	r0, r2
 80003b0:	bf1f      	itttt	ne
 80003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003c2:	f000 80e2 	beq.w	800058a <__adddf3+0x1ee>
 80003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ce:	bfb8      	it	lt
 80003d0:	426d      	neglt	r5, r5
 80003d2:	dd0c      	ble.n	80003ee <__adddf3+0x52>
 80003d4:	442c      	add	r4, r5
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	ea82 0000 	eor.w	r0, r2, r0
 80003e2:	ea83 0101 	eor.w	r1, r3, r1
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	2d36      	cmp	r5, #54	; 0x36
 80003f0:	bf88      	it	hi
 80003f2:	bd30      	pophi	{r4, r5, pc}
 80003f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000404:	d002      	beq.n	800040c <__adddf3+0x70>
 8000406:	4240      	negs	r0, r0
 8000408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800040c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x84>
 800041a:	4252      	negs	r2, r2
 800041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000420:	ea94 0f05 	teq	r4, r5
 8000424:	f000 80a7 	beq.w	8000576 <__adddf3+0x1da>
 8000428:	f1a4 0401 	sub.w	r4, r4, #1
 800042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000430:	db0d      	blt.n	800044e <__adddf3+0xb2>
 8000432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000436:	fa22 f205 	lsr.w	r2, r2, r5
 800043a:	1880      	adds	r0, r0, r2
 800043c:	f141 0100 	adc.w	r1, r1, #0
 8000440:	fa03 f20e 	lsl.w	r2, r3, lr
 8000444:	1880      	adds	r0, r0, r2
 8000446:	fa43 f305 	asr.w	r3, r3, r5
 800044a:	4159      	adcs	r1, r3
 800044c:	e00e      	b.n	800046c <__adddf3+0xd0>
 800044e:	f1a5 0520 	sub.w	r5, r5, #32
 8000452:	f10e 0e20 	add.w	lr, lr, #32
 8000456:	2a01      	cmp	r2, #1
 8000458:	fa03 fc0e 	lsl.w	ip, r3, lr
 800045c:	bf28      	it	cs
 800045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000462:	fa43 f305 	asr.w	r3, r3, r5
 8000466:	18c0      	adds	r0, r0, r3
 8000468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000470:	d507      	bpl.n	8000482 <__adddf3+0xe6>
 8000472:	f04f 0e00 	mov.w	lr, #0
 8000476:	f1dc 0c00 	rsbs	ip, ip, #0
 800047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000482:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000486:	d31b      	bcc.n	80004c0 <__adddf3+0x124>
 8000488:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800048c:	d30c      	bcc.n	80004a8 <__adddf3+0x10c>
 800048e:	0849      	lsrs	r1, r1, #1
 8000490:	ea5f 0030 	movs.w	r0, r0, rrx
 8000494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000498:	f104 0401 	add.w	r4, r4, #1
 800049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80004a4:	f080 809a 	bcs.w	80005dc <__adddf3+0x240>
 80004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004ac:	bf08      	it	eq
 80004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004b2:	f150 0000 	adcs.w	r0, r0, #0
 80004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ba:	ea41 0105 	orr.w	r1, r1, r5
 80004be:	bd30      	pop	{r4, r5, pc}
 80004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004c4:	4140      	adcs	r0, r0
 80004c6:	eb41 0101 	adc.w	r1, r1, r1
 80004ca:	3c01      	subs	r4, #1
 80004cc:	bf28      	it	cs
 80004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80004d2:	d2e9      	bcs.n	80004a8 <__adddf3+0x10c>
 80004d4:	f091 0f00 	teq	r1, #0
 80004d8:	bf04      	itt	eq
 80004da:	4601      	moveq	r1, r0
 80004dc:	2000      	moveq	r0, #0
 80004de:	fab1 f381 	clz	r3, r1
 80004e2:	bf08      	it	eq
 80004e4:	3320      	addeq	r3, #32
 80004e6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ea:	f1b3 0220 	subs.w	r2, r3, #32
 80004ee:	da0c      	bge.n	800050a <__adddf3+0x16e>
 80004f0:	320c      	adds	r2, #12
 80004f2:	dd08      	ble.n	8000506 <__adddf3+0x16a>
 80004f4:	f102 0c14 	add.w	ip, r2, #20
 80004f8:	f1c2 020c 	rsb	r2, r2, #12
 80004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000500:	fa21 f102 	lsr.w	r1, r1, r2
 8000504:	e00c      	b.n	8000520 <__adddf3+0x184>
 8000506:	f102 0214 	add.w	r2, r2, #20
 800050a:	bfd8      	it	le
 800050c:	f1c2 0c20 	rsble	ip, r2, #32
 8000510:	fa01 f102 	lsl.w	r1, r1, r2
 8000514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000518:	bfdc      	itt	le
 800051a:	ea41 010c 	orrle.w	r1, r1, ip
 800051e:	4090      	lslle	r0, r2
 8000520:	1ae4      	subs	r4, r4, r3
 8000522:	bfa2      	ittt	ge
 8000524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000528:	4329      	orrge	r1, r5
 800052a:	bd30      	popge	{r4, r5, pc}
 800052c:	ea6f 0404 	mvn.w	r4, r4
 8000530:	3c1f      	subs	r4, #31
 8000532:	da1c      	bge.n	800056e <__adddf3+0x1d2>
 8000534:	340c      	adds	r4, #12
 8000536:	dc0e      	bgt.n	8000556 <__adddf3+0x1ba>
 8000538:	f104 0414 	add.w	r4, r4, #20
 800053c:	f1c4 0220 	rsb	r2, r4, #32
 8000540:	fa20 f004 	lsr.w	r0, r0, r4
 8000544:	fa01 f302 	lsl.w	r3, r1, r2
 8000548:	ea40 0003 	orr.w	r0, r0, r3
 800054c:	fa21 f304 	lsr.w	r3, r1, r4
 8000550:	ea45 0103 	orr.w	r1, r5, r3
 8000554:	bd30      	pop	{r4, r5, pc}
 8000556:	f1c4 040c 	rsb	r4, r4, #12
 800055a:	f1c4 0220 	rsb	r2, r4, #32
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 f304 	lsl.w	r3, r1, r4
 8000566:	ea40 0003 	orr.w	r0, r0, r3
 800056a:	4629      	mov	r1, r5
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	fa21 f004 	lsr.w	r0, r1, r4
 8000572:	4629      	mov	r1, r5
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f094 0f00 	teq	r4, #0
 800057a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800057e:	bf06      	itte	eq
 8000580:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000584:	3401      	addeq	r4, #1
 8000586:	3d01      	subne	r5, #1
 8000588:	e74e      	b.n	8000428 <__adddf3+0x8c>
 800058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800058e:	bf18      	it	ne
 8000590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000594:	d029      	beq.n	80005ea <__adddf3+0x24e>
 8000596:	ea94 0f05 	teq	r4, r5
 800059a:	bf08      	it	eq
 800059c:	ea90 0f02 	teqeq	r0, r2
 80005a0:	d005      	beq.n	80005ae <__adddf3+0x212>
 80005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005a6:	bf04      	itt	eq
 80005a8:	4619      	moveq	r1, r3
 80005aa:	4610      	moveq	r0, r2
 80005ac:	bd30      	pop	{r4, r5, pc}
 80005ae:	ea91 0f03 	teq	r1, r3
 80005b2:	bf1e      	ittt	ne
 80005b4:	2100      	movne	r1, #0
 80005b6:	2000      	movne	r0, #0
 80005b8:	bd30      	popne	{r4, r5, pc}
 80005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005be:	d105      	bne.n	80005cc <__adddf3+0x230>
 80005c0:	0040      	lsls	r0, r0, #1
 80005c2:	4149      	adcs	r1, r1
 80005c4:	bf28      	it	cs
 80005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80005ca:	bd30      	pop	{r4, r5, pc}
 80005cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80005d0:	bf3c      	itt	cc
 80005d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80005d6:	bd30      	popcc	{r4, r5, pc}
 80005d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80005e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80005e4:	f04f 0000 	mov.w	r0, #0
 80005e8:	bd30      	pop	{r4, r5, pc}
 80005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ee:	bf1a      	itte	ne
 80005f0:	4619      	movne	r1, r3
 80005f2:	4610      	movne	r0, r2
 80005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005f8:	bf1c      	itt	ne
 80005fa:	460b      	movne	r3, r1
 80005fc:	4602      	movne	r2, r0
 80005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000602:	bf06      	itte	eq
 8000604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000608:	ea91 0f03 	teqeq	r1, r3
 800060c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	bf00      	nop

08000614 <__aeabi_ui2d>:
 8000614:	f090 0f00 	teq	r0, #0
 8000618:	bf04      	itt	eq
 800061a:	2100      	moveq	r1, #0
 800061c:	4770      	bxeq	lr
 800061e:	b530      	push	{r4, r5, lr}
 8000620:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000624:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000628:	f04f 0500 	mov.w	r5, #0
 800062c:	f04f 0100 	mov.w	r1, #0
 8000630:	e750      	b.n	80004d4 <__adddf3+0x138>
 8000632:	bf00      	nop

08000634 <__aeabi_i2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000648:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800064c:	bf48      	it	mi
 800064e:	4240      	negmi	r0, r0
 8000650:	f04f 0100 	mov.w	r1, #0
 8000654:	e73e      	b.n	80004d4 <__adddf3+0x138>
 8000656:	bf00      	nop

08000658 <__aeabi_f2d>:
 8000658:	0042      	lsls	r2, r0, #1
 800065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000666:	bf1f      	itttt	ne
 8000668:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800066c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000670:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000674:	4770      	bxne	lr
 8000676:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800067a:	bf08      	it	eq
 800067c:	4770      	bxeq	lr
 800067e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000682:	bf04      	itt	eq
 8000684:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000688:	4770      	bxeq	lr
 800068a:	b530      	push	{r4, r5, lr}
 800068c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000690:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000694:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000698:	e71c      	b.n	80004d4 <__adddf3+0x138>
 800069a:	bf00      	nop

0800069c <__aeabi_ul2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f04f 0500 	mov.w	r5, #0
 80006aa:	e00a      	b.n	80006c2 <__aeabi_l2d+0x16>

080006ac <__aeabi_l2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80006ba:	d502      	bpl.n	80006c2 <__aeabi_l2d+0x16>
 80006bc:	4240      	negs	r0, r0
 80006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ce:	f43f aed8 	beq.w	8000482 <__adddf3+0xe6>
 80006d2:	f04f 0203 	mov.w	r2, #3
 80006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006da:	bf18      	it	ne
 80006dc:	3203      	addne	r2, #3
 80006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006e2:	bf18      	it	ne
 80006e4:	3203      	addne	r2, #3
 80006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ea:	f1c2 0320 	rsb	r3, r2, #32
 80006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80006f2:	fa20 f002 	lsr.w	r0, r0, r2
 80006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006fa:	ea40 000e 	orr.w	r0, r0, lr
 80006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000702:	4414      	add	r4, r2
 8000704:	e6bd      	b.n	8000482 <__adddf3+0xe6>
 8000706:	bf00      	nop

08000708 <__aeabi_uldivmod>:
 8000708:	b953      	cbnz	r3, 8000720 <__aeabi_uldivmod+0x18>
 800070a:	b94a      	cbnz	r2, 8000720 <__aeabi_uldivmod+0x18>
 800070c:	2900      	cmp	r1, #0
 800070e:	bf08      	it	eq
 8000710:	2800      	cmpeq	r0, #0
 8000712:	bf1c      	itt	ne
 8000714:	f04f 31ff 	movne.w	r1, #4294967295
 8000718:	f04f 30ff 	movne.w	r0, #4294967295
 800071c:	f000 b9ac 	b.w	8000a78 <__aeabi_idiv0>
 8000720:	f1ad 0c08 	sub.w	ip, sp, #8
 8000724:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000728:	f000 f83e 	bl	80007a8 <__udivmoddi4>
 800072c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000730:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000734:	b004      	add	sp, #16
 8000736:	4770      	bx	lr

08000738 <__aeabi_d2lz>:
 8000738:	b508      	push	{r3, lr}
 800073a:	4602      	mov	r2, r0
 800073c:	460b      	mov	r3, r1
 800073e:	ec43 2b17 	vmov	d7, r2, r3
 8000742:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800074a:	d403      	bmi.n	8000754 <__aeabi_d2lz+0x1c>
 800074c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000750:	f000 b80a 	b.w	8000768 <__aeabi_d2ulz>
 8000754:	eeb1 7b47 	vneg.f64	d7, d7
 8000758:	ec51 0b17 	vmov	r0, r1, d7
 800075c:	f000 f804 	bl	8000768 <__aeabi_d2ulz>
 8000760:	4240      	negs	r0, r0
 8000762:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000766:	bd08      	pop	{r3, pc}

08000768 <__aeabi_d2ulz>:
 8000768:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 8000798 <__aeabi_d2ulz+0x30>
 800076c:	ec41 0b17 	vmov	d7, r0, r1
 8000770:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 80007a0 <__aeabi_d2ulz+0x38>
 8000774:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000778:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800077c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000780:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000784:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000788:	ee16 1a10 	vmov	r1, s12
 800078c:	ee17 0a90 	vmov	r0, s15
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	f3af 8000 	nop.w
 8000798:	00000000 	.word	0x00000000
 800079c:	3df00000 	.word	0x3df00000
 80007a0:	00000000 	.word	0x00000000
 80007a4:	41f00000 	.word	0x41f00000

080007a8 <__udivmoddi4>:
 80007a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007ac:	9d08      	ldr	r5, [sp, #32]
 80007ae:	4604      	mov	r4, r0
 80007b0:	468e      	mov	lr, r1
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d14d      	bne.n	8000852 <__udivmoddi4+0xaa>
 80007b6:	428a      	cmp	r2, r1
 80007b8:	4694      	mov	ip, r2
 80007ba:	d969      	bls.n	8000890 <__udivmoddi4+0xe8>
 80007bc:	fab2 f282 	clz	r2, r2
 80007c0:	b152      	cbz	r2, 80007d8 <__udivmoddi4+0x30>
 80007c2:	fa01 f302 	lsl.w	r3, r1, r2
 80007c6:	f1c2 0120 	rsb	r1, r2, #32
 80007ca:	fa20 f101 	lsr.w	r1, r0, r1
 80007ce:	fa0c fc02 	lsl.w	ip, ip, r2
 80007d2:	ea41 0e03 	orr.w	lr, r1, r3
 80007d6:	4094      	lsls	r4, r2
 80007d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80007dc:	0c21      	lsrs	r1, r4, #16
 80007de:	fbbe f6f8 	udiv	r6, lr, r8
 80007e2:	fa1f f78c 	uxth.w	r7, ip
 80007e6:	fb08 e316 	mls	r3, r8, r6, lr
 80007ea:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80007ee:	fb06 f107 	mul.w	r1, r6, r7
 80007f2:	4299      	cmp	r1, r3
 80007f4:	d90a      	bls.n	800080c <__udivmoddi4+0x64>
 80007f6:	eb1c 0303 	adds.w	r3, ip, r3
 80007fa:	f106 30ff 	add.w	r0, r6, #4294967295
 80007fe:	f080 811f 	bcs.w	8000a40 <__udivmoddi4+0x298>
 8000802:	4299      	cmp	r1, r3
 8000804:	f240 811c 	bls.w	8000a40 <__udivmoddi4+0x298>
 8000808:	3e02      	subs	r6, #2
 800080a:	4463      	add	r3, ip
 800080c:	1a5b      	subs	r3, r3, r1
 800080e:	b2a4      	uxth	r4, r4
 8000810:	fbb3 f0f8 	udiv	r0, r3, r8
 8000814:	fb08 3310 	mls	r3, r8, r0, r3
 8000818:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800081c:	fb00 f707 	mul.w	r7, r0, r7
 8000820:	42a7      	cmp	r7, r4
 8000822:	d90a      	bls.n	800083a <__udivmoddi4+0x92>
 8000824:	eb1c 0404 	adds.w	r4, ip, r4
 8000828:	f100 33ff 	add.w	r3, r0, #4294967295
 800082c:	f080 810a 	bcs.w	8000a44 <__udivmoddi4+0x29c>
 8000830:	42a7      	cmp	r7, r4
 8000832:	f240 8107 	bls.w	8000a44 <__udivmoddi4+0x29c>
 8000836:	4464      	add	r4, ip
 8000838:	3802      	subs	r0, #2
 800083a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800083e:	1be4      	subs	r4, r4, r7
 8000840:	2600      	movs	r6, #0
 8000842:	b11d      	cbz	r5, 800084c <__udivmoddi4+0xa4>
 8000844:	40d4      	lsrs	r4, r2
 8000846:	2300      	movs	r3, #0
 8000848:	e9c5 4300 	strd	r4, r3, [r5]
 800084c:	4631      	mov	r1, r6
 800084e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000852:	428b      	cmp	r3, r1
 8000854:	d909      	bls.n	800086a <__udivmoddi4+0xc2>
 8000856:	2d00      	cmp	r5, #0
 8000858:	f000 80ef 	beq.w	8000a3a <__udivmoddi4+0x292>
 800085c:	2600      	movs	r6, #0
 800085e:	e9c5 0100 	strd	r0, r1, [r5]
 8000862:	4630      	mov	r0, r6
 8000864:	4631      	mov	r1, r6
 8000866:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800086a:	fab3 f683 	clz	r6, r3
 800086e:	2e00      	cmp	r6, #0
 8000870:	d14a      	bne.n	8000908 <__udivmoddi4+0x160>
 8000872:	428b      	cmp	r3, r1
 8000874:	d302      	bcc.n	800087c <__udivmoddi4+0xd4>
 8000876:	4282      	cmp	r2, r0
 8000878:	f200 80f9 	bhi.w	8000a6e <__udivmoddi4+0x2c6>
 800087c:	1a84      	subs	r4, r0, r2
 800087e:	eb61 0303 	sbc.w	r3, r1, r3
 8000882:	2001      	movs	r0, #1
 8000884:	469e      	mov	lr, r3
 8000886:	2d00      	cmp	r5, #0
 8000888:	d0e0      	beq.n	800084c <__udivmoddi4+0xa4>
 800088a:	e9c5 4e00 	strd	r4, lr, [r5]
 800088e:	e7dd      	b.n	800084c <__udivmoddi4+0xa4>
 8000890:	b902      	cbnz	r2, 8000894 <__udivmoddi4+0xec>
 8000892:	deff      	udf	#255	; 0xff
 8000894:	fab2 f282 	clz	r2, r2
 8000898:	2a00      	cmp	r2, #0
 800089a:	f040 8092 	bne.w	80009c2 <__udivmoddi4+0x21a>
 800089e:	eba1 010c 	sub.w	r1, r1, ip
 80008a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80008a6:	fa1f fe8c 	uxth.w	lr, ip
 80008aa:	2601      	movs	r6, #1
 80008ac:	0c20      	lsrs	r0, r4, #16
 80008ae:	fbb1 f3f7 	udiv	r3, r1, r7
 80008b2:	fb07 1113 	mls	r1, r7, r3, r1
 80008b6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80008ba:	fb0e f003 	mul.w	r0, lr, r3
 80008be:	4288      	cmp	r0, r1
 80008c0:	d908      	bls.n	80008d4 <__udivmoddi4+0x12c>
 80008c2:	eb1c 0101 	adds.w	r1, ip, r1
 80008c6:	f103 38ff 	add.w	r8, r3, #4294967295
 80008ca:	d202      	bcs.n	80008d2 <__udivmoddi4+0x12a>
 80008cc:	4288      	cmp	r0, r1
 80008ce:	f200 80cb 	bhi.w	8000a68 <__udivmoddi4+0x2c0>
 80008d2:	4643      	mov	r3, r8
 80008d4:	1a09      	subs	r1, r1, r0
 80008d6:	b2a4      	uxth	r4, r4
 80008d8:	fbb1 f0f7 	udiv	r0, r1, r7
 80008dc:	fb07 1110 	mls	r1, r7, r0, r1
 80008e0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80008e4:	fb0e fe00 	mul.w	lr, lr, r0
 80008e8:	45a6      	cmp	lr, r4
 80008ea:	d908      	bls.n	80008fe <__udivmoddi4+0x156>
 80008ec:	eb1c 0404 	adds.w	r4, ip, r4
 80008f0:	f100 31ff 	add.w	r1, r0, #4294967295
 80008f4:	d202      	bcs.n	80008fc <__udivmoddi4+0x154>
 80008f6:	45a6      	cmp	lr, r4
 80008f8:	f200 80bb 	bhi.w	8000a72 <__udivmoddi4+0x2ca>
 80008fc:	4608      	mov	r0, r1
 80008fe:	eba4 040e 	sub.w	r4, r4, lr
 8000902:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000906:	e79c      	b.n	8000842 <__udivmoddi4+0x9a>
 8000908:	f1c6 0720 	rsb	r7, r6, #32
 800090c:	40b3      	lsls	r3, r6
 800090e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000912:	ea4c 0c03 	orr.w	ip, ip, r3
 8000916:	fa20 f407 	lsr.w	r4, r0, r7
 800091a:	fa01 f306 	lsl.w	r3, r1, r6
 800091e:	431c      	orrs	r4, r3
 8000920:	40f9      	lsrs	r1, r7
 8000922:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000926:	fa00 f306 	lsl.w	r3, r0, r6
 800092a:	fbb1 f8f9 	udiv	r8, r1, r9
 800092e:	0c20      	lsrs	r0, r4, #16
 8000930:	fa1f fe8c 	uxth.w	lr, ip
 8000934:	fb09 1118 	mls	r1, r9, r8, r1
 8000938:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800093c:	fb08 f00e 	mul.w	r0, r8, lr
 8000940:	4288      	cmp	r0, r1
 8000942:	fa02 f206 	lsl.w	r2, r2, r6
 8000946:	d90b      	bls.n	8000960 <__udivmoddi4+0x1b8>
 8000948:	eb1c 0101 	adds.w	r1, ip, r1
 800094c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000950:	f080 8088 	bcs.w	8000a64 <__udivmoddi4+0x2bc>
 8000954:	4288      	cmp	r0, r1
 8000956:	f240 8085 	bls.w	8000a64 <__udivmoddi4+0x2bc>
 800095a:	f1a8 0802 	sub.w	r8, r8, #2
 800095e:	4461      	add	r1, ip
 8000960:	1a09      	subs	r1, r1, r0
 8000962:	b2a4      	uxth	r4, r4
 8000964:	fbb1 f0f9 	udiv	r0, r1, r9
 8000968:	fb09 1110 	mls	r1, r9, r0, r1
 800096c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000970:	fb00 fe0e 	mul.w	lr, r0, lr
 8000974:	458e      	cmp	lr, r1
 8000976:	d908      	bls.n	800098a <__udivmoddi4+0x1e2>
 8000978:	eb1c 0101 	adds.w	r1, ip, r1
 800097c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000980:	d26c      	bcs.n	8000a5c <__udivmoddi4+0x2b4>
 8000982:	458e      	cmp	lr, r1
 8000984:	d96a      	bls.n	8000a5c <__udivmoddi4+0x2b4>
 8000986:	3802      	subs	r0, #2
 8000988:	4461      	add	r1, ip
 800098a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800098e:	fba0 9402 	umull	r9, r4, r0, r2
 8000992:	eba1 010e 	sub.w	r1, r1, lr
 8000996:	42a1      	cmp	r1, r4
 8000998:	46c8      	mov	r8, r9
 800099a:	46a6      	mov	lr, r4
 800099c:	d356      	bcc.n	8000a4c <__udivmoddi4+0x2a4>
 800099e:	d053      	beq.n	8000a48 <__udivmoddi4+0x2a0>
 80009a0:	b15d      	cbz	r5, 80009ba <__udivmoddi4+0x212>
 80009a2:	ebb3 0208 	subs.w	r2, r3, r8
 80009a6:	eb61 010e 	sbc.w	r1, r1, lr
 80009aa:	fa01 f707 	lsl.w	r7, r1, r7
 80009ae:	fa22 f306 	lsr.w	r3, r2, r6
 80009b2:	40f1      	lsrs	r1, r6
 80009b4:	431f      	orrs	r7, r3
 80009b6:	e9c5 7100 	strd	r7, r1, [r5]
 80009ba:	2600      	movs	r6, #0
 80009bc:	4631      	mov	r1, r6
 80009be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009c2:	f1c2 0320 	rsb	r3, r2, #32
 80009c6:	40d8      	lsrs	r0, r3
 80009c8:	fa0c fc02 	lsl.w	ip, ip, r2
 80009cc:	fa21 f303 	lsr.w	r3, r1, r3
 80009d0:	4091      	lsls	r1, r2
 80009d2:	4301      	orrs	r1, r0
 80009d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80009d8:	fa1f fe8c 	uxth.w	lr, ip
 80009dc:	fbb3 f0f7 	udiv	r0, r3, r7
 80009e0:	fb07 3610 	mls	r6, r7, r0, r3
 80009e4:	0c0b      	lsrs	r3, r1, #16
 80009e6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80009ea:	fb00 f60e 	mul.w	r6, r0, lr
 80009ee:	429e      	cmp	r6, r3
 80009f0:	fa04 f402 	lsl.w	r4, r4, r2
 80009f4:	d908      	bls.n	8000a08 <__udivmoddi4+0x260>
 80009f6:	eb1c 0303 	adds.w	r3, ip, r3
 80009fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80009fe:	d22f      	bcs.n	8000a60 <__udivmoddi4+0x2b8>
 8000a00:	429e      	cmp	r6, r3
 8000a02:	d92d      	bls.n	8000a60 <__udivmoddi4+0x2b8>
 8000a04:	3802      	subs	r0, #2
 8000a06:	4463      	add	r3, ip
 8000a08:	1b9b      	subs	r3, r3, r6
 8000a0a:	b289      	uxth	r1, r1
 8000a0c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000a10:	fb07 3316 	mls	r3, r7, r6, r3
 8000a14:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a18:	fb06 f30e 	mul.w	r3, r6, lr
 8000a1c:	428b      	cmp	r3, r1
 8000a1e:	d908      	bls.n	8000a32 <__udivmoddi4+0x28a>
 8000a20:	eb1c 0101 	adds.w	r1, ip, r1
 8000a24:	f106 38ff 	add.w	r8, r6, #4294967295
 8000a28:	d216      	bcs.n	8000a58 <__udivmoddi4+0x2b0>
 8000a2a:	428b      	cmp	r3, r1
 8000a2c:	d914      	bls.n	8000a58 <__udivmoddi4+0x2b0>
 8000a2e:	3e02      	subs	r6, #2
 8000a30:	4461      	add	r1, ip
 8000a32:	1ac9      	subs	r1, r1, r3
 8000a34:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000a38:	e738      	b.n	80008ac <__udivmoddi4+0x104>
 8000a3a:	462e      	mov	r6, r5
 8000a3c:	4628      	mov	r0, r5
 8000a3e:	e705      	b.n	800084c <__udivmoddi4+0xa4>
 8000a40:	4606      	mov	r6, r0
 8000a42:	e6e3      	b.n	800080c <__udivmoddi4+0x64>
 8000a44:	4618      	mov	r0, r3
 8000a46:	e6f8      	b.n	800083a <__udivmoddi4+0x92>
 8000a48:	454b      	cmp	r3, r9
 8000a4a:	d2a9      	bcs.n	80009a0 <__udivmoddi4+0x1f8>
 8000a4c:	ebb9 0802 	subs.w	r8, r9, r2
 8000a50:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000a54:	3801      	subs	r0, #1
 8000a56:	e7a3      	b.n	80009a0 <__udivmoddi4+0x1f8>
 8000a58:	4646      	mov	r6, r8
 8000a5a:	e7ea      	b.n	8000a32 <__udivmoddi4+0x28a>
 8000a5c:	4620      	mov	r0, r4
 8000a5e:	e794      	b.n	800098a <__udivmoddi4+0x1e2>
 8000a60:	4640      	mov	r0, r8
 8000a62:	e7d1      	b.n	8000a08 <__udivmoddi4+0x260>
 8000a64:	46d0      	mov	r8, sl
 8000a66:	e77b      	b.n	8000960 <__udivmoddi4+0x1b8>
 8000a68:	3b02      	subs	r3, #2
 8000a6a:	4461      	add	r1, ip
 8000a6c:	e732      	b.n	80008d4 <__udivmoddi4+0x12c>
 8000a6e:	4630      	mov	r0, r6
 8000a70:	e709      	b.n	8000886 <__udivmoddi4+0xde>
 8000a72:	4464      	add	r4, ip
 8000a74:	3802      	subs	r0, #2
 8000a76:	e742      	b.n	80008fe <__udivmoddi4+0x156>

08000a78 <__aeabi_idiv0>:
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop

08000a7c <MX_GPIO_Init>:
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b08c      	sub	sp, #48	; 0x30
 8000a80:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a82:	f107 031c 	add.w	r3, r7, #28
 8000a86:	2200      	movs	r2, #0
 8000a88:	601a      	str	r2, [r3, #0]
 8000a8a:	605a      	str	r2, [r3, #4]
 8000a8c:	609a      	str	r2, [r3, #8]
 8000a8e:	60da      	str	r2, [r3, #12]
 8000a90:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000a92:	4b74      	ldr	r3, [pc, #464]	; (8000c64 <MX_GPIO_Init+0x1e8>)
 8000a94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a98:	4a72      	ldr	r2, [pc, #456]	; (8000c64 <MX_GPIO_Init+0x1e8>)
 8000a9a:	f043 0310 	orr.w	r3, r3, #16
 8000a9e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000aa2:	4b70      	ldr	r3, [pc, #448]	; (8000c64 <MX_GPIO_Init+0x1e8>)
 8000aa4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000aa8:	f003 0310 	and.w	r3, r3, #16
 8000aac:	61bb      	str	r3, [r7, #24]
 8000aae:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ab0:	4b6c      	ldr	r3, [pc, #432]	; (8000c64 <MX_GPIO_Init+0x1e8>)
 8000ab2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ab6:	4a6b      	ldr	r2, [pc, #428]	; (8000c64 <MX_GPIO_Init+0x1e8>)
 8000ab8:	f043 0304 	orr.w	r3, r3, #4
 8000abc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ac0:	4b68      	ldr	r3, [pc, #416]	; (8000c64 <MX_GPIO_Init+0x1e8>)
 8000ac2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ac6:	f003 0304 	and.w	r3, r3, #4
 8000aca:	617b      	str	r3, [r7, #20]
 8000acc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ace:	4b65      	ldr	r3, [pc, #404]	; (8000c64 <MX_GPIO_Init+0x1e8>)
 8000ad0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ad4:	4a63      	ldr	r2, [pc, #396]	; (8000c64 <MX_GPIO_Init+0x1e8>)
 8000ad6:	f043 0320 	orr.w	r3, r3, #32
 8000ada:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ade:	4b61      	ldr	r3, [pc, #388]	; (8000c64 <MX_GPIO_Init+0x1e8>)
 8000ae0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ae4:	f003 0320 	and.w	r3, r3, #32
 8000ae8:	613b      	str	r3, [r7, #16]
 8000aea:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000aec:	4b5d      	ldr	r3, [pc, #372]	; (8000c64 <MX_GPIO_Init+0x1e8>)
 8000aee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000af2:	4a5c      	ldr	r2, [pc, #368]	; (8000c64 <MX_GPIO_Init+0x1e8>)
 8000af4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000af8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000afc:	4b59      	ldr	r3, [pc, #356]	; (8000c64 <MX_GPIO_Init+0x1e8>)
 8000afe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b06:	60fb      	str	r3, [r7, #12]
 8000b08:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b0a:	4b56      	ldr	r3, [pc, #344]	; (8000c64 <MX_GPIO_Init+0x1e8>)
 8000b0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b10:	4a54      	ldr	r2, [pc, #336]	; (8000c64 <MX_GPIO_Init+0x1e8>)
 8000b12:	f043 0301 	orr.w	r3, r3, #1
 8000b16:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000b1a:	4b52      	ldr	r3, [pc, #328]	; (8000c64 <MX_GPIO_Init+0x1e8>)
 8000b1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b20:	f003 0301 	and.w	r3, r3, #1
 8000b24:	60bb      	str	r3, [r7, #8]
 8000b26:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b28:	4b4e      	ldr	r3, [pc, #312]	; (8000c64 <MX_GPIO_Init+0x1e8>)
 8000b2a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b2e:	4a4d      	ldr	r2, [pc, #308]	; (8000c64 <MX_GPIO_Init+0x1e8>)
 8000b30:	f043 0302 	orr.w	r3, r3, #2
 8000b34:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000b38:	4b4a      	ldr	r3, [pc, #296]	; (8000c64 <MX_GPIO_Init+0x1e8>)
 8000b3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b3e:	f003 0302 	and.w	r3, r3, #2
 8000b42:	607b      	str	r3, [r7, #4]
 8000b44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b46:	4b47      	ldr	r3, [pc, #284]	; (8000c64 <MX_GPIO_Init+0x1e8>)
 8000b48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b4c:	4a45      	ldr	r2, [pc, #276]	; (8000c64 <MX_GPIO_Init+0x1e8>)
 8000b4e:	f043 0308 	orr.w	r3, r3, #8
 8000b52:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000b56:	4b43      	ldr	r3, [pc, #268]	; (8000c64 <MX_GPIO_Init+0x1e8>)
 8000b58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b5c:	f003 0308 	and.w	r3, r3, #8
 8000b60:	603b      	str	r3, [r7, #0]
 8000b62:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, S_DirPaP1_Pin|S_DirPaP2_Pin|S_DirPaP3_Pin, GPIO_PIN_RESET);
 8000b64:	2200      	movs	r2, #0
 8000b66:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8000b6a:	483f      	ldr	r0, [pc, #252]	; (8000c68 <MX_GPIO_Init+0x1ec>)
 8000b6c:	f006 fab0 	bl	80070d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, S_Enable_1_Pin|S_Enable_2_Pin|S_Enable_3_Pin, GPIO_PIN_SET);
 8000b70:	2201      	movs	r2, #1
 8000b72:	2170      	movs	r1, #112	; 0x70
 8000b74:	483d      	ldr	r0, [pc, #244]	; (8000c6c <MX_GPIO_Init+0x1f0>)
 8000b76:	f006 faab 	bl	80070d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(relayDrivers_GPIO_Port, relayDrivers_Pin, GPIO_PIN_RESET);
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	2180      	movs	r1, #128	; 0x80
 8000b7e:	483b      	ldr	r0, [pc, #236]	; (8000c6c <MX_GPIO_Init+0x1f0>)
 8000b80:	f006 faa6 	bl	80070d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = E_EndStop3_Sup_Pin|E_EndStop3_Inf_Pin;
 8000b84:	2330      	movs	r3, #48	; 0x30
 8000b86:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000b88:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000b8c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b8e:	2301      	movs	r3, #1
 8000b90:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000b92:	f107 031c 	add.w	r3, r7, #28
 8000b96:	4619      	mov	r1, r3
 8000b98:	4835      	ldr	r0, [pc, #212]	; (8000c70 <MX_GPIO_Init+0x1f4>)
 8000b9a:	f006 f8d1 	bl	8006d40 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 8000b9e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ba2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ba4:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000ba8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000baa:	2302      	movs	r3, #2
 8000bac:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000bae:	f107 031c 	add.w	r3, r7, #28
 8000bb2:	4619      	mov	r1, r3
 8000bb4:	482c      	ldr	r0, [pc, #176]	; (8000c68 <MX_GPIO_Init+0x1ec>)
 8000bb6:	f006 f8c3 	bl	8006d40 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = faultDriver1_Pin|faultDriver2_Pin|faultDriver3_Pin;
 8000bba:	f44f 4350 	mov.w	r3, #53248	; 0xd000
 8000bbe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000bc0:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000bc4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000bca:	f107 031c 	add.w	r3, r7, #28
 8000bce:	4619      	mov	r1, r3
 8000bd0:	4827      	ldr	r0, [pc, #156]	; (8000c70 <MX_GPIO_Init+0x1f4>)
 8000bd2:	f006 f8b5 	bl	8006d40 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = S_DirPaP1_Pin|S_DirPaP2_Pin|S_DirPaP3_Pin;
 8000bd6:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8000bda:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bdc:	2301      	movs	r3, #1
 8000bde:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000be0:	2301      	movs	r3, #1
 8000be2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be4:	2300      	movs	r3, #0
 8000be6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000be8:	f107 031c 	add.w	r3, r7, #28
 8000bec:	4619      	mov	r1, r3
 8000bee:	481e      	ldr	r0, [pc, #120]	; (8000c68 <MX_GPIO_Init+0x1ec>)
 8000bf0:	f006 f8a6 	bl	8006d40 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = S_Enable_1_Pin|S_Enable_2_Pin|S_Enable_3_Pin;
 8000bf4:	2370      	movs	r3, #112	; 0x70
 8000bf6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bf8:	2301      	movs	r3, #1
 8000bfa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000bfc:	2301      	movs	r3, #1
 8000bfe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c00:	2300      	movs	r3, #0
 8000c02:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c04:	f107 031c 	add.w	r3, r7, #28
 8000c08:	4619      	mov	r1, r3
 8000c0a:	4818      	ldr	r0, [pc, #96]	; (8000c6c <MX_GPIO_Init+0x1f0>)
 8000c0c:	f006 f898 	bl	8006d40 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = relayDrivers_Pin;
 8000c10:	2380      	movs	r3, #128	; 0x80
 8000c12:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c14:	2301      	movs	r3, #1
 8000c16:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(relayDrivers_GPIO_Port, &GPIO_InitStruct);
 8000c20:	f107 031c 	add.w	r3, r7, #28
 8000c24:	4619      	mov	r1, r3
 8000c26:	4811      	ldr	r0, [pc, #68]	; (8000c6c <MX_GPIO_Init+0x1f0>)
 8000c28:	f006 f88a 	bl	8006d40 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 1, 0);
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	2101      	movs	r1, #1
 8000c30:	200a      	movs	r0, #10
 8000c32:	f005 fade 	bl	80061f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000c36:	200a      	movs	r0, #10
 8000c38:	f005 faf5 	bl	8006226 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	2101      	movs	r1, #1
 8000c40:	2017      	movs	r0, #23
 8000c42:	f005 fad6 	bl	80061f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000c46:	2017      	movs	r0, #23
 8000c48:	f005 faed 	bl	8006226 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 2, 0);
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	2102      	movs	r1, #2
 8000c50:	2028      	movs	r0, #40	; 0x28
 8000c52:	f005 face 	bl	80061f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000c56:	2028      	movs	r0, #40	; 0x28
 8000c58:	f005 fae5 	bl	8006226 <HAL_NVIC_EnableIRQ>

}
 8000c5c:	bf00      	nop
 8000c5e:	3730      	adds	r7, #48	; 0x30
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bd80      	pop	{r7, pc}
 8000c64:	58024400 	.word	0x58024400
 8000c68:	58020800 	.word	0x58020800
 8000c6c:	58020c00 	.word	0x58020c00
 8000c70:	58021000 	.word	0x58021000
 8000c74:	00000000 	.word	0x00000000

08000c78 <homing>:

double rpm = 1.0;  //Valor experimental. Se encontro que es una buena velocidad para la tarea de homing
bool homAprox, homStart;


void homing(void) {
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	af00      	add	r7, sp, #0

	homAprox = true;
 8000c7c:	4bb0      	ldr	r3, [pc, #704]	; (8000f40 <homing+0x2c8>)
 8000c7e:	2201      	movs	r2, #1
 8000c80:	701a      	strb	r2, [r3, #0]
	homStart = true;
 8000c82:	4bb0      	ldr	r3, [pc, #704]	; (8000f44 <homing+0x2cc>)
 8000c84:	2201      	movs	r2, #1
 8000c86:	701a      	strb	r2, [r3, #0]

    motor1.hom = false;
 8000c88:	4baf      	ldr	r3, [pc, #700]	; (8000f48 <homing+0x2d0>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	f883 2020 	strb.w	r2, [r3, #32]
    motor2.hom = false;
 8000c90:	4bae      	ldr	r3, [pc, #696]	; (8000f4c <homing+0x2d4>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	f883 2020 	strb.w	r2, [r3, #32]
    motor3.hom = false;
 8000c98:	4bad      	ldr	r3, [pc, #692]	; (8000f50 <homing+0x2d8>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	f883 2020 	strb.w	r2, [r3, #32]

    //Establecemos la direccion en sentido horario (VISTA FRONTAL DEL MOTOR)
    positive_Dir_MOTOR_1;
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ca6:	48ab      	ldr	r0, [pc, #684]	; (8000f54 <homing+0x2dc>)
 8000ca8:	f006 fa12 	bl	80070d0 <HAL_GPIO_WritePin>
	positive_Dir_MOTOR_2;
 8000cac:	2200      	movs	r2, #0
 8000cae:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000cb2:	48a8      	ldr	r0, [pc, #672]	; (8000f54 <homing+0x2dc>)
 8000cb4:	f006 fa0c 	bl	80070d0 <HAL_GPIO_WritePin>
	positive_Dir_MOTOR_3;
 8000cb8:	2200      	movs	r2, #0
 8000cba:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000cbe:	48a5      	ldr	r0, [pc, #660]	; (8000f54 <homing+0x2dc>)
 8000cc0:	f006 fa06 	bl	80070d0 <HAL_GPIO_WritePin>

	HAL_NVIC_DisableIRQ(EXTI0_IRQn);	//Apago interrupcion EndStop 1 Superior
 8000cc4:	2006      	movs	r0, #6
 8000cc6:	f005 fabc 	bl	8006242 <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI1_IRQn);	//Apago interrupcion EndStop 1 Inferior
 8000cca:	2007      	movs	r0, #7
 8000ccc:	f005 fab9 	bl	8006242 <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI2_IRQn);	//Apago interrupcion EndStop 2 Superior
 8000cd0:	2008      	movs	r0, #8
 8000cd2:	f005 fab6 	bl	8006242 <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI3_IRQn);	//Apago interrupcion EndStop 2 Inferior
 8000cd6:	2009      	movs	r0, #9
 8000cd8:	f005 fab3 	bl	8006242 <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI4_IRQn);	//Apago interrupcion EndStop 3 Superior
 8000cdc:	200a      	movs	r0, #10
 8000cde:	f005 fab0 	bl	8006242 <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);	//Apago interrupcion EndStop 3 Inferior
 8000ce2:	2017      	movs	r0, #23
 8000ce4:	f005 faad 	bl	8006242 <HAL_NVIC_DisableIRQ>

    //Me aseguro que los motores esten detenidos

	Stop_PWM_MOTOR_1;
 8000ce8:	2100      	movs	r1, #0
 8000cea:	489b      	ldr	r0, [pc, #620]	; (8000f58 <homing+0x2e0>)
 8000cec:	f009 f886 	bl	8009dfc <HAL_TIM_PWM_Stop>
	Stop_PWM_MOTOR_2;
 8000cf0:	2100      	movs	r1, #0
 8000cf2:	489a      	ldr	r0, [pc, #616]	; (8000f5c <homing+0x2e4>)
 8000cf4:	f009 f882 	bl	8009dfc <HAL_TIM_PWM_Stop>
	Stop_PWM_MOTOR_3;
 8000cf8:	2100      	movs	r1, #0
 8000cfa:	4899      	ldr	r0, [pc, #612]	; (8000f60 <homing+0x2e8>)
 8000cfc:	f009 f87e 	bl	8009dfc <HAL_TIM_PWM_Stop>


	__HAL_TIM_SET_AUTORELOAD(&htim12,COUNTERPERIOD(rpm)); //Escritura del registro ARR
 8000d00:	4b98      	ldr	r3, [pc, #608]	; (8000f64 <homing+0x2ec>)
 8000d02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d04:	ee07 3a90 	vmov	s15, r3
 8000d08:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8000d0c:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8000d10:	ee37 7b06 	vadd.f64	d7, d7, d6
 8000d14:	ed9f 5b84 	vldr	d5, [pc, #528]	; 8000f28 <homing+0x2b0>
 8000d18:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8000d1c:	4b92      	ldr	r3, [pc, #584]	; (8000f68 <homing+0x2f0>)
 8000d1e:	ed93 7b00 	vldr	d7, [r3]
 8000d22:	ed9f 5b83 	vldr	d5, [pc, #524]	; 8000f30 <homing+0x2b8>
 8000d26:	ee27 5b05 	vmul.f64	d5, d7, d5
 8000d2a:	ed9f 4b83 	vldr	d4, [pc, #524]	; 8000f38 <homing+0x2c0>
 8000d2e:	ee84 7b05 	vdiv.f64	d7, d4, d5
 8000d32:	ee26 7b07 	vmul.f64	d7, d6, d7
 8000d36:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8000d3a:	ee37 7b46 	vsub.f64	d7, d7, d6
 8000d3e:	4b86      	ldr	r3, [pc, #536]	; (8000f58 <homing+0x2e0>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000d46:	ee17 2a90 	vmov	r2, s15
 8000d4a:	62da      	str	r2, [r3, #44]	; 0x2c
 8000d4c:	4b85      	ldr	r3, [pc, #532]	; (8000f64 <homing+0x2ec>)
 8000d4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d50:	ee07 3a90 	vmov	s15, r3
 8000d54:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8000d58:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8000d5c:	ee37 7b06 	vadd.f64	d7, d7, d6
 8000d60:	ed9f 5b71 	vldr	d5, [pc, #452]	; 8000f28 <homing+0x2b0>
 8000d64:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8000d68:	4b7f      	ldr	r3, [pc, #508]	; (8000f68 <homing+0x2f0>)
 8000d6a:	ed93 7b00 	vldr	d7, [r3]
 8000d6e:	ed9f 5b70 	vldr	d5, [pc, #448]	; 8000f30 <homing+0x2b8>
 8000d72:	ee27 5b05 	vmul.f64	d5, d7, d5
 8000d76:	ed9f 4b70 	vldr	d4, [pc, #448]	; 8000f38 <homing+0x2c0>
 8000d7a:	ee84 7b05 	vdiv.f64	d7, d4, d5
 8000d7e:	ee26 7b07 	vmul.f64	d7, d6, d7
 8000d82:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8000d86:	ee37 7b46 	vsub.f64	d7, d7, d6
 8000d8a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000d8e:	ee17 2a90 	vmov	r2, s15
 8000d92:	4b71      	ldr	r3, [pc, #452]	; (8000f58 <homing+0x2e0>)
 8000d94:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_AUTORELOAD(&htim13,COUNTERPERIOD(rpm));
 8000d96:	4b73      	ldr	r3, [pc, #460]	; (8000f64 <homing+0x2ec>)
 8000d98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d9a:	ee07 3a90 	vmov	s15, r3
 8000d9e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8000da2:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8000da6:	ee37 7b06 	vadd.f64	d7, d7, d6
 8000daa:	ed9f 5b5f 	vldr	d5, [pc, #380]	; 8000f28 <homing+0x2b0>
 8000dae:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8000db2:	4b6d      	ldr	r3, [pc, #436]	; (8000f68 <homing+0x2f0>)
 8000db4:	ed93 7b00 	vldr	d7, [r3]
 8000db8:	ed9f 5b5d 	vldr	d5, [pc, #372]	; 8000f30 <homing+0x2b8>
 8000dbc:	ee27 5b05 	vmul.f64	d5, d7, d5
 8000dc0:	ed9f 4b5d 	vldr	d4, [pc, #372]	; 8000f38 <homing+0x2c0>
 8000dc4:	ee84 7b05 	vdiv.f64	d7, d4, d5
 8000dc8:	ee26 7b07 	vmul.f64	d7, d6, d7
 8000dcc:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8000dd0:	ee37 7b46 	vsub.f64	d7, d7, d6
 8000dd4:	4b61      	ldr	r3, [pc, #388]	; (8000f5c <homing+0x2e4>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000ddc:	ee17 2a90 	vmov	r2, s15
 8000de0:	62da      	str	r2, [r3, #44]	; 0x2c
 8000de2:	4b60      	ldr	r3, [pc, #384]	; (8000f64 <homing+0x2ec>)
 8000de4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000de6:	ee07 3a90 	vmov	s15, r3
 8000dea:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8000dee:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8000df2:	ee37 7b06 	vadd.f64	d7, d7, d6
 8000df6:	ed9f 5b4c 	vldr	d5, [pc, #304]	; 8000f28 <homing+0x2b0>
 8000dfa:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8000dfe:	4b5a      	ldr	r3, [pc, #360]	; (8000f68 <homing+0x2f0>)
 8000e00:	ed93 7b00 	vldr	d7, [r3]
 8000e04:	ed9f 5b4a 	vldr	d5, [pc, #296]	; 8000f30 <homing+0x2b8>
 8000e08:	ee27 5b05 	vmul.f64	d5, d7, d5
 8000e0c:	ed9f 4b4a 	vldr	d4, [pc, #296]	; 8000f38 <homing+0x2c0>
 8000e10:	ee84 7b05 	vdiv.f64	d7, d4, d5
 8000e14:	ee26 7b07 	vmul.f64	d7, d6, d7
 8000e18:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8000e1c:	ee37 7b46 	vsub.f64	d7, d7, d6
 8000e20:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000e24:	ee17 2a90 	vmov	r2, s15
 8000e28:	4b4c      	ldr	r3, [pc, #304]	; (8000f5c <homing+0x2e4>)
 8000e2a:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_AUTORELOAD(&htim14,COUNTERPERIOD(rpm));
 8000e2c:	4b4d      	ldr	r3, [pc, #308]	; (8000f64 <homing+0x2ec>)
 8000e2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e30:	ee07 3a90 	vmov	s15, r3
 8000e34:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8000e38:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8000e3c:	ee37 7b06 	vadd.f64	d7, d7, d6
 8000e40:	ed9f 5b39 	vldr	d5, [pc, #228]	; 8000f28 <homing+0x2b0>
 8000e44:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8000e48:	4b47      	ldr	r3, [pc, #284]	; (8000f68 <homing+0x2f0>)
 8000e4a:	ed93 7b00 	vldr	d7, [r3]
 8000e4e:	ed9f 5b38 	vldr	d5, [pc, #224]	; 8000f30 <homing+0x2b8>
 8000e52:	ee27 5b05 	vmul.f64	d5, d7, d5
 8000e56:	ed9f 4b38 	vldr	d4, [pc, #224]	; 8000f38 <homing+0x2c0>
 8000e5a:	ee84 7b05 	vdiv.f64	d7, d4, d5
 8000e5e:	ee26 7b07 	vmul.f64	d7, d6, d7
 8000e62:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8000e66:	ee37 7b46 	vsub.f64	d7, d7, d6
 8000e6a:	4b3d      	ldr	r3, [pc, #244]	; (8000f60 <homing+0x2e8>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000e72:	ee17 2a90 	vmov	r2, s15
 8000e76:	62da      	str	r2, [r3, #44]	; 0x2c
 8000e78:	4b3a      	ldr	r3, [pc, #232]	; (8000f64 <homing+0x2ec>)
 8000e7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e7c:	ee07 3a90 	vmov	s15, r3
 8000e80:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8000e84:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8000e88:	ee37 7b06 	vadd.f64	d7, d7, d6
 8000e8c:	ed9f 5b26 	vldr	d5, [pc, #152]	; 8000f28 <homing+0x2b0>
 8000e90:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8000e94:	4b34      	ldr	r3, [pc, #208]	; (8000f68 <homing+0x2f0>)
 8000e96:	ed93 7b00 	vldr	d7, [r3]
 8000e9a:	ed9f 5b25 	vldr	d5, [pc, #148]	; 8000f30 <homing+0x2b8>
 8000e9e:	ee27 5b05 	vmul.f64	d5, d7, d5
 8000ea2:	ed9f 4b25 	vldr	d4, [pc, #148]	; 8000f38 <homing+0x2c0>
 8000ea6:	ee84 7b05 	vdiv.f64	d7, d4, d5
 8000eaa:	ee26 7b07 	vmul.f64	d7, d6, d7
 8000eae:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8000eb2:	ee37 7b46 	vsub.f64	d7, d7, d6
 8000eb6:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000eba:	ee17 2a90 	vmov	r2, s15
 8000ebe:	4b28      	ldr	r3, [pc, #160]	; (8000f60 <homing+0x2e8>)
 8000ec0:	60da      	str	r2, [r3, #12]



	TIM12->CCR1 = (uint32_t)((double)(TIM12->ARR) / 2.0);
 8000ec2:	4b28      	ldr	r3, [pc, #160]	; (8000f64 <homing+0x2ec>)
 8000ec4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ec6:	ee07 3a90 	vmov	s15, r3
 8000eca:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8000ece:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 8000ed2:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000ed6:	4b23      	ldr	r3, [pc, #140]	; (8000f64 <homing+0x2ec>)
 8000ed8:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000edc:	ee17 2a90 	vmov	r2, s15
 8000ee0:	635a      	str	r2, [r3, #52]	; 0x34
	TIM13->CCR1 = (uint32_t)((double)(TIM13->ARR) / 2.0);
 8000ee2:	4b22      	ldr	r3, [pc, #136]	; (8000f6c <homing+0x2f4>)
 8000ee4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ee6:	ee07 3a90 	vmov	s15, r3
 8000eea:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8000eee:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 8000ef2:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000ef6:	4b1d      	ldr	r3, [pc, #116]	; (8000f6c <homing+0x2f4>)
 8000ef8:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000efc:	ee17 2a90 	vmov	r2, s15
 8000f00:	635a      	str	r2, [r3, #52]	; 0x34
	TIM14->CCR1 = (uint32_t)((double)(TIM14->ARR) / 2.0);
 8000f02:	4b1b      	ldr	r3, [pc, #108]	; (8000f70 <homing+0x2f8>)
 8000f04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f06:	ee07 3a90 	vmov	s15, r3
 8000f0a:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8000f0e:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 8000f12:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000f16:	4b16      	ldr	r3, [pc, #88]	; (8000f70 <homing+0x2f8>)
 8000f18:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000f1c:	ee17 2a90 	vmov	r2, s15
 8000f20:	635a      	str	r2, [r3, #52]	; 0x34


    while(homAprox){
 8000f22:	e06f      	b.n	8001004 <homing+0x38c>
 8000f24:	f3af 8000 	nop.w
 8000f28:	00000000 	.word	0x00000000
 8000f2c:	418e8480 	.word	0x418e8480
 8000f30:	00000000 	.word	0x00000000
 8000f34:	40bf4000 	.word	0x40bf4000
 8000f38:	00000000 	.word	0x00000000
 8000f3c:	404e0000 	.word	0x404e0000
 8000f40:	2400026c 	.word	0x2400026c
 8000f44:	2400026d 	.word	0x2400026d
 8000f48:	24000358 	.word	0x24000358
 8000f4c:	24000398 	.word	0x24000398
 8000f50:	240003d8 	.word	0x240003d8
 8000f54:	58020800 	.word	0x58020800
 8000f58:	240006b0 	.word	0x240006b0
 8000f5c:	240006fc 	.word	0x240006fc
 8000f60:	24000748 	.word	0x24000748
 8000f64:	40001800 	.word	0x40001800
 8000f68:	24000000 	.word	0x24000000
 8000f6c:	40001c00 	.word	0x40001c00
 8000f70:	40002000 	.word	0x40002000

        Start_PWM_MOTOR_1;
 8000f74:	2100      	movs	r1, #0
 8000f76:	4890      	ldr	r0, [pc, #576]	; (80011b8 <homing+0x540>)
 8000f78:	f008 fe32 	bl	8009be0 <HAL_TIM_PWM_Start>
        Start_PWM_MOTOR_2;
 8000f7c:	2100      	movs	r1, #0
 8000f7e:	488f      	ldr	r0, [pc, #572]	; (80011bc <homing+0x544>)
 8000f80:	f008 fe2e 	bl	8009be0 <HAL_TIM_PWM_Start>
        Start_PWM_MOTOR_3;
 8000f84:	2100      	movs	r1, #0
 8000f86:	488e      	ldr	r0, [pc, #568]	; (80011c0 <homing+0x548>)
 8000f88:	f008 fe2a 	bl	8009be0 <HAL_TIM_PWM_Start>

        if (ES1s_PRESSED || ES2s_PRESSED || ES3s_PRESSED){
 8000f8c:	2101      	movs	r1, #1
 8000f8e:	488d      	ldr	r0, [pc, #564]	; (80011c4 <homing+0x54c>)
 8000f90:	f006 f886 	bl	80070a0 <HAL_GPIO_ReadPin>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d00d      	beq.n	8000fb6 <homing+0x33e>
 8000f9a:	2104      	movs	r1, #4
 8000f9c:	4889      	ldr	r0, [pc, #548]	; (80011c4 <homing+0x54c>)
 8000f9e:	f006 f87f 	bl	80070a0 <HAL_GPIO_ReadPin>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d006      	beq.n	8000fb6 <homing+0x33e>
 8000fa8:	2110      	movs	r1, #16
 8000faa:	4886      	ldr	r0, [pc, #536]	; (80011c4 <homing+0x54c>)
 8000fac:	f006 f878 	bl	80070a0 <HAL_GPIO_ReadPin>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d126      	bne.n	8001004 <homing+0x38c>
            HAL_Delay(30);
 8000fb6:	201e      	movs	r0, #30
 8000fb8:	f004 ffec 	bl	8005f94 <HAL_Delay>
            if (ES1s_PRESSED || ES2s_PRESSED || ES3s_PRESSED){
 8000fbc:	2101      	movs	r1, #1
 8000fbe:	4881      	ldr	r0, [pc, #516]	; (80011c4 <homing+0x54c>)
 8000fc0:	f006 f86e 	bl	80070a0 <HAL_GPIO_ReadPin>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d00d      	beq.n	8000fe6 <homing+0x36e>
 8000fca:	2104      	movs	r1, #4
 8000fcc:	487d      	ldr	r0, [pc, #500]	; (80011c4 <homing+0x54c>)
 8000fce:	f006 f867 	bl	80070a0 <HAL_GPIO_ReadPin>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d006      	beq.n	8000fe6 <homing+0x36e>
 8000fd8:	2110      	movs	r1, #16
 8000fda:	487a      	ldr	r0, [pc, #488]	; (80011c4 <homing+0x54c>)
 8000fdc:	f006 f860 	bl	80070a0 <HAL_GPIO_ReadPin>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d10e      	bne.n	8001004 <homing+0x38c>

                Stop_PWM_MOTOR_1;
 8000fe6:	2100      	movs	r1, #0
 8000fe8:	4873      	ldr	r0, [pc, #460]	; (80011b8 <homing+0x540>)
 8000fea:	f008 ff07 	bl	8009dfc <HAL_TIM_PWM_Stop>
                Stop_PWM_MOTOR_2;
 8000fee:	2100      	movs	r1, #0
 8000ff0:	4872      	ldr	r0, [pc, #456]	; (80011bc <homing+0x544>)
 8000ff2:	f008 ff03 	bl	8009dfc <HAL_TIM_PWM_Stop>
                Stop_PWM_MOTOR_3;
 8000ff6:	2100      	movs	r1, #0
 8000ff8:	4871      	ldr	r0, [pc, #452]	; (80011c0 <homing+0x548>)
 8000ffa:	f008 feff 	bl	8009dfc <HAL_TIM_PWM_Stop>

                homAprox = false;
 8000ffe:	4b72      	ldr	r3, [pc, #456]	; (80011c8 <homing+0x550>)
 8001000:	2200      	movs	r2, #0
 8001002:	701a      	strb	r2, [r3, #0]
    while(homAprox){
 8001004:	4b70      	ldr	r3, [pc, #448]	; (80011c8 <homing+0x550>)
 8001006:	781b      	ldrb	r3, [r3, #0]
 8001008:	2b00      	cmp	r3, #0
 800100a:	d1b3      	bne.n	8000f74 <homing+0x2fc>
        }
    }

    //-----------------------------------------------------------------------------

    while (!homFin){
 800100c:	e14d      	b.n	80012aa <homing+0x632>

        if (ES1s_PRESSED && !motor1.hom) {
 800100e:	2101      	movs	r1, #1
 8001010:	486c      	ldr	r0, [pc, #432]	; (80011c4 <homing+0x54c>)
 8001012:	f006 f845 	bl	80070a0 <HAL_GPIO_ReadPin>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d159      	bne.n	80010d0 <homing+0x458>
 800101c:	4b6b      	ldr	r3, [pc, #428]	; (80011cc <homing+0x554>)
 800101e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001022:	2b00      	cmp	r3, #0
 8001024:	d154      	bne.n	80010d0 <homing+0x458>

            Stop_PWM_MOTOR_2;
 8001026:	2100      	movs	r1, #0
 8001028:	4864      	ldr	r0, [pc, #400]	; (80011bc <homing+0x544>)
 800102a:	f008 fee7 	bl	8009dfc <HAL_TIM_PWM_Stop>
            Stop_PWM_MOTOR_3;
 800102e:	2100      	movs	r1, #0
 8001030:	4863      	ldr	r0, [pc, #396]	; (80011c0 <homing+0x548>)
 8001032:	f008 fee3 	bl	8009dfc <HAL_TIM_PWM_Stop>

            HAL_Delay(30);//Delay necesario para consultar el estado del pin vinculado al ES1s
 8001036:	201e      	movs	r0, #30
 8001038:	f004 ffac 	bl	8005f94 <HAL_Delay>

            while(ES1s_PRESSED){
 800103c:	e010      	b.n	8001060 <homing+0x3e8>

                negative_Dir_MOTOR_1;
 800103e:	2201      	movs	r2, #1
 8001040:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001044:	4862      	ldr	r0, [pc, #392]	; (80011d0 <homing+0x558>)
 8001046:	f006 f843 	bl	80070d0 <HAL_GPIO_WritePin>
                HAL_Delay(0.5); 							//delay cambio de dir
 800104a:	2000      	movs	r0, #0
 800104c:	f004 ffa2 	bl	8005f94 <HAL_Delay>
                Start_PWM_MOTOR_1;
 8001050:	2100      	movs	r1, #0
 8001052:	4859      	ldr	r0, [pc, #356]	; (80011b8 <homing+0x540>)
 8001054:	f008 fdc4 	bl	8009be0 <HAL_TIM_PWM_Start>
                HAL_Delay(500); //Lo dejamos que se mueva medio segundo en la direccion descreciente
 8001058:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800105c:	f004 ff9a 	bl	8005f94 <HAL_Delay>
            while(ES1s_PRESSED){
 8001060:	2101      	movs	r1, #1
 8001062:	4858      	ldr	r0, [pc, #352]	; (80011c4 <homing+0x54c>)
 8001064:	f006 f81c 	bl	80070a0 <HAL_GPIO_ReadPin>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d0e7      	beq.n	800103e <homing+0x3c6>

            }

            Stop_PWM_MOTOR_1;
 800106e:	2100      	movs	r1, #0
 8001070:	4851      	ldr	r0, [pc, #324]	; (80011b8 <homing+0x540>)
 8001072:	f008 fec3 	bl	8009dfc <HAL_TIM_PWM_Stop>
            motor1.hom=true;
 8001076:	4b55      	ldr	r3, [pc, #340]	; (80011cc <homing+0x554>)
 8001078:	2201      	movs	r2, #1
 800107a:	f883 2020 	strb.w	r2, [r3, #32]
            HAL_UART_Transmit(&huart3,(uint8_t *)"F1\n", 4, 100);
 800107e:	2364      	movs	r3, #100	; 0x64
 8001080:	2204      	movs	r2, #4
 8001082:	4954      	ldr	r1, [pc, #336]	; (80011d4 <homing+0x55c>)
 8001084:	4854      	ldr	r0, [pc, #336]	; (80011d8 <homing+0x560>)
 8001086:	f00a fbb1 	bl	800b7ec <HAL_UART_Transmit>
            HAL_Delay(30);
 800108a:	201e      	movs	r0, #30
 800108c:	f004 ff82 	bl	8005f94 <HAL_Delay>

            if (ES2s_UNPRESSED && !motor2.hom)Start_PWM_MOTOR_2;
 8001090:	2104      	movs	r1, #4
 8001092:	484c      	ldr	r0, [pc, #304]	; (80011c4 <homing+0x54c>)
 8001094:	f006 f804 	bl	80070a0 <HAL_GPIO_ReadPin>
 8001098:	4603      	mov	r3, r0
 800109a:	2b00      	cmp	r3, #0
 800109c:	d008      	beq.n	80010b0 <homing+0x438>
 800109e:	4b4f      	ldr	r3, [pc, #316]	; (80011dc <homing+0x564>)
 80010a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d103      	bne.n	80010b0 <homing+0x438>
 80010a8:	2100      	movs	r1, #0
 80010aa:	4844      	ldr	r0, [pc, #272]	; (80011bc <homing+0x544>)
 80010ac:	f008 fd98 	bl	8009be0 <HAL_TIM_PWM_Start>
            if (ES3s_UNPRESSED && !motor3.hom)Start_PWM_MOTOR_3;
 80010b0:	2110      	movs	r1, #16
 80010b2:	4844      	ldr	r0, [pc, #272]	; (80011c4 <homing+0x54c>)
 80010b4:	f005 fff4 	bl	80070a0 <HAL_GPIO_ReadPin>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d008      	beq.n	80010d0 <homing+0x458>
 80010be:	4b48      	ldr	r3, [pc, #288]	; (80011e0 <homing+0x568>)
 80010c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d103      	bne.n	80010d0 <homing+0x458>
 80010c8:	2100      	movs	r1, #0
 80010ca:	483d      	ldr	r0, [pc, #244]	; (80011c0 <homing+0x548>)
 80010cc:	f008 fd88 	bl	8009be0 <HAL_TIM_PWM_Start>


        } // ES1s_UNPRESSED : Se dej de presionar el FC1 sup

        if (ES2s_PRESSED && !motor2.hom){
 80010d0:	2104      	movs	r1, #4
 80010d2:	483c      	ldr	r0, [pc, #240]	; (80011c4 <homing+0x54c>)
 80010d4:	f005 ffe4 	bl	80070a0 <HAL_GPIO_ReadPin>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d159      	bne.n	8001192 <homing+0x51a>
 80010de:	4b3f      	ldr	r3, [pc, #252]	; (80011dc <homing+0x564>)
 80010e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d154      	bne.n	8001192 <homing+0x51a>

            Stop_PWM_MOTOR_1;
 80010e8:	2100      	movs	r1, #0
 80010ea:	4833      	ldr	r0, [pc, #204]	; (80011b8 <homing+0x540>)
 80010ec:	f008 fe86 	bl	8009dfc <HAL_TIM_PWM_Stop>
            Stop_PWM_MOTOR_3;
 80010f0:	2100      	movs	r1, #0
 80010f2:	4833      	ldr	r0, [pc, #204]	; (80011c0 <homing+0x548>)
 80010f4:	f008 fe82 	bl	8009dfc <HAL_TIM_PWM_Stop>

            HAL_Delay(30);//Delay necesario para consultar el estado del pin vinculado al ES2s
 80010f8:	201e      	movs	r0, #30
 80010fa:	f004 ff4b 	bl	8005f94 <HAL_Delay>

            while(ES2s_PRESSED){
 80010fe:	e010      	b.n	8001122 <homing+0x4aa>

                negative_Dir_MOTOR_2;
 8001100:	2201      	movs	r2, #1
 8001102:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001106:	4832      	ldr	r0, [pc, #200]	; (80011d0 <homing+0x558>)
 8001108:	f005 ffe2 	bl	80070d0 <HAL_GPIO_WritePin>
                HAL_Delay(0.5);
 800110c:	2000      	movs	r0, #0
 800110e:	f004 ff41 	bl	8005f94 <HAL_Delay>
                Start_PWM_MOTOR_2;
 8001112:	2100      	movs	r1, #0
 8001114:	4829      	ldr	r0, [pc, #164]	; (80011bc <homing+0x544>)
 8001116:	f008 fd63 	bl	8009be0 <HAL_TIM_PWM_Start>
                HAL_Delay(500);
 800111a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800111e:	f004 ff39 	bl	8005f94 <HAL_Delay>
            while(ES2s_PRESSED){
 8001122:	2104      	movs	r1, #4
 8001124:	4827      	ldr	r0, [pc, #156]	; (80011c4 <homing+0x54c>)
 8001126:	f005 ffbb 	bl	80070a0 <HAL_GPIO_ReadPin>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d0e7      	beq.n	8001100 <homing+0x488>

            }

            Stop_PWM_MOTOR_2;
 8001130:	2100      	movs	r1, #0
 8001132:	4822      	ldr	r0, [pc, #136]	; (80011bc <homing+0x544>)
 8001134:	f008 fe62 	bl	8009dfc <HAL_TIM_PWM_Stop>
            motor2.hom=true;
 8001138:	4b28      	ldr	r3, [pc, #160]	; (80011dc <homing+0x564>)
 800113a:	2201      	movs	r2, #1
 800113c:	f883 2020 	strb.w	r2, [r3, #32]
            HAL_UART_Transmit(&huart3,(uint8_t *)"F2\n", 4, 100);
 8001140:	2364      	movs	r3, #100	; 0x64
 8001142:	2204      	movs	r2, #4
 8001144:	4927      	ldr	r1, [pc, #156]	; (80011e4 <homing+0x56c>)
 8001146:	4824      	ldr	r0, [pc, #144]	; (80011d8 <homing+0x560>)
 8001148:	f00a fb50 	bl	800b7ec <HAL_UART_Transmit>
            HAL_Delay(30);
 800114c:	201e      	movs	r0, #30
 800114e:	f004 ff21 	bl	8005f94 <HAL_Delay>

            if (ES1s_UNPRESSED && !motor1.hom)Start_PWM_MOTOR_1;
 8001152:	2101      	movs	r1, #1
 8001154:	481b      	ldr	r0, [pc, #108]	; (80011c4 <homing+0x54c>)
 8001156:	f005 ffa3 	bl	80070a0 <HAL_GPIO_ReadPin>
 800115a:	4603      	mov	r3, r0
 800115c:	2b00      	cmp	r3, #0
 800115e:	d008      	beq.n	8001172 <homing+0x4fa>
 8001160:	4b1a      	ldr	r3, [pc, #104]	; (80011cc <homing+0x554>)
 8001162:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001166:	2b00      	cmp	r3, #0
 8001168:	d103      	bne.n	8001172 <homing+0x4fa>
 800116a:	2100      	movs	r1, #0
 800116c:	4812      	ldr	r0, [pc, #72]	; (80011b8 <homing+0x540>)
 800116e:	f008 fd37 	bl	8009be0 <HAL_TIM_PWM_Start>
            if (ES3s_UNPRESSED && !motor3.hom)Start_PWM_MOTOR_3;
 8001172:	2110      	movs	r1, #16
 8001174:	4813      	ldr	r0, [pc, #76]	; (80011c4 <homing+0x54c>)
 8001176:	f005 ff93 	bl	80070a0 <HAL_GPIO_ReadPin>
 800117a:	4603      	mov	r3, r0
 800117c:	2b00      	cmp	r3, #0
 800117e:	d008      	beq.n	8001192 <homing+0x51a>
 8001180:	4b17      	ldr	r3, [pc, #92]	; (80011e0 <homing+0x568>)
 8001182:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001186:	2b00      	cmp	r3, #0
 8001188:	d103      	bne.n	8001192 <homing+0x51a>
 800118a:	2100      	movs	r1, #0
 800118c:	480c      	ldr	r0, [pc, #48]	; (80011c0 <homing+0x548>)
 800118e:	f008 fd27 	bl	8009be0 <HAL_TIM_PWM_Start>

        }// ES2s_UNPRESSED : Se dej de presionar el FC2 sup


        if (ES3s_PRESSED){
 8001192:	2110      	movs	r1, #16
 8001194:	480b      	ldr	r0, [pc, #44]	; (80011c4 <homing+0x54c>)
 8001196:	f005 ff83 	bl	80070a0 <HAL_GPIO_ReadPin>
 800119a:	4603      	mov	r3, r0
 800119c:	2b00      	cmp	r3, #0
 800119e:	d16c      	bne.n	800127a <homing+0x602>

            Stop_PWM_MOTOR_1;
 80011a0:	2100      	movs	r1, #0
 80011a2:	4805      	ldr	r0, [pc, #20]	; (80011b8 <homing+0x540>)
 80011a4:	f008 fe2a 	bl	8009dfc <HAL_TIM_PWM_Stop>
            Stop_PWM_MOTOR_2;
 80011a8:	2100      	movs	r1, #0
 80011aa:	4804      	ldr	r0, [pc, #16]	; (80011bc <homing+0x544>)
 80011ac:	f008 fe26 	bl	8009dfc <HAL_TIM_PWM_Stop>

            HAL_Delay(30);//Delay necesario para consultar el estado del pin vinculado al ES3s
 80011b0:	201e      	movs	r0, #30
 80011b2:	f004 feef 	bl	8005f94 <HAL_Delay>

            while(ES3s_PRESSED){
 80011b6:	e028      	b.n	800120a <homing+0x592>
 80011b8:	240006b0 	.word	0x240006b0
 80011bc:	240006fc 	.word	0x240006fc
 80011c0:	24000748 	.word	0x24000748
 80011c4:	58021000 	.word	0x58021000
 80011c8:	2400026c 	.word	0x2400026c
 80011cc:	24000358 	.word	0x24000358
 80011d0:	58020800 	.word	0x58020800
 80011d4:	08011418 	.word	0x08011418
 80011d8:	24000970 	.word	0x24000970
 80011dc:	24000398 	.word	0x24000398
 80011e0:	240003d8 	.word	0x240003d8
 80011e4:	0801141c 	.word	0x0801141c

                negative_Dir_MOTOR_3;
 80011e8:	2201      	movs	r2, #1
 80011ea:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80011ee:	4833      	ldr	r0, [pc, #204]	; (80012bc <homing+0x644>)
 80011f0:	f005 ff6e 	bl	80070d0 <HAL_GPIO_WritePin>
                HAL_Delay(0.5);
 80011f4:	2000      	movs	r0, #0
 80011f6:	f004 fecd 	bl	8005f94 <HAL_Delay>
                Start_PWM_MOTOR_3;
 80011fa:	2100      	movs	r1, #0
 80011fc:	4830      	ldr	r0, [pc, #192]	; (80012c0 <homing+0x648>)
 80011fe:	f008 fcef 	bl	8009be0 <HAL_TIM_PWM_Start>
                HAL_Delay(500);
 8001202:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001206:	f004 fec5 	bl	8005f94 <HAL_Delay>
            while(ES3s_PRESSED){
 800120a:	2110      	movs	r1, #16
 800120c:	482d      	ldr	r0, [pc, #180]	; (80012c4 <homing+0x64c>)
 800120e:	f005 ff47 	bl	80070a0 <HAL_GPIO_ReadPin>
 8001212:	4603      	mov	r3, r0
 8001214:	2b00      	cmp	r3, #0
 8001216:	d0e7      	beq.n	80011e8 <homing+0x570>
            }

            Stop_PWM_MOTOR_3;
 8001218:	2100      	movs	r1, #0
 800121a:	4829      	ldr	r0, [pc, #164]	; (80012c0 <homing+0x648>)
 800121c:	f008 fdee 	bl	8009dfc <HAL_TIM_PWM_Stop>
            motor3.hom = true;
 8001220:	4b29      	ldr	r3, [pc, #164]	; (80012c8 <homing+0x650>)
 8001222:	2201      	movs	r2, #1
 8001224:	f883 2020 	strb.w	r2, [r3, #32]
            HAL_UART_Transmit(&huart3,(uint8_t *)"F3\n", 4, 100);
 8001228:	2364      	movs	r3, #100	; 0x64
 800122a:	2204      	movs	r2, #4
 800122c:	4927      	ldr	r1, [pc, #156]	; (80012cc <homing+0x654>)
 800122e:	4828      	ldr	r0, [pc, #160]	; (80012d0 <homing+0x658>)
 8001230:	f00a fadc 	bl	800b7ec <HAL_UART_Transmit>
			HAL_Delay(30);
 8001234:	201e      	movs	r0, #30
 8001236:	f004 fead 	bl	8005f94 <HAL_Delay>
            if (ES1s_UNPRESSED && !motor1.hom)Start_PWM_MOTOR_1;
 800123a:	2101      	movs	r1, #1
 800123c:	4821      	ldr	r0, [pc, #132]	; (80012c4 <homing+0x64c>)
 800123e:	f005 ff2f 	bl	80070a0 <HAL_GPIO_ReadPin>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d008      	beq.n	800125a <homing+0x5e2>
 8001248:	4b22      	ldr	r3, [pc, #136]	; (80012d4 <homing+0x65c>)
 800124a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800124e:	2b00      	cmp	r3, #0
 8001250:	d103      	bne.n	800125a <homing+0x5e2>
 8001252:	2100      	movs	r1, #0
 8001254:	4820      	ldr	r0, [pc, #128]	; (80012d8 <homing+0x660>)
 8001256:	f008 fcc3 	bl	8009be0 <HAL_TIM_PWM_Start>
            if (ES2s_UNPRESSED && !motor2.hom)Start_PWM_MOTOR_2;
 800125a:	2104      	movs	r1, #4
 800125c:	4819      	ldr	r0, [pc, #100]	; (80012c4 <homing+0x64c>)
 800125e:	f005 ff1f 	bl	80070a0 <HAL_GPIO_ReadPin>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d008      	beq.n	800127a <homing+0x602>
 8001268:	4b1c      	ldr	r3, [pc, #112]	; (80012dc <homing+0x664>)
 800126a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d103      	bne.n	800127a <homing+0x602>
 8001272:	2100      	movs	r1, #0
 8001274:	481a      	ldr	r0, [pc, #104]	; (80012e0 <homing+0x668>)
 8001276:	f008 fcb3 	bl	8009be0 <HAL_TIM_PWM_Start>
        }// ES3s_UNPRESSED : Se dej de presionar el FC3 sup



        if (motor1.hom && motor2.hom && motor3.hom){
 800127a:	4b16      	ldr	r3, [pc, #88]	; (80012d4 <homing+0x65c>)
 800127c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d012      	beq.n	80012aa <homing+0x632>
 8001284:	4b15      	ldr	r3, [pc, #84]	; (80012dc <homing+0x664>)
 8001286:	f893 3020 	ldrb.w	r3, [r3, #32]
 800128a:	2b00      	cmp	r3, #0
 800128c:	d00d      	beq.n	80012aa <homing+0x632>
 800128e:	4b0e      	ldr	r3, [pc, #56]	; (80012c8 <homing+0x650>)
 8001290:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001294:	2b00      	cmp	r3, #0
 8001296:	d008      	beq.n	80012aa <homing+0x632>
        	homFin=true;
 8001298:	4b12      	ldr	r3, [pc, #72]	; (80012e4 <homing+0x66c>)
 800129a:	2201      	movs	r2, #1
 800129c:	701a      	strb	r2, [r3, #0]
        	HAL_UART_Transmit(&huart3,(uint8_t *)"FH\n", 4, 100);
 800129e:	2364      	movs	r3, #100	; 0x64
 80012a0:	2204      	movs	r2, #4
 80012a2:	4911      	ldr	r1, [pc, #68]	; (80012e8 <homing+0x670>)
 80012a4:	480a      	ldr	r0, [pc, #40]	; (80012d0 <homing+0x658>)
 80012a6:	f00a faa1 	bl	800b7ec <HAL_UART_Transmit>
    while (!homFin){
 80012aa:	4b0e      	ldr	r3, [pc, #56]	; (80012e4 <homing+0x66c>)
 80012ac:	781b      	ldrb	r3, [r3, #0]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	f43f aead 	beq.w	800100e <homing+0x396>
        }
       }


    }
 80012b4:	bf00      	nop
 80012b6:	bf00      	nop
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	58020800 	.word	0x58020800
 80012c0:	24000748 	.word	0x24000748
 80012c4:	58021000 	.word	0x58021000
 80012c8:	240003d8 	.word	0x240003d8
 80012cc:	08011420 	.word	0x08011420
 80012d0:	24000970 	.word	0x24000970
 80012d4:	24000358 	.word	0x24000358
 80012d8:	240006b0 	.word	0x240006b0
 80012dc:	24000398 	.word	0x24000398
 80012e0:	240006fc 	.word	0x240006fc
 80012e4:	24000419 	.word	0x24000419
 80012e8:	08011424 	.word	0x08011424

080012ec <interpretaComando>:


volatile double aux;
uint8_t auxString[10];

void interpretaComando(void){
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b084      	sub	sp, #16
 80012f0:	af00      	add	r7, sp, #0

	switch(rx_buffer[0]){
 80012f2:	4b6e      	ldr	r3, [pc, #440]	; (80014ac <interpretaComando+0x1c0>)
 80012f4:	781b      	ldrb	r3, [r3, #0]
 80012f6:	2b70      	cmp	r3, #112	; 0x70
 80012f8:	d010      	beq.n	800131c <interpretaComando+0x30>
 80012fa:	2b70      	cmp	r3, #112	; 0x70
 80012fc:	f300 80d1 	bgt.w	80014a2 <interpretaComando+0x1b6>
 8001300:	2b68      	cmp	r3, #104	; 0x68
 8001302:	d007      	beq.n	8001314 <interpretaComando+0x28>
 8001304:	2b68      	cmp	r3, #104	; 0x68
 8001306:	f300 80cc 	bgt.w	80014a2 <interpretaComando+0x1b6>
 800130a:	2b48      	cmp	r3, #72	; 0x48
 800130c:	d002      	beq.n	8001314 <interpretaComando+0x28>
 800130e:	2b50      	cmp	r3, #80	; 0x50
 8001310:	d004      	beq.n	800131c <interpretaComando+0x30>



	}

}
 8001312:	e0c6      	b.n	80014a2 <interpretaComando+0x1b6>
		state = HOME;
 8001314:	4b66      	ldr	r3, [pc, #408]	; (80014b0 <interpretaComando+0x1c4>)
 8001316:	2203      	movs	r2, #3
 8001318:	701a      	strb	r2, [r3, #0]
	break;
 800131a:	e0c2      	b.n	80014a2 <interpretaComando+0x1b6>
		flagErrorEndStop = 0;
 800131c:	4965      	ldr	r1, [pc, #404]	; (80014b4 <interpretaComando+0x1c8>)
 800131e:	f04f 0200 	mov.w	r2, #0
 8001322:	f04f 0300 	mov.w	r3, #0
 8001326:	e9c1 2300 	strd	r2, r3, [r1]
		uint8_t i = 1;
 800132a:	2301      	movs	r3, #1
 800132c:	73fb      	strb	r3, [r7, #15]
		uint8_t j = 0;
 800132e:	2300      	movs	r3, #0
 8001330:	73bb      	strb	r3, [r7, #14]
		while(rx_buffer[i] != 0){
 8001332:	e0ac      	b.n	800148e <interpretaComando+0x1a2>
			if(rx_buffer[i] == 'x'){
 8001334:	7bfb      	ldrb	r3, [r7, #15]
 8001336:	4a5d      	ldr	r2, [pc, #372]	; (80014ac <interpretaComando+0x1c0>)
 8001338:	5cd3      	ldrb	r3, [r2, r3]
 800133a:	2b78      	cmp	r3, #120	; 0x78
 800133c:	d133      	bne.n	80013a6 <interpretaComando+0xba>
				while(rx_buffer[i+1] != ' '){			//Almacenar dato en buffer hasta que se encuentre un espacio
 800133e:	e00c      	b.n	800135a <interpretaComando+0x6e>
					auxString[j] = rx_buffer[i+1];
 8001340:	7bfb      	ldrb	r3, [r7, #15]
 8001342:	1c5a      	adds	r2, r3, #1
 8001344:	7bbb      	ldrb	r3, [r7, #14]
 8001346:	4959      	ldr	r1, [pc, #356]	; (80014ac <interpretaComando+0x1c0>)
 8001348:	5c89      	ldrb	r1, [r1, r2]
 800134a:	4a5b      	ldr	r2, [pc, #364]	; (80014b8 <interpretaComando+0x1cc>)
 800134c:	54d1      	strb	r1, [r2, r3]
					j++;
 800134e:	7bbb      	ldrb	r3, [r7, #14]
 8001350:	3301      	adds	r3, #1
 8001352:	73bb      	strb	r3, [r7, #14]
					i++;
 8001354:	7bfb      	ldrb	r3, [r7, #15]
 8001356:	3301      	adds	r3, #1
 8001358:	73fb      	strb	r3, [r7, #15]
				while(rx_buffer[i+1] != ' '){			//Almacenar dato en buffer hasta que se encuentre un espacio
 800135a:	7bfb      	ldrb	r3, [r7, #15]
 800135c:	3301      	adds	r3, #1
 800135e:	4a53      	ldr	r2, [pc, #332]	; (80014ac <interpretaComando+0x1c0>)
 8001360:	5cd3      	ldrb	r3, [r2, r3]
 8001362:	2b20      	cmp	r3, #32
 8001364:	d1ec      	bne.n	8001340 <interpretaComando+0x54>
				Pfin.x = strtod(&auxString[0], NULL);
 8001366:	2100      	movs	r1, #0
 8001368:	4853      	ldr	r0, [pc, #332]	; (80014b8 <interpretaComando+0x1cc>)
 800136a:	f00d fb4f 	bl	800ea0c <strtod>
 800136e:	eeb0 7b40 	vmov.f64	d7, d0
 8001372:	4b52      	ldr	r3, [pc, #328]	; (80014bc <interpretaComando+0x1d0>)
 8001374:	ed83 7b00 	vstr	d7, [r3]
				for (int k = 0; k <= 10; k++) {
 8001378:	2300      	movs	r3, #0
 800137a:	60bb      	str	r3, [r7, #8]
 800137c:	e007      	b.n	800138e <interpretaComando+0xa2>
					auxString[k] = 0;
 800137e:	4a4e      	ldr	r2, [pc, #312]	; (80014b8 <interpretaComando+0x1cc>)
 8001380:	68bb      	ldr	r3, [r7, #8]
 8001382:	4413      	add	r3, r2
 8001384:	2200      	movs	r2, #0
 8001386:	701a      	strb	r2, [r3, #0]
				for (int k = 0; k <= 10; k++) {
 8001388:	68bb      	ldr	r3, [r7, #8]
 800138a:	3301      	adds	r3, #1
 800138c:	60bb      	str	r3, [r7, #8]
 800138e:	68bb      	ldr	r3, [r7, #8]
 8001390:	2b0a      	cmp	r3, #10
 8001392:	ddf4      	ble.n	800137e <interpretaComando+0x92>
				j=0;
 8001394:	2300      	movs	r3, #0
 8001396:	73bb      	strb	r3, [r7, #14]
				HAL_UART_Transmit(&huart3, (uint8_t *)"Px_ok\n", 7, 100);
 8001398:	2364      	movs	r3, #100	; 0x64
 800139a:	2207      	movs	r2, #7
 800139c:	4948      	ldr	r1, [pc, #288]	; (80014c0 <interpretaComando+0x1d4>)
 800139e:	4849      	ldr	r0, [pc, #292]	; (80014c4 <interpretaComando+0x1d8>)
 80013a0:	f00a fa24 	bl	800b7ec <HAL_UART_Transmit>
 80013a4:	e070      	b.n	8001488 <interpretaComando+0x19c>
			else if(rx_buffer[i] == 'y'){
 80013a6:	7bfb      	ldrb	r3, [r7, #15]
 80013a8:	4a40      	ldr	r2, [pc, #256]	; (80014ac <interpretaComando+0x1c0>)
 80013aa:	5cd3      	ldrb	r3, [r2, r3]
 80013ac:	2b79      	cmp	r3, #121	; 0x79
 80013ae:	d133      	bne.n	8001418 <interpretaComando+0x12c>
				while(rx_buffer[i+1] != ' '){			//Almacenar dato en buffer hasta que se encuentre un espacio
 80013b0:	e00c      	b.n	80013cc <interpretaComando+0xe0>
					auxString[j] = rx_buffer[i+1];
 80013b2:	7bfb      	ldrb	r3, [r7, #15]
 80013b4:	1c5a      	adds	r2, r3, #1
 80013b6:	7bbb      	ldrb	r3, [r7, #14]
 80013b8:	493c      	ldr	r1, [pc, #240]	; (80014ac <interpretaComando+0x1c0>)
 80013ba:	5c89      	ldrb	r1, [r1, r2]
 80013bc:	4a3e      	ldr	r2, [pc, #248]	; (80014b8 <interpretaComando+0x1cc>)
 80013be:	54d1      	strb	r1, [r2, r3]
					j++;
 80013c0:	7bbb      	ldrb	r3, [r7, #14]
 80013c2:	3301      	adds	r3, #1
 80013c4:	73bb      	strb	r3, [r7, #14]
					i++;
 80013c6:	7bfb      	ldrb	r3, [r7, #15]
 80013c8:	3301      	adds	r3, #1
 80013ca:	73fb      	strb	r3, [r7, #15]
				while(rx_buffer[i+1] != ' '){			//Almacenar dato en buffer hasta que se encuentre un espacio
 80013cc:	7bfb      	ldrb	r3, [r7, #15]
 80013ce:	3301      	adds	r3, #1
 80013d0:	4a36      	ldr	r2, [pc, #216]	; (80014ac <interpretaComando+0x1c0>)
 80013d2:	5cd3      	ldrb	r3, [r2, r3]
 80013d4:	2b20      	cmp	r3, #32
 80013d6:	d1ec      	bne.n	80013b2 <interpretaComando+0xc6>
				Pfin.y = strtod(&auxString[0], NULL);
 80013d8:	2100      	movs	r1, #0
 80013da:	4837      	ldr	r0, [pc, #220]	; (80014b8 <interpretaComando+0x1cc>)
 80013dc:	f00d fb16 	bl	800ea0c <strtod>
 80013e0:	eeb0 7b40 	vmov.f64	d7, d0
 80013e4:	4b35      	ldr	r3, [pc, #212]	; (80014bc <interpretaComando+0x1d0>)
 80013e6:	ed83 7b02 	vstr	d7, [r3, #8]
				for (int k = 0; k <= 10; k++) {
 80013ea:	2300      	movs	r3, #0
 80013ec:	607b      	str	r3, [r7, #4]
 80013ee:	e007      	b.n	8001400 <interpretaComando+0x114>
					auxString[k] = 0;
 80013f0:	4a31      	ldr	r2, [pc, #196]	; (80014b8 <interpretaComando+0x1cc>)
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	4413      	add	r3, r2
 80013f6:	2200      	movs	r2, #0
 80013f8:	701a      	strb	r2, [r3, #0]
				for (int k = 0; k <= 10; k++) {
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	3301      	adds	r3, #1
 80013fe:	607b      	str	r3, [r7, #4]
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	2b0a      	cmp	r3, #10
 8001404:	ddf4      	ble.n	80013f0 <interpretaComando+0x104>
				j=0;
 8001406:	2300      	movs	r3, #0
 8001408:	73bb      	strb	r3, [r7, #14]
				HAL_UART_Transmit(&huart3,(uint8_t *)"Py_ok\n", 7, 100);
 800140a:	2364      	movs	r3, #100	; 0x64
 800140c:	2207      	movs	r2, #7
 800140e:	492e      	ldr	r1, [pc, #184]	; (80014c8 <interpretaComando+0x1dc>)
 8001410:	482c      	ldr	r0, [pc, #176]	; (80014c4 <interpretaComando+0x1d8>)
 8001412:	f00a f9eb 	bl	800b7ec <HAL_UART_Transmit>
 8001416:	e037      	b.n	8001488 <interpretaComando+0x19c>
			else if(rx_buffer[i] == 'z'){
 8001418:	7bfb      	ldrb	r3, [r7, #15]
 800141a:	4a24      	ldr	r2, [pc, #144]	; (80014ac <interpretaComando+0x1c0>)
 800141c:	5cd3      	ldrb	r3, [r2, r3]
 800141e:	2b7a      	cmp	r3, #122	; 0x7a
 8001420:	d132      	bne.n	8001488 <interpretaComando+0x19c>
				while(rx_buffer[i+1] != ' '){			//Almacenar dato en buffer hasta que se encuentre un espacio
 8001422:	e00c      	b.n	800143e <interpretaComando+0x152>
					auxString[j] = rx_buffer[i+1];
 8001424:	7bfb      	ldrb	r3, [r7, #15]
 8001426:	1c5a      	adds	r2, r3, #1
 8001428:	7bbb      	ldrb	r3, [r7, #14]
 800142a:	4920      	ldr	r1, [pc, #128]	; (80014ac <interpretaComando+0x1c0>)
 800142c:	5c89      	ldrb	r1, [r1, r2]
 800142e:	4a22      	ldr	r2, [pc, #136]	; (80014b8 <interpretaComando+0x1cc>)
 8001430:	54d1      	strb	r1, [r2, r3]
					j++;
 8001432:	7bbb      	ldrb	r3, [r7, #14]
 8001434:	3301      	adds	r3, #1
 8001436:	73bb      	strb	r3, [r7, #14]
					i++;
 8001438:	7bfb      	ldrb	r3, [r7, #15]
 800143a:	3301      	adds	r3, #1
 800143c:	73fb      	strb	r3, [r7, #15]
				while(rx_buffer[i+1] != ' '){			//Almacenar dato en buffer hasta que se encuentre un espacio
 800143e:	7bfb      	ldrb	r3, [r7, #15]
 8001440:	3301      	adds	r3, #1
 8001442:	4a1a      	ldr	r2, [pc, #104]	; (80014ac <interpretaComando+0x1c0>)
 8001444:	5cd3      	ldrb	r3, [r2, r3]
 8001446:	2b20      	cmp	r3, #32
 8001448:	d1ec      	bne.n	8001424 <interpretaComando+0x138>
				Pfin.z = strtod(&auxString[0], NULL);
 800144a:	2100      	movs	r1, #0
 800144c:	481a      	ldr	r0, [pc, #104]	; (80014b8 <interpretaComando+0x1cc>)
 800144e:	f00d fadd 	bl	800ea0c <strtod>
 8001452:	eeb0 7b40 	vmov.f64	d7, d0
 8001456:	4b19      	ldr	r3, [pc, #100]	; (80014bc <interpretaComando+0x1d0>)
 8001458:	ed83 7b04 	vstr	d7, [r3, #16]
				for (int k = 0; k <= 10; k++) {
 800145c:	2300      	movs	r3, #0
 800145e:	603b      	str	r3, [r7, #0]
 8001460:	e007      	b.n	8001472 <interpretaComando+0x186>
					auxString[k] = 0;
 8001462:	4a15      	ldr	r2, [pc, #84]	; (80014b8 <interpretaComando+0x1cc>)
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	4413      	add	r3, r2
 8001468:	2200      	movs	r2, #0
 800146a:	701a      	strb	r2, [r3, #0]
				for (int k = 0; k <= 10; k++) {
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	3301      	adds	r3, #1
 8001470:	603b      	str	r3, [r7, #0]
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	2b0a      	cmp	r3, #10
 8001476:	ddf4      	ble.n	8001462 <interpretaComando+0x176>
				j=0;
 8001478:	2300      	movs	r3, #0
 800147a:	73bb      	strb	r3, [r7, #14]
				HAL_UART_Transmit(&huart3,(uint8_t *)"Pz_ok\n", 7, 100);
 800147c:	2364      	movs	r3, #100	; 0x64
 800147e:	2207      	movs	r2, #7
 8001480:	4912      	ldr	r1, [pc, #72]	; (80014cc <interpretaComando+0x1e0>)
 8001482:	4810      	ldr	r0, [pc, #64]	; (80014c4 <interpretaComando+0x1d8>)
 8001484:	f00a f9b2 	bl	800b7ec <HAL_UART_Transmit>
			i++;
 8001488:	7bfb      	ldrb	r3, [r7, #15]
 800148a:	3301      	adds	r3, #1
 800148c:	73fb      	strb	r3, [r7, #15]
		while(rx_buffer[i] != 0){
 800148e:	7bfb      	ldrb	r3, [r7, #15]
 8001490:	4a06      	ldr	r2, [pc, #24]	; (80014ac <interpretaComando+0x1c0>)
 8001492:	5cd3      	ldrb	r3, [r2, r3]
 8001494:	2b00      	cmp	r3, #0
 8001496:	f47f af4d 	bne.w	8001334 <interpretaComando+0x48>
		receptionFlag = true;
 800149a:	4b0d      	ldr	r3, [pc, #52]	; (80014d0 <interpretaComando+0x1e4>)
 800149c:	2201      	movs	r2, #1
 800149e:	701a      	strb	r2, [r3, #0]
		break;
 80014a0:	bf00      	nop
}
 80014a2:	bf00      	nop
 80014a4:	3710      	adds	r7, #16
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	2400054c 	.word	0x2400054c
 80014b0:	24000418 	.word	0x24000418
 80014b4:	24000570 	.word	0x24000570
 80014b8:	24000270 	.word	0x24000270
 80014bc:	24000480 	.word	0x24000480
 80014c0:	08011428 	.word	0x08011428
 80014c4:	24000970 	.word	0x24000970
 80014c8:	08011430 	.word	0x08011430
 80014cc:	08011438 	.word	0x08011438
 80014d0:	2400056b 	.word	0x2400056b
 80014d4:	00000000 	.word	0x00000000

080014d8 <inverseKinematic>:
double A1, B1, C1, XJ1_1, XJ1_2, YJ1_1, YJ1_2, ZJ1_1, ZJ1_2, A11, A12, A13, A14, A15;
double A2, B2, C2, XJ2_1, XJ2_2, YJ2_1, YJ2_2, ZJ2_1, ZJ2_2;
double A3, B3, C3, XJ3_1, XJ3_2, YJ3_1, YJ3_2, ZJ3_1, ZJ3_2;


void inverseKinematic(Vec3D _Pfin) {
 80014d8:	b580      	push	{r7, lr}
 80014da:	ed2d 8b04 	vpush	{d8-d9}
 80014de:	b086      	sub	sp, #24
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	eeb0 5b40 	vmov.f64	d5, d0
 80014e6:	eeb0 6b41 	vmov.f64	d6, d1
 80014ea:	eeb0 7b42 	vmov.f64	d7, d2
 80014ee:	ed87 5b00 	vstr	d5, [r7]
 80014f2:	ed87 6b02 	vstr	d6, [r7, #8]
 80014f6:	ed87 7b04 	vstr	d7, [r7, #16]

	A1 = 1.0 + pow(((-2.0  * (R + (_Pfin.y - r))) / (2 * _Pfin.z)), 2);
 80014fa:	ed97 7b02 	vldr	d7, [r7, #8]
 80014fe:	ed9f 6bee 	vldr	d6, [pc, #952]	; 80018b8 <inverseKinematic+0x3e0>
 8001502:	ee37 7b46 	vsub.f64	d7, d7, d6
 8001506:	ed9f 6bee 	vldr	d6, [pc, #952]	; 80018c0 <inverseKinematic+0x3e8>
 800150a:	ee37 7b06 	vadd.f64	d7, d7, d6
 800150e:	eeb8 6b00 	vmov.f64	d6, #128	; 0xc0000000 -2.0
 8001512:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001516:	ed97 7b04 	vldr	d7, [r7, #16]
 800151a:	ee37 7b07 	vadd.f64	d7, d7, d7
 800151e:	ee86 5b07 	vdiv.f64	d5, d6, d7
 8001522:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8001526:	eeb0 0b45 	vmov.f64	d0, d5
 800152a:	f00f fb39 	bl	8010ba0 <pow>
 800152e:	eeb0 7b40 	vmov.f64	d7, d0
 8001532:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8001536:	ee37 7b06 	vadd.f64	d7, d7, d6
 800153a:	4bf9      	ldr	r3, [pc, #996]	; (8001920 <inverseKinematic+0x448>)
 800153c:	ed83 7b00 	vstr	d7, [r3]
	A2 = 4.0 + pow(((2.0 * sqrt(3.0) * R * C30 + 2.0 * R * S30 - 2.0 * sqrt(3) * (_Pfin.x + r * C30) - 2.0 * (_Pfin.y + r * S30)) / (2.0 * _Pfin.z)), 2.0);
 8001540:	ed97 7b00 	vldr	d7, [r7]
 8001544:	ed9f 6be0 	vldr	d6, [pc, #896]	; 80018c8 <inverseKinematic+0x3f0>
 8001548:	ee37 7b06 	vadd.f64	d7, d7, d6
 800154c:	ed9f 6be0 	vldr	d6, [pc, #896]	; 80018d0 <inverseKinematic+0x3f8>
 8001550:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001554:	ed9f 6be0 	vldr	d6, [pc, #896]	; 80018d8 <inverseKinematic+0x400>
 8001558:	ee36 6b47 	vsub.f64	d6, d6, d7
 800155c:	ed97 7b02 	vldr	d7, [r7, #8]
 8001560:	ed9f 5bdf 	vldr	d5, [pc, #892]	; 80018e0 <inverseKinematic+0x408>
 8001564:	ee37 7b05 	vadd.f64	d7, d7, d5
 8001568:	ee37 7b07 	vadd.f64	d7, d7, d7
 800156c:	ee36 6b47 	vsub.f64	d6, d6, d7
 8001570:	ed97 7b04 	vldr	d7, [r7, #16]
 8001574:	ee37 7b07 	vadd.f64	d7, d7, d7
 8001578:	ee86 5b07 	vdiv.f64	d5, d6, d7
 800157c:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8001580:	eeb0 0b45 	vmov.f64	d0, d5
 8001584:	f00f fb0c 	bl	8010ba0 <pow>
 8001588:	eeb0 7b40 	vmov.f64	d7, d0
 800158c:	eeb1 6b00 	vmov.f64	d6, #16	; 0x40800000  4.0
 8001590:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001594:	4be3      	ldr	r3, [pc, #908]	; (8001924 <inverseKinematic+0x44c>)
 8001596:	ed83 7b00 	vstr	d7, [r3]
	A3 = 4.0 + pow(((2.0 * sqrt(3.0) * (_Pfin.x + r * C150) - 2.0 * (_Pfin.y + r * S150) - 2.0 * sqrt(3) * R * C150 + 2.0 * R * S150) / (2.0 * _Pfin.z)), 2.0);
 800159a:	ed97 7b00 	vldr	d7, [r7]
 800159e:	ed9f 6bca 	vldr	d6, [pc, #808]	; 80018c8 <inverseKinematic+0x3f0>
 80015a2:	ee37 7b46 	vsub.f64	d7, d7, d6
 80015a6:	ed9f 6bca 	vldr	d6, [pc, #808]	; 80018d0 <inverseKinematic+0x3f8>
 80015aa:	ee27 6b06 	vmul.f64	d6, d7, d6
 80015ae:	ed97 7b02 	vldr	d7, [r7, #8]
 80015b2:	ed9f 5bcb 	vldr	d5, [pc, #812]	; 80018e0 <inverseKinematic+0x408>
 80015b6:	ee37 7b05 	vadd.f64	d7, d7, d5
 80015ba:	ee37 7b07 	vadd.f64	d7, d7, d7
 80015be:	ee36 7b47 	vsub.f64	d7, d6, d7
 80015c2:	ed9f 6bc9 	vldr	d6, [pc, #804]	; 80018e8 <inverseKinematic+0x410>
 80015c6:	ee37 7b06 	vadd.f64	d7, d7, d6
 80015ca:	ed9f 6bbd 	vldr	d6, [pc, #756]	; 80018c0 <inverseKinematic+0x3e8>
 80015ce:	ee37 6b06 	vadd.f64	d6, d7, d6
 80015d2:	ed97 7b04 	vldr	d7, [r7, #16]
 80015d6:	ee37 7b07 	vadd.f64	d7, d7, d7
 80015da:	ee86 5b07 	vdiv.f64	d5, d6, d7
 80015de:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 80015e2:	eeb0 0b45 	vmov.f64	d0, d5
 80015e6:	f00f fadb 	bl	8010ba0 <pow>
 80015ea:	eeb0 7b40 	vmov.f64	d7, d0
 80015ee:	eeb1 6b00 	vmov.f64	d6, #16	; 0x40800000  4.0
 80015f2:	ee37 7b06 	vadd.f64	d7, d7, d6
 80015f6:	4bcc      	ldr	r3, [pc, #816]	; (8001928 <inverseKinematic+0x450>)
 80015f8:	ed83 7b00 	vstr	d7, [r3]

	B1 = (2.0 * R) + (2.0 * ((-2.0  * (R + (_Pfin.y - r))) / (2.0 * _Pfin.z)) * ((-pow(R, 2.0) + pow(L1, 2.0) + pow((_Pfin.y - r), 2.0) + pow(_Pfin.z, 2.0) - pow(L2, 2.0) + pow(_Pfin.x, 2)) / (2 * _Pfin.z)));
 80015fc:	ed97 7b02 	vldr	d7, [r7, #8]
 8001600:	ed9f 6bad 	vldr	d6, [pc, #692]	; 80018b8 <inverseKinematic+0x3e0>
 8001604:	ee37 7b46 	vsub.f64	d7, d7, d6
 8001608:	ed9f 6bad 	vldr	d6, [pc, #692]	; 80018c0 <inverseKinematic+0x3e8>
 800160c:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001610:	eeb8 6b00 	vmov.f64	d6, #128	; 0xc0000000 -2.0
 8001614:	ee27 5b06 	vmul.f64	d5, d7, d6
 8001618:	ed97 7b04 	vldr	d7, [r7, #16]
 800161c:	ee37 6b07 	vadd.f64	d6, d7, d7
 8001620:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8001624:	ee37 8b07 	vadd.f64	d8, d7, d7
 8001628:	ed97 7b02 	vldr	d7, [r7, #8]
 800162c:	ed9f 6ba2 	vldr	d6, [pc, #648]	; 80018b8 <inverseKinematic+0x3e0>
 8001630:	ee37 7b46 	vsub.f64	d7, d7, d6
 8001634:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8001638:	eeb0 0b47 	vmov.f64	d0, d7
 800163c:	f00f fab0 	bl	8010ba0 <pow>
 8001640:	eeb0 7b40 	vmov.f64	d7, d0
 8001644:	ed9f 6baa 	vldr	d6, [pc, #680]	; 80018f0 <inverseKinematic+0x418>
 8001648:	ee37 9b06 	vadd.f64	d9, d7, d6
 800164c:	ed97 7b04 	vldr	d7, [r7, #16]
 8001650:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8001654:	eeb0 0b47 	vmov.f64	d0, d7
 8001658:	f00f faa2 	bl	8010ba0 <pow>
 800165c:	eeb0 7b40 	vmov.f64	d7, d0
 8001660:	ee39 7b07 	vadd.f64	d7, d9, d7
 8001664:	ed9f 6ba4 	vldr	d6, [pc, #656]	; 80018f8 <inverseKinematic+0x420>
 8001668:	ee37 9b46 	vsub.f64	d9, d7, d6
 800166c:	ed97 7b00 	vldr	d7, [r7]
 8001670:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8001674:	eeb0 0b47 	vmov.f64	d0, d7
 8001678:	f00f fa92 	bl	8010ba0 <pow>
 800167c:	eeb0 7b40 	vmov.f64	d7, d0
 8001680:	ee39 5b07 	vadd.f64	d5, d9, d7
 8001684:	ed97 7b04 	vldr	d7, [r7, #16]
 8001688:	ee37 6b07 	vadd.f64	d6, d7, d7
 800168c:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8001690:	ee28 7b07 	vmul.f64	d7, d8, d7
 8001694:	ed9f 6b9a 	vldr	d6, [pc, #616]	; 8001900 <inverseKinematic+0x428>
 8001698:	ee37 7b06 	vadd.f64	d7, d7, d6
 800169c:	4ba3      	ldr	r3, [pc, #652]	; (800192c <inverseKinematic+0x454>)
 800169e:	ed83 7b00 	vstr	d7, [r3]
	B2 = -2.0 * sqrt(3) * R * C30 - 2.0 * R * S30 + 2.0 * (((2.0 * sqrt(3) * R * C30 + 2.0 * R * S30)	+ (-2 * sqrt(3) * (_Pfin.x + r * C30)	- 2.0 * (_Pfin.y + r * S30))) / (2 * _Pfin.z)) * ((-pow(R, 2) + pow(L1, 2) + pow((_Pfin.x + r * C30), 2) + pow((_Pfin.y + r * S30), 2) + pow(_Pfin.z, 2) - pow(L2, 2)) / (2 * _Pfin.z));
 80016a2:	ed97 7b00 	vldr	d7, [r7]
 80016a6:	ed9f 6b88 	vldr	d6, [pc, #544]	; 80018c8 <inverseKinematic+0x3f0>
 80016aa:	ee37 7b06 	vadd.f64	d7, d7, d6
 80016ae:	ed9f 6b96 	vldr	d6, [pc, #600]	; 8001908 <inverseKinematic+0x430>
 80016b2:	ee27 6b06 	vmul.f64	d6, d7, d6
 80016b6:	ed97 7b02 	vldr	d7, [r7, #8]
 80016ba:	ed9f 5b89 	vldr	d5, [pc, #548]	; 80018e0 <inverseKinematic+0x408>
 80016be:	ee37 7b05 	vadd.f64	d7, d7, d5
 80016c2:	ee37 7b07 	vadd.f64	d7, d7, d7
 80016c6:	ee36 7b47 	vsub.f64	d7, d6, d7
 80016ca:	ed9f 6b83 	vldr	d6, [pc, #524]	; 80018d8 <inverseKinematic+0x400>
 80016ce:	ee37 5b06 	vadd.f64	d5, d7, d6
 80016d2:	ed97 7b04 	vldr	d7, [r7, #16]
 80016d6:	ee37 6b07 	vadd.f64	d6, d7, d7
 80016da:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80016de:	ee37 8b07 	vadd.f64	d8, d7, d7
 80016e2:	ed97 7b00 	vldr	d7, [r7]
 80016e6:	ed9f 6b78 	vldr	d6, [pc, #480]	; 80018c8 <inverseKinematic+0x3f0>
 80016ea:	ee37 7b06 	vadd.f64	d7, d7, d6
 80016ee:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 80016f2:	eeb0 0b47 	vmov.f64	d0, d7
 80016f6:	f00f fa53 	bl	8010ba0 <pow>
 80016fa:	eeb0 7b40 	vmov.f64	d7, d0
 80016fe:	ed9f 6b7c 	vldr	d6, [pc, #496]	; 80018f0 <inverseKinematic+0x418>
 8001702:	ee37 9b06 	vadd.f64	d9, d7, d6
 8001706:	ed97 7b02 	vldr	d7, [r7, #8]
 800170a:	ed9f 6b75 	vldr	d6, [pc, #468]	; 80018e0 <inverseKinematic+0x408>
 800170e:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001712:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8001716:	eeb0 0b47 	vmov.f64	d0, d7
 800171a:	f00f fa41 	bl	8010ba0 <pow>
 800171e:	eeb0 7b40 	vmov.f64	d7, d0
 8001722:	ee39 9b07 	vadd.f64	d9, d9, d7
 8001726:	ed97 7b04 	vldr	d7, [r7, #16]
 800172a:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 800172e:	eeb0 0b47 	vmov.f64	d0, d7
 8001732:	f00f fa35 	bl	8010ba0 <pow>
 8001736:	eeb0 7b40 	vmov.f64	d7, d0
 800173a:	ee39 7b07 	vadd.f64	d7, d9, d7
 800173e:	ed9f 6b6e 	vldr	d6, [pc, #440]	; 80018f8 <inverseKinematic+0x420>
 8001742:	ee37 5b46 	vsub.f64	d5, d7, d6
 8001746:	ed97 7b04 	vldr	d7, [r7, #16]
 800174a:	ee37 6b07 	vadd.f64	d6, d7, d7
 800174e:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8001752:	ee28 7b07 	vmul.f64	d7, d8, d7
 8001756:	ed9f 6b60 	vldr	d6, [pc, #384]	; 80018d8 <inverseKinematic+0x400>
 800175a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800175e:	4b74      	ldr	r3, [pc, #464]	; (8001930 <inverseKinematic+0x458>)
 8001760:	ed83 7b00 	vstr	d7, [r3]
	B3 = 2.0 * sqrt(3) * R * C150 - 2.0 * R * S150 + 2.0 * ((2.0 * sqrt(3) * (_Pfin.x + r * C150) - 2.0 * (_Pfin.y + r * S150) - 2.0 * sqrt(3) * R * C150 + 2.0 * R * S150) / (2 * _Pfin.z)) * ((pow((_Pfin.x + r * C150), 2) + pow((_Pfin.y + r * S150), 2) + pow(_Pfin.z, 2) - pow(L2, 2) - pow(R, 2) + pow(L1, 2)) / (2 * _Pfin.z));
 8001764:	ed97 7b00 	vldr	d7, [r7]
 8001768:	ed9f 6b57 	vldr	d6, [pc, #348]	; 80018c8 <inverseKinematic+0x3f0>
 800176c:	ee37 7b46 	vsub.f64	d7, d7, d6
 8001770:	ed9f 6b57 	vldr	d6, [pc, #348]	; 80018d0 <inverseKinematic+0x3f8>
 8001774:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001778:	ed97 7b02 	vldr	d7, [r7, #8]
 800177c:	ed9f 5b58 	vldr	d5, [pc, #352]	; 80018e0 <inverseKinematic+0x408>
 8001780:	ee37 7b05 	vadd.f64	d7, d7, d5
 8001784:	ee37 7b07 	vadd.f64	d7, d7, d7
 8001788:	ee36 7b47 	vsub.f64	d7, d6, d7
 800178c:	ed9f 6b56 	vldr	d6, [pc, #344]	; 80018e8 <inverseKinematic+0x410>
 8001790:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001794:	ed9f 6b4a 	vldr	d6, [pc, #296]	; 80018c0 <inverseKinematic+0x3e8>
 8001798:	ee37 5b06 	vadd.f64	d5, d7, d6
 800179c:	ed97 7b04 	vldr	d7, [r7, #16]
 80017a0:	ee37 6b07 	vadd.f64	d6, d7, d7
 80017a4:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80017a8:	ee37 8b07 	vadd.f64	d8, d7, d7
 80017ac:	ed97 7b00 	vldr	d7, [r7]
 80017b0:	ed9f 6b45 	vldr	d6, [pc, #276]	; 80018c8 <inverseKinematic+0x3f0>
 80017b4:	ee37 7b46 	vsub.f64	d7, d7, d6
 80017b8:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 80017bc:	eeb0 0b47 	vmov.f64	d0, d7
 80017c0:	f00f f9ee 	bl	8010ba0 <pow>
 80017c4:	eeb0 9b40 	vmov.f64	d9, d0
 80017c8:	ed97 7b02 	vldr	d7, [r7, #8]
 80017cc:	ed9f 6b44 	vldr	d6, [pc, #272]	; 80018e0 <inverseKinematic+0x408>
 80017d0:	ee37 7b06 	vadd.f64	d7, d7, d6
 80017d4:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 80017d8:	eeb0 0b47 	vmov.f64	d0, d7
 80017dc:	f00f f9e0 	bl	8010ba0 <pow>
 80017e0:	eeb0 7b40 	vmov.f64	d7, d0
 80017e4:	ee39 9b07 	vadd.f64	d9, d9, d7
 80017e8:	ed97 7b04 	vldr	d7, [r7, #16]
 80017ec:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 80017f0:	eeb0 0b47 	vmov.f64	d0, d7
 80017f4:	f00f f9d4 	bl	8010ba0 <pow>
 80017f8:	eeb0 7b40 	vmov.f64	d7, d0
 80017fc:	ee39 7b07 	vadd.f64	d7, d9, d7
 8001800:	ed9f 6b3d 	vldr	d6, [pc, #244]	; 80018f8 <inverseKinematic+0x420>
 8001804:	ee37 7b46 	vsub.f64	d7, d7, d6
 8001808:	ed9f 6b41 	vldr	d6, [pc, #260]	; 8001910 <inverseKinematic+0x438>
 800180c:	ee37 7b46 	vsub.f64	d7, d7, d6
 8001810:	ed9f 6b41 	vldr	d6, [pc, #260]	; 8001918 <inverseKinematic+0x440>
 8001814:	ee37 5b06 	vadd.f64	d5, d7, d6
 8001818:	ed97 7b04 	vldr	d7, [r7, #16]
 800181c:	ee37 6b07 	vadd.f64	d6, d7, d7
 8001820:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8001824:	ee28 7b07 	vmul.f64	d7, d8, d7
 8001828:	ed9f 6b2b 	vldr	d6, [pc, #172]	; 80018d8 <inverseKinematic+0x400>
 800182c:	ee37 7b46 	vsub.f64	d7, d7, d6
 8001830:	4b40      	ldr	r3, [pc, #256]	; (8001934 <inverseKinematic+0x45c>)
 8001832:	ed83 7b00 	vstr	d7, [r3]

	C1 = (pow(((pow((_Pfin.y - r), 2) + pow(_Pfin.z, 2) - pow(L2, 2) + pow(_Pfin.x, 2) - pow(R, 2) + pow(L1, 2)) / (2 * _Pfin.z)), 2) - pow(L1, 2) + pow(R, 2));
 8001836:	ed97 7b02 	vldr	d7, [r7, #8]
 800183a:	ed9f 6b1f 	vldr	d6, [pc, #124]	; 80018b8 <inverseKinematic+0x3e0>
 800183e:	ee37 7b46 	vsub.f64	d7, d7, d6
 8001842:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8001846:	eeb0 0b47 	vmov.f64	d0, d7
 800184a:	f00f f9a9 	bl	8010ba0 <pow>
 800184e:	eeb0 8b40 	vmov.f64	d8, d0
 8001852:	ed97 7b04 	vldr	d7, [r7, #16]
 8001856:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 800185a:	eeb0 0b47 	vmov.f64	d0, d7
 800185e:	f00f f99f 	bl	8010ba0 <pow>
 8001862:	eeb0 7b40 	vmov.f64	d7, d0
 8001866:	ee38 7b07 	vadd.f64	d7, d8, d7
 800186a:	ed9f 6b23 	vldr	d6, [pc, #140]	; 80018f8 <inverseKinematic+0x420>
 800186e:	ee37 8b46 	vsub.f64	d8, d7, d6
 8001872:	ed97 7b00 	vldr	d7, [r7]
 8001876:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 800187a:	eeb0 0b47 	vmov.f64	d0, d7
 800187e:	f00f f98f 	bl	8010ba0 <pow>
 8001882:	eeb0 7b40 	vmov.f64	d7, d0
 8001886:	ee38 7b07 	vadd.f64	d7, d8, d7
 800188a:	ed9f 6b21 	vldr	d6, [pc, #132]	; 8001910 <inverseKinematic+0x438>
 800188e:	ee37 7b46 	vsub.f64	d7, d7, d6
 8001892:	ed9f 6b21 	vldr	d6, [pc, #132]	; 8001918 <inverseKinematic+0x440>
 8001896:	ee37 6b06 	vadd.f64	d6, d7, d6
 800189a:	ed97 7b04 	vldr	d7, [r7, #16]
 800189e:	ee37 7b07 	vadd.f64	d7, d7, d7
 80018a2:	ee86 5b07 	vdiv.f64	d5, d6, d7
 80018a6:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 80018aa:	eeb0 0b45 	vmov.f64	d0, d5
 80018ae:	f00f f977 	bl	8010ba0 <pow>
 80018b2:	eeb0 7b40 	vmov.f64	d7, d0
 80018b6:	e03f      	b.n	8001938 <inverseKinematic+0x460>
 80018b8:	1eb851ec 	.word	0x1eb851ec
 80018bc:	3fb1eb85 	.word	0x3fb1eb85
 80018c0:	24dd2f1b 	.word	0x24dd2f1b
 80018c4:	3fc58106 	.word	0x3fc58106
 80018c8:	5625749b 	.word	0x5625749b
 80018cc:	3faf09d1 	.word	0x3faf09d1
 80018d0:	e8584caa 	.word	0xe8584caa
 80018d4:	400bb67a 	.word	0x400bb67a
 80018d8:	24dd2f1d 	.word	0x24dd2f1d
 80018dc:	3fe58106 	.word	0x3fe58106
 80018e0:	1eb851ec 	.word	0x1eb851ec
 80018e4:	3fa1eb85 	.word	0x3fa1eb85
 80018e8:	9ba5e356 	.word	0x9ba5e356
 80018ec:	3fe020c4 	.word	0x3fe020c4
 80018f0:	f705857e 	.word	0xf705857e
 80018f4:	3f881e03 	.word	0x3f881e03
 80018f8:	70a3d70a 	.word	0x70a3d70a
 80018fc:	3fd70a3d 	.word	0x3fd70a3d
 8001900:	24dd2f1b 	.word	0x24dd2f1b
 8001904:	3fd58106 	.word	0x3fd58106
 8001908:	e8584caa 	.word	0xe8584caa
 800190c:	c00bb67a 	.word	0xc00bb67a
 8001910:	93d96639 	.word	0x93d96639
 8001914:	3f9ce6c0 	.word	0x3f9ce6c0
 8001918:	47ae147c 	.word	0x47ae147c
 800191c:	3fa47ae1 	.word	0x3fa47ae1
 8001920:	24000280 	.word	0x24000280
 8001924:	240002c8 	.word	0x240002c8
 8001928:	24000310 	.word	0x24000310
 800192c:	24000288 	.word	0x24000288
 8001930:	240002d0 	.word	0x240002d0
 8001934:	24000318 	.word	0x24000318
 8001938:	ed9f 6bdf 	vldr	d6, [pc, #892]	; 8001cb8 <inverseKinematic+0x7e0>
 800193c:	ee37 7b46 	vsub.f64	d7, d7, d6
 8001940:	ed9f 6bdf 	vldr	d6, [pc, #892]	; 8001cc0 <inverseKinematic+0x7e8>
 8001944:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001948:	4be7      	ldr	r3, [pc, #924]	; (8001ce8 <inverseKinematic+0x810>)
 800194a:	ed83 7b00 	vstr	d7, [r3]
	C2 = pow(R, 2) - pow(L1, 2) + pow(((-pow(R, 2) + pow(L1, 2) + pow((_Pfin.x + r * C30), 2) + pow((_Pfin.y + r * S30), 2) + pow(_Pfin.z, 2) - pow(L2, 2)) / (2.0 * _Pfin.z)), 2.0);
 800194e:	ed97 7b00 	vldr	d7, [r7]
 8001952:	ed9f 6bdd 	vldr	d6, [pc, #884]	; 8001cc8 <inverseKinematic+0x7f0>
 8001956:	ee37 7b06 	vadd.f64	d7, d7, d6
 800195a:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 800195e:	eeb0 0b47 	vmov.f64	d0, d7
 8001962:	f00f f91d 	bl	8010ba0 <pow>
 8001966:	eeb0 7b40 	vmov.f64	d7, d0
 800196a:	ed9f 6bd9 	vldr	d6, [pc, #868]	; 8001cd0 <inverseKinematic+0x7f8>
 800196e:	ee37 8b06 	vadd.f64	d8, d7, d6
 8001972:	ed97 7b02 	vldr	d7, [r7, #8]
 8001976:	ed9f 6bd8 	vldr	d6, [pc, #864]	; 8001cd8 <inverseKinematic+0x800>
 800197a:	ee37 7b06 	vadd.f64	d7, d7, d6
 800197e:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8001982:	eeb0 0b47 	vmov.f64	d0, d7
 8001986:	f00f f90b 	bl	8010ba0 <pow>
 800198a:	eeb0 7b40 	vmov.f64	d7, d0
 800198e:	ee38 8b07 	vadd.f64	d8, d8, d7
 8001992:	ed97 7b04 	vldr	d7, [r7, #16]
 8001996:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 800199a:	eeb0 0b47 	vmov.f64	d0, d7
 800199e:	f00f f8ff 	bl	8010ba0 <pow>
 80019a2:	eeb0 7b40 	vmov.f64	d7, d0
 80019a6:	ee38 7b07 	vadd.f64	d7, d8, d7
 80019aa:	ed9f 6bcd 	vldr	d6, [pc, #820]	; 8001ce0 <inverseKinematic+0x808>
 80019ae:	ee37 6b46 	vsub.f64	d6, d7, d6
 80019b2:	ed97 7b04 	vldr	d7, [r7, #16]
 80019b6:	ee37 7b07 	vadd.f64	d7, d7, d7
 80019ba:	ee86 5b07 	vdiv.f64	d5, d6, d7
 80019be:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 80019c2:	eeb0 0b45 	vmov.f64	d0, d5
 80019c6:	f00f f8eb 	bl	8010ba0 <pow>
 80019ca:	eeb0 7b40 	vmov.f64	d7, d0
 80019ce:	ed9f 6bc0 	vldr	d6, [pc, #768]	; 8001cd0 <inverseKinematic+0x7f8>
 80019d2:	ee37 7b46 	vsub.f64	d7, d7, d6
 80019d6:	4bc5      	ldr	r3, [pc, #788]	; (8001cec <inverseKinematic+0x814>)
 80019d8:	ed83 7b00 	vstr	d7, [r3]
	C3 = pow(R, 2) - pow(L1, 2) + pow(((pow((_Pfin.x + r * C150), 2) + pow((_Pfin.y + r * S150), 2) + pow(_Pfin.z, 2) - pow(L2, 2) - pow(R, 2) + pow(L1, 2)) / (2.0 * _Pfin.z)), 2.0);
 80019dc:	ed97 7b00 	vldr	d7, [r7]
 80019e0:	ed9f 6bb9 	vldr	d6, [pc, #740]	; 8001cc8 <inverseKinematic+0x7f0>
 80019e4:	ee37 7b46 	vsub.f64	d7, d7, d6
 80019e8:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 80019ec:	eeb0 0b47 	vmov.f64	d0, d7
 80019f0:	f00f f8d6 	bl	8010ba0 <pow>
 80019f4:	eeb0 8b40 	vmov.f64	d8, d0
 80019f8:	ed97 7b02 	vldr	d7, [r7, #8]
 80019fc:	ed9f 6bb6 	vldr	d6, [pc, #728]	; 8001cd8 <inverseKinematic+0x800>
 8001a00:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001a04:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8001a08:	eeb0 0b47 	vmov.f64	d0, d7
 8001a0c:	f00f f8c8 	bl	8010ba0 <pow>
 8001a10:	eeb0 7b40 	vmov.f64	d7, d0
 8001a14:	ee38 8b07 	vadd.f64	d8, d8, d7
 8001a18:	ed97 7b04 	vldr	d7, [r7, #16]
 8001a1c:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8001a20:	eeb0 0b47 	vmov.f64	d0, d7
 8001a24:	f00f f8bc 	bl	8010ba0 <pow>
 8001a28:	eeb0 7b40 	vmov.f64	d7, d0
 8001a2c:	ee38 7b07 	vadd.f64	d7, d8, d7
 8001a30:	ed9f 6bab 	vldr	d6, [pc, #684]	; 8001ce0 <inverseKinematic+0x808>
 8001a34:	ee37 7b46 	vsub.f64	d7, d7, d6
 8001a38:	ed9f 6ba1 	vldr	d6, [pc, #644]	; 8001cc0 <inverseKinematic+0x7e8>
 8001a3c:	ee37 7b46 	vsub.f64	d7, d7, d6
 8001a40:	ed9f 6b9d 	vldr	d6, [pc, #628]	; 8001cb8 <inverseKinematic+0x7e0>
 8001a44:	ee37 6b06 	vadd.f64	d6, d7, d6
 8001a48:	ed97 7b04 	vldr	d7, [r7, #16]
 8001a4c:	ee37 7b07 	vadd.f64	d7, d7, d7
 8001a50:	ee86 5b07 	vdiv.f64	d5, d6, d7
 8001a54:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8001a58:	eeb0 0b45 	vmov.f64	d0, d5
 8001a5c:	f00f f8a0 	bl	8010ba0 <pow>
 8001a60:	eeb0 7b40 	vmov.f64	d7, d0
 8001a64:	ed9f 6b9a 	vldr	d6, [pc, #616]	; 8001cd0 <inverseKinematic+0x7f8>
 8001a68:	ee37 7b46 	vsub.f64	d7, d7, d6
 8001a6c:	4ba0      	ldr	r3, [pc, #640]	; (8001cf0 <inverseKinematic+0x818>)
 8001a6e:	ed83 7b00 	vstr	d7, [r3]

	YJ1_1 = (-B1 - sqrt(pow(B1, 2) - 4 * A1 * C1)) / (2 * A1);
 8001a72:	4ba0      	ldr	r3, [pc, #640]	; (8001cf4 <inverseKinematic+0x81c>)
 8001a74:	ed93 7b00 	vldr	d7, [r3]
 8001a78:	eeb1 8b47 	vneg.f64	d8, d7
 8001a7c:	4b9d      	ldr	r3, [pc, #628]	; (8001cf4 <inverseKinematic+0x81c>)
 8001a7e:	ed93 7b00 	vldr	d7, [r3]
 8001a82:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8001a86:	eeb0 0b47 	vmov.f64	d0, d7
 8001a8a:	f00f f889 	bl	8010ba0 <pow>
 8001a8e:	eeb0 5b40 	vmov.f64	d5, d0
 8001a92:	4b99      	ldr	r3, [pc, #612]	; (8001cf8 <inverseKinematic+0x820>)
 8001a94:	ed93 7b00 	vldr	d7, [r3]
 8001a98:	eeb1 6b00 	vmov.f64	d6, #16	; 0x40800000  4.0
 8001a9c:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001aa0:	4b91      	ldr	r3, [pc, #580]	; (8001ce8 <inverseKinematic+0x810>)
 8001aa2:	ed93 7b00 	vldr	d7, [r3]
 8001aa6:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001aaa:	ee35 7b47 	vsub.f64	d7, d5, d7
 8001aae:	eeb0 0b47 	vmov.f64	d0, d7
 8001ab2:	f00f faf5 	bl	80110a0 <sqrt>
 8001ab6:	eeb0 7b40 	vmov.f64	d7, d0
 8001aba:	ee38 5b47 	vsub.f64	d5, d8, d7
 8001abe:	4b8e      	ldr	r3, [pc, #568]	; (8001cf8 <inverseKinematic+0x820>)
 8001ac0:	ed93 7b00 	vldr	d7, [r3]
 8001ac4:	ee37 6b07 	vadd.f64	d6, d7, d7
 8001ac8:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8001acc:	4b8b      	ldr	r3, [pc, #556]	; (8001cfc <inverseKinematic+0x824>)
 8001ace:	ed83 7b00 	vstr	d7, [r3]
	YJ1_2 = (-B1 + sqrt(pow(B1, 2) - 4 * A1 * C1)) / (2 * A1);
 8001ad2:	4b88      	ldr	r3, [pc, #544]	; (8001cf4 <inverseKinematic+0x81c>)
 8001ad4:	ed93 7b00 	vldr	d7, [r3]
 8001ad8:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8001adc:	eeb0 0b47 	vmov.f64	d0, d7
 8001ae0:	f00f f85e 	bl	8010ba0 <pow>
 8001ae4:	eeb0 5b40 	vmov.f64	d5, d0
 8001ae8:	4b83      	ldr	r3, [pc, #524]	; (8001cf8 <inverseKinematic+0x820>)
 8001aea:	ed93 7b00 	vldr	d7, [r3]
 8001aee:	eeb1 6b00 	vmov.f64	d6, #16	; 0x40800000  4.0
 8001af2:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001af6:	4b7c      	ldr	r3, [pc, #496]	; (8001ce8 <inverseKinematic+0x810>)
 8001af8:	ed93 7b00 	vldr	d7, [r3]
 8001afc:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001b00:	ee35 7b47 	vsub.f64	d7, d5, d7
 8001b04:	eeb0 0b47 	vmov.f64	d0, d7
 8001b08:	f00f faca 	bl	80110a0 <sqrt>
 8001b0c:	eeb0 6b40 	vmov.f64	d6, d0
 8001b10:	4b78      	ldr	r3, [pc, #480]	; (8001cf4 <inverseKinematic+0x81c>)
 8001b12:	ed93 7b00 	vldr	d7, [r3]
 8001b16:	ee36 5b47 	vsub.f64	d5, d6, d7
 8001b1a:	4b77      	ldr	r3, [pc, #476]	; (8001cf8 <inverseKinematic+0x820>)
 8001b1c:	ed93 7b00 	vldr	d7, [r3]
 8001b20:	ee37 6b07 	vadd.f64	d6, d7, d7
 8001b24:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8001b28:	4b75      	ldr	r3, [pc, #468]	; (8001d00 <inverseKinematic+0x828>)
 8001b2a:	ed83 7b00 	vstr	d7, [r3]
	YJ2_1 = (-B2 + sqrt(pow(B2, 2) - 4 * A2 * C2)) / (2 * A2);
 8001b2e:	4b75      	ldr	r3, [pc, #468]	; (8001d04 <inverseKinematic+0x82c>)
 8001b30:	ed93 7b00 	vldr	d7, [r3]
 8001b34:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8001b38:	eeb0 0b47 	vmov.f64	d0, d7
 8001b3c:	f00f f830 	bl	8010ba0 <pow>
 8001b40:	eeb0 5b40 	vmov.f64	d5, d0
 8001b44:	4b70      	ldr	r3, [pc, #448]	; (8001d08 <inverseKinematic+0x830>)
 8001b46:	ed93 7b00 	vldr	d7, [r3]
 8001b4a:	eeb1 6b00 	vmov.f64	d6, #16	; 0x40800000  4.0
 8001b4e:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001b52:	4b66      	ldr	r3, [pc, #408]	; (8001cec <inverseKinematic+0x814>)
 8001b54:	ed93 7b00 	vldr	d7, [r3]
 8001b58:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001b5c:	ee35 7b47 	vsub.f64	d7, d5, d7
 8001b60:	eeb0 0b47 	vmov.f64	d0, d7
 8001b64:	f00f fa9c 	bl	80110a0 <sqrt>
 8001b68:	eeb0 6b40 	vmov.f64	d6, d0
 8001b6c:	4b65      	ldr	r3, [pc, #404]	; (8001d04 <inverseKinematic+0x82c>)
 8001b6e:	ed93 7b00 	vldr	d7, [r3]
 8001b72:	ee36 5b47 	vsub.f64	d5, d6, d7
 8001b76:	4b64      	ldr	r3, [pc, #400]	; (8001d08 <inverseKinematic+0x830>)
 8001b78:	ed93 7b00 	vldr	d7, [r3]
 8001b7c:	ee37 6b07 	vadd.f64	d6, d7, d7
 8001b80:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8001b84:	4b61      	ldr	r3, [pc, #388]	; (8001d0c <inverseKinematic+0x834>)
 8001b86:	ed83 7b00 	vstr	d7, [r3]
	YJ2_2 = (-B2 - sqrt(pow(B2, 2) - 4 * A2 * C2)) / (2 * A2);
 8001b8a:	4b5e      	ldr	r3, [pc, #376]	; (8001d04 <inverseKinematic+0x82c>)
 8001b8c:	ed93 7b00 	vldr	d7, [r3]
 8001b90:	eeb1 8b47 	vneg.f64	d8, d7
 8001b94:	4b5b      	ldr	r3, [pc, #364]	; (8001d04 <inverseKinematic+0x82c>)
 8001b96:	ed93 7b00 	vldr	d7, [r3]
 8001b9a:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8001b9e:	eeb0 0b47 	vmov.f64	d0, d7
 8001ba2:	f00e fffd 	bl	8010ba0 <pow>
 8001ba6:	eeb0 5b40 	vmov.f64	d5, d0
 8001baa:	4b57      	ldr	r3, [pc, #348]	; (8001d08 <inverseKinematic+0x830>)
 8001bac:	ed93 7b00 	vldr	d7, [r3]
 8001bb0:	eeb1 6b00 	vmov.f64	d6, #16	; 0x40800000  4.0
 8001bb4:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001bb8:	4b4c      	ldr	r3, [pc, #304]	; (8001cec <inverseKinematic+0x814>)
 8001bba:	ed93 7b00 	vldr	d7, [r3]
 8001bbe:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001bc2:	ee35 7b47 	vsub.f64	d7, d5, d7
 8001bc6:	eeb0 0b47 	vmov.f64	d0, d7
 8001bca:	f00f fa69 	bl	80110a0 <sqrt>
 8001bce:	eeb0 7b40 	vmov.f64	d7, d0
 8001bd2:	ee38 5b47 	vsub.f64	d5, d8, d7
 8001bd6:	4b4c      	ldr	r3, [pc, #304]	; (8001d08 <inverseKinematic+0x830>)
 8001bd8:	ed93 7b00 	vldr	d7, [r3]
 8001bdc:	ee37 6b07 	vadd.f64	d6, d7, d7
 8001be0:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8001be4:	4b4a      	ldr	r3, [pc, #296]	; (8001d10 <inverseKinematic+0x838>)
 8001be6:	ed83 7b00 	vstr	d7, [r3]
	YJ3_1 = (-B3 + sqrt(pow(B3, 2) - 4 * A3 * C3)) / (2 * A3);
 8001bea:	4b4a      	ldr	r3, [pc, #296]	; (8001d14 <inverseKinematic+0x83c>)
 8001bec:	ed93 7b00 	vldr	d7, [r3]
 8001bf0:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8001bf4:	eeb0 0b47 	vmov.f64	d0, d7
 8001bf8:	f00e ffd2 	bl	8010ba0 <pow>
 8001bfc:	eeb0 5b40 	vmov.f64	d5, d0
 8001c00:	4b45      	ldr	r3, [pc, #276]	; (8001d18 <inverseKinematic+0x840>)
 8001c02:	ed93 7b00 	vldr	d7, [r3]
 8001c06:	eeb1 6b00 	vmov.f64	d6, #16	; 0x40800000  4.0
 8001c0a:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001c0e:	4b38      	ldr	r3, [pc, #224]	; (8001cf0 <inverseKinematic+0x818>)
 8001c10:	ed93 7b00 	vldr	d7, [r3]
 8001c14:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001c18:	ee35 7b47 	vsub.f64	d7, d5, d7
 8001c1c:	eeb0 0b47 	vmov.f64	d0, d7
 8001c20:	f00f fa3e 	bl	80110a0 <sqrt>
 8001c24:	eeb0 6b40 	vmov.f64	d6, d0
 8001c28:	4b3a      	ldr	r3, [pc, #232]	; (8001d14 <inverseKinematic+0x83c>)
 8001c2a:	ed93 7b00 	vldr	d7, [r3]
 8001c2e:	ee36 5b47 	vsub.f64	d5, d6, d7
 8001c32:	4b39      	ldr	r3, [pc, #228]	; (8001d18 <inverseKinematic+0x840>)
 8001c34:	ed93 7b00 	vldr	d7, [r3]
 8001c38:	ee37 6b07 	vadd.f64	d6, d7, d7
 8001c3c:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8001c40:	4b36      	ldr	r3, [pc, #216]	; (8001d1c <inverseKinematic+0x844>)
 8001c42:	ed83 7b00 	vstr	d7, [r3]
	YJ3_2 = (-B3 - sqrt(pow(B3, 2) - 4 * A3 * C3)) / (2 * A3);
 8001c46:	4b33      	ldr	r3, [pc, #204]	; (8001d14 <inverseKinematic+0x83c>)
 8001c48:	ed93 7b00 	vldr	d7, [r3]
 8001c4c:	eeb1 8b47 	vneg.f64	d8, d7
 8001c50:	4b30      	ldr	r3, [pc, #192]	; (8001d14 <inverseKinematic+0x83c>)
 8001c52:	ed93 7b00 	vldr	d7, [r3]
 8001c56:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8001c5a:	eeb0 0b47 	vmov.f64	d0, d7
 8001c5e:	f00e ff9f 	bl	8010ba0 <pow>
 8001c62:	eeb0 5b40 	vmov.f64	d5, d0
 8001c66:	4b2c      	ldr	r3, [pc, #176]	; (8001d18 <inverseKinematic+0x840>)
 8001c68:	ed93 7b00 	vldr	d7, [r3]
 8001c6c:	eeb1 6b00 	vmov.f64	d6, #16	; 0x40800000  4.0
 8001c70:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001c74:	4b1e      	ldr	r3, [pc, #120]	; (8001cf0 <inverseKinematic+0x818>)
 8001c76:	ed93 7b00 	vldr	d7, [r3]
 8001c7a:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001c7e:	ee35 7b47 	vsub.f64	d7, d5, d7
 8001c82:	eeb0 0b47 	vmov.f64	d0, d7
 8001c86:	f00f fa0b 	bl	80110a0 <sqrt>
 8001c8a:	eeb0 7b40 	vmov.f64	d7, d0
 8001c8e:	ee38 5b47 	vsub.f64	d5, d8, d7
 8001c92:	4b21      	ldr	r3, [pc, #132]	; (8001d18 <inverseKinematic+0x840>)
 8001c94:	ed93 7b00 	vldr	d7, [r3]
 8001c98:	ee37 6b07 	vadd.f64	d6, d7, d7
 8001c9c:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8001ca0:	4b1f      	ldr	r3, [pc, #124]	; (8001d20 <inverseKinematic+0x848>)
 8001ca2:	ed83 7b00 	vstr	d7, [r3]

	XJ1_1 = 0;
 8001ca6:	491f      	ldr	r1, [pc, #124]	; (8001d24 <inverseKinematic+0x84c>)
 8001ca8:	f04f 0200 	mov.w	r2, #0
 8001cac:	f04f 0300 	mov.w	r3, #0
 8001cb0:	e9c1 2300 	strd	r2, r3, [r1]
 8001cb4:	e038      	b.n	8001d28 <inverseKinematic+0x850>
 8001cb6:	bf00      	nop
 8001cb8:	47ae147c 	.word	0x47ae147c
 8001cbc:	3fa47ae1 	.word	0x3fa47ae1
 8001cc0:	93d96639 	.word	0x93d96639
 8001cc4:	3f9ce6c0 	.word	0x3f9ce6c0
 8001cc8:	5625749b 	.word	0x5625749b
 8001ccc:	3faf09d1 	.word	0x3faf09d1
 8001cd0:	f705857e 	.word	0xf705857e
 8001cd4:	3f881e03 	.word	0x3f881e03
 8001cd8:	1eb851ec 	.word	0x1eb851ec
 8001cdc:	3fa1eb85 	.word	0x3fa1eb85
 8001ce0:	70a3d70a 	.word	0x70a3d70a
 8001ce4:	3fd70a3d 	.word	0x3fd70a3d
 8001ce8:	24000290 	.word	0x24000290
 8001cec:	240002d8 	.word	0x240002d8
 8001cf0:	24000320 	.word	0x24000320
 8001cf4:	24000288 	.word	0x24000288
 8001cf8:	24000280 	.word	0x24000280
 8001cfc:	240002a8 	.word	0x240002a8
 8001d00:	240002b0 	.word	0x240002b0
 8001d04:	240002d0 	.word	0x240002d0
 8001d08:	240002c8 	.word	0x240002c8
 8001d0c:	240002f0 	.word	0x240002f0
 8001d10:	240002f8 	.word	0x240002f8
 8001d14:	24000318 	.word	0x24000318
 8001d18:	24000310 	.word	0x24000310
 8001d1c:	24000338 	.word	0x24000338
 8001d20:	24000340 	.word	0x24000340
 8001d24:	24000298 	.word	0x24000298
	XJ1_2 = 0;
 8001d28:	49f1      	ldr	r1, [pc, #964]	; (80020f0 <inverseKinematic+0xc18>)
 8001d2a:	f04f 0200 	mov.w	r2, #0
 8001d2e:	f04f 0300 	mov.w	r3, #0
 8001d32:	e9c1 2300 	strd	r2, r3, [r1]
	XJ2_1 = sqrt(3) * YJ2_1;
 8001d36:	4bef      	ldr	r3, [pc, #956]	; (80020f4 <inverseKinematic+0xc1c>)
 8001d38:	ed93 7b00 	vldr	d7, [r3]
 8001d3c:	ed9f 6bd2 	vldr	d6, [pc, #840]	; 8002088 <inverseKinematic+0xbb0>
 8001d40:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001d44:	4bec      	ldr	r3, [pc, #944]	; (80020f8 <inverseKinematic+0xc20>)
 8001d46:	ed83 7b00 	vstr	d7, [r3]
	XJ2_2 = sqrt(3) * YJ2_2;
 8001d4a:	4bec      	ldr	r3, [pc, #944]	; (80020fc <inverseKinematic+0xc24>)
 8001d4c:	ed93 7b00 	vldr	d7, [r3]
 8001d50:	ed9f 6bcd 	vldr	d6, [pc, #820]	; 8002088 <inverseKinematic+0xbb0>
 8001d54:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001d58:	4be9      	ldr	r3, [pc, #932]	; (8002100 <inverseKinematic+0xc28>)
 8001d5a:	ed83 7b00 	vstr	d7, [r3]
	XJ3_1 = -sqrt(3) * YJ3_1;
 8001d5e:	4be9      	ldr	r3, [pc, #932]	; (8002104 <inverseKinematic+0xc2c>)
 8001d60:	ed93 7b00 	vldr	d7, [r3]
 8001d64:	ed9f 6bca 	vldr	d6, [pc, #808]	; 8002090 <inverseKinematic+0xbb8>
 8001d68:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001d6c:	4be6      	ldr	r3, [pc, #920]	; (8002108 <inverseKinematic+0xc30>)
 8001d6e:	ed83 7b00 	vstr	d7, [r3]
	XJ3_2 = -sqrt(3) * YJ3_2;
 8001d72:	4be6      	ldr	r3, [pc, #920]	; (800210c <inverseKinematic+0xc34>)
 8001d74:	ed93 7b00 	vldr	d7, [r3]
 8001d78:	ed9f 6bc5 	vldr	d6, [pc, #788]	; 8002090 <inverseKinematic+0xbb8>
 8001d7c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001d80:	4be3      	ldr	r3, [pc, #908]	; (8002110 <inverseKinematic+0xc38>)
 8001d82:	ed83 7b00 	vstr	d7, [r3]

	ZJ1_1 = ((YJ1_1 * ((-2 * (R + (_Pfin.y - r))) / (2 * _Pfin.z))) + ((pow((_Pfin.y - r), 2) + pow(_Pfin.z, 2) - pow(L2, 2) + pow(_Pfin.x, 2) - pow(R, 2) + pow(L1, 2)) / (2 * _Pfin.z)));
 8001d86:	ed97 7b02 	vldr	d7, [r7, #8]
 8001d8a:	ed9f 6bc3 	vldr	d6, [pc, #780]	; 8002098 <inverseKinematic+0xbc0>
 8001d8e:	ee37 7b46 	vsub.f64	d7, d7, d6
 8001d92:	ed9f 6bc3 	vldr	d6, [pc, #780]	; 80020a0 <inverseKinematic+0xbc8>
 8001d96:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001d9a:	eeb8 6b00 	vmov.f64	d6, #128	; 0xc0000000 -2.0
 8001d9e:	ee27 5b06 	vmul.f64	d5, d7, d6
 8001da2:	ed97 7b04 	vldr	d7, [r7, #16]
 8001da6:	ee37 7b07 	vadd.f64	d7, d7, d7
 8001daa:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8001dae:	4bd9      	ldr	r3, [pc, #868]	; (8002114 <inverseKinematic+0xc3c>)
 8001db0:	ed93 7b00 	vldr	d7, [r3]
 8001db4:	ee26 8b07 	vmul.f64	d8, d6, d7
 8001db8:	ed97 7b02 	vldr	d7, [r7, #8]
 8001dbc:	ed9f 6bb6 	vldr	d6, [pc, #728]	; 8002098 <inverseKinematic+0xbc0>
 8001dc0:	ee37 7b46 	vsub.f64	d7, d7, d6
 8001dc4:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8001dc8:	eeb0 0b47 	vmov.f64	d0, d7
 8001dcc:	f00e fee8 	bl	8010ba0 <pow>
 8001dd0:	eeb0 9b40 	vmov.f64	d9, d0
 8001dd4:	ed97 7b04 	vldr	d7, [r7, #16]
 8001dd8:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8001ddc:	eeb0 0b47 	vmov.f64	d0, d7
 8001de0:	f00e fede 	bl	8010ba0 <pow>
 8001de4:	eeb0 7b40 	vmov.f64	d7, d0
 8001de8:	ee39 7b07 	vadd.f64	d7, d9, d7
 8001dec:	ed9f 6bae 	vldr	d6, [pc, #696]	; 80020a8 <inverseKinematic+0xbd0>
 8001df0:	ee37 9b46 	vsub.f64	d9, d7, d6
 8001df4:	ed97 7b00 	vldr	d7, [r7]
 8001df8:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8001dfc:	eeb0 0b47 	vmov.f64	d0, d7
 8001e00:	f00e fece 	bl	8010ba0 <pow>
 8001e04:	eeb0 7b40 	vmov.f64	d7, d0
 8001e08:	ee39 7b07 	vadd.f64	d7, d9, d7
 8001e0c:	ed9f 6ba8 	vldr	d6, [pc, #672]	; 80020b0 <inverseKinematic+0xbd8>
 8001e10:	ee37 7b46 	vsub.f64	d7, d7, d6
 8001e14:	ed9f 6ba8 	vldr	d6, [pc, #672]	; 80020b8 <inverseKinematic+0xbe0>
 8001e18:	ee37 5b06 	vadd.f64	d5, d7, d6
 8001e1c:	ed97 7b04 	vldr	d7, [r7, #16]
 8001e20:	ee37 6b07 	vadd.f64	d6, d7, d7
 8001e24:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8001e28:	ee38 7b07 	vadd.f64	d7, d8, d7
 8001e2c:	4bba      	ldr	r3, [pc, #744]	; (8002118 <inverseKinematic+0xc40>)
 8001e2e:	ed83 7b00 	vstr	d7, [r3]
	ZJ1_2 = ((YJ1_2 * ((-2 * (R + (_Pfin.y - r))) / (2 * _Pfin.z))) + ((pow((_Pfin.y - r), 2) + pow(_Pfin.z, 2) - pow(L2, 2) + pow(_Pfin.x, 2) - pow(R, 2) + pow(L1, 2)) / (2 * _Pfin.z)));
 8001e32:	ed97 7b02 	vldr	d7, [r7, #8]
 8001e36:	ed9f 6b98 	vldr	d6, [pc, #608]	; 8002098 <inverseKinematic+0xbc0>
 8001e3a:	ee37 7b46 	vsub.f64	d7, d7, d6
 8001e3e:	ed9f 6b98 	vldr	d6, [pc, #608]	; 80020a0 <inverseKinematic+0xbc8>
 8001e42:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001e46:	eeb8 6b00 	vmov.f64	d6, #128	; 0xc0000000 -2.0
 8001e4a:	ee27 5b06 	vmul.f64	d5, d7, d6
 8001e4e:	ed97 7b04 	vldr	d7, [r7, #16]
 8001e52:	ee37 7b07 	vadd.f64	d7, d7, d7
 8001e56:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8001e5a:	4bb0      	ldr	r3, [pc, #704]	; (800211c <inverseKinematic+0xc44>)
 8001e5c:	ed93 7b00 	vldr	d7, [r3]
 8001e60:	ee26 8b07 	vmul.f64	d8, d6, d7
 8001e64:	ed97 7b02 	vldr	d7, [r7, #8]
 8001e68:	ed9f 6b8b 	vldr	d6, [pc, #556]	; 8002098 <inverseKinematic+0xbc0>
 8001e6c:	ee37 7b46 	vsub.f64	d7, d7, d6
 8001e70:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8001e74:	eeb0 0b47 	vmov.f64	d0, d7
 8001e78:	f00e fe92 	bl	8010ba0 <pow>
 8001e7c:	eeb0 9b40 	vmov.f64	d9, d0
 8001e80:	ed97 7b04 	vldr	d7, [r7, #16]
 8001e84:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8001e88:	eeb0 0b47 	vmov.f64	d0, d7
 8001e8c:	f00e fe88 	bl	8010ba0 <pow>
 8001e90:	eeb0 7b40 	vmov.f64	d7, d0
 8001e94:	ee39 7b07 	vadd.f64	d7, d9, d7
 8001e98:	ed9f 6b83 	vldr	d6, [pc, #524]	; 80020a8 <inverseKinematic+0xbd0>
 8001e9c:	ee37 9b46 	vsub.f64	d9, d7, d6
 8001ea0:	ed97 7b00 	vldr	d7, [r7]
 8001ea4:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8001ea8:	eeb0 0b47 	vmov.f64	d0, d7
 8001eac:	f00e fe78 	bl	8010ba0 <pow>
 8001eb0:	eeb0 7b40 	vmov.f64	d7, d0
 8001eb4:	ee39 7b07 	vadd.f64	d7, d9, d7
 8001eb8:	ed9f 6b7d 	vldr	d6, [pc, #500]	; 80020b0 <inverseKinematic+0xbd8>
 8001ebc:	ee37 7b46 	vsub.f64	d7, d7, d6
 8001ec0:	ed9f 6b7d 	vldr	d6, [pc, #500]	; 80020b8 <inverseKinematic+0xbe0>
 8001ec4:	ee37 5b06 	vadd.f64	d5, d7, d6
 8001ec8:	ed97 7b04 	vldr	d7, [r7, #16]
 8001ecc:	ee37 6b07 	vadd.f64	d6, d7, d7
 8001ed0:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8001ed4:	ee38 7b07 	vadd.f64	d7, d8, d7
 8001ed8:	4b91      	ldr	r3, [pc, #580]	; (8002120 <inverseKinematic+0xc48>)
 8001eda:	ed83 7b00 	vstr	d7, [r3]
	ZJ2_1 = YJ2_1 * (((2 * sqrt(3.0) * R * C30 + 2.0 * R * S30) + (-2 * sqrt(3) * (_Pfin.x + r * C30) - 2.0 * (_Pfin.y + r * S30))) / (2 * _Pfin.z)) + ((-pow(R, 2) + pow(L1, 2) + pow((_Pfin.x + r * C30), 2) + pow((_Pfin.y + r * S30), 2) + pow(_Pfin.z, 2) - pow(L2, 2)) / (2 * _Pfin.z));
 8001ede:	ed97 7b00 	vldr	d7, [r7]
 8001ee2:	ed9f 6b77 	vldr	d6, [pc, #476]	; 80020c0 <inverseKinematic+0xbe8>
 8001ee6:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001eea:	ed9f 6b77 	vldr	d6, [pc, #476]	; 80020c8 <inverseKinematic+0xbf0>
 8001eee:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001ef2:	ed97 7b02 	vldr	d7, [r7, #8]
 8001ef6:	ed9f 5b76 	vldr	d5, [pc, #472]	; 80020d0 <inverseKinematic+0xbf8>
 8001efa:	ee37 7b05 	vadd.f64	d7, d7, d5
 8001efe:	ee37 7b07 	vadd.f64	d7, d7, d7
 8001f02:	ee36 7b47 	vsub.f64	d7, d6, d7
 8001f06:	ed9f 6b74 	vldr	d6, [pc, #464]	; 80020d8 <inverseKinematic+0xc00>
 8001f0a:	ee37 5b06 	vadd.f64	d5, d7, d6
 8001f0e:	ed97 7b04 	vldr	d7, [r7, #16]
 8001f12:	ee37 7b07 	vadd.f64	d7, d7, d7
 8001f16:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8001f1a:	4b76      	ldr	r3, [pc, #472]	; (80020f4 <inverseKinematic+0xc1c>)
 8001f1c:	ed93 7b00 	vldr	d7, [r3]
 8001f20:	ee26 8b07 	vmul.f64	d8, d6, d7
 8001f24:	ed97 7b00 	vldr	d7, [r7]
 8001f28:	ed9f 6b65 	vldr	d6, [pc, #404]	; 80020c0 <inverseKinematic+0xbe8>
 8001f2c:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001f30:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8001f34:	eeb0 0b47 	vmov.f64	d0, d7
 8001f38:	f00e fe32 	bl	8010ba0 <pow>
 8001f3c:	eeb0 7b40 	vmov.f64	d7, d0
 8001f40:	ed9f 6b67 	vldr	d6, [pc, #412]	; 80020e0 <inverseKinematic+0xc08>
 8001f44:	ee37 9b06 	vadd.f64	d9, d7, d6
 8001f48:	ed97 7b02 	vldr	d7, [r7, #8]
 8001f4c:	ed9f 6b60 	vldr	d6, [pc, #384]	; 80020d0 <inverseKinematic+0xbf8>
 8001f50:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001f54:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8001f58:	eeb0 0b47 	vmov.f64	d0, d7
 8001f5c:	f00e fe20 	bl	8010ba0 <pow>
 8001f60:	eeb0 7b40 	vmov.f64	d7, d0
 8001f64:	ee39 9b07 	vadd.f64	d9, d9, d7
 8001f68:	ed97 7b04 	vldr	d7, [r7, #16]
 8001f6c:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8001f70:	eeb0 0b47 	vmov.f64	d0, d7
 8001f74:	f00e fe14 	bl	8010ba0 <pow>
 8001f78:	eeb0 7b40 	vmov.f64	d7, d0
 8001f7c:	ee39 7b07 	vadd.f64	d7, d9, d7
 8001f80:	ed9f 6b49 	vldr	d6, [pc, #292]	; 80020a8 <inverseKinematic+0xbd0>
 8001f84:	ee37 5b46 	vsub.f64	d5, d7, d6
 8001f88:	ed97 7b04 	vldr	d7, [r7, #16]
 8001f8c:	ee37 6b07 	vadd.f64	d6, d7, d7
 8001f90:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8001f94:	ee38 7b07 	vadd.f64	d7, d8, d7
 8001f98:	4b62      	ldr	r3, [pc, #392]	; (8002124 <inverseKinematic+0xc4c>)
 8001f9a:	ed83 7b00 	vstr	d7, [r3]
	ZJ2_2 = YJ2_2 * (((2 * sqrt(3.0) * R * C30 + 2.0 * R * S30) + (-2 * sqrt(3) * (_Pfin.x + r * C30) - 2.0 * (_Pfin.y + r * S30))) / (2 * _Pfin.z)) + ((-pow(R, 2) + pow(L1, 2) + pow((_Pfin.x + r * C30), 2) + pow((_Pfin.y + r * S30), 2) + pow(_Pfin.z, 2) - pow(L2, 2)) / (2 * _Pfin.z));
 8001f9e:	ed97 7b00 	vldr	d7, [r7]
 8001fa2:	ed9f 6b47 	vldr	d6, [pc, #284]	; 80020c0 <inverseKinematic+0xbe8>
 8001fa6:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001faa:	ed9f 6b47 	vldr	d6, [pc, #284]	; 80020c8 <inverseKinematic+0xbf0>
 8001fae:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001fb2:	ed97 7b02 	vldr	d7, [r7, #8]
 8001fb6:	ed9f 5b46 	vldr	d5, [pc, #280]	; 80020d0 <inverseKinematic+0xbf8>
 8001fba:	ee37 7b05 	vadd.f64	d7, d7, d5
 8001fbe:	ee37 7b07 	vadd.f64	d7, d7, d7
 8001fc2:	ee36 7b47 	vsub.f64	d7, d6, d7
 8001fc6:	ed9f 6b44 	vldr	d6, [pc, #272]	; 80020d8 <inverseKinematic+0xc00>
 8001fca:	ee37 5b06 	vadd.f64	d5, d7, d6
 8001fce:	ed97 7b04 	vldr	d7, [r7, #16]
 8001fd2:	ee37 7b07 	vadd.f64	d7, d7, d7
 8001fd6:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8001fda:	4b48      	ldr	r3, [pc, #288]	; (80020fc <inverseKinematic+0xc24>)
 8001fdc:	ed93 7b00 	vldr	d7, [r3]
 8001fe0:	ee26 8b07 	vmul.f64	d8, d6, d7
 8001fe4:	ed97 7b00 	vldr	d7, [r7]
 8001fe8:	ed9f 6b35 	vldr	d6, [pc, #212]	; 80020c0 <inverseKinematic+0xbe8>
 8001fec:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001ff0:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8001ff4:	eeb0 0b47 	vmov.f64	d0, d7
 8001ff8:	f00e fdd2 	bl	8010ba0 <pow>
 8001ffc:	eeb0 7b40 	vmov.f64	d7, d0
 8002000:	ed9f 6b37 	vldr	d6, [pc, #220]	; 80020e0 <inverseKinematic+0xc08>
 8002004:	ee37 9b06 	vadd.f64	d9, d7, d6
 8002008:	ed97 7b02 	vldr	d7, [r7, #8]
 800200c:	ed9f 6b30 	vldr	d6, [pc, #192]	; 80020d0 <inverseKinematic+0xbf8>
 8002010:	ee37 7b06 	vadd.f64	d7, d7, d6
 8002014:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8002018:	eeb0 0b47 	vmov.f64	d0, d7
 800201c:	f00e fdc0 	bl	8010ba0 <pow>
 8002020:	eeb0 7b40 	vmov.f64	d7, d0
 8002024:	ee39 9b07 	vadd.f64	d9, d9, d7
 8002028:	ed97 7b04 	vldr	d7, [r7, #16]
 800202c:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8002030:	eeb0 0b47 	vmov.f64	d0, d7
 8002034:	f00e fdb4 	bl	8010ba0 <pow>
 8002038:	eeb0 7b40 	vmov.f64	d7, d0
 800203c:	ee39 7b07 	vadd.f64	d7, d9, d7
 8002040:	ed9f 6b19 	vldr	d6, [pc, #100]	; 80020a8 <inverseKinematic+0xbd0>
 8002044:	ee37 5b46 	vsub.f64	d5, d7, d6
 8002048:	ed97 7b04 	vldr	d7, [r7, #16]
 800204c:	ee37 6b07 	vadd.f64	d6, d7, d7
 8002050:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8002054:	ee38 7b07 	vadd.f64	d7, d8, d7
 8002058:	4b33      	ldr	r3, [pc, #204]	; (8002128 <inverseKinematic+0xc50>)
 800205a:	ed83 7b00 	vstr	d7, [r3]
	ZJ3_1 = YJ3_1 * ((2 * sqrt(3.0) * (_Pfin.x + r * C150) - 2.0 * (_Pfin.y + r * S150) - 2.0 * sqrt(3) * R * C150 + 2.0 * R * S150) / (2.0 * _Pfin.z)) + ((pow((_Pfin.x + r * C150), 2.0) + pow((_Pfin.y + r * S150), 2) + pow(_Pfin.z, 2.0) - pow(L2, 2) - pow(R, 2) + pow(L1, 2)) / (2 * _Pfin.z));
 800205e:	ed97 7b00 	vldr	d7, [r7]
 8002062:	ed9f 6b17 	vldr	d6, [pc, #92]	; 80020c0 <inverseKinematic+0xbe8>
 8002066:	ee37 7b46 	vsub.f64	d7, d7, d6
 800206a:	ed9f 6b1f 	vldr	d6, [pc, #124]	; 80020e8 <inverseKinematic+0xc10>
 800206e:	ee27 6b06 	vmul.f64	d6, d7, d6
 8002072:	ed97 7b02 	vldr	d7, [r7, #8]
 8002076:	ed9f 5b16 	vldr	d5, [pc, #88]	; 80020d0 <inverseKinematic+0xbf8>
 800207a:	ee37 7b05 	vadd.f64	d7, d7, d5
 800207e:	ee37 7b07 	vadd.f64	d7, d7, d7
 8002082:	ee36 7b47 	vsub.f64	d7, d6, d7
 8002086:	e051      	b.n	800212c <inverseKinematic+0xc54>
 8002088:	e8584caa 	.word	0xe8584caa
 800208c:	3ffbb67a 	.word	0x3ffbb67a
 8002090:	e8584caa 	.word	0xe8584caa
 8002094:	bffbb67a 	.word	0xbffbb67a
 8002098:	1eb851ec 	.word	0x1eb851ec
 800209c:	3fb1eb85 	.word	0x3fb1eb85
 80020a0:	24dd2f1b 	.word	0x24dd2f1b
 80020a4:	3fc58106 	.word	0x3fc58106
 80020a8:	70a3d70a 	.word	0x70a3d70a
 80020ac:	3fd70a3d 	.word	0x3fd70a3d
 80020b0:	93d96639 	.word	0x93d96639
 80020b4:	3f9ce6c0 	.word	0x3f9ce6c0
 80020b8:	47ae147c 	.word	0x47ae147c
 80020bc:	3fa47ae1 	.word	0x3fa47ae1
 80020c0:	5625749b 	.word	0x5625749b
 80020c4:	3faf09d1 	.word	0x3faf09d1
 80020c8:	e8584caa 	.word	0xe8584caa
 80020cc:	c00bb67a 	.word	0xc00bb67a
 80020d0:	1eb851ec 	.word	0x1eb851ec
 80020d4:	3fa1eb85 	.word	0x3fa1eb85
 80020d8:	24dd2f1d 	.word	0x24dd2f1d
 80020dc:	3fe58106 	.word	0x3fe58106
 80020e0:	f705857e 	.word	0xf705857e
 80020e4:	3f881e03 	.word	0x3f881e03
 80020e8:	e8584caa 	.word	0xe8584caa
 80020ec:	400bb67a 	.word	0x400bb67a
 80020f0:	240002a0 	.word	0x240002a0
 80020f4:	240002f0 	.word	0x240002f0
 80020f8:	240002e0 	.word	0x240002e0
 80020fc:	240002f8 	.word	0x240002f8
 8002100:	240002e8 	.word	0x240002e8
 8002104:	24000338 	.word	0x24000338
 8002108:	24000328 	.word	0x24000328
 800210c:	24000340 	.word	0x24000340
 8002110:	24000330 	.word	0x24000330
 8002114:	240002a8 	.word	0x240002a8
 8002118:	240002b8 	.word	0x240002b8
 800211c:	240002b0 	.word	0x240002b0
 8002120:	240002c0 	.word	0x240002c0
 8002124:	24000300 	.word	0x24000300
 8002128:	24000308 	.word	0x24000308
 800212c:	ed9f 6b90 	vldr	d6, [pc, #576]	; 8002370 <inverseKinematic+0xe98>
 8002130:	ee37 7b06 	vadd.f64	d7, d7, d6
 8002134:	ed9f 6b90 	vldr	d6, [pc, #576]	; 8002378 <inverseKinematic+0xea0>
 8002138:	ee37 5b06 	vadd.f64	d5, d7, d6
 800213c:	ed97 7b04 	vldr	d7, [r7, #16]
 8002140:	ee37 7b07 	vadd.f64	d7, d7, d7
 8002144:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8002148:	4b9f      	ldr	r3, [pc, #636]	; (80023c8 <inverseKinematic+0xef0>)
 800214a:	ed93 7b00 	vldr	d7, [r3]
 800214e:	ee26 8b07 	vmul.f64	d8, d6, d7
 8002152:	ed97 7b00 	vldr	d7, [r7]
 8002156:	ed9f 6b8a 	vldr	d6, [pc, #552]	; 8002380 <inverseKinematic+0xea8>
 800215a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800215e:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8002162:	eeb0 0b47 	vmov.f64	d0, d7
 8002166:	f00e fd1b 	bl	8010ba0 <pow>
 800216a:	eeb0 9b40 	vmov.f64	d9, d0
 800216e:	ed97 7b02 	vldr	d7, [r7, #8]
 8002172:	ed9f 6b85 	vldr	d6, [pc, #532]	; 8002388 <inverseKinematic+0xeb0>
 8002176:	ee37 7b06 	vadd.f64	d7, d7, d6
 800217a:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 800217e:	eeb0 0b47 	vmov.f64	d0, d7
 8002182:	f00e fd0d 	bl	8010ba0 <pow>
 8002186:	eeb0 7b40 	vmov.f64	d7, d0
 800218a:	ee39 9b07 	vadd.f64	d9, d9, d7
 800218e:	ed97 7b04 	vldr	d7, [r7, #16]
 8002192:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8002196:	eeb0 0b47 	vmov.f64	d0, d7
 800219a:	f00e fd01 	bl	8010ba0 <pow>
 800219e:	eeb0 7b40 	vmov.f64	d7, d0
 80021a2:	ee39 7b07 	vadd.f64	d7, d9, d7
 80021a6:	ed9f 6b7a 	vldr	d6, [pc, #488]	; 8002390 <inverseKinematic+0xeb8>
 80021aa:	ee37 7b46 	vsub.f64	d7, d7, d6
 80021ae:	ed9f 6b7a 	vldr	d6, [pc, #488]	; 8002398 <inverseKinematic+0xec0>
 80021b2:	ee37 7b46 	vsub.f64	d7, d7, d6
 80021b6:	ed9f 6b7a 	vldr	d6, [pc, #488]	; 80023a0 <inverseKinematic+0xec8>
 80021ba:	ee37 5b06 	vadd.f64	d5, d7, d6
 80021be:	ed97 7b04 	vldr	d7, [r7, #16]
 80021c2:	ee37 6b07 	vadd.f64	d6, d7, d7
 80021c6:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80021ca:	ee38 7b07 	vadd.f64	d7, d8, d7
 80021ce:	4b7f      	ldr	r3, [pc, #508]	; (80023cc <inverseKinematic+0xef4>)
 80021d0:	ed83 7b00 	vstr	d7, [r3]
	ZJ3_2 = YJ3_2 * ((2 * sqrt(3.0) * (_Pfin.x + r * C150) - 2.0 * (_Pfin.y + r * S150) - 2.0 * sqrt(3) * R * C150 + 2.0 * R * S150) / (2.0 * _Pfin.z)) + ((pow((_Pfin.x + r * C150), 2.0) + pow((_Pfin.y + r * S150), 2) + pow(_Pfin.z, 2) - pow(L2, 2) - pow(R, 2) + pow(L1, 2)) / (2 * _Pfin.z));
 80021d4:	ed97 7b00 	vldr	d7, [r7]
 80021d8:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8002380 <inverseKinematic+0xea8>
 80021dc:	ee37 7b46 	vsub.f64	d7, d7, d6
 80021e0:	ed9f 6b71 	vldr	d6, [pc, #452]	; 80023a8 <inverseKinematic+0xed0>
 80021e4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80021e8:	ed97 7b02 	vldr	d7, [r7, #8]
 80021ec:	ed9f 5b66 	vldr	d5, [pc, #408]	; 8002388 <inverseKinematic+0xeb0>
 80021f0:	ee37 7b05 	vadd.f64	d7, d7, d5
 80021f4:	ee37 7b07 	vadd.f64	d7, d7, d7
 80021f8:	ee36 7b47 	vsub.f64	d7, d6, d7
 80021fc:	ed9f 6b5c 	vldr	d6, [pc, #368]	; 8002370 <inverseKinematic+0xe98>
 8002200:	ee37 7b06 	vadd.f64	d7, d7, d6
 8002204:	ed9f 6b5c 	vldr	d6, [pc, #368]	; 8002378 <inverseKinematic+0xea0>
 8002208:	ee37 5b06 	vadd.f64	d5, d7, d6
 800220c:	ed97 7b04 	vldr	d7, [r7, #16]
 8002210:	ee37 7b07 	vadd.f64	d7, d7, d7
 8002214:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8002218:	4b6d      	ldr	r3, [pc, #436]	; (80023d0 <inverseKinematic+0xef8>)
 800221a:	ed93 7b00 	vldr	d7, [r3]
 800221e:	ee26 8b07 	vmul.f64	d8, d6, d7
 8002222:	ed97 7b00 	vldr	d7, [r7]
 8002226:	ed9f 6b56 	vldr	d6, [pc, #344]	; 8002380 <inverseKinematic+0xea8>
 800222a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800222e:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8002232:	eeb0 0b47 	vmov.f64	d0, d7
 8002236:	f00e fcb3 	bl	8010ba0 <pow>
 800223a:	eeb0 9b40 	vmov.f64	d9, d0
 800223e:	ed97 7b02 	vldr	d7, [r7, #8]
 8002242:	ed9f 6b51 	vldr	d6, [pc, #324]	; 8002388 <inverseKinematic+0xeb0>
 8002246:	ee37 7b06 	vadd.f64	d7, d7, d6
 800224a:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 800224e:	eeb0 0b47 	vmov.f64	d0, d7
 8002252:	f00e fca5 	bl	8010ba0 <pow>
 8002256:	eeb0 7b40 	vmov.f64	d7, d0
 800225a:	ee39 9b07 	vadd.f64	d9, d9, d7
 800225e:	ed97 7b04 	vldr	d7, [r7, #16]
 8002262:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8002266:	eeb0 0b47 	vmov.f64	d0, d7
 800226a:	f00e fc99 	bl	8010ba0 <pow>
 800226e:	eeb0 7b40 	vmov.f64	d7, d0
 8002272:	ee39 7b07 	vadd.f64	d7, d9, d7
 8002276:	ed9f 6b46 	vldr	d6, [pc, #280]	; 8002390 <inverseKinematic+0xeb8>
 800227a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800227e:	ed9f 6b46 	vldr	d6, [pc, #280]	; 8002398 <inverseKinematic+0xec0>
 8002282:	ee37 7b46 	vsub.f64	d7, d7, d6
 8002286:	ed9f 6b46 	vldr	d6, [pc, #280]	; 80023a0 <inverseKinematic+0xec8>
 800228a:	ee37 5b06 	vadd.f64	d5, d7, d6
 800228e:	ed97 7b04 	vldr	d7, [r7, #16]
 8002292:	ee37 6b07 	vadd.f64	d6, d7, d7
 8002296:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800229a:	ee38 7b07 	vadd.f64	d7, d8, d7
 800229e:	4b4d      	ldr	r3, [pc, #308]	; (80023d4 <inverseKinematic+0xefc>)
 80022a0:	ed83 7b00 	vstr	d7, [r3]

	motor1.theta = -1.0 * asin(ZJ1_1 / L1);
 80022a4:	4b4c      	ldr	r3, [pc, #304]	; (80023d8 <inverseKinematic+0xf00>)
 80022a6:	ed93 7b00 	vldr	d7, [r3]
 80022aa:	ed9f 5b41 	vldr	d5, [pc, #260]	; 80023b0 <inverseKinematic+0xed8>
 80022ae:	ee87 6b05 	vdiv.f64	d6, d7, d5
 80022b2:	eeb0 0b46 	vmov.f64	d0, d6
 80022b6:	f00e fec5 	bl	8011044 <asin>
 80022ba:	eeb0 7b40 	vmov.f64	d7, d0
 80022be:	eeb1 7b47 	vneg.f64	d7, d7
 80022c2:	4b46      	ldr	r3, [pc, #280]	; (80023dc <inverseKinematic+0xf04>)
 80022c4:	ed83 7b02 	vstr	d7, [r3, #8]
	motor1.theta = motor1.theta * RAD_TO_DEG;
 80022c8:	4b44      	ldr	r3, [pc, #272]	; (80023dc <inverseKinematic+0xf04>)
 80022ca:	ed93 7b02 	vldr	d7, [r3, #8]
 80022ce:	ed9f 6b3a 	vldr	d6, [pc, #232]	; 80023b8 <inverseKinematic+0xee0>
 80022d2:	ee27 6b06 	vmul.f64	d6, d7, d6
 80022d6:	ed9f 5b3a 	vldr	d5, [pc, #232]	; 80023c0 <inverseKinematic+0xee8>
 80022da:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80022de:	4b3f      	ldr	r3, [pc, #252]	; (80023dc <inverseKinematic+0xf04>)
 80022e0:	ed83 7b02 	vstr	d7, [r3, #8]
	motor2.theta = -1.0 * asin(ZJ2_1 / L1);
 80022e4:	4b3e      	ldr	r3, [pc, #248]	; (80023e0 <inverseKinematic+0xf08>)
 80022e6:	ed93 7b00 	vldr	d7, [r3]
 80022ea:	ed9f 5b31 	vldr	d5, [pc, #196]	; 80023b0 <inverseKinematic+0xed8>
 80022ee:	ee87 6b05 	vdiv.f64	d6, d7, d5
 80022f2:	eeb0 0b46 	vmov.f64	d0, d6
 80022f6:	f00e fea5 	bl	8011044 <asin>
 80022fa:	eeb0 7b40 	vmov.f64	d7, d0
 80022fe:	eeb1 7b47 	vneg.f64	d7, d7
 8002302:	4b38      	ldr	r3, [pc, #224]	; (80023e4 <inverseKinematic+0xf0c>)
 8002304:	ed83 7b02 	vstr	d7, [r3, #8]
	motor2.theta = motor2.theta * RAD_TO_DEG;
 8002308:	4b36      	ldr	r3, [pc, #216]	; (80023e4 <inverseKinematic+0xf0c>)
 800230a:	ed93 7b02 	vldr	d7, [r3, #8]
 800230e:	ed9f 6b2a 	vldr	d6, [pc, #168]	; 80023b8 <inverseKinematic+0xee0>
 8002312:	ee27 6b06 	vmul.f64	d6, d7, d6
 8002316:	ed9f 5b2a 	vldr	d5, [pc, #168]	; 80023c0 <inverseKinematic+0xee8>
 800231a:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800231e:	4b31      	ldr	r3, [pc, #196]	; (80023e4 <inverseKinematic+0xf0c>)
 8002320:	ed83 7b02 	vstr	d7, [r3, #8]
	motor3.theta = -1.0 * asin(ZJ3_1 / L1);
 8002324:	4b29      	ldr	r3, [pc, #164]	; (80023cc <inverseKinematic+0xef4>)
 8002326:	ed93 7b00 	vldr	d7, [r3]
 800232a:	ed9f 5b21 	vldr	d5, [pc, #132]	; 80023b0 <inverseKinematic+0xed8>
 800232e:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8002332:	eeb0 0b46 	vmov.f64	d0, d6
 8002336:	f00e fe85 	bl	8011044 <asin>
 800233a:	eeb0 7b40 	vmov.f64	d7, d0
 800233e:	eeb1 7b47 	vneg.f64	d7, d7
 8002342:	4b29      	ldr	r3, [pc, #164]	; (80023e8 <inverseKinematic+0xf10>)
 8002344:	ed83 7b02 	vstr	d7, [r3, #8]
	motor3.theta = motor3.theta * RAD_TO_DEG;
 8002348:	4b27      	ldr	r3, [pc, #156]	; (80023e8 <inverseKinematic+0xf10>)
 800234a:	ed93 7b02 	vldr	d7, [r3, #8]
 800234e:	ed9f 6b1a 	vldr	d6, [pc, #104]	; 80023b8 <inverseKinematic+0xee0>
 8002352:	ee27 6b06 	vmul.f64	d6, d7, d6
 8002356:	ed9f 5b1a 	vldr	d5, [pc, #104]	; 80023c0 <inverseKinematic+0xee8>
 800235a:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800235e:	4b22      	ldr	r3, [pc, #136]	; (80023e8 <inverseKinematic+0xf10>)
 8002360:	ed83 7b02 	vstr	d7, [r3, #8]
}
 8002364:	bf00      	nop
 8002366:	3718      	adds	r7, #24
 8002368:	46bd      	mov	sp, r7
 800236a:	ecbd 8b04 	vpop	{d8-d9}
 800236e:	bd80      	pop	{r7, pc}
 8002370:	9ba5e356 	.word	0x9ba5e356
 8002374:	3fe020c4 	.word	0x3fe020c4
 8002378:	24dd2f1b 	.word	0x24dd2f1b
 800237c:	3fc58106 	.word	0x3fc58106
 8002380:	5625749b 	.word	0x5625749b
 8002384:	3faf09d1 	.word	0x3faf09d1
 8002388:	1eb851ec 	.word	0x1eb851ec
 800238c:	3fa1eb85 	.word	0x3fa1eb85
 8002390:	70a3d70a 	.word	0x70a3d70a
 8002394:	3fd70a3d 	.word	0x3fd70a3d
 8002398:	93d96639 	.word	0x93d96639
 800239c:	3f9ce6c0 	.word	0x3f9ce6c0
 80023a0:	47ae147c 	.word	0x47ae147c
 80023a4:	3fa47ae1 	.word	0x3fa47ae1
 80023a8:	e8584caa 	.word	0xe8584caa
 80023ac:	400bb67a 	.word	0x400bb67a
 80023b0:	9999999a 	.word	0x9999999a
 80023b4:	3fc99999 	.word	0x3fc99999
 80023b8:	00000000 	.word	0x00000000
 80023bc:	40668000 	.word	0x40668000
 80023c0:	54442eea 	.word	0x54442eea
 80023c4:	400921fb 	.word	0x400921fb
 80023c8:	24000338 	.word	0x24000338
 80023cc:	24000348 	.word	0x24000348
 80023d0:	24000340 	.word	0x24000340
 80023d4:	24000350 	.word	0x24000350
 80023d8:	240002b8 	.word	0x240002b8
 80023dc:	24000358 	.word	0x24000358
 80023e0:	24000300 	.word	0x24000300
 80023e4:	24000398 	.word	0x24000398
 80023e8:	240003d8 	.word	0x240003d8

080023ec <robotInitialization>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void robotInitialization(void){
 80023ec:	b580      	push	{r7, lr}
 80023ee:	af00      	add	r7, sp, #0
	* se habilitaran los drivers al momento de lanzar el programa para que los motores se bloqueen. Se procedera
	* a darles una consigna pequea de posicion en direccion horario para que los eslabones no entren en la
	* singularidad de los 90 */

	//Se inician timers para seal PWM
	HAL_TIM_Base_Start(&htim12);
 80023f0:	481d      	ldr	r0, [pc, #116]	; (8002468 <robotInitialization+0x7c>)
 80023f2:	f007 fa55 	bl	80098a0 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(&htim13);
 80023f6:	481d      	ldr	r0, [pc, #116]	; (800246c <robotInitialization+0x80>)
 80023f8:	f007 fa52 	bl	80098a0 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(&htim14);
 80023fc:	481c      	ldr	r0, [pc, #112]	; (8002470 <robotInitialization+0x84>)
 80023fe:	f007 fa4f 	bl	80098a0 <HAL_TIM_Base_Start>

	HAL_GPIO_WritePin(S_Enable_1_GPIO_Port, S_Enable_1_Pin, GPIO_PIN_RESET);
 8002402:	2200      	movs	r2, #0
 8002404:	2110      	movs	r1, #16
 8002406:	481b      	ldr	r0, [pc, #108]	; (8002474 <robotInitialization+0x88>)
 8002408:	f004 fe62 	bl	80070d0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S_Enable_2_GPIO_Port, S_Enable_2_Pin, GPIO_PIN_RESET);
 800240c:	2200      	movs	r2, #0
 800240e:	2120      	movs	r1, #32
 8002410:	4818      	ldr	r0, [pc, #96]	; (8002474 <robotInitialization+0x88>)
 8002412:	f004 fe5d 	bl	80070d0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S_Enable_3_GPIO_Port, S_Enable_3_Pin, GPIO_PIN_RESET);
 8002416:	2200      	movs	r2, #0
 8002418:	2140      	movs	r1, #64	; 0x40
 800241a:	4816      	ldr	r0, [pc, #88]	; (8002474 <robotInitialization+0x88>)
 800241c:	f004 fe58 	bl	80070d0 <HAL_GPIO_WritePin>

	HAL_Delay(50); //50 ms es el tiempo que la seal ENABLE en cambiar de estado
 8002420:	2032      	movs	r0, #50	; 0x32
 8002422:	f003 fdb7 	bl	8005f94 <HAL_Delay>

	// Se estable la direccion horario por defecto
	positive_Dir_MOTOR_1;
 8002426:	2200      	movs	r2, #0
 8002428:	f44f 7180 	mov.w	r1, #256	; 0x100
 800242c:	4812      	ldr	r0, [pc, #72]	; (8002478 <robotInitialization+0x8c>)
 800242e:	f004 fe4f 	bl	80070d0 <HAL_GPIO_WritePin>
	positive_Dir_MOTOR_2;
 8002432:	2200      	movs	r2, #0
 8002434:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002438:	480f      	ldr	r0, [pc, #60]	; (8002478 <robotInitialization+0x8c>)
 800243a:	f004 fe49 	bl	80070d0 <HAL_GPIO_WritePin>
	positive_Dir_MOTOR_3;
 800243e:	2200      	movs	r2, #0
 8002440:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002444:	480c      	ldr	r0, [pc, #48]	; (8002478 <robotInitialization+0x8c>)
 8002446:	f004 fe43 	bl	80070d0 <HAL_GPIO_WritePin>
    Stop_PWM_MOTOR_3;

    */

	//Se establece estado actual de los pasos de cada uno de los motores
	motor1.stepReached = false;
 800244a:	4b0c      	ldr	r3, [pc, #48]	; (800247c <robotInitialization+0x90>)
 800244c:	2200      	movs	r2, #0
 800244e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	motor2.stepReached = false;
 8002452:	4b0b      	ldr	r3, [pc, #44]	; (8002480 <robotInitialization+0x94>)
 8002454:	2200      	movs	r2, #0
 8002456:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	motor3.stepReached = false;
 800245a:	4b0a      	ldr	r3, [pc, #40]	; (8002484 <robotInitialization+0x98>)
 800245c:	2200      	movs	r2, #0
 800245e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21


}
 8002462:	bf00      	nop
 8002464:	bd80      	pop	{r7, pc}
 8002466:	bf00      	nop
 8002468:	240006b0 	.word	0x240006b0
 800246c:	240006fc 	.word	0x240006fc
 8002470:	24000748 	.word	0x24000748
 8002474:	58020c00 	.word	0x58020c00
 8002478:	58020800 	.word	0x58020800
 800247c:	24000358 	.word	0x24000358
 8002480:	24000398 	.word	0x24000398
 8002484:	240003d8 	.word	0x240003d8

08002488 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800248c:	f003 fcf0 	bl	8005e70 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002490:	f000 fb74 	bl	8002b7c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002494:	f7fe faf2 	bl	8000a7c <MX_GPIO_Init>
  MX_TIM2_Init();
 8002498:	f001 f8ec 	bl	8003674 <MX_TIM2_Init>
  MX_USART3_UART_Init();
 800249c:	f003 fb46 	bl	8005b2c <MX_USART3_UART_Init>
  MX_TIM12_Init();
 80024a0:	f001 fa8a 	bl	80039b8 <MX_TIM12_Init>
  MX_TIM13_Init();
 80024a4:	f001 faea 	bl	8003a7c <MX_TIM13_Init>
  MX_TIM14_Init();
 80024a8:	f001 fb34 	bl	8003b14 <MX_TIM14_Init>
  MX_TIM5_Init();
 80024ac:	f001 fa36 	bl	800391c <MX_TIM5_Init>
  MX_TIM15_Init();
 80024b0:	f001 fb7c 	bl	8003bac <MX_TIM15_Init>
  MX_USART2_UART_Init();
 80024b4:	f003 faee 	bl	8005a94 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 80024b8:	f003 faa0 	bl	80059fc <MX_USART1_UART_Init>
  MX_TIM3_Init();
 80024bc:	f001 f94a 	bl	8003754 <MX_TIM3_Init>
  MX_TIM4_Init();
 80024c0:	f001 f9ba 	bl	8003838 <MX_TIM4_Init>
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		switch (state){
 80024c4:	4b8a      	ldr	r3, [pc, #552]	; (80026f0 <main+0x268>)
 80024c6:	781b      	ldrb	r3, [r3, #0]
 80024c8:	2b04      	cmp	r3, #4
 80024ca:	f200 8333 	bhi.w	8002b34 <main+0x6ac>
 80024ce:	a201      	add	r2, pc, #4	; (adr r2, 80024d4 <main+0x4c>)
 80024d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024d4:	080024e9 	.word	0x080024e9
 80024d8:	08002517 	.word	0x08002517
 80024dc:	080026af 	.word	0x080026af
 80024e0:	080028e9 	.word	0x080028e9
 80024e4:	08002a35 	.word	0x08002a35

		case INIT:
			//Mensaje de inicializacion en curso.
			  HAL_UART_Transmit(&huart3, message, sizeof(message), 100);
 80024e8:	2364      	movs	r3, #100	; 0x64
 80024ea:	221c      	movs	r2, #28
 80024ec:	4981      	ldr	r1, [pc, #516]	; (80026f4 <main+0x26c>)
 80024ee:	4882      	ldr	r0, [pc, #520]	; (80026f8 <main+0x270>)
 80024f0:	f009 f97c 	bl	800b7ec <HAL_UART_Transmit>

			  HAL_UART_Receive_IT(&huart3, &rx_data, 1);
 80024f4:	2201      	movs	r2, #1
 80024f6:	4981      	ldr	r1, [pc, #516]	; (80026fc <main+0x274>)
 80024f8:	487f      	ldr	r0, [pc, #508]	; (80026f8 <main+0x270>)
 80024fa:	f009 fa0d 	bl	800b918 <HAL_UART_Receive_IT>

			//Se energizan los motores, inicia TIMER PWM y se establece estado de los motores
			  robotInitialization();
 80024fe:	f7ff ff75 	bl	80023ec <robotInitialization>

			//Mensaje de Robot listo para su uso
			  HAL_UART_Transmit(&huart3, message1, sizeof(message1), 100);
 8002502:	2364      	movs	r3, #100	; 0x64
 8002504:	2227      	movs	r2, #39	; 0x27
 8002506:	497e      	ldr	r1, [pc, #504]	; (8002700 <main+0x278>)
 8002508:	487b      	ldr	r0, [pc, #492]	; (80026f8 <main+0x270>)
 800250a:	f009 f96f 	bl	800b7ec <HAL_UART_Transmit>

			  state = READY;
 800250e:	4b78      	ldr	r3, [pc, #480]	; (80026f0 <main+0x268>)
 8002510:	2201      	movs	r2, #1
 8002512:	701a      	strb	r2, [r3, #0]

			break;
 8002514:	e315      	b.n	8002b42 <main+0x6ba>

		case READY:
					//si recibe consigna comienza e
					if (receptionFlag){
 8002516:	4b7b      	ldr	r3, [pc, #492]	; (8002704 <main+0x27c>)
 8002518:	781b      	ldrb	r3, [r3, #0]
 800251a:	2b00      	cmp	r3, #0
 800251c:	f000 830c 	beq.w	8002b38 <main+0x6b0>

						receptionFlag = false;
 8002520:	4b78      	ldr	r3, [pc, #480]	; (8002704 <main+0x27c>)
 8002522:	2200      	movs	r2, #0
 8002524:	701a      	strb	r2, [r3, #0]

						startMotors = true;
 8002526:	4b78      	ldr	r3, [pc, #480]	; (8002708 <main+0x280>)
 8002528:	2201      	movs	r2, #1
 800252a:	701a      	strb	r2, [r3, #0]

						HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 800252c:	2100      	movs	r1, #0
 800252e:	4877      	ldr	r0, [pc, #476]	; (800270c <main+0x284>)
 8002530:	f007 fdcc 	bl	800a0cc <HAL_TIM_IC_Start_IT>
						HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 8002534:	2100      	movs	r1, #0
 8002536:	4876      	ldr	r0, [pc, #472]	; (8002710 <main+0x288>)
 8002538:	f007 fdc8 	bl	800a0cc <HAL_TIM_IC_Start_IT>
						HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_1);
 800253c:	2100      	movs	r1, #0
 800253e:	4875      	ldr	r0, [pc, #468]	; (8002714 <main+0x28c>)
 8002540:	f007 fdc4 	bl	800a0cc <HAL_TIM_IC_Start_IT>
						vDirector[0] = (Pfin.x - Pini.x) / euclideanDistance;	//Vector director en X
						vDirector[1] = (Pfin.y - Pini.y) / euclideanDistance;	//Vector director en Y
						vDirector[2] = (Pfin.z - Pini.z) / euclideanDistance;	//Vector director en Z
						*/

						inverseKinematic(Pfin);
 8002544:	4b74      	ldr	r3, [pc, #464]	; (8002718 <main+0x290>)
 8002546:	ed93 5b00 	vldr	d5, [r3]
 800254a:	ed93 6b02 	vldr	d6, [r3, #8]
 800254e:	ed93 7b04 	vldr	d7, [r3, #16]
 8002552:	eeb0 0b45 	vmov.f64	d0, d5
 8002556:	eeb0 1b46 	vmov.f64	d1, d6
 800255a:	eeb0 2b47 	vmov.f64	d2, d7
 800255e:	f7fe ffbb 	bl	80014d8 <inverseKinematic>

						configMotor(&motor1,1);
 8002562:	2101      	movs	r1, #1
 8002564:	486d      	ldr	r0, [pc, #436]	; (800271c <main+0x294>)
 8002566:	f000 fdaf 	bl	80030c8 <configMotor>
						configMotor(&motor2,2);
 800256a:	2102      	movs	r1, #2
 800256c:	486c      	ldr	r0, [pc, #432]	; (8002720 <main+0x298>)
 800256e:	f000 fdab 	bl	80030c8 <configMotor>
						configMotor(&motor3,3);
 8002572:	2103      	movs	r1, #3
 8002574:	486b      	ldr	r0, [pc, #428]	; (8002724 <main+0x29c>)
 8002576:	f000 fda7 	bl	80030c8 <configMotor>

						motor1.currentAngle = 0;
 800257a:	4968      	ldr	r1, [pc, #416]	; (800271c <main+0x294>)
 800257c:	f04f 0200 	mov.w	r2, #0
 8002580:	f04f 0300 	mov.w	r3, #0
 8002584:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
						motor2.currentAngle = 0;
 8002588:	4965      	ldr	r1, [pc, #404]	; (8002720 <main+0x298>)
 800258a:	f04f 0200 	mov.w	r2, #0
 800258e:	f04f 0300 	mov.w	r3, #0
 8002592:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
						motor3.currentAngle = 0;
 8002596:	4963      	ldr	r1, [pc, #396]	; (8002724 <main+0x29c>)
 8002598:	f04f 0200 	mov.w	r2, #0
 800259c:	f04f 0300 	mov.w	r3, #0
 80025a0:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28

						update_ScurveTraj(motor1.currentAngle, motor1.theta, vi, vf, vmax, amax, jmax, arrayParams1);
 80025a4:	4b5d      	ldr	r3, [pc, #372]	; (800271c <main+0x294>)
 80025a6:	ed93 7b0a 	vldr	d7, [r3, #40]	; 0x28
 80025aa:	4b5c      	ldr	r3, [pc, #368]	; (800271c <main+0x294>)
 80025ac:	ed93 1b02 	vldr	d1, [r3, #8]
 80025b0:	4b5d      	ldr	r3, [pc, #372]	; (8002728 <main+0x2a0>)
 80025b2:	ed93 2b00 	vldr	d2, [r3]
 80025b6:	4b5d      	ldr	r3, [pc, #372]	; (800272c <main+0x2a4>)
 80025b8:	ed93 3b00 	vldr	d3, [r3]
 80025bc:	4b5c      	ldr	r3, [pc, #368]	; (8002730 <main+0x2a8>)
 80025be:	ed93 4b00 	vldr	d4, [r3]
 80025c2:	4b5c      	ldr	r3, [pc, #368]	; (8002734 <main+0x2ac>)
 80025c4:	ed93 5b00 	vldr	d5, [r3]
 80025c8:	4b5b      	ldr	r3, [pc, #364]	; (8002738 <main+0x2b0>)
 80025ca:	ed93 6b00 	vldr	d6, [r3]
 80025ce:	485b      	ldr	r0, [pc, #364]	; (800273c <main+0x2b4>)
 80025d0:	eeb0 0b47 	vmov.f64	d0, d7
 80025d4:	f002 fbd0 	bl	8004d78 <update_ScurveTraj>
						update_ScurveTraj(motor2.currentAngle, motor2.theta, vi, vf, vmax, amax, jmax, arrayParams2);
 80025d8:	4b51      	ldr	r3, [pc, #324]	; (8002720 <main+0x298>)
 80025da:	ed93 7b0a 	vldr	d7, [r3, #40]	; 0x28
 80025de:	4b50      	ldr	r3, [pc, #320]	; (8002720 <main+0x298>)
 80025e0:	ed93 1b02 	vldr	d1, [r3, #8]
 80025e4:	4b50      	ldr	r3, [pc, #320]	; (8002728 <main+0x2a0>)
 80025e6:	ed93 2b00 	vldr	d2, [r3]
 80025ea:	4b50      	ldr	r3, [pc, #320]	; (800272c <main+0x2a4>)
 80025ec:	ed93 3b00 	vldr	d3, [r3]
 80025f0:	4b4f      	ldr	r3, [pc, #316]	; (8002730 <main+0x2a8>)
 80025f2:	ed93 4b00 	vldr	d4, [r3]
 80025f6:	4b4f      	ldr	r3, [pc, #316]	; (8002734 <main+0x2ac>)
 80025f8:	ed93 5b00 	vldr	d5, [r3]
 80025fc:	4b4e      	ldr	r3, [pc, #312]	; (8002738 <main+0x2b0>)
 80025fe:	ed93 6b00 	vldr	d6, [r3]
 8002602:	484f      	ldr	r0, [pc, #316]	; (8002740 <main+0x2b8>)
 8002604:	eeb0 0b47 	vmov.f64	d0, d7
 8002608:	f002 fbb6 	bl	8004d78 <update_ScurveTraj>
						update_ScurveTraj(motor3.currentAngle, motor3.theta, vi, vf, vmax, amax, jmax, arrayParams3);
 800260c:	4b45      	ldr	r3, [pc, #276]	; (8002724 <main+0x29c>)
 800260e:	ed93 7b0a 	vldr	d7, [r3, #40]	; 0x28
 8002612:	4b44      	ldr	r3, [pc, #272]	; (8002724 <main+0x29c>)
 8002614:	ed93 1b02 	vldr	d1, [r3, #8]
 8002618:	4b43      	ldr	r3, [pc, #268]	; (8002728 <main+0x2a0>)
 800261a:	ed93 2b00 	vldr	d2, [r3]
 800261e:	4b43      	ldr	r3, [pc, #268]	; (800272c <main+0x2a4>)
 8002620:	ed93 3b00 	vldr	d3, [r3]
 8002624:	4b42      	ldr	r3, [pc, #264]	; (8002730 <main+0x2a8>)
 8002626:	ed93 4b00 	vldr	d4, [r3]
 800262a:	4b42      	ldr	r3, [pc, #264]	; (8002734 <main+0x2ac>)
 800262c:	ed93 5b00 	vldr	d5, [r3]
 8002630:	4b41      	ldr	r3, [pc, #260]	; (8002738 <main+0x2b0>)
 8002632:	ed93 6b00 	vldr	d6, [r3]
 8002636:	4843      	ldr	r0, [pc, #268]	; (8002744 <main+0x2bc>)
 8002638:	eeb0 0b47 	vmov.f64	d0, d7
 800263c:	f002 fb9c 	bl	8004d78 <update_ScurveTraj>

						timeFlag = false;
 8002640:	4b41      	ldr	r3, [pc, #260]	; (8002748 <main+0x2c0>)
 8002642:	2200      	movs	r2, #0
 8002644:	701a      	strb	r2, [r3, #0]

						motor1.pMotor = 0;
 8002646:	4b35      	ldr	r3, [pc, #212]	; (800271c <main+0x294>)
 8002648:	2200      	movs	r2, #0
 800264a:	601a      	str	r2, [r3, #0]
						motor2.pMotor = 0;
 800264c:	4b34      	ldr	r3, [pc, #208]	; (8002720 <main+0x298>)
 800264e:	2200      	movs	r2, #0
 8002650:	601a      	str	r2, [r3, #0]
						motor3.pMotor = 0;
 8002652:	4b34      	ldr	r3, [pc, #208]	; (8002724 <main+0x29c>)
 8002654:	2200      	movs	r2, #0
 8002656:	601a      	str	r2, [r3, #0]

						motor1.stepReached = false;
 8002658:	4b30      	ldr	r3, [pc, #192]	; (800271c <main+0x294>)
 800265a:	2200      	movs	r2, #0
 800265c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
						motor2.stepReached = false;
 8002660:	4b2f      	ldr	r3, [pc, #188]	; (8002720 <main+0x298>)
 8002662:	2200      	movs	r2, #0
 8002664:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
						motor3.stepReached = false;
 8002668:	4b2e      	ldr	r3, [pc, #184]	; (8002724 <main+0x29c>)
 800266a:	2200      	movs	r2, #0
 800266c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

						motor1.rpm = 0;
 8002670:	492a      	ldr	r1, [pc, #168]	; (800271c <main+0x294>)
 8002672:	f04f 0200 	mov.w	r2, #0
 8002676:	f04f 0300 	mov.w	r3, #0
 800267a:	e9c1 2306 	strd	r2, r3, [r1, #24]
						motor2.rpm = 0;
 800267e:	4928      	ldr	r1, [pc, #160]	; (8002720 <main+0x298>)
 8002680:	f04f 0200 	mov.w	r2, #0
 8002684:	f04f 0300 	mov.w	r3, #0
 8002688:	e9c1 2306 	strd	r2, r3, [r1, #24]
						motor3.rpm = 0;
 800268c:	4925      	ldr	r1, [pc, #148]	; (8002724 <main+0x29c>)
 800268e:	f04f 0200 	mov.w	r2, #0
 8002692:	f04f 0300 	mov.w	r3, #0
 8002696:	e9c1 2306 	strd	r2, r3, [r1, #24]

						HAL_TIM_Base_Start(&htim5);
 800269a:	482c      	ldr	r0, [pc, #176]	; (800274c <main+0x2c4>)
 800269c:	f007 f900 	bl	80098a0 <HAL_TIM_Base_Start>
						HAL_TIM_Base_Start_IT(&htim15);
 80026a0:	482b      	ldr	r0, [pc, #172]	; (8002750 <main+0x2c8>)
 80026a2:	f007 f995 	bl	80099d0 <HAL_TIM_Base_Start_IT>


						state = WORKING;
 80026a6:	4b12      	ldr	r3, [pc, #72]	; (80026f0 <main+0x268>)
 80026a8:	2202      	movs	r2, #2
 80026aa:	701a      	strb	r2, [r3, #0]
					}
					break;
 80026ac:	e244      	b.n	8002b38 <main+0x6b0>



		case WORKING:

			receptionFlag = false;
 80026ae:	4b15      	ldr	r3, [pc, #84]	; (8002704 <main+0x27c>)
 80026b0:	2200      	movs	r2, #0
 80026b2:	701a      	strb	r2, [r3, #0]

			while (!(motor1.stepReached && motor2.stepReached  && motor3.stepReached)){
 80026b4:	e0bc      	b.n	8002830 <main+0x3a8>

				if (motor1.stepReached) {
 80026b6:	4b19      	ldr	r3, [pc, #100]	; (800271c <main+0x294>)
 80026b8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d008      	beq.n	80026d2 <main+0x24a>
					Stop_PWM_MOTOR_1;
 80026c0:	2100      	movs	r1, #0
 80026c2:	4824      	ldr	r0, [pc, #144]	; (8002754 <main+0x2cc>)
 80026c4:	f007 fb9a 	bl	8009dfc <HAL_TIM_PWM_Stop>
					HAL_TIM_IC_Stop(&htim2, TIM_CHANNEL_1);
 80026c8:	2100      	movs	r1, #0
 80026ca:	4810      	ldr	r0, [pc, #64]	; (800270c <main+0x284>)
 80026cc:	f007 fc8d 	bl	8009fea <HAL_TIM_IC_Stop>
 80026d0:	e051      	b.n	8002776 <main+0x2ee>
				}else if (motor2.stepReached) {
 80026d2:	4b13      	ldr	r3, [pc, #76]	; (8002720 <main+0x298>)
 80026d4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d03f      	beq.n	800275c <main+0x2d4>
					Stop_PWM_MOTOR_2;
 80026dc:	2100      	movs	r1, #0
 80026de:	481e      	ldr	r0, [pc, #120]	; (8002758 <main+0x2d0>)
 80026e0:	f007 fb8c 	bl	8009dfc <HAL_TIM_PWM_Stop>
					HAL_TIM_IC_Stop(&htim3, TIM_CHANNEL_1);
 80026e4:	2100      	movs	r1, #0
 80026e6:	480a      	ldr	r0, [pc, #40]	; (8002710 <main+0x288>)
 80026e8:	f007 fc7f 	bl	8009fea <HAL_TIM_IC_Stop>
 80026ec:	e043      	b.n	8002776 <main+0x2ee>
 80026ee:	bf00      	nop
 80026f0:	24000418 	.word	0x24000418
 80026f4:	24000028 	.word	0x24000028
 80026f8:	24000970 	.word	0x24000970
 80026fc:	2400056a 	.word	0x2400056a
 8002700:	24000044 	.word	0x24000044
 8002704:	2400056b 	.word	0x2400056b
 8002708:	2400041a 	.word	0x2400041a
 800270c:	24000580 	.word	0x24000580
 8002710:	240005cc 	.word	0x240005cc
 8002714:	24000618 	.word	0x24000618
 8002718:	24000480 	.word	0x24000480
 800271c:	24000358 	.word	0x24000358
 8002720:	24000398 	.word	0x24000398
 8002724:	240003d8 	.word	0x240003d8
 8002728:	24000450 	.word	0x24000450
 800272c:	24000458 	.word	0x24000458
 8002730:	24000018 	.word	0x24000018
 8002734:	24000020 	.word	0x24000020
 8002738:	24000010 	.word	0x24000010
 800273c:	24000498 	.word	0x24000498
 8002740:	240004d0 	.word	0x240004d0
 8002744:	24000508 	.word	0x24000508
 8002748:	24000579 	.word	0x24000579
 800274c:	24000664 	.word	0x24000664
 8002750:	24000794 	.word	0x24000794
 8002754:	240006b0 	.word	0x240006b0
 8002758:	240006fc 	.word	0x240006fc
				}else if (motor3.stepReached){
 800275c:	4b9e      	ldr	r3, [pc, #632]	; (80029d8 <main+0x550>)
 800275e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002762:	2b00      	cmp	r3, #0
 8002764:	d007      	beq.n	8002776 <main+0x2ee>
					Stop_PWM_MOTOR_3;
 8002766:	2100      	movs	r1, #0
 8002768:	489c      	ldr	r0, [pc, #624]	; (80029dc <main+0x554>)
 800276a:	f007 fb47 	bl	8009dfc <HAL_TIM_PWM_Stop>
					HAL_TIM_IC_Stop(&htim4, TIM_CHANNEL_1);
 800276e:	2100      	movs	r1, #0
 8002770:	489b      	ldr	r0, [pc, #620]	; (80029e0 <main+0x558>)
 8002772:	f007 fc3a 	bl	8009fea <HAL_TIM_IC_Stop>
				}

				motor1.omega = get_Straj(time,motor1.currentAngle,motor1.theta,arrayParams1);
 8002776:	4b9b      	ldr	r3, [pc, #620]	; (80029e4 <main+0x55c>)
 8002778:	ed93 7b00 	vldr	d7, [r3]
 800277c:	4b9a      	ldr	r3, [pc, #616]	; (80029e8 <main+0x560>)
 800277e:	ed93 6b0a 	vldr	d6, [r3, #40]	; 0x28
 8002782:	4b99      	ldr	r3, [pc, #612]	; (80029e8 <main+0x560>)
 8002784:	ed93 5b02 	vldr	d5, [r3, #8]
 8002788:	4898      	ldr	r0, [pc, #608]	; (80029ec <main+0x564>)
 800278a:	eeb0 2b45 	vmov.f64	d2, d5
 800278e:	eeb0 1b46 	vmov.f64	d1, d6
 8002792:	eeb0 0b47 	vmov.f64	d0, d7
 8002796:	f001 fc33 	bl	8004000 <get_Straj>
 800279a:	eeb0 7b40 	vmov.f64	d7, d0
 800279e:	4b92      	ldr	r3, [pc, #584]	; (80029e8 <main+0x560>)
 80027a0:	ed83 7b04 	vstr	d7, [r3, #16]
//
				motor2.omega = get_Straj(time,motor2.currentAngle,motor2.theta,arrayParams2);
 80027a4:	4b8f      	ldr	r3, [pc, #572]	; (80029e4 <main+0x55c>)
 80027a6:	ed93 7b00 	vldr	d7, [r3]
 80027aa:	4b91      	ldr	r3, [pc, #580]	; (80029f0 <main+0x568>)
 80027ac:	ed93 6b0a 	vldr	d6, [r3, #40]	; 0x28
 80027b0:	4b8f      	ldr	r3, [pc, #572]	; (80029f0 <main+0x568>)
 80027b2:	ed93 5b02 	vldr	d5, [r3, #8]
 80027b6:	488f      	ldr	r0, [pc, #572]	; (80029f4 <main+0x56c>)
 80027b8:	eeb0 2b45 	vmov.f64	d2, d5
 80027bc:	eeb0 1b46 	vmov.f64	d1, d6
 80027c0:	eeb0 0b47 	vmov.f64	d0, d7
 80027c4:	f001 fc1c 	bl	8004000 <get_Straj>
 80027c8:	eeb0 7b40 	vmov.f64	d7, d0
 80027cc:	4b88      	ldr	r3, [pc, #544]	; (80029f0 <main+0x568>)
 80027ce:	ed83 7b04 	vstr	d7, [r3, #16]
//
				motor3.omega = get_Straj(time,motor3.currentAngle,motor3.theta,arrayParams3);
 80027d2:	4b84      	ldr	r3, [pc, #528]	; (80029e4 <main+0x55c>)
 80027d4:	ed93 7b00 	vldr	d7, [r3]
 80027d8:	4b7f      	ldr	r3, [pc, #508]	; (80029d8 <main+0x550>)
 80027da:	ed93 6b0a 	vldr	d6, [r3, #40]	; 0x28
 80027de:	4b7e      	ldr	r3, [pc, #504]	; (80029d8 <main+0x550>)
 80027e0:	ed93 5b02 	vldr	d5, [r3, #8]
 80027e4:	4884      	ldr	r0, [pc, #528]	; (80029f8 <main+0x570>)
 80027e6:	eeb0 2b45 	vmov.f64	d2, d5
 80027ea:	eeb0 1b46 	vmov.f64	d1, d6
 80027ee:	eeb0 0b47 	vmov.f64	d0, d7
 80027f2:	f001 fc05 	bl	8004000 <get_Straj>
 80027f6:	eeb0 7b40 	vmov.f64	d7, d0
 80027fa:	4b77      	ldr	r3, [pc, #476]	; (80029d8 <main+0x550>)
 80027fc:	ed83 7b04 	vstr	d7, [r3, #16]
				dRecta3D[2] = 0 + qd * vDirector[2];

				inverseJacobian(dRecta3D[0], dRecta3D[1], dRecta3D[2], Recta3D[0], Recta3D[1], Recta3D[2]);
				*/

				setProfilTimer();
 8002800:	f002 ffa2 	bl	8005748 <setProfilTimer>


				if(startMotors){
 8002804:	4b7d      	ldr	r3, [pc, #500]	; (80029fc <main+0x574>)
 8002806:	781b      	ldrb	r3, [r3, #0]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d00e      	beq.n	800282a <main+0x3a2>
					startMotors = false;
 800280c:	4b7b      	ldr	r3, [pc, #492]	; (80029fc <main+0x574>)
 800280e:	2200      	movs	r2, #0
 8002810:	701a      	strb	r2, [r3, #0]
					Start_PWM_MOTOR_1;	// Activar generacion de pwm
 8002812:	2100      	movs	r1, #0
 8002814:	487a      	ldr	r0, [pc, #488]	; (8002a00 <main+0x578>)
 8002816:	f007 f9e3 	bl	8009be0 <HAL_TIM_PWM_Start>
					Start_PWM_MOTOR_2;	// Activar generacion de pwm
 800281a:	2100      	movs	r1, #0
 800281c:	4879      	ldr	r0, [pc, #484]	; (8002a04 <main+0x57c>)
 800281e:	f007 f9df 	bl	8009be0 <HAL_TIM_PWM_Start>
					Start_PWM_MOTOR_3;	// Activar generacion de pwm
 8002822:	2100      	movs	r1, #0
 8002824:	486d      	ldr	r0, [pc, #436]	; (80029dc <main+0x554>)
 8002826:	f007 f9db 	bl	8009be0 <HAL_TIM_PWM_Start>
				}

				stopMotors = true;
 800282a:	4b77      	ldr	r3, [pc, #476]	; (8002a08 <main+0x580>)
 800282c:	2201      	movs	r2, #1
 800282e:	701a      	strb	r2, [r3, #0]
			while (!(motor1.stepReached && motor2.stepReached  && motor3.stepReached)){
 8002830:	4b6d      	ldr	r3, [pc, #436]	; (80029e8 <main+0x560>)
 8002832:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002836:	2b00      	cmp	r3, #0
 8002838:	f43f af3d 	beq.w	80026b6 <main+0x22e>
 800283c:	4b6c      	ldr	r3, [pc, #432]	; (80029f0 <main+0x568>)
 800283e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002842:	2b00      	cmp	r3, #0
 8002844:	f43f af37 	beq.w	80026b6 <main+0x22e>
 8002848:	4b63      	ldr	r3, [pc, #396]	; (80029d8 <main+0x550>)
 800284a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800284e:	2b00      	cmp	r3, #0
 8002850:	f43f af31 	beq.w	80026b6 <main+0x22e>

			}// End while


			if (stopMotors){   //If steps goals for each motor were reached, we stop motors
 8002854:	4b6c      	ldr	r3, [pc, #432]	; (8002a08 <main+0x580>)
 8002856:	781b      	ldrb	r3, [r3, #0]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d029      	beq.n	80028b0 <main+0x428>

				startMotors = false;
 800285c:	4b67      	ldr	r3, [pc, #412]	; (80029fc <main+0x574>)
 800285e:	2200      	movs	r2, #0
 8002860:	701a      	strb	r2, [r3, #0]

				HAL_TIM_IC_Stop(&htim2, TIM_CHANNEL_1);
 8002862:	2100      	movs	r1, #0
 8002864:	4869      	ldr	r0, [pc, #420]	; (8002a0c <main+0x584>)
 8002866:	f007 fbc0 	bl	8009fea <HAL_TIM_IC_Stop>
				HAL_TIM_IC_Stop(&htim3, TIM_CHANNEL_1);
 800286a:	2100      	movs	r1, #0
 800286c:	4868      	ldr	r0, [pc, #416]	; (8002a10 <main+0x588>)
 800286e:	f007 fbbc 	bl	8009fea <HAL_TIM_IC_Stop>
				HAL_TIM_IC_Stop(&htim4, TIM_CHANNEL_1);
 8002872:	2100      	movs	r1, #0
 8002874:	485a      	ldr	r0, [pc, #360]	; (80029e0 <main+0x558>)
 8002876:	f007 fbb8 	bl	8009fea <HAL_TIM_IC_Stop>

				if (motor1.stepReached) Stop_PWM_MOTOR_1;
 800287a:	4b5b      	ldr	r3, [pc, #364]	; (80029e8 <main+0x560>)
 800287c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002880:	2b00      	cmp	r3, #0
 8002882:	d003      	beq.n	800288c <main+0x404>
 8002884:	2100      	movs	r1, #0
 8002886:	485e      	ldr	r0, [pc, #376]	; (8002a00 <main+0x578>)
 8002888:	f007 fab8 	bl	8009dfc <HAL_TIM_PWM_Stop>
				if (motor2.stepReached) Stop_PWM_MOTOR_2;
 800288c:	4b58      	ldr	r3, [pc, #352]	; (80029f0 <main+0x568>)
 800288e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002892:	2b00      	cmp	r3, #0
 8002894:	d003      	beq.n	800289e <main+0x416>
 8002896:	2100      	movs	r1, #0
 8002898:	485a      	ldr	r0, [pc, #360]	; (8002a04 <main+0x57c>)
 800289a:	f007 faaf 	bl	8009dfc <HAL_TIM_PWM_Stop>
				if (motor3.stepReached)	Stop_PWM_MOTOR_3;
 800289e:	4b4e      	ldr	r3, [pc, #312]	; (80029d8 <main+0x550>)
 80028a0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d003      	beq.n	80028b0 <main+0x428>
 80028a8:	2100      	movs	r1, #0
 80028aa:	484c      	ldr	r0, [pc, #304]	; (80029dc <main+0x554>)
 80028ac:	f007 faa6 	bl	8009dfc <HAL_TIM_PWM_Stop>
			}

			//Update coordinantes
			Pini.x = Pfin.x;
 80028b0:	4b58      	ldr	r3, [pc, #352]	; (8002a14 <main+0x58c>)
 80028b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028b6:	4958      	ldr	r1, [pc, #352]	; (8002a18 <main+0x590>)
 80028b8:	e9c1 2300 	strd	r2, r3, [r1]
			Pini.y = Pfin.y;
 80028bc:	4b55      	ldr	r3, [pc, #340]	; (8002a14 <main+0x58c>)
 80028be:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80028c2:	4955      	ldr	r1, [pc, #340]	; (8002a18 <main+0x590>)
 80028c4:	e9c1 2302 	strd	r2, r3, [r1, #8]
			Pini.z = Pfin.z;
 80028c8:	4b52      	ldr	r3, [pc, #328]	; (8002a14 <main+0x58c>)
 80028ca:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80028ce:	4952      	ldr	r1, [pc, #328]	; (8002a18 <main+0x590>)
 80028d0:	e9c1 2304 	strd	r2, r3, [r1, #16]
			free(arrayParams1);
			free(arrayParams2);
			free(arrayParams3);
			*/

			HAL_TIM_Base_Stop_IT(&htim15);
 80028d4:	4851      	ldr	r0, [pc, #324]	; (8002a1c <main+0x594>)
 80028d6:	f007 f8f3 	bl	8009ac0 <HAL_TIM_Base_Stop_IT>
			HAL_TIM_Base_Stop(&htim5);
 80028da:	4851      	ldr	r0, [pc, #324]	; (8002a20 <main+0x598>)
 80028dc:	f007 f850 	bl	8009980 <HAL_TIM_Base_Stop>


			state = READY;
 80028e0:	4b50      	ldr	r3, [pc, #320]	; (8002a24 <main+0x59c>)
 80028e2:	2201      	movs	r2, #1
 80028e4:	701a      	strb	r2, [r3, #0]

			break;
 80028e6:	e12c      	b.n	8002b42 <main+0x6ba>


		case HOME:

			receptionFlag = false; //Solo para asegurarse de no saltar al estado ready con esta bandera en true
 80028e8:	4b4f      	ldr	r3, [pc, #316]	; (8002a28 <main+0x5a0>)
 80028ea:	2200      	movs	r2, #0
 80028ec:	701a      	strb	r2, [r3, #0]

			//Ponemos el enable en bajo para habilitar el driver

			HAL_GPIO_WritePin(S_Enable_1_GPIO_Port, S_Enable_1_Pin, GPIO_PIN_RESET);
 80028ee:	2200      	movs	r2, #0
 80028f0:	2110      	movs	r1, #16
 80028f2:	484e      	ldr	r0, [pc, #312]	; (8002a2c <main+0x5a4>)
 80028f4:	f004 fbec 	bl	80070d0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(S_Enable_2_GPIO_Port, S_Enable_2_Pin, GPIO_PIN_RESET);
 80028f8:	2200      	movs	r2, #0
 80028fa:	2120      	movs	r1, #32
 80028fc:	484b      	ldr	r0, [pc, #300]	; (8002a2c <main+0x5a4>)
 80028fe:	f004 fbe7 	bl	80070d0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(S_Enable_3_GPIO_Port, S_Enable_3_Pin, GPIO_PIN_RESET);
 8002902:	2200      	movs	r2, #0
 8002904:	2140      	movs	r1, #64	; 0x40
 8002906:	4849      	ldr	r0, [pc, #292]	; (8002a2c <main+0x5a4>)
 8002908:	f004 fbe2 	bl	80070d0 <HAL_GPIO_WritePin>

			HAL_Delay(50); //50 ms es el tiempo que la seal ENABLE en cambiar de estado
 800290c:	2032      	movs	r0, #50	; 0x32
 800290e:	f003 fb41 	bl	8005f94 <HAL_Delay>

			homing();
 8002912:	f7fe f9b1 	bl	8000c78 <homing>

			if(homFin){
 8002916:	4b46      	ldr	r3, [pc, #280]	; (8002a30 <main+0x5a8>)
 8002918:	781b      	ldrb	r3, [r3, #0]
 800291a:	2b00      	cmp	r3, #0
 800291c:	f000 810e 	beq.w	8002b3c <main+0x6b4>

				homFin = false;
 8002920:	4b43      	ldr	r3, [pc, #268]	; (8002a30 <main+0x5a8>)
 8002922:	2200      	movs	r2, #0
 8002924:	701a      	strb	r2, [r3, #0]

				HAL_NVIC_EnableIRQ(EXTI0_IRQn);		//Enciendo interrupcion EndStop 1 Superior
 8002926:	2006      	movs	r0, #6
 8002928:	f003 fc7d 	bl	8006226 <HAL_NVIC_EnableIRQ>
				HAL_NVIC_EnableIRQ(EXTI1_IRQn);		//Enciendo interrupcion EndStop 1 Inferior
 800292c:	2007      	movs	r0, #7
 800292e:	f003 fc7a 	bl	8006226 <HAL_NVIC_EnableIRQ>
				HAL_NVIC_EnableIRQ(EXTI2_IRQn);		//Enciendo interrupcion EndStop 2 Superior
 8002932:	2008      	movs	r0, #8
 8002934:	f003 fc77 	bl	8006226 <HAL_NVIC_EnableIRQ>
				HAL_NVIC_EnableIRQ(EXTI3_IRQn);		//Enciendo interrupcion EndStop 2 Inferior
 8002938:	2009      	movs	r0, #9
 800293a:	f003 fc74 	bl	8006226 <HAL_NVIC_EnableIRQ>
				HAL_NVIC_EnableIRQ(EXTI4_IRQn);		//Enciendo interrupcion EndStop 3 Superior
 800293e:	200a      	movs	r0, #10
 8002940:	f003 fc71 	bl	8006226 <HAL_NVIC_EnableIRQ>
				HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);	//Enciendo interrupcion EndStop 3 Inferior
 8002944:	2017      	movs	r0, #23
 8002946:	f003 fc6e 	bl	8006226 <HAL_NVIC_EnableIRQ>

				Pini.x=0;
 800294a:	4933      	ldr	r1, [pc, #204]	; (8002a18 <main+0x590>)
 800294c:	f04f 0200 	mov.w	r2, #0
 8002950:	f04f 0300 	mov.w	r3, #0
 8002954:	e9c1 2300 	strd	r2, r3, [r1]
				Pini.y=0;
 8002958:	492f      	ldr	r1, [pc, #188]	; (8002a18 <main+0x590>)
 800295a:	f04f 0200 	mov.w	r2, #0
 800295e:	f04f 0300 	mov.w	r3, #0
 8002962:	e9c1 2302 	strd	r2, r3, [r1, #8]
				Pini.z =-0.5208; //antes era -0.33
 8002966:	492c      	ldr	r1, [pc, #176]	; (8002a18 <main+0x590>)
 8002968:	a319      	add	r3, pc, #100	; (adr r3, 80029d0 <main+0x548>)
 800296a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800296e:	e9c1 2304 	strd	r2, r3, [r1, #16]

				motor1.theta = 0.0;
 8002972:	491d      	ldr	r1, [pc, #116]	; (80029e8 <main+0x560>)
 8002974:	f04f 0200 	mov.w	r2, #0
 8002978:	f04f 0300 	mov.w	r3, #0
 800297c:	e9c1 2302 	strd	r2, r3, [r1, #8]
				motor2.theta = 0.0;
 8002980:	491b      	ldr	r1, [pc, #108]	; (80029f0 <main+0x568>)
 8002982:	f04f 0200 	mov.w	r2, #0
 8002986:	f04f 0300 	mov.w	r3, #0
 800298a:	e9c1 2302 	strd	r2, r3, [r1, #8]
				motor3.theta = 0.0;
 800298e:	4912      	ldr	r1, [pc, #72]	; (80029d8 <main+0x550>)
 8002990:	f04f 0200 	mov.w	r2, #0
 8002994:	f04f 0300 	mov.w	r3, #0
 8002998:	e9c1 2302 	strd	r2, r3, [r1, #8]

				motor1.currentAngle = 0.0;
 800299c:	4912      	ldr	r1, [pc, #72]	; (80029e8 <main+0x560>)
 800299e:	f04f 0200 	mov.w	r2, #0
 80029a2:	f04f 0300 	mov.w	r3, #0
 80029a6:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
				motor2.currentAngle = 0.0;
 80029aa:	4911      	ldr	r1, [pc, #68]	; (80029f0 <main+0x568>)
 80029ac:	f04f 0200 	mov.w	r2, #0
 80029b0:	f04f 0300 	mov.w	r3, #0
 80029b4:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
				motor3.currentAngle = 0.0;
 80029b8:	4907      	ldr	r1, [pc, #28]	; (80029d8 <main+0x550>)
 80029ba:	f04f 0200 	mov.w	r2, #0
 80029be:	f04f 0300 	mov.w	r3, #0
 80029c2:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28

				state = READY;
 80029c6:	4b17      	ldr	r3, [pc, #92]	; (8002a24 <main+0x59c>)
 80029c8:	2201      	movs	r2, #1
 80029ca:	701a      	strb	r2, [r3, #0]
			}
			break;
 80029cc:	e0b6      	b.n	8002b3c <main+0x6b4>
 80029ce:	bf00      	nop
 80029d0:	c2f837b5 	.word	0xc2f837b5
 80029d4:	bfe0aa64 	.word	0xbfe0aa64
 80029d8:	240003d8 	.word	0x240003d8
 80029dc:	24000748 	.word	0x24000748
 80029e0:	24000618 	.word	0x24000618
 80029e4:	24000540 	.word	0x24000540
 80029e8:	24000358 	.word	0x24000358
 80029ec:	24000498 	.word	0x24000498
 80029f0:	24000398 	.word	0x24000398
 80029f4:	240004d0 	.word	0x240004d0
 80029f8:	24000508 	.word	0x24000508
 80029fc:	2400041a 	.word	0x2400041a
 8002a00:	240006b0 	.word	0x240006b0
 8002a04:	240006fc 	.word	0x240006fc
 8002a08:	2400041b 	.word	0x2400041b
 8002a0c:	24000580 	.word	0x24000580
 8002a10:	240005cc 	.word	0x240005cc
 8002a14:	24000480 	.word	0x24000480
 8002a18:	24000468 	.word	0x24000468
 8002a1c:	24000794 	.word	0x24000794
 8002a20:	24000664 	.word	0x24000664
 8002a24:	24000418 	.word	0x24000418
 8002a28:	2400056b 	.word	0x2400056b
 8002a2c:	58020c00 	.word	0x58020c00
 8002a30:	24000419 	.word	0x24000419

		case FAULT:

			if((endStopAlarmSup || endStopAlarmInf) && continuar){
 8002a34:	4b43      	ldr	r3, [pc, #268]	; (8002b44 <main+0x6bc>)
 8002a36:	781b      	ldrb	r3, [r3, #0]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d103      	bne.n	8002a44 <main+0x5bc>
 8002a3c:	4b42      	ldr	r3, [pc, #264]	; (8002b48 <main+0x6c0>)
 8002a3e:	781b      	ldrb	r3, [r3, #0]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d049      	beq.n	8002ad8 <main+0x650>
 8002a44:	4b41      	ldr	r3, [pc, #260]	; (8002b4c <main+0x6c4>)
 8002a46:	781b      	ldrb	r3, [r3, #0]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d045      	beq.n	8002ad8 <main+0x650>
				 continuar = false;
 8002a4c:	4b3f      	ldr	r3, [pc, #252]	; (8002b4c <main+0x6c4>)
 8002a4e:	2200      	movs	r2, #0
 8002a50:	701a      	strb	r2, [r3, #0]
				//Detengo sistema
				 Stop_PWM_MOTOR_1;
 8002a52:	2100      	movs	r1, #0
 8002a54:	483e      	ldr	r0, [pc, #248]	; (8002b50 <main+0x6c8>)
 8002a56:	f007 f9d1 	bl	8009dfc <HAL_TIM_PWM_Stop>
				 Stop_PWM_MOTOR_2;
 8002a5a:	2100      	movs	r1, #0
 8002a5c:	483d      	ldr	r0, [pc, #244]	; (8002b54 <main+0x6cc>)
 8002a5e:	f007 f9cd 	bl	8009dfc <HAL_TIM_PWM_Stop>
				 Stop_PWM_MOTOR_3;
 8002a62:	2100      	movs	r1, #0
 8002a64:	483c      	ldr	r0, [pc, #240]	; (8002b58 <main+0x6d0>)
 8002a66:	f007 f9c9 	bl	8009dfc <HAL_TIM_PWM_Stop>

				 HAL_UART_Transmit(&huart3, "EndStopAlarm\n\r", 12, 100);
 8002a6a:	2364      	movs	r3, #100	; 0x64
 8002a6c:	220c      	movs	r2, #12
 8002a6e:	493b      	ldr	r1, [pc, #236]	; (8002b5c <main+0x6d4>)
 8002a70:	483b      	ldr	r0, [pc, #236]	; (8002b60 <main+0x6d8>)
 8002a72:	f008 febb 	bl	800b7ec <HAL_UART_Transmit>

				 configMotor(&motor1,1);		//Se elige dir
 8002a76:	2101      	movs	r1, #1
 8002a78:	483a      	ldr	r0, [pc, #232]	; (8002b64 <main+0x6dc>)
 8002a7a:	f000 fb25 	bl	80030c8 <configMotor>
				 configMotor(&motor2,2);
 8002a7e:	2102      	movs	r1, #2
 8002a80:	4839      	ldr	r0, [pc, #228]	; (8002b68 <main+0x6e0>)
 8002a82:	f000 fb21 	bl	80030c8 <configMotor>
				 configMotor(&motor3,3);
 8002a86:	2103      	movs	r1, #3
 8002a88:	4838      	ldr	r0, [pc, #224]	; (8002b6c <main+0x6e4>)
 8002a8a:	f000 fb1d 	bl	80030c8 <configMotor>

				 //Se mueve 200ms en la direccion decreciente
				 HAL_Delay(0.5); 				//delay cambio de dir
 8002a8e:	2000      	movs	r0, #0
 8002a90:	f003 fa80 	bl	8005f94 <HAL_Delay>
				 Start_PWM_MOTOR_1;
 8002a94:	2100      	movs	r1, #0
 8002a96:	482e      	ldr	r0, [pc, #184]	; (8002b50 <main+0x6c8>)
 8002a98:	f007 f8a2 	bl	8009be0 <HAL_TIM_PWM_Start>
				 Start_PWM_MOTOR_2;
 8002a9c:	2100      	movs	r1, #0
 8002a9e:	482d      	ldr	r0, [pc, #180]	; (8002b54 <main+0x6cc>)
 8002aa0:	f007 f89e 	bl	8009be0 <HAL_TIM_PWM_Start>
				 Start_PWM_MOTOR_3;
 8002aa4:	2100      	movs	r1, #0
 8002aa6:	482c      	ldr	r0, [pc, #176]	; (8002b58 <main+0x6d0>)
 8002aa8:	f007 f89a 	bl	8009be0 <HAL_TIM_PWM_Start>
				 HAL_Delay(200);  //eliminar y colocar movimiento de cierta cantidad de pasos
 8002aac:	20c8      	movs	r0, #200	; 0xc8
 8002aae:	f003 fa71 	bl	8005f94 <HAL_Delay>

				 Stop_PWM_MOTOR_1;
 8002ab2:	2100      	movs	r1, #0
 8002ab4:	4826      	ldr	r0, [pc, #152]	; (8002b50 <main+0x6c8>)
 8002ab6:	f007 f9a1 	bl	8009dfc <HAL_TIM_PWM_Stop>
				 Stop_PWM_MOTOR_2;
 8002aba:	2100      	movs	r1, #0
 8002abc:	4825      	ldr	r0, [pc, #148]	; (8002b54 <main+0x6cc>)
 8002abe:	f007 f99d 	bl	8009dfc <HAL_TIM_PWM_Stop>
				 Stop_PWM_MOTOR_3;
 8002ac2:	2100      	movs	r1, #0
 8002ac4:	4824      	ldr	r0, [pc, #144]	; (8002b58 <main+0x6d0>)
 8002ac6:	f007 f999 	bl	8009dfc <HAL_TIM_PWM_Stop>


				 endStopAlarmSup = false;
 8002aca:	4b1e      	ldr	r3, [pc, #120]	; (8002b44 <main+0x6bc>)
 8002acc:	2200      	movs	r2, #0
 8002ace:	701a      	strb	r2, [r3, #0]
				 endStopAlarmInf = false;
 8002ad0:	4b1d      	ldr	r3, [pc, #116]	; (8002b48 <main+0x6c0>)
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	701a      	strb	r2, [r3, #0]
 8002ad6:	e02c      	b.n	8002b32 <main+0x6aa>

			}
			else if (faultDrivers && continuar){
 8002ad8:	4b25      	ldr	r3, [pc, #148]	; (8002b70 <main+0x6e8>)
 8002ada:	781b      	ldrb	r3, [r3, #0]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d014      	beq.n	8002b0a <main+0x682>
 8002ae0:	4b1a      	ldr	r3, [pc, #104]	; (8002b4c <main+0x6c4>)
 8002ae2:	781b      	ldrb	r3, [r3, #0]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d010      	beq.n	8002b0a <main+0x682>
							relayAbierto;
 8002ae8:	2201      	movs	r2, #1
 8002aea:	2180      	movs	r1, #128	; 0x80
 8002aec:	4821      	ldr	r0, [pc, #132]	; (8002b74 <main+0x6ec>)
 8002aee:	f004 faef 	bl	80070d0 <HAL_GPIO_WritePin>
							HAL_Delay(250);
 8002af2:	20fa      	movs	r0, #250	; 0xfa
 8002af4:	f003 fa4e 	bl	8005f94 <HAL_Delay>
							relayCerrado;
 8002af8:	2200      	movs	r2, #0
 8002afa:	2180      	movs	r1, #128	; 0x80
 8002afc:	481d      	ldr	r0, [pc, #116]	; (8002b74 <main+0x6ec>)
 8002afe:	f004 fae7 	bl	80070d0 <HAL_GPIO_WritePin>
							faultDrivers = false;
 8002b02:	4b1b      	ldr	r3, [pc, #108]	; (8002b70 <main+0x6e8>)
 8002b04:	2200      	movs	r2, #0
 8002b06:	701a      	strb	r2, [r3, #0]
 8002b08:	e013      	b.n	8002b32 <main+0x6aa>
			}
			else if(!endStopAlarmSup && !endStopAlarmInf && !faultDrivers && continuar){
 8002b0a:	4b0e      	ldr	r3, [pc, #56]	; (8002b44 <main+0x6bc>)
 8002b0c:	781b      	ldrb	r3, [r3, #0]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d116      	bne.n	8002b40 <main+0x6b8>
 8002b12:	4b0d      	ldr	r3, [pc, #52]	; (8002b48 <main+0x6c0>)
 8002b14:	781b      	ldrb	r3, [r3, #0]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d112      	bne.n	8002b40 <main+0x6b8>
 8002b1a:	4b15      	ldr	r3, [pc, #84]	; (8002b70 <main+0x6e8>)
 8002b1c:	781b      	ldrb	r3, [r3, #0]
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d10e      	bne.n	8002b40 <main+0x6b8>
 8002b22:	4b0a      	ldr	r3, [pc, #40]	; (8002b4c <main+0x6c4>)
 8002b24:	781b      	ldrb	r3, [r3, #0]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d00a      	beq.n	8002b40 <main+0x6b8>
				state = READY;
 8002b2a:	4b13      	ldr	r3, [pc, #76]	; (8002b78 <main+0x6f0>)
 8002b2c:	2201      	movs	r2, #1
 8002b2e:	701a      	strb	r2, [r3, #0]
			}

			break;
 8002b30:	e006      	b.n	8002b40 <main+0x6b8>
 8002b32:	e005      	b.n	8002b40 <main+0x6b8>

		default:break;
 8002b34:	bf00      	nop
 8002b36:	e4c5      	b.n	80024c4 <main+0x3c>
					break;
 8002b38:	bf00      	nop
 8002b3a:	e4c3      	b.n	80024c4 <main+0x3c>
			break;
 8002b3c:	bf00      	nop
 8002b3e:	e4c1      	b.n	80024c4 <main+0x3c>
			break;
 8002b40:	bf00      	nop
		switch (state){
 8002b42:	e4bf      	b.n	80024c4 <main+0x3c>
 8002b44:	2400041c 	.word	0x2400041c
 8002b48:	2400041d 	.word	0x2400041d
 8002b4c:	24000008 	.word	0x24000008
 8002b50:	240006b0 	.word	0x240006b0
 8002b54:	240006fc 	.word	0x240006fc
 8002b58:	24000748 	.word	0x24000748
 8002b5c:	08011440 	.word	0x08011440
 8002b60:	24000970 	.word	0x24000970
 8002b64:	24000358 	.word	0x24000358
 8002b68:	24000398 	.word	0x24000398
 8002b6c:	240003d8 	.word	0x240003d8
 8002b70:	2400041e 	.word	0x2400041e
 8002b74:	58020c00 	.word	0x58020c00
 8002b78:	24000418 	.word	0x24000418

08002b7c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b09c      	sub	sp, #112	; 0x70
 8002b80:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002b82:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b86:	224c      	movs	r2, #76	; 0x4c
 8002b88:	2100      	movs	r1, #0
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	f00b f966 	bl	800de5c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002b90:	1d3b      	adds	r3, r7, #4
 8002b92:	2220      	movs	r2, #32
 8002b94:	2100      	movs	r1, #0
 8002b96:	4618      	mov	r0, r3
 8002b98:	f00b f960 	bl	800de5c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8002b9c:	2002      	movs	r0, #2
 8002b9e:	f004 facb 	bl	8007138 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	603b      	str	r3, [r7, #0]
 8002ba6:	4b32      	ldr	r3, [pc, #200]	; (8002c70 <SystemClock_Config+0xf4>)
 8002ba8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002baa:	4a31      	ldr	r2, [pc, #196]	; (8002c70 <SystemClock_Config+0xf4>)
 8002bac:	f023 0301 	bic.w	r3, r3, #1
 8002bb0:	62d3      	str	r3, [r2, #44]	; 0x2c
 8002bb2:	4b2f      	ldr	r3, [pc, #188]	; (8002c70 <SystemClock_Config+0xf4>)
 8002bb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bb6:	f003 0301 	and.w	r3, r3, #1
 8002bba:	603b      	str	r3, [r7, #0]
 8002bbc:	4b2d      	ldr	r3, [pc, #180]	; (8002c74 <SystemClock_Config+0xf8>)
 8002bbe:	699b      	ldr	r3, [r3, #24]
 8002bc0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002bc4:	4a2b      	ldr	r2, [pc, #172]	; (8002c74 <SystemClock_Config+0xf8>)
 8002bc6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002bca:	6193      	str	r3, [r2, #24]
 8002bcc:	4b29      	ldr	r3, [pc, #164]	; (8002c74 <SystemClock_Config+0xf8>)
 8002bce:	699b      	ldr	r3, [r3, #24]
 8002bd0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002bd4:	603b      	str	r3, [r7, #0]
 8002bd6:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8002bd8:	bf00      	nop
 8002bda:	4b26      	ldr	r3, [pc, #152]	; (8002c74 <SystemClock_Config+0xf8>)
 8002bdc:	699b      	ldr	r3, [r3, #24]
 8002bde:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002be2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002be6:	d1f8      	bne.n	8002bda <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002be8:	2302      	movs	r3, #2
 8002bea:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8002bec:	2301      	movs	r3, #1
 8002bee:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002bf0:	2340      	movs	r3, #64	; 0x40
 8002bf2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002bf4:	2302      	movs	r3, #2
 8002bf6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002bfc:	2304      	movs	r3, #4
 8002bfe:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 16;
 8002c00:	2310      	movs	r3, #16
 8002c02:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8002c04:	2302      	movs	r3, #2
 8002c06:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8002c08:	2302      	movs	r3, #2
 8002c0a:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002c0c:	2302      	movs	r3, #2
 8002c0e:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8002c10:	230c      	movs	r3, #12
 8002c12:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8002c14:	2300      	movs	r3, #0
 8002c16:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8002c18:	2300      	movs	r3, #0
 8002c1a:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002c1c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c20:	4618      	mov	r0, r3
 8002c22:	f004 fac3 	bl	80071ac <HAL_RCC_OscConfig>
 8002c26:	4603      	mov	r3, r0
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d001      	beq.n	8002c30 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8002c2c:	f000 fa44 	bl	80030b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002c30:	233f      	movs	r3, #63	; 0x3f
 8002c32:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002c34:	2303      	movs	r3, #3
 8002c36:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8002c3c:	2308      	movs	r3, #8
 8002c3e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8002c40:	2300      	movs	r3, #0
 8002c42:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8002c44:	2340      	movs	r3, #64	; 0x40
 8002c46:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8002c48:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002c4c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8002c4e:	2300      	movs	r3, #0
 8002c50:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002c52:	1d3b      	adds	r3, r7, #4
 8002c54:	2101      	movs	r1, #1
 8002c56:	4618      	mov	r0, r3
 8002c58:	f004 fed6 	bl	8007a08 <HAL_RCC_ClockConfig>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d001      	beq.n	8002c66 <SystemClock_Config+0xea>
  {
    Error_Handler();
 8002c62:	f000 fa29 	bl	80030b8 <Error_Handler>
  }
}
 8002c66:	bf00      	nop
 8002c68:	3770      	adds	r7, #112	; 0x70
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}
 8002c6e:	bf00      	nop
 8002c70:	58000400 	.word	0x58000400
 8002c74:	58024800 	.word	0x58024800

08002c78 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */



void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b082      	sub	sp, #8
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	4603      	mov	r3, r0
 8002c80:	80fb      	strh	r3, [r7, #6]


		//PREGUNTAR: COMO SERIA LA LOGICA DE INTERRUPCION CUANDO UNA PATA TOCA UN FINAL DE CARRERA
	switch( GPIO_Pin){
 8002c82:	88fb      	ldrh	r3, [r7, #6]
 8002c84:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002c88:	f000 80e8 	beq.w	8002e5c <HAL_GPIO_EXTI_Callback+0x1e4>
 8002c8c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002c90:	f300 80eb 	bgt.w	8002e6a <HAL_GPIO_EXTI_Callback+0x1f2>
 8002c94:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002c98:	f000 80d9 	beq.w	8002e4e <HAL_GPIO_EXTI_Callback+0x1d6>
 8002c9c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002ca0:	f300 80e3 	bgt.w	8002e6a <HAL_GPIO_EXTI_Callback+0x1f2>
 8002ca4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002ca8:	f000 80c6 	beq.w	8002e38 <HAL_GPIO_EXTI_Callback+0x1c0>
 8002cac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002cb0:	f300 80db 	bgt.w	8002e6a <HAL_GPIO_EXTI_Callback+0x1f2>
 8002cb4:	2b20      	cmp	r3, #32
 8002cb6:	dc49      	bgt.n	8002d4c <HAL_GPIO_EXTI_Callback+0xd4>
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	f340 80d6 	ble.w	8002e6a <HAL_GPIO_EXTI_Callback+0x1f2>
 8002cbe:	3b01      	subs	r3, #1
 8002cc0:	2b1f      	cmp	r3, #31
 8002cc2:	f200 80d2 	bhi.w	8002e6a <HAL_GPIO_EXTI_Callback+0x1f2>
 8002cc6:	a201      	add	r2, pc, #4	; (adr r2, 8002ccc <HAL_GPIO_EXTI_Callback+0x54>)
 8002cc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ccc:	08002d7b 	.word	0x08002d7b
 8002cd0:	08002d55 	.word	0x08002d55
 8002cd4:	08002e6b 	.word	0x08002e6b
 8002cd8:	08002dc7 	.word	0x08002dc7
 8002cdc:	08002e6b 	.word	0x08002e6b
 8002ce0:	08002e6b 	.word	0x08002e6b
 8002ce4:	08002e6b 	.word	0x08002e6b
 8002ce8:	08002da1 	.word	0x08002da1
 8002cec:	08002e6b 	.word	0x08002e6b
 8002cf0:	08002e6b 	.word	0x08002e6b
 8002cf4:	08002e6b 	.word	0x08002e6b
 8002cf8:	08002e6b 	.word	0x08002e6b
 8002cfc:	08002e6b 	.word	0x08002e6b
 8002d00:	08002e6b 	.word	0x08002e6b
 8002d04:	08002e6b 	.word	0x08002e6b
 8002d08:	08002e13 	.word	0x08002e13
 8002d0c:	08002e6b 	.word	0x08002e6b
 8002d10:	08002e6b 	.word	0x08002e6b
 8002d14:	08002e6b 	.word	0x08002e6b
 8002d18:	08002e6b 	.word	0x08002e6b
 8002d1c:	08002e6b 	.word	0x08002e6b
 8002d20:	08002e6b 	.word	0x08002e6b
 8002d24:	08002e6b 	.word	0x08002e6b
 8002d28:	08002e6b 	.word	0x08002e6b
 8002d2c:	08002e6b 	.word	0x08002e6b
 8002d30:	08002e6b 	.word	0x08002e6b
 8002d34:	08002e6b 	.word	0x08002e6b
 8002d38:	08002e6b 	.word	0x08002e6b
 8002d3c:	08002e6b 	.word	0x08002e6b
 8002d40:	08002e6b 	.word	0x08002e6b
 8002d44:	08002e6b 	.word	0x08002e6b
 8002d48:	08002ded 	.word	0x08002ded
 8002d4c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d50:	d076      	beq.n	8002e40 <HAL_GPIO_EXTI_Callback+0x1c8>
			 break;


	}

}
 8002d52:	e08a      	b.n	8002e6a <HAL_GPIO_EXTI_Callback+0x1f2>
			 endStopAlarmInf = true;
 8002d54:	4b47      	ldr	r3, [pc, #284]	; (8002e74 <HAL_GPIO_EXTI_Callback+0x1fc>)
 8002d56:	2201      	movs	r2, #1
 8002d58:	701a      	strb	r2, [r3, #0]
			 Stop_PWM_MOTOR_1;
 8002d5a:	2100      	movs	r1, #0
 8002d5c:	4846      	ldr	r0, [pc, #280]	; (8002e78 <HAL_GPIO_EXTI_Callback+0x200>)
 8002d5e:	f007 f84d 	bl	8009dfc <HAL_TIM_PWM_Stop>
			 Stop_PWM_MOTOR_2;
 8002d62:	2100      	movs	r1, #0
 8002d64:	4845      	ldr	r0, [pc, #276]	; (8002e7c <HAL_GPIO_EXTI_Callback+0x204>)
 8002d66:	f007 f849 	bl	8009dfc <HAL_TIM_PWM_Stop>
			 Stop_PWM_MOTOR_3;
 8002d6a:	2100      	movs	r1, #0
 8002d6c:	4844      	ldr	r0, [pc, #272]	; (8002e80 <HAL_GPIO_EXTI_Callback+0x208>)
 8002d6e:	f007 f845 	bl	8009dfc <HAL_TIM_PWM_Stop>
			 state = FAULT;
 8002d72:	4b44      	ldr	r3, [pc, #272]	; (8002e84 <HAL_GPIO_EXTI_Callback+0x20c>)
 8002d74:	2204      	movs	r2, #4
 8002d76:	701a      	strb	r2, [r3, #0]
			 break;
 8002d78:	e077      	b.n	8002e6a <HAL_GPIO_EXTI_Callback+0x1f2>
			 Stop_PWM_MOTOR_1;
 8002d7a:	2100      	movs	r1, #0
 8002d7c:	483e      	ldr	r0, [pc, #248]	; (8002e78 <HAL_GPIO_EXTI_Callback+0x200>)
 8002d7e:	f007 f83d 	bl	8009dfc <HAL_TIM_PWM_Stop>
			 Stop_PWM_MOTOR_2;
 8002d82:	2100      	movs	r1, #0
 8002d84:	483d      	ldr	r0, [pc, #244]	; (8002e7c <HAL_GPIO_EXTI_Callback+0x204>)
 8002d86:	f007 f839 	bl	8009dfc <HAL_TIM_PWM_Stop>
			 Stop_PWM_MOTOR_3;
 8002d8a:	2100      	movs	r1, #0
 8002d8c:	483c      	ldr	r0, [pc, #240]	; (8002e80 <HAL_GPIO_EXTI_Callback+0x208>)
 8002d8e:	f007 f835 	bl	8009dfc <HAL_TIM_PWM_Stop>
			 endStopAlarmSup = true;
 8002d92:	4b3d      	ldr	r3, [pc, #244]	; (8002e88 <HAL_GPIO_EXTI_Callback+0x210>)
 8002d94:	2201      	movs	r2, #1
 8002d96:	701a      	strb	r2, [r3, #0]
			 state = FAULT;
 8002d98:	4b3a      	ldr	r3, [pc, #232]	; (8002e84 <HAL_GPIO_EXTI_Callback+0x20c>)
 8002d9a:	2204      	movs	r2, #4
 8002d9c:	701a      	strb	r2, [r3, #0]
			 break;
 8002d9e:	e064      	b.n	8002e6a <HAL_GPIO_EXTI_Callback+0x1f2>
			 Stop_PWM_MOTOR_1;
 8002da0:	2100      	movs	r1, #0
 8002da2:	4835      	ldr	r0, [pc, #212]	; (8002e78 <HAL_GPIO_EXTI_Callback+0x200>)
 8002da4:	f007 f82a 	bl	8009dfc <HAL_TIM_PWM_Stop>
			 Stop_PWM_MOTOR_2;
 8002da8:	2100      	movs	r1, #0
 8002daa:	4834      	ldr	r0, [pc, #208]	; (8002e7c <HAL_GPIO_EXTI_Callback+0x204>)
 8002dac:	f007 f826 	bl	8009dfc <HAL_TIM_PWM_Stop>
			 Stop_PWM_MOTOR_3;
 8002db0:	2100      	movs	r1, #0
 8002db2:	4833      	ldr	r0, [pc, #204]	; (8002e80 <HAL_GPIO_EXTI_Callback+0x208>)
 8002db4:	f007 f822 	bl	8009dfc <HAL_TIM_PWM_Stop>
			 endStopAlarmInf = true;
 8002db8:	4b2e      	ldr	r3, [pc, #184]	; (8002e74 <HAL_GPIO_EXTI_Callback+0x1fc>)
 8002dba:	2201      	movs	r2, #1
 8002dbc:	701a      	strb	r2, [r3, #0]
			 state = FAULT;
 8002dbe:	4b31      	ldr	r3, [pc, #196]	; (8002e84 <HAL_GPIO_EXTI_Callback+0x20c>)
 8002dc0:	2204      	movs	r2, #4
 8002dc2:	701a      	strb	r2, [r3, #0]
			 break;
 8002dc4:	e051      	b.n	8002e6a <HAL_GPIO_EXTI_Callback+0x1f2>
			 Stop_PWM_MOTOR_1;
 8002dc6:	2100      	movs	r1, #0
 8002dc8:	482b      	ldr	r0, [pc, #172]	; (8002e78 <HAL_GPIO_EXTI_Callback+0x200>)
 8002dca:	f007 f817 	bl	8009dfc <HAL_TIM_PWM_Stop>
			 Stop_PWM_MOTOR_2;
 8002dce:	2100      	movs	r1, #0
 8002dd0:	482a      	ldr	r0, [pc, #168]	; (8002e7c <HAL_GPIO_EXTI_Callback+0x204>)
 8002dd2:	f007 f813 	bl	8009dfc <HAL_TIM_PWM_Stop>
			 Stop_PWM_MOTOR_3;
 8002dd6:	2100      	movs	r1, #0
 8002dd8:	4829      	ldr	r0, [pc, #164]	; (8002e80 <HAL_GPIO_EXTI_Callback+0x208>)
 8002dda:	f007 f80f 	bl	8009dfc <HAL_TIM_PWM_Stop>
			 endStopAlarmSup = true;
 8002dde:	4b2a      	ldr	r3, [pc, #168]	; (8002e88 <HAL_GPIO_EXTI_Callback+0x210>)
 8002de0:	2201      	movs	r2, #1
 8002de2:	701a      	strb	r2, [r3, #0]
			 state = FAULT;
 8002de4:	4b27      	ldr	r3, [pc, #156]	; (8002e84 <HAL_GPIO_EXTI_Callback+0x20c>)
 8002de6:	2204      	movs	r2, #4
 8002de8:	701a      	strb	r2, [r3, #0]
			 break;
 8002dea:	e03e      	b.n	8002e6a <HAL_GPIO_EXTI_Callback+0x1f2>
			 Stop_PWM_MOTOR_1;
 8002dec:	2100      	movs	r1, #0
 8002dee:	4822      	ldr	r0, [pc, #136]	; (8002e78 <HAL_GPIO_EXTI_Callback+0x200>)
 8002df0:	f007 f804 	bl	8009dfc <HAL_TIM_PWM_Stop>
			 Stop_PWM_MOTOR_2;
 8002df4:	2100      	movs	r1, #0
 8002df6:	4821      	ldr	r0, [pc, #132]	; (8002e7c <HAL_GPIO_EXTI_Callback+0x204>)
 8002df8:	f007 f800 	bl	8009dfc <HAL_TIM_PWM_Stop>
			 Stop_PWM_MOTOR_3;
 8002dfc:	2100      	movs	r1, #0
 8002dfe:	4820      	ldr	r0, [pc, #128]	; (8002e80 <HAL_GPIO_EXTI_Callback+0x208>)
 8002e00:	f006 fffc 	bl	8009dfc <HAL_TIM_PWM_Stop>
			 endStopAlarmInf = true;
 8002e04:	4b1b      	ldr	r3, [pc, #108]	; (8002e74 <HAL_GPIO_EXTI_Callback+0x1fc>)
 8002e06:	2201      	movs	r2, #1
 8002e08:	701a      	strb	r2, [r3, #0]
			 state = FAULT;
 8002e0a:	4b1e      	ldr	r3, [pc, #120]	; (8002e84 <HAL_GPIO_EXTI_Callback+0x20c>)
 8002e0c:	2204      	movs	r2, #4
 8002e0e:	701a      	strb	r2, [r3, #0]
			 break;
 8002e10:	e02b      	b.n	8002e6a <HAL_GPIO_EXTI_Callback+0x1f2>
			 Stop_PWM_MOTOR_1;
 8002e12:	2100      	movs	r1, #0
 8002e14:	4818      	ldr	r0, [pc, #96]	; (8002e78 <HAL_GPIO_EXTI_Callback+0x200>)
 8002e16:	f006 fff1 	bl	8009dfc <HAL_TIM_PWM_Stop>
			 Stop_PWM_MOTOR_2;
 8002e1a:	2100      	movs	r1, #0
 8002e1c:	4817      	ldr	r0, [pc, #92]	; (8002e7c <HAL_GPIO_EXTI_Callback+0x204>)
 8002e1e:	f006 ffed 	bl	8009dfc <HAL_TIM_PWM_Stop>
			 Stop_PWM_MOTOR_3;
 8002e22:	2100      	movs	r1, #0
 8002e24:	4816      	ldr	r0, [pc, #88]	; (8002e80 <HAL_GPIO_EXTI_Callback+0x208>)
 8002e26:	f006 ffe9 	bl	8009dfc <HAL_TIM_PWM_Stop>
			 endStopAlarmSup = true;
 8002e2a:	4b17      	ldr	r3, [pc, #92]	; (8002e88 <HAL_GPIO_EXTI_Callback+0x210>)
 8002e2c:	2201      	movs	r2, #1
 8002e2e:	701a      	strb	r2, [r3, #0]
			 state = FAULT;
 8002e30:	4b14      	ldr	r3, [pc, #80]	; (8002e84 <HAL_GPIO_EXTI_Callback+0x20c>)
 8002e32:	2204      	movs	r2, #4
 8002e34:	701a      	strb	r2, [r3, #0]
			 break;
 8002e36:	e018      	b.n	8002e6a <HAL_GPIO_EXTI_Callback+0x1f2>
			 continuar = true;
 8002e38:	4b14      	ldr	r3, [pc, #80]	; (8002e8c <HAL_GPIO_EXTI_Callback+0x214>)
 8002e3a:	2201      	movs	r2, #1
 8002e3c:	701a      	strb	r2, [r3, #0]
			 break;
 8002e3e:	e014      	b.n	8002e6a <HAL_GPIO_EXTI_Callback+0x1f2>
				 continuar = false;
 8002e40:	4b12      	ldr	r3, [pc, #72]	; (8002e8c <HAL_GPIO_EXTI_Callback+0x214>)
 8002e42:	2200      	movs	r2, #0
 8002e44:	701a      	strb	r2, [r3, #0]
			 	 faultDrivers = true;
 8002e46:	4b12      	ldr	r3, [pc, #72]	; (8002e90 <HAL_GPIO_EXTI_Callback+0x218>)
 8002e48:	2201      	movs	r2, #1
 8002e4a:	701a      	strb	r2, [r3, #0]
			 	 break;
 8002e4c:	e00d      	b.n	8002e6a <HAL_GPIO_EXTI_Callback+0x1f2>
			 continuar = false;
 8002e4e:	4b0f      	ldr	r3, [pc, #60]	; (8002e8c <HAL_GPIO_EXTI_Callback+0x214>)
 8002e50:	2200      	movs	r2, #0
 8002e52:	701a      	strb	r2, [r3, #0]
			 faultDrivers = true;
 8002e54:	4b0e      	ldr	r3, [pc, #56]	; (8002e90 <HAL_GPIO_EXTI_Callback+0x218>)
 8002e56:	2201      	movs	r2, #1
 8002e58:	701a      	strb	r2, [r3, #0]
			 break;
 8002e5a:	e006      	b.n	8002e6a <HAL_GPIO_EXTI_Callback+0x1f2>
			 continuar = false;
 8002e5c:	4b0b      	ldr	r3, [pc, #44]	; (8002e8c <HAL_GPIO_EXTI_Callback+0x214>)
 8002e5e:	2200      	movs	r2, #0
 8002e60:	701a      	strb	r2, [r3, #0]
			 faultDrivers = true;
 8002e62:	4b0b      	ldr	r3, [pc, #44]	; (8002e90 <HAL_GPIO_EXTI_Callback+0x218>)
 8002e64:	2201      	movs	r2, #1
 8002e66:	701a      	strb	r2, [r3, #0]
			 break;
 8002e68:	bf00      	nop
}
 8002e6a:	bf00      	nop
 8002e6c:	3708      	adds	r7, #8
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	bd80      	pop	{r7, pc}
 8002e72:	bf00      	nop
 8002e74:	2400041d 	.word	0x2400041d
 8002e78:	240006b0 	.word	0x240006b0
 8002e7c:	240006fc 	.word	0x240006fc
 8002e80:	24000748 	.word	0x24000748
 8002e84:	24000418 	.word	0x24000418
 8002e88:	2400041c 	.word	0x2400041c
 8002e8c:	24000008 	.word	0x24000008
 8002e90:	2400041e 	.word	0x2400041e

08002e94 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b084      	sub	sp, #16
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]

	if (huart->Instance == USART3) {
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4a30      	ldr	r2, [pc, #192]	; (8002f64 <HAL_UART_RxCpltCallback+0xd0>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d14d      	bne.n	8002f42 <HAL_UART_RxCpltCallback+0xae>
		char dato;
		dato = rx_data;
 8002ea6:	4b30      	ldr	r3, [pc, #192]	; (8002f68 <HAL_UART_RxCpltCallback+0xd4>)
 8002ea8:	781b      	ldrb	r3, [r3, #0]
 8002eaa:	73fb      	strb	r3, [r7, #15]
		switch (dato) {
 8002eac:	7bfb      	ldrb	r3, [r7, #15]
 8002eae:	2b3a      	cmp	r3, #58	; 0x3a
 8002eb0:	d006      	beq.n	8002ec0 <HAL_UART_RxCpltCallback+0x2c>
 8002eb2:	2b3a      	cmp	r3, #58	; 0x3a
 8002eb4:	dc36      	bgt.n	8002f24 <HAL_UART_RxCpltCallback+0x90>
 8002eb6:	2b08      	cmp	r3, #8
 8002eb8:	d009      	beq.n	8002ece <HAL_UART_RxCpltCallback+0x3a>
 8002eba:	2b0d      	cmp	r3, #13
 8002ebc:	d01e      	beq.n	8002efc <HAL_UART_RxCpltCallback+0x68>
 8002ebe:	e031      	b.n	8002f24 <HAL_UART_RxCpltCallback+0x90>
		case ':':
			rx_index = 0;
 8002ec0:	4b2a      	ldr	r3, [pc, #168]	; (8002f6c <HAL_UART_RxCpltCallback+0xd8>)
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	701a      	strb	r2, [r3, #0]
			cm0 = 1;
 8002ec6:	4b2a      	ldr	r3, [pc, #168]	; (8002f70 <HAL_UART_RxCpltCallback+0xdc>)
 8002ec8:	2201      	movs	r2, #1
 8002eca:	701a      	strb	r2, [r3, #0]
			break;
 8002ecc:	e040      	b.n	8002f50 <HAL_UART_RxCpltCallback+0xbc>
		case 8:
			if (rx_index > 0) {
 8002ece:	4b27      	ldr	r3, [pc, #156]	; (8002f6c <HAL_UART_RxCpltCallback+0xd8>)
 8002ed0:	781b      	ldrb	r3, [r3, #0]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d037      	beq.n	8002f46 <HAL_UART_RxCpltCallback+0xb2>
				rx_index--;
 8002ed6:	4b25      	ldr	r3, [pc, #148]	; (8002f6c <HAL_UART_RxCpltCallback+0xd8>)
 8002ed8:	781b      	ldrb	r3, [r3, #0]
 8002eda:	3b01      	subs	r3, #1
 8002edc:	b2da      	uxtb	r2, r3
 8002ede:	4b23      	ldr	r3, [pc, #140]	; (8002f6c <HAL_UART_RxCpltCallback+0xd8>)
 8002ee0:	701a      	strb	r2, [r3, #0]
			}
			break;
 8002ee2:	e030      	b.n	8002f46 <HAL_UART_RxCpltCallback+0xb2>
		case '\r':

			while (!(rx_index==30)){
				rx_buffer[rx_index]= (uint8_t) 0;
 8002ee4:	4b21      	ldr	r3, [pc, #132]	; (8002f6c <HAL_UART_RxCpltCallback+0xd8>)
 8002ee6:	781b      	ldrb	r3, [r3, #0]
 8002ee8:	461a      	mov	r2, r3
 8002eea:	4b22      	ldr	r3, [pc, #136]	; (8002f74 <HAL_UART_RxCpltCallback+0xe0>)
 8002eec:	2100      	movs	r1, #0
 8002eee:	5499      	strb	r1, [r3, r2]
				rx_index++;
 8002ef0:	4b1e      	ldr	r3, [pc, #120]	; (8002f6c <HAL_UART_RxCpltCallback+0xd8>)
 8002ef2:	781b      	ldrb	r3, [r3, #0]
 8002ef4:	3301      	adds	r3, #1
 8002ef6:	b2da      	uxtb	r2, r3
 8002ef8:	4b1c      	ldr	r3, [pc, #112]	; (8002f6c <HAL_UART_RxCpltCallback+0xd8>)
 8002efa:	701a      	strb	r2, [r3, #0]
			while (!(rx_index==30)){
 8002efc:	4b1b      	ldr	r3, [pc, #108]	; (8002f6c <HAL_UART_RxCpltCallback+0xd8>)
 8002efe:	781b      	ldrb	r3, [r3, #0]
 8002f00:	2b1e      	cmp	r3, #30
 8002f02:	d1ef      	bne.n	8002ee4 <HAL_UART_RxCpltCallback+0x50>
			}

			if (cm0 == 1) {
 8002f04:	4b1a      	ldr	r3, [pc, #104]	; (8002f70 <HAL_UART_RxCpltCallback+0xdc>)
 8002f06:	781b      	ldrb	r3, [r3, #0]
 8002f08:	2b01      	cmp	r3, #1
 8002f0a:	d11e      	bne.n	8002f4a <HAL_UART_RxCpltCallback+0xb6>
				rx_buffer[rx_index] = 0;
 8002f0c:	4b17      	ldr	r3, [pc, #92]	; (8002f6c <HAL_UART_RxCpltCallback+0xd8>)
 8002f0e:	781b      	ldrb	r3, [r3, #0]
 8002f10:	461a      	mov	r2, r3
 8002f12:	4b18      	ldr	r3, [pc, #96]	; (8002f74 <HAL_UART_RxCpltCallback+0xe0>)
 8002f14:	2100      	movs	r1, #0
 8002f16:	5499      	strb	r1, [r3, r2]
				interpretaComando();
 8002f18:	f7fe f9e8 	bl	80012ec <interpretaComando>
				cm0 = 0;
 8002f1c:	4b14      	ldr	r3, [pc, #80]	; (8002f70 <HAL_UART_RxCpltCallback+0xdc>)
 8002f1e:	2200      	movs	r2, #0
 8002f20:	701a      	strb	r2, [r3, #0]

			}
			break;
 8002f22:	e012      	b.n	8002f4a <HAL_UART_RxCpltCallback+0xb6>
		default:
			if (rx_index < 30) {
 8002f24:	4b11      	ldr	r3, [pc, #68]	; (8002f6c <HAL_UART_RxCpltCallback+0xd8>)
 8002f26:	781b      	ldrb	r3, [r3, #0]
 8002f28:	2b1d      	cmp	r3, #29
 8002f2a:	d810      	bhi.n	8002f4e <HAL_UART_RxCpltCallback+0xba>
				rx_buffer[rx_index++] = dato;
 8002f2c:	4b0f      	ldr	r3, [pc, #60]	; (8002f6c <HAL_UART_RxCpltCallback+0xd8>)
 8002f2e:	781b      	ldrb	r3, [r3, #0]
 8002f30:	1c5a      	adds	r2, r3, #1
 8002f32:	b2d1      	uxtb	r1, r2
 8002f34:	4a0d      	ldr	r2, [pc, #52]	; (8002f6c <HAL_UART_RxCpltCallback+0xd8>)
 8002f36:	7011      	strb	r1, [r2, #0]
 8002f38:	4619      	mov	r1, r3
 8002f3a:	4a0e      	ldr	r2, [pc, #56]	; (8002f74 <HAL_UART_RxCpltCallback+0xe0>)
 8002f3c:	7bfb      	ldrb	r3, [r7, #15]
 8002f3e:	5453      	strb	r3, [r2, r1]
			}
			break;
 8002f40:	e005      	b.n	8002f4e <HAL_UART_RxCpltCallback+0xba>
		}
	}
 8002f42:	bf00      	nop
 8002f44:	e004      	b.n	8002f50 <HAL_UART_RxCpltCallback+0xbc>
			break;
 8002f46:	bf00      	nop
 8002f48:	e002      	b.n	8002f50 <HAL_UART_RxCpltCallback+0xbc>
			break;
 8002f4a:	bf00      	nop
 8002f4c:	e000      	b.n	8002f50 <HAL_UART_RxCpltCallback+0xbc>
			break;
 8002f4e:	bf00      	nop
	HAL_UART_Receive_IT(&huart3, &rx_data, 1); //Receive data (one character only)
 8002f50:	2201      	movs	r2, #1
 8002f52:	4905      	ldr	r1, [pc, #20]	; (8002f68 <HAL_UART_RxCpltCallback+0xd4>)
 8002f54:	4808      	ldr	r0, [pc, #32]	; (8002f78 <HAL_UART_RxCpltCallback+0xe4>)
 8002f56:	f008 fcdf 	bl	800b918 <HAL_UART_Receive_IT>
}
 8002f5a:	bf00      	nop
 8002f5c:	3710      	adds	r7, #16
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}
 8002f62:	bf00      	nop
 8002f64:	40004800 	.word	0x40004800
 8002f68:	2400056a 	.word	0x2400056a
 8002f6c:	24000548 	.word	0x24000548
 8002f70:	24000578 	.word	0x24000578
 8002f74:	2400054c 	.word	0x2400054c
 8002f78:	24000970 	.word	0x24000970

08002f7c <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8002f7c:	b480      	push	{r7}
 8002f7e:	b083      	sub	sp, #12
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
	__NOP();
 8002f84:	bf00      	nop
}
 8002f86:	bf00      	nop
 8002f88:	370c      	adds	r7, #12
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f90:	4770      	bx	lr
	...

08002f94 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8002f94:	b480      	push	{r7}
 8002f96:	b083      	sub	sp, #12
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]

	if (htim->Instance == TIM2) {
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fa4:	d110      	bne.n	8002fc8 <HAL_TIM_IC_CaptureCallback+0x34>
		if (motor1.pMotor == motor1.numStep) {
 8002fa6:	4b21      	ldr	r3, [pc, #132]	; (800302c <HAL_TIM_IC_CaptureCallback+0x98>)
 8002fa8:	681a      	ldr	r2, [r3, #0]
 8002faa:	4b20      	ldr	r3, [pc, #128]	; (800302c <HAL_TIM_IC_CaptureCallback+0x98>)
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	429a      	cmp	r2, r3
 8002fb0:	d104      	bne.n	8002fbc <HAL_TIM_IC_CaptureCallback+0x28>
			motor1.stepReached = true;
 8002fb2:	4b1e      	ldr	r3, [pc, #120]	; (800302c <HAL_TIM_IC_CaptureCallback+0x98>)
 8002fb4:	2201      	movs	r2, #1
 8002fb6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			}
		}
		else{}
	}
	*/
}
 8002fba:	e030      	b.n	800301e <HAL_TIM_IC_CaptureCallback+0x8a>
			motor1.pMotor++;
 8002fbc:	4b1b      	ldr	r3, [pc, #108]	; (800302c <HAL_TIM_IC_CaptureCallback+0x98>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	3301      	adds	r3, #1
 8002fc2:	4a1a      	ldr	r2, [pc, #104]	; (800302c <HAL_TIM_IC_CaptureCallback+0x98>)
 8002fc4:	6013      	str	r3, [r2, #0]
}
 8002fc6:	e02a      	b.n	800301e <HAL_TIM_IC_CaptureCallback+0x8a>
	}else if (htim->Instance == TIM3){
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4a18      	ldr	r2, [pc, #96]	; (8003030 <HAL_TIM_IC_CaptureCallback+0x9c>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d110      	bne.n	8002ff4 <HAL_TIM_IC_CaptureCallback+0x60>
		if (motor2.pMotor == motor2.numStep) {
 8002fd2:	4b18      	ldr	r3, [pc, #96]	; (8003034 <HAL_TIM_IC_CaptureCallback+0xa0>)
 8002fd4:	681a      	ldr	r2, [r3, #0]
 8002fd6:	4b17      	ldr	r3, [pc, #92]	; (8003034 <HAL_TIM_IC_CaptureCallback+0xa0>)
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	429a      	cmp	r2, r3
 8002fdc:	d104      	bne.n	8002fe8 <HAL_TIM_IC_CaptureCallback+0x54>
			motor2.stepReached = true;
 8002fde:	4b15      	ldr	r3, [pc, #84]	; (8003034 <HAL_TIM_IC_CaptureCallback+0xa0>)
 8002fe0:	2201      	movs	r2, #1
 8002fe2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}
 8002fe6:	e01a      	b.n	800301e <HAL_TIM_IC_CaptureCallback+0x8a>
			motor2.pMotor++;
 8002fe8:	4b12      	ldr	r3, [pc, #72]	; (8003034 <HAL_TIM_IC_CaptureCallback+0xa0>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	3301      	adds	r3, #1
 8002fee:	4a11      	ldr	r2, [pc, #68]	; (8003034 <HAL_TIM_IC_CaptureCallback+0xa0>)
 8002ff0:	6013      	str	r3, [r2, #0]
}
 8002ff2:	e014      	b.n	800301e <HAL_TIM_IC_CaptureCallback+0x8a>
	}else if (htim->Instance == TIM4){
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4a0f      	ldr	r2, [pc, #60]	; (8003038 <HAL_TIM_IC_CaptureCallback+0xa4>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d10f      	bne.n	800301e <HAL_TIM_IC_CaptureCallback+0x8a>
		if (motor3.pMotor == motor3.numStep) {
 8002ffe:	4b0f      	ldr	r3, [pc, #60]	; (800303c <HAL_TIM_IC_CaptureCallback+0xa8>)
 8003000:	681a      	ldr	r2, [r3, #0]
 8003002:	4b0e      	ldr	r3, [pc, #56]	; (800303c <HAL_TIM_IC_CaptureCallback+0xa8>)
 8003004:	685b      	ldr	r3, [r3, #4]
 8003006:	429a      	cmp	r2, r3
 8003008:	d104      	bne.n	8003014 <HAL_TIM_IC_CaptureCallback+0x80>
			motor3.stepReached = true;
 800300a:	4b0c      	ldr	r3, [pc, #48]	; (800303c <HAL_TIM_IC_CaptureCallback+0xa8>)
 800300c:	2201      	movs	r2, #1
 800300e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}
 8003012:	e004      	b.n	800301e <HAL_TIM_IC_CaptureCallback+0x8a>
			motor3.pMotor++;
 8003014:	4b09      	ldr	r3, [pc, #36]	; (800303c <HAL_TIM_IC_CaptureCallback+0xa8>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	3301      	adds	r3, #1
 800301a:	4a08      	ldr	r2, [pc, #32]	; (800303c <HAL_TIM_IC_CaptureCallback+0xa8>)
 800301c:	6013      	str	r3, [r2, #0]
}
 800301e:	bf00      	nop
 8003020:	370c      	adds	r7, #12
 8003022:	46bd      	mov	sp, r7
 8003024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003028:	4770      	bx	lr
 800302a:	bf00      	nop
 800302c:	24000358 	.word	0x24000358
 8003030:	40000400 	.word	0x40000400
 8003034:	24000398 	.word	0x24000398
 8003038:	40000800 	.word	0x40000800
 800303c:	240003d8 	.word	0x240003d8

08003040 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8003040:	b480      	push	{r7}
 8003042:	b083      	sub	sp, #12
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]

	if (htim == &htim15) {  //Timer that update velocity'curve
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	4a17      	ldr	r2, [pc, #92]	; (80030a8 <HAL_TIM_PeriodElapsedCallback+0x68>)
 800304c:	4293      	cmp	r3, r2
 800304e:	d11f      	bne.n	8003090 <HAL_TIM_PeriodElapsedCallback+0x50>

		if (!timeFlag) {
 8003050:	4b16      	ldr	r3, [pc, #88]	; (80030ac <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8003052:	781b      	ldrb	r3, [r3, #0]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d105      	bne.n	8003064 <HAL_TIM_PeriodElapsedCallback+0x24>
			timeFlag = true;
 8003058:	4b14      	ldr	r3, [pc, #80]	; (80030ac <HAL_TIM_PeriodElapsedCallback+0x6c>)
 800305a:	2201      	movs	r2, #1
 800305c:	701a      	strb	r2, [r3, #0]
			TIM5->CNT = 0;	//We start counting from here
 800305e:	4b14      	ldr	r3, [pc, #80]	; (80030b0 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8003060:	2200      	movs	r2, #0
 8003062:	625a      	str	r2, [r3, #36]	; 0x24
		}

		time = (((double) (TIM5->CNT)) * ((double)(TIM5->PSC + 1) / FCL));
 8003064:	4b12      	ldr	r3, [pc, #72]	; (80030b0 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8003066:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003068:	ee07 3a90 	vmov	s15, r3
 800306c:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8003070:	4b0f      	ldr	r3, [pc, #60]	; (80030b0 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8003072:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003074:	3301      	adds	r3, #1
 8003076:	ee07 3a90 	vmov	s15, r3
 800307a:	eeb8 5b67 	vcvt.f64.u32	d5, s15
 800307e:	ed9f 4b08 	vldr	d4, [pc, #32]	; 80030a0 <HAL_TIM_PeriodElapsedCallback+0x60>
 8003082:	ee85 7b04 	vdiv.f64	d7, d5, d4
 8003086:	ee26 7b07 	vmul.f64	d7, d6, d7
 800308a:	4b0a      	ldr	r3, [pc, #40]	; (80030b4 <HAL_TIM_PeriodElapsedCallback+0x74>)
 800308c:	ed83 7b00 	vstr	d7, [r3]
	}
}
 8003090:	bf00      	nop
 8003092:	370c      	adds	r7, #12
 8003094:	46bd      	mov	sp, r7
 8003096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309a:	4770      	bx	lr
 800309c:	f3af 8000 	nop.w
 80030a0:	00000000 	.word	0x00000000
 80030a4:	418e8480 	.word	0x418e8480
 80030a8:	24000794 	.word	0x24000794
 80030ac:	24000579 	.word	0x24000579
 80030b0:	40000c00 	.word	0x40000c00
 80030b4:	24000540 	.word	0x24000540

080030b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80030b8:	b480      	push	{r7}
 80030ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80030bc:	bf00      	nop
 80030be:	46bd      	mov	sp, r7
 80030c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c4:	4770      	bx	lr
	...

080030c8 <configMotor>:
 *      Author: Santiago River
 *      Updated by: Elias Correa y Eliseo Elorga
 */
#include "motor.h"

void configMotor (Motor *motor, int i){
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b084      	sub	sp, #16
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
 80030d0:	6039      	str	r1, [r7, #0]

    i = i-1; // Esto es ya que el usario ingresara 1,2 o 3
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	3b01      	subs	r3, #1
 80030d6:	603b      	str	r3, [r7, #0]

	volatile double diffAngles;
	//BAJAR
	if (motor->theta >= motor->currentAngle) {
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	ed93 6b02 	vldr	d6, [r3, #8]
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	ed93 7b0a 	vldr	d7, [r3, #40]	; 0x28
 80030e4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80030e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030ec:	db4b      	blt.n	8003186 <configMotor+0xbe>
		if(endStopAlarmInf){ 				//redundancia de seguridad
 80030ee:	4b78      	ldr	r3, [pc, #480]	; (80032d0 <configMotor+0x208>)
 80030f0:	781b      	ldrb	r3, [r3, #0]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d01b      	beq.n	800312e <configMotor+0x66>
			//hacerlo mover en direccion positiva (retroceder)
			if (i==0) positive_Dir_MOTOR_1; //Antihorario visto de frente
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d105      	bne.n	8003108 <configMotor+0x40>
 80030fc:	2200      	movs	r2, #0
 80030fe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003102:	4874      	ldr	r0, [pc, #464]	; (80032d4 <configMotor+0x20c>)
 8003104:	f003 ffe4 	bl	80070d0 <HAL_GPIO_WritePin>
			if (i==1) positive_Dir_MOTOR_2;
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	2b01      	cmp	r3, #1
 800310c:	d105      	bne.n	800311a <configMotor+0x52>
 800310e:	2200      	movs	r2, #0
 8003110:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003114:	486f      	ldr	r0, [pc, #444]	; (80032d4 <configMotor+0x20c>)
 8003116:	f003 ffdb 	bl	80070d0 <HAL_GPIO_WritePin>
			if (i==2) positive_Dir_MOTOR_3;
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	2b02      	cmp	r3, #2
 800311e:	d17d      	bne.n	800321c <configMotor+0x154>
 8003120:	2200      	movs	r2, #0
 8003122:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003126:	486b      	ldr	r0, [pc, #428]	; (80032d4 <configMotor+0x20c>)
 8003128:	f003 ffd2 	bl	80070d0 <HAL_GPIO_WritePin>
 800312c:	e076      	b.n	800321c <configMotor+0x154>
		} else {
			diffAngles = motor->theta - motor->currentAngle;	//Calculo cuantos grados se tiene que mover.
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	ed93 6b02 	vldr	d6, [r3, #8]
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	ed93 7b0a 	vldr	d7, [r3, #40]	; 0x28
 800313a:	ee36 7b47 	vsub.f64	d7, d6, d7
 800313e:	ed87 7b02 	vstr	d7, [r7, #8]
			motor->currentAngle = motor->theta;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8003148:	6879      	ldr	r1, [r7, #4]
 800314a:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
			if (i==0) negative_Dir_MOTOR_1; //Antihorario visto de frente
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d105      	bne.n	8003160 <configMotor+0x98>
 8003154:	2201      	movs	r2, #1
 8003156:	f44f 7180 	mov.w	r1, #256	; 0x100
 800315a:	485e      	ldr	r0, [pc, #376]	; (80032d4 <configMotor+0x20c>)
 800315c:	f003 ffb8 	bl	80070d0 <HAL_GPIO_WritePin>
            if (i==1) negative_Dir_MOTOR_2;
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	2b01      	cmp	r3, #1
 8003164:	d105      	bne.n	8003172 <configMotor+0xaa>
 8003166:	2201      	movs	r2, #1
 8003168:	f44f 7100 	mov.w	r1, #512	; 0x200
 800316c:	4859      	ldr	r0, [pc, #356]	; (80032d4 <configMotor+0x20c>)
 800316e:	f003 ffaf 	bl	80070d0 <HAL_GPIO_WritePin>
            if (i==2) negative_Dir_MOTOR_3;
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	2b02      	cmp	r3, #2
 8003176:	d151      	bne.n	800321c <configMotor+0x154>
 8003178:	2201      	movs	r2, #1
 800317a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800317e:	4855      	ldr	r0, [pc, #340]	; (80032d4 <configMotor+0x20c>)
 8003180:	f003 ffa6 	bl	80070d0 <HAL_GPIO_WritePin>
 8003184:	e04a      	b.n	800321c <configMotor+0x154>
		}

	}
	//SUBIR
	else {
		if(endStopAlarmSup){				//redundancia de seguridad
 8003186:	4b54      	ldr	r3, [pc, #336]	; (80032d8 <configMotor+0x210>)
 8003188:	781b      	ldrb	r3, [r3, #0]
 800318a:	2b00      	cmp	r3, #0
 800318c:	d01b      	beq.n	80031c6 <configMotor+0xfe>
			//hacerlo mover en direccion negativa (retroceder)
			if (i==0) negative_Dir_MOTOR_1; //Antihorario visto de frente
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d105      	bne.n	80031a0 <configMotor+0xd8>
 8003194:	2201      	movs	r2, #1
 8003196:	f44f 7180 	mov.w	r1, #256	; 0x100
 800319a:	484e      	ldr	r0, [pc, #312]	; (80032d4 <configMotor+0x20c>)
 800319c:	f003 ff98 	bl	80070d0 <HAL_GPIO_WritePin>
			if (i==1) negative_Dir_MOTOR_2;
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	2b01      	cmp	r3, #1
 80031a4:	d105      	bne.n	80031b2 <configMotor+0xea>
 80031a6:	2201      	movs	r2, #1
 80031a8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80031ac:	4849      	ldr	r0, [pc, #292]	; (80032d4 <configMotor+0x20c>)
 80031ae:	f003 ff8f 	bl	80070d0 <HAL_GPIO_WritePin>
			if (i==2) negative_Dir_MOTOR_3;
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	2b02      	cmp	r3, #2
 80031b6:	d131      	bne.n	800321c <configMotor+0x154>
 80031b8:	2201      	movs	r2, #1
 80031ba:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80031be:	4845      	ldr	r0, [pc, #276]	; (80032d4 <configMotor+0x20c>)
 80031c0:	f003 ff86 	bl	80070d0 <HAL_GPIO_WritePin>
 80031c4:	e02a      	b.n	800321c <configMotor+0x154>
		} else {
			diffAngles = motor->currentAngle - motor->theta;	//Calculo cuantos grados se tiene que mover.
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	ed93 6b0a 	vldr	d6, [r3, #40]	; 0x28
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	ed93 7b02 	vldr	d7, [r3, #8]
 80031d2:	ee36 7b47 	vsub.f64	d7, d6, d7
 80031d6:	ed87 7b02 	vstr	d7, [r7, #8]
			motor->currentAngle = motor->theta;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80031e0:	6879      	ldr	r1, [r7, #4]
 80031e2:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28

			if (i==0) positive_Dir_MOTOR_1; // Horario visto de frente
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d105      	bne.n	80031f8 <configMotor+0x130>
 80031ec:	2200      	movs	r2, #0
 80031ee:	f44f 7180 	mov.w	r1, #256	; 0x100
 80031f2:	4838      	ldr	r0, [pc, #224]	; (80032d4 <configMotor+0x20c>)
 80031f4:	f003 ff6c 	bl	80070d0 <HAL_GPIO_WritePin>
            if (i==1) positive_Dir_MOTOR_2;
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	2b01      	cmp	r3, #1
 80031fc:	d105      	bne.n	800320a <configMotor+0x142>
 80031fe:	2200      	movs	r2, #0
 8003200:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003204:	4833      	ldr	r0, [pc, #204]	; (80032d4 <configMotor+0x20c>)
 8003206:	f003 ff63 	bl	80070d0 <HAL_GPIO_WritePin>
            if (i==2) positive_Dir_MOTOR_3;
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	2b02      	cmp	r3, #2
 800320e:	d105      	bne.n	800321c <configMotor+0x154>
 8003210:	2200      	movs	r2, #0
 8003212:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003216:	482f      	ldr	r0, [pc, #188]	; (80032d4 <configMotor+0x20c>)
 8003218:	f003 ff5a 	bl	80070d0 <HAL_GPIO_WritePin>
		}

	}
	if(!endStopAlarmSup && !endStopAlarmInf){
 800321c:	4b2e      	ldr	r3, [pc, #184]	; (80032d8 <configMotor+0x210>)
 800321e:	781b      	ldrb	r3, [r3, #0]
 8003220:	2b00      	cmp	r3, #0
 8003222:	d146      	bne.n	80032b2 <configMotor+0x1ea>
 8003224:	4b2a      	ldr	r3, [pc, #168]	; (80032d0 <configMotor+0x208>)
 8003226:	781b      	ldrb	r3, [r3, #0]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d142      	bne.n	80032b2 <configMotor+0x1ea>
		// Calculo el error de posicion por casteo a int, y cuando supera la unidad lo compenzo------
		motor->calcStep = (diffAngles * STEPREV) / 360; // Almaceno el remante de los numeros de pasos y
 800322c:	ed97 7b02 	vldr	d7, [r7, #8]
 8003230:	ed9f 6b23 	vldr	d6, [pc, #140]	; 80032c0 <configMotor+0x1f8>
 8003234:	ee27 6b06 	vmul.f64	d6, d7, d6
 8003238:	ed9f 5b23 	vldr	d5, [pc, #140]	; 80032c8 <configMotor+0x200>
 800323c:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	ed83 7b0c 	vstr	d7, [r3, #48]	; 0x30
		motor->numStep = (uint32_t) motor->calcStep;	// cuando pasa la unidad lo sumo al numero de pasos para
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	ed93 7b0c 	vldr	d7, [r3, #48]	; 0x30
 800324c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8003250:	ee17 2a90 	vmov	r2, s15
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	605a      	str	r2, [r3, #4]
		motor->remanente = motor->remanente + (motor->calcStep - motor->numStep);// que el error no se amplifique.
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	ed93 6b0e 	vldr	d6, [r3, #56]	; 0x38
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	ed93 5b0c 	vldr	d5, [r3, #48]	; 0x30
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	ee07 3a90 	vmov	s15, r3
 800326c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8003270:	ee35 7b47 	vsub.f64	d7, d5, d7
 8003274:	ee36 7b07 	vadd.f64	d7, d6, d7
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	ed83 7b0e 	vstr	d7, [r3, #56]	; 0x38
		if (motor->remanente >= 1) {
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	ed93 7b0e 	vldr	d7, [r3, #56]	; 0x38
 8003284:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8003288:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800328c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003290:	da00      	bge.n	8003294 <configMotor+0x1cc>
			motor->remanente = motor->remanente - 1;
			motor->numStep = motor->numStep + 1;
		}
	}

}
 8003292:	e00e      	b.n	80032b2 <configMotor+0x1ea>
			motor->remanente = motor->remanente - 1;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	ed93 7b0e 	vldr	d7, [r3, #56]	; 0x38
 800329a:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800329e:	ee37 7b46 	vsub.f64	d7, d7, d6
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	ed83 7b0e 	vstr	d7, [r3, #56]	; 0x38
			motor->numStep = motor->numStep + 1;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	1c5a      	adds	r2, r3, #1
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	605a      	str	r2, [r3, #4]
}
 80032b2:	bf00      	nop
 80032b4:	3710      	adds	r7, #16
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bd80      	pop	{r7, pc}
 80032ba:	bf00      	nop
 80032bc:	f3af 8000 	nop.w
 80032c0:	00000000 	.word	0x00000000
 80032c4:	40bf4000 	.word	0x40bf4000
 80032c8:	00000000 	.word	0x00000000
 80032cc:	40768000 	.word	0x40768000
 80032d0:	2400041d 	.word	0x2400041d
 80032d4:	58020800 	.word	0x58020800
 80032d8:	2400041c 	.word	0x2400041c

080032dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b082      	sub	sp, #8
 80032e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032e2:	4b0f      	ldr	r3, [pc, #60]	; (8003320 <HAL_MspInit+0x44>)
 80032e4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80032e8:	4a0d      	ldr	r2, [pc, #52]	; (8003320 <HAL_MspInit+0x44>)
 80032ea:	f043 0302 	orr.w	r3, r3, #2
 80032ee:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80032f2:	4b0b      	ldr	r3, [pc, #44]	; (8003320 <HAL_MspInit+0x44>)
 80032f4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80032f8:	f003 0302 	and.w	r3, r3, #2
 80032fc:	607b      	str	r3, [r7, #4]
 80032fe:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8003300:	2005      	movs	r0, #5
 8003302:	f002 ff6b 	bl	80061dc <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* FPU_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FPU_IRQn, 1, 0);
 8003306:	2200      	movs	r2, #0
 8003308:	2101      	movs	r1, #1
 800330a:	2051      	movs	r0, #81	; 0x51
 800330c:	f002 ff71 	bl	80061f2 <HAL_NVIC_SetPriority>
  /* FPU_IRQn interrupt configuration */
  HAL_NVIC_EnableIRQ(FPU_IRQn);
 8003310:	2051      	movs	r0, #81	; 0x51
 8003312:	f002 ff88 	bl	8006226 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003316:	bf00      	nop
 8003318:	3708      	adds	r7, #8
 800331a:	46bd      	mov	sp, r7
 800331c:	bd80      	pop	{r7, pc}
 800331e:	bf00      	nop
 8003320:	58024400 	.word	0x58024400

08003324 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003324:	b480      	push	{r7}
 8003326:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003328:	bf00      	nop
 800332a:	46bd      	mov	sp, r7
 800332c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003330:	4770      	bx	lr

08003332 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003332:	b480      	push	{r7}
 8003334:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003336:	e7fe      	b.n	8003336 <HardFault_Handler+0x4>

08003338 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003338:	b480      	push	{r7}
 800333a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800333c:	e7fe      	b.n	800333c <MemManage_Handler+0x4>

0800333e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800333e:	b480      	push	{r7}
 8003340:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003342:	e7fe      	b.n	8003342 <BusFault_Handler+0x4>

08003344 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003344:	b480      	push	{r7}
 8003346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003348:	e7fe      	b.n	8003348 <UsageFault_Handler+0x4>

0800334a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800334a:	b480      	push	{r7}
 800334c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800334e:	bf00      	nop
 8003350:	46bd      	mov	sp, r7
 8003352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003356:	4770      	bx	lr

08003358 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003358:	b480      	push	{r7}
 800335a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800335c:	bf00      	nop
 800335e:	46bd      	mov	sp, r7
 8003360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003364:	4770      	bx	lr

08003366 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003366:	b480      	push	{r7}
 8003368:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800336a:	bf00      	nop
 800336c:	46bd      	mov	sp, r7
 800336e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003372:	4770      	bx	lr

08003374 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003378:	f002 fdec 	bl	8005f54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800337c:	bf00      	nop
 800337e:	bd80      	pop	{r7, pc}

08003380 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(E_EndStop3_Sup_Pin);
 8003384:	2010      	movs	r0, #16
 8003386:	f003 febc 	bl	8007102 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800338a:	bf00      	nop
 800338c:	bd80      	pop	{r7, pc}

0800338e <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800338e:	b580      	push	{r7, lr}
 8003390:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(E_EndStop3_Inf_Pin);
 8003392:	2020      	movs	r0, #32
 8003394:	f003 feb5 	bl	8007102 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8003398:	bf00      	nop
 800339a:	bd80      	pop	{r7, pc}

0800339c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80033a0:	4802      	ldr	r0, [pc, #8]	; (80033ac <TIM2_IRQHandler+0x10>)
 80033a2:	f006 ffe3 	bl	800a36c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80033a6:	bf00      	nop
 80033a8:	bd80      	pop	{r7, pc}
 80033aa:	bf00      	nop
 80033ac:	24000580 	.word	0x24000580

080033b0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80033b4:	4802      	ldr	r0, [pc, #8]	; (80033c0 <TIM3_IRQHandler+0x10>)
 80033b6:	f006 ffd9 	bl	800a36c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80033ba:	bf00      	nop
 80033bc:	bd80      	pop	{r7, pc}
 80033be:	bf00      	nop
 80033c0:	240005cc 	.word	0x240005cc

080033c4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80033c8:	4802      	ldr	r0, [pc, #8]	; (80033d4 <TIM4_IRQHandler+0x10>)
 80033ca:	f006 ffcf 	bl	800a36c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80033ce:	bf00      	nop
 80033d0:	bd80      	pop	{r7, pc}
 80033d2:	bf00      	nop
 80033d4:	24000618 	.word	0x24000618

080033d8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80033dc:	4802      	ldr	r0, [pc, #8]	; (80033e8 <USART3_IRQHandler+0x10>)
 80033de:	f008 faf1 	bl	800b9c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80033e2:	bf00      	nop
 80033e4:	bd80      	pop	{r7, pc}
 80033e6:	bf00      	nop
 80033e8:	24000970 	.word	0x24000970

080033ec <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(faultDriver1_Pin);
 80033f0:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80033f4:	f003 fe85 	bl	8007102 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_Pin);
 80033f8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80033fc:	f003 fe81 	bl	8007102 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(faultDriver2_Pin);
 8003400:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003404:	f003 fe7d 	bl	8007102 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(faultDriver3_Pin);
 8003408:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800340c:	f003 fe79 	bl	8007102 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003410:	bf00      	nop
 8003412:	bd80      	pop	{r7, pc}

08003414 <FPU_IRQHandler>:

/**
  * @brief This function handles FPU global interrupt.
  */
void FPU_IRQHandler(void)
{
 8003414:	b480      	push	{r7}
 8003416:	af00      	add	r7, sp, #0

  /* USER CODE END FPU_IRQn 0 */
  /* USER CODE BEGIN FPU_IRQn 1 */

  /* USER CODE END FPU_IRQn 1 */
}
 8003418:	bf00      	nop
 800341a:	46bd      	mov	sp, r7
 800341c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003420:	4770      	bx	lr
	...

08003424 <TIM15_IRQHandler>:

/**
  * @brief This function handles TIM15 global interrupt.
  */
void TIM15_IRQHandler(void)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM15_IRQn 0 */

  /* USER CODE END TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim15);
 8003428:	4802      	ldr	r0, [pc, #8]	; (8003434 <TIM15_IRQHandler+0x10>)
 800342a:	f006 ff9f 	bl	800a36c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM15_IRQn 1 */

  /* USER CODE END TIM15_IRQn 1 */
}
 800342e:	bf00      	nop
 8003430:	bd80      	pop	{r7, pc}
 8003432:	bf00      	nop
 8003434:	24000794 	.word	0x24000794

08003438 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003438:	b480      	push	{r7}
 800343a:	af00      	add	r7, sp, #0
	return 1;
 800343c:	2301      	movs	r3, #1
}
 800343e:	4618      	mov	r0, r3
 8003440:	46bd      	mov	sp, r7
 8003442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003446:	4770      	bx	lr

08003448 <_kill>:

int _kill(int pid, int sig)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b082      	sub	sp, #8
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
 8003450:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003452:	f00a fcd9 	bl	800de08 <__errno>
 8003456:	4603      	mov	r3, r0
 8003458:	2216      	movs	r2, #22
 800345a:	601a      	str	r2, [r3, #0]
	return -1;
 800345c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003460:	4618      	mov	r0, r3
 8003462:	3708      	adds	r7, #8
 8003464:	46bd      	mov	sp, r7
 8003466:	bd80      	pop	{r7, pc}

08003468 <_exit>:

void _exit (int status)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b082      	sub	sp, #8
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003470:	f04f 31ff 	mov.w	r1, #4294967295
 8003474:	6878      	ldr	r0, [r7, #4]
 8003476:	f7ff ffe7 	bl	8003448 <_kill>
	while (1) {}		/* Make sure we hang here */
 800347a:	e7fe      	b.n	800347a <_exit+0x12>

0800347c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b086      	sub	sp, #24
 8003480:	af00      	add	r7, sp, #0
 8003482:	60f8      	str	r0, [r7, #12]
 8003484:	60b9      	str	r1, [r7, #8]
 8003486:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003488:	2300      	movs	r3, #0
 800348a:	617b      	str	r3, [r7, #20]
 800348c:	e00a      	b.n	80034a4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800348e:	f3af 8000 	nop.w
 8003492:	4601      	mov	r1, r0
 8003494:	68bb      	ldr	r3, [r7, #8]
 8003496:	1c5a      	adds	r2, r3, #1
 8003498:	60ba      	str	r2, [r7, #8]
 800349a:	b2ca      	uxtb	r2, r1
 800349c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800349e:	697b      	ldr	r3, [r7, #20]
 80034a0:	3301      	adds	r3, #1
 80034a2:	617b      	str	r3, [r7, #20]
 80034a4:	697a      	ldr	r2, [r7, #20]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	429a      	cmp	r2, r3
 80034aa:	dbf0      	blt.n	800348e <_read+0x12>
	}

return len;
 80034ac:	687b      	ldr	r3, [r7, #4]
}
 80034ae:	4618      	mov	r0, r3
 80034b0:	3718      	adds	r7, #24
 80034b2:	46bd      	mov	sp, r7
 80034b4:	bd80      	pop	{r7, pc}

080034b6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80034b6:	b580      	push	{r7, lr}
 80034b8:	b086      	sub	sp, #24
 80034ba:	af00      	add	r7, sp, #0
 80034bc:	60f8      	str	r0, [r7, #12]
 80034be:	60b9      	str	r1, [r7, #8]
 80034c0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80034c2:	2300      	movs	r3, #0
 80034c4:	617b      	str	r3, [r7, #20]
 80034c6:	e009      	b.n	80034dc <_write+0x26>
	{
		__io_putchar(*ptr++);
 80034c8:	68bb      	ldr	r3, [r7, #8]
 80034ca:	1c5a      	adds	r2, r3, #1
 80034cc:	60ba      	str	r2, [r7, #8]
 80034ce:	781b      	ldrb	r3, [r3, #0]
 80034d0:	4618      	mov	r0, r3
 80034d2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80034d6:	697b      	ldr	r3, [r7, #20]
 80034d8:	3301      	adds	r3, #1
 80034da:	617b      	str	r3, [r7, #20]
 80034dc:	697a      	ldr	r2, [r7, #20]
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	429a      	cmp	r2, r3
 80034e2:	dbf1      	blt.n	80034c8 <_write+0x12>
	}
	return len;
 80034e4:	687b      	ldr	r3, [r7, #4]
}
 80034e6:	4618      	mov	r0, r3
 80034e8:	3718      	adds	r7, #24
 80034ea:	46bd      	mov	sp, r7
 80034ec:	bd80      	pop	{r7, pc}

080034ee <_close>:

int _close(int file)
{
 80034ee:	b480      	push	{r7}
 80034f0:	b083      	sub	sp, #12
 80034f2:	af00      	add	r7, sp, #0
 80034f4:	6078      	str	r0, [r7, #4]
	return -1;
 80034f6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80034fa:	4618      	mov	r0, r3
 80034fc:	370c      	adds	r7, #12
 80034fe:	46bd      	mov	sp, r7
 8003500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003504:	4770      	bx	lr

08003506 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003506:	b480      	push	{r7}
 8003508:	b083      	sub	sp, #12
 800350a:	af00      	add	r7, sp, #0
 800350c:	6078      	str	r0, [r7, #4]
 800350e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003516:	605a      	str	r2, [r3, #4]
	return 0;
 8003518:	2300      	movs	r3, #0
}
 800351a:	4618      	mov	r0, r3
 800351c:	370c      	adds	r7, #12
 800351e:	46bd      	mov	sp, r7
 8003520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003524:	4770      	bx	lr

08003526 <_isatty>:

int _isatty(int file)
{
 8003526:	b480      	push	{r7}
 8003528:	b083      	sub	sp, #12
 800352a:	af00      	add	r7, sp, #0
 800352c:	6078      	str	r0, [r7, #4]
	return 1;
 800352e:	2301      	movs	r3, #1
}
 8003530:	4618      	mov	r0, r3
 8003532:	370c      	adds	r7, #12
 8003534:	46bd      	mov	sp, r7
 8003536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353a:	4770      	bx	lr

0800353c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800353c:	b480      	push	{r7}
 800353e:	b085      	sub	sp, #20
 8003540:	af00      	add	r7, sp, #0
 8003542:	60f8      	str	r0, [r7, #12]
 8003544:	60b9      	str	r1, [r7, #8]
 8003546:	607a      	str	r2, [r7, #4]
	return 0;
 8003548:	2300      	movs	r3, #0
}
 800354a:	4618      	mov	r0, r3
 800354c:	3714      	adds	r7, #20
 800354e:	46bd      	mov	sp, r7
 8003550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003554:	4770      	bx	lr
	...

08003558 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b084      	sub	sp, #16
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8003560:	4b11      	ldr	r3, [pc, #68]	; (80035a8 <_sbrk+0x50>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	2b00      	cmp	r3, #0
 8003566:	d102      	bne.n	800356e <_sbrk+0x16>
		heap_end = &end;
 8003568:	4b0f      	ldr	r3, [pc, #60]	; (80035a8 <_sbrk+0x50>)
 800356a:	4a10      	ldr	r2, [pc, #64]	; (80035ac <_sbrk+0x54>)
 800356c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800356e:	4b0e      	ldr	r3, [pc, #56]	; (80035a8 <_sbrk+0x50>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8003574:	4b0c      	ldr	r3, [pc, #48]	; (80035a8 <_sbrk+0x50>)
 8003576:	681a      	ldr	r2, [r3, #0]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	4413      	add	r3, r2
 800357c:	466a      	mov	r2, sp
 800357e:	4293      	cmp	r3, r2
 8003580:	d907      	bls.n	8003592 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8003582:	f00a fc41 	bl	800de08 <__errno>
 8003586:	4603      	mov	r3, r0
 8003588:	220c      	movs	r2, #12
 800358a:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 800358c:	f04f 33ff 	mov.w	r3, #4294967295
 8003590:	e006      	b.n	80035a0 <_sbrk+0x48>
	}

	heap_end += incr;
 8003592:	4b05      	ldr	r3, [pc, #20]	; (80035a8 <_sbrk+0x50>)
 8003594:	681a      	ldr	r2, [r3, #0]
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	4413      	add	r3, r2
 800359a:	4a03      	ldr	r2, [pc, #12]	; (80035a8 <_sbrk+0x50>)
 800359c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800359e:	68fb      	ldr	r3, [r7, #12]
}
 80035a0:	4618      	mov	r0, r3
 80035a2:	3710      	adds	r7, #16
 80035a4:	46bd      	mov	sp, r7
 80035a6:	bd80      	pop	{r7, pc}
 80035a8:	2400057c 	.word	0x2400057c
 80035ac:	24000a18 	.word	0x24000a18

080035b0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80035b0:	b480      	push	{r7}
 80035b2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80035b4:	4b29      	ldr	r3, [pc, #164]	; (800365c <SystemInit+0xac>)
 80035b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035ba:	4a28      	ldr	r2, [pc, #160]	; (800365c <SystemInit+0xac>)
 80035bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80035c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80035c4:	4b26      	ldr	r3, [pc, #152]	; (8003660 <SystemInit+0xb0>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4a25      	ldr	r2, [pc, #148]	; (8003660 <SystemInit+0xb0>)
 80035ca:	f043 0301 	orr.w	r3, r3, #1
 80035ce:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80035d0:	4b23      	ldr	r3, [pc, #140]	; (8003660 <SystemInit+0xb0>)
 80035d2:	2200      	movs	r2, #0
 80035d4:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, CSSON , CSION,RC48ON, CSIKERON PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80035d6:	4b22      	ldr	r3, [pc, #136]	; (8003660 <SystemInit+0xb0>)
 80035d8:	681a      	ldr	r2, [r3, #0]
 80035da:	4921      	ldr	r1, [pc, #132]	; (8003660 <SystemInit+0xb0>)
 80035dc:	4b21      	ldr	r3, [pc, #132]	; (8003664 <SystemInit+0xb4>)
 80035de:	4013      	ands	r3, r2
 80035e0:	600b      	str	r3, [r1, #0]

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80035e2:	4b1f      	ldr	r3, [pc, #124]	; (8003660 <SystemInit+0xb0>)
 80035e4:	2200      	movs	r2, #0
 80035e6:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80035e8:	4b1d      	ldr	r3, [pc, #116]	; (8003660 <SystemInit+0xb0>)
 80035ea:	2200      	movs	r2, #0
 80035ec:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80035ee:	4b1c      	ldr	r3, [pc, #112]	; (8003660 <SystemInit+0xb0>)
 80035f0:	2200      	movs	r2, #0
 80035f2:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x00000000;
 80035f4:	4b1a      	ldr	r3, [pc, #104]	; (8003660 <SystemInit+0xb0>)
 80035f6:	2200      	movs	r2, #0
 80035f8:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00000000;
 80035fa:	4b19      	ldr	r3, [pc, #100]	; (8003660 <SystemInit+0xb0>)
 80035fc:	2200      	movs	r2, #0
 80035fe:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x00000000;
 8003600:	4b17      	ldr	r3, [pc, #92]	; (8003660 <SystemInit+0xb0>)
 8003602:	2200      	movs	r2, #0
 8003604:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8003606:	4b16      	ldr	r3, [pc, #88]	; (8003660 <SystemInit+0xb0>)
 8003608:	2200      	movs	r2, #0
 800360a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x00000000;
 800360c:	4b14      	ldr	r3, [pc, #80]	; (8003660 <SystemInit+0xb0>)
 800360e:	2200      	movs	r2, #0
 8003610:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8003612:	4b13      	ldr	r3, [pc, #76]	; (8003660 <SystemInit+0xb0>)
 8003614:	2200      	movs	r2, #0
 8003616:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x00000000;
 8003618:	4b11      	ldr	r3, [pc, #68]	; (8003660 <SystemInit+0xb0>)
 800361a:	2200      	movs	r2, #0
 800361c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800361e:	4b10      	ldr	r3, [pc, #64]	; (8003660 <SystemInit+0xb0>)
 8003620:	2200      	movs	r2, #0
 8003622:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003624:	4b0e      	ldr	r3, [pc, #56]	; (8003660 <SystemInit+0xb0>)
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4a0d      	ldr	r2, [pc, #52]	; (8003660 <SystemInit+0xb0>)
 800362a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800362e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8003630:	4b0b      	ldr	r3, [pc, #44]	; (8003660 <SystemInit+0xb0>)
 8003632:	2200      	movs	r2, #0
 8003634:	661a      	str	r2, [r3, #96]	; 0x60
  SCB->VTOR = FLASH_BANK2_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
#endif /* VECT_TAB_SRAM */

#else
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8003636:	4b0c      	ldr	r3, [pc, #48]	; (8003668 <SystemInit+0xb8>)
 8003638:	681a      	ldr	r2, [r3, #0]
 800363a:	4b0c      	ldr	r3, [pc, #48]	; (800366c <SystemInit+0xbc>)
 800363c:	4013      	ands	r3, r2
 800363e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003642:	d202      	bcs.n	800364a <SystemInit+0x9a>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8003644:	4b0a      	ldr	r3, [pc, #40]	; (8003670 <SystemInit+0xc0>)
 8003646:	2201      	movs	r2, #1
 8003648:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800364a:	4b04      	ldr	r3, [pc, #16]	; (800365c <SystemInit+0xac>)
 800364c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003650:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 8003652:	bf00      	nop
 8003654:	46bd      	mov	sp, r7
 8003656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365a:	4770      	bx	lr
 800365c:	e000ed00 	.word	0xe000ed00
 8003660:	58024400 	.word	0x58024400
 8003664:	eaf6ed7f 	.word	0xeaf6ed7f
 8003668:	5c001000 	.word	0x5c001000
 800366c:	ffff0000 	.word	0xffff0000
 8003670:	51008108 	.word	0x51008108

08003674 <MX_TIM2_Init>:
TIM_HandleTypeDef htim14;
TIM_HandleTypeDef htim15;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b08c      	sub	sp, #48	; 0x30
 8003678:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800367a:	f107 0320 	add.w	r3, r7, #32
 800367e:	2200      	movs	r2, #0
 8003680:	601a      	str	r2, [r3, #0]
 8003682:	605a      	str	r2, [r3, #4]
 8003684:	609a      	str	r2, [r3, #8]
 8003686:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003688:	f107 0314 	add.w	r3, r7, #20
 800368c:	2200      	movs	r2, #0
 800368e:	601a      	str	r2, [r3, #0]
 8003690:	605a      	str	r2, [r3, #4]
 8003692:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003694:	1d3b      	adds	r3, r7, #4
 8003696:	2200      	movs	r2, #0
 8003698:	601a      	str	r2, [r3, #0]
 800369a:	605a      	str	r2, [r3, #4]
 800369c:	609a      	str	r2, [r3, #8]
 800369e:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80036a0:	4b2b      	ldr	r3, [pc, #172]	; (8003750 <MX_TIM2_Init+0xdc>)
 80036a2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80036a6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80036a8:	4b29      	ldr	r3, [pc, #164]	; (8003750 <MX_TIM2_Init+0xdc>)
 80036aa:	2200      	movs	r2, #0
 80036ac:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80036ae:	4b28      	ldr	r3, [pc, #160]	; (8003750 <MX_TIM2_Init+0xdc>)
 80036b0:	2200      	movs	r2, #0
 80036b2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80036b4:	4b26      	ldr	r3, [pc, #152]	; (8003750 <MX_TIM2_Init+0xdc>)
 80036b6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80036ba:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80036bc:	4b24      	ldr	r3, [pc, #144]	; (8003750 <MX_TIM2_Init+0xdc>)
 80036be:	2200      	movs	r2, #0
 80036c0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80036c2:	4b23      	ldr	r3, [pc, #140]	; (8003750 <MX_TIM2_Init+0xdc>)
 80036c4:	2200      	movs	r2, #0
 80036c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80036c8:	4821      	ldr	r0, [pc, #132]	; (8003750 <MX_TIM2_Init+0xdc>)
 80036ca:	f006 f891 	bl	80097f0 <HAL_TIM_Base_Init>
 80036ce:	4603      	mov	r3, r0
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d001      	beq.n	80036d8 <MX_TIM2_Init+0x64>
  {
    Error_Handler();
 80036d4:	f7ff fcf0 	bl	80030b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80036d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80036dc:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80036de:	f107 0320 	add.w	r3, r7, #32
 80036e2:	4619      	mov	r1, r3
 80036e4:	481a      	ldr	r0, [pc, #104]	; (8003750 <MX_TIM2_Init+0xdc>)
 80036e6:	f007 f911 	bl	800a90c <HAL_TIM_ConfigClockSource>
 80036ea:	4603      	mov	r3, r0
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d001      	beq.n	80036f4 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 80036f0:	f7ff fce2 	bl	80030b8 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80036f4:	4816      	ldr	r0, [pc, #88]	; (8003750 <MX_TIM2_Init+0xdc>)
 80036f6:	f006 fc17 	bl	8009f28 <HAL_TIM_IC_Init>
 80036fa:	4603      	mov	r3, r0
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d001      	beq.n	8003704 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8003700:	f7ff fcda 	bl	80030b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003704:	2300      	movs	r3, #0
 8003706:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003708:	2300      	movs	r3, #0
 800370a:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800370c:	f107 0314 	add.w	r3, r7, #20
 8003710:	4619      	mov	r1, r3
 8003712:	480f      	ldr	r0, [pc, #60]	; (8003750 <MX_TIM2_Init+0xdc>)
 8003714:	f007 ff6e 	bl	800b5f4 <HAL_TIMEx_MasterConfigSynchronization>
 8003718:	4603      	mov	r3, r0
 800371a:	2b00      	cmp	r3, #0
 800371c:	d001      	beq.n	8003722 <MX_TIM2_Init+0xae>
  {
    Error_Handler();
 800371e:	f7ff fccb 	bl	80030b8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003722:	2300      	movs	r3, #0
 8003724:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003726:	2301      	movs	r3, #1
 8003728:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800372a:	2300      	movs	r3, #0
 800372c:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 800372e:	2300      	movs	r3, #0
 8003730:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003732:	1d3b      	adds	r3, r7, #4
 8003734:	2200      	movs	r2, #0
 8003736:	4619      	mov	r1, r3
 8003738:	4805      	ldr	r0, [pc, #20]	; (8003750 <MX_TIM2_Init+0xdc>)
 800373a:	f006 ff36 	bl	800a5aa <HAL_TIM_IC_ConfigChannel>
 800373e:	4603      	mov	r3, r0
 8003740:	2b00      	cmp	r3, #0
 8003742:	d001      	beq.n	8003748 <MX_TIM2_Init+0xd4>
  {
    Error_Handler();
 8003744:	f7ff fcb8 	bl	80030b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003748:	bf00      	nop
 800374a:	3730      	adds	r7, #48	; 0x30
 800374c:	46bd      	mov	sp, r7
 800374e:	bd80      	pop	{r7, pc}
 8003750:	24000580 	.word	0x24000580

08003754 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b08c      	sub	sp, #48	; 0x30
 8003758:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800375a:	f107 0320 	add.w	r3, r7, #32
 800375e:	2200      	movs	r2, #0
 8003760:	601a      	str	r2, [r3, #0]
 8003762:	605a      	str	r2, [r3, #4]
 8003764:	609a      	str	r2, [r3, #8]
 8003766:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003768:	f107 0314 	add.w	r3, r7, #20
 800376c:	2200      	movs	r2, #0
 800376e:	601a      	str	r2, [r3, #0]
 8003770:	605a      	str	r2, [r3, #4]
 8003772:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003774:	1d3b      	adds	r3, r7, #4
 8003776:	2200      	movs	r2, #0
 8003778:	601a      	str	r2, [r3, #0]
 800377a:	605a      	str	r2, [r3, #4]
 800377c:	609a      	str	r2, [r3, #8]
 800377e:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003780:	4b2b      	ldr	r3, [pc, #172]	; (8003830 <MX_TIM3_Init+0xdc>)
 8003782:	4a2c      	ldr	r2, [pc, #176]	; (8003834 <MX_TIM3_Init+0xe0>)
 8003784:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8003786:	4b2a      	ldr	r3, [pc, #168]	; (8003830 <MX_TIM3_Init+0xdc>)
 8003788:	2200      	movs	r2, #0
 800378a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800378c:	4b28      	ldr	r3, [pc, #160]	; (8003830 <MX_TIM3_Init+0xdc>)
 800378e:	2200      	movs	r2, #0
 8003790:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8003792:	4b27      	ldr	r3, [pc, #156]	; (8003830 <MX_TIM3_Init+0xdc>)
 8003794:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003798:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800379a:	4b25      	ldr	r3, [pc, #148]	; (8003830 <MX_TIM3_Init+0xdc>)
 800379c:	2200      	movs	r2, #0
 800379e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80037a0:	4b23      	ldr	r3, [pc, #140]	; (8003830 <MX_TIM3_Init+0xdc>)
 80037a2:	2200      	movs	r2, #0
 80037a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80037a6:	4822      	ldr	r0, [pc, #136]	; (8003830 <MX_TIM3_Init+0xdc>)
 80037a8:	f006 f822 	bl	80097f0 <HAL_TIM_Base_Init>
 80037ac:	4603      	mov	r3, r0
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d001      	beq.n	80037b6 <MX_TIM3_Init+0x62>
  {
    Error_Handler();
 80037b2:	f7ff fc81 	bl	80030b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80037b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80037ba:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80037bc:	f107 0320 	add.w	r3, r7, #32
 80037c0:	4619      	mov	r1, r3
 80037c2:	481b      	ldr	r0, [pc, #108]	; (8003830 <MX_TIM3_Init+0xdc>)
 80037c4:	f007 f8a2 	bl	800a90c <HAL_TIM_ConfigClockSource>
 80037c8:	4603      	mov	r3, r0
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d001      	beq.n	80037d2 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 80037ce:	f7ff fc73 	bl	80030b8 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 80037d2:	4817      	ldr	r0, [pc, #92]	; (8003830 <MX_TIM3_Init+0xdc>)
 80037d4:	f006 fba8 	bl	8009f28 <HAL_TIM_IC_Init>
 80037d8:	4603      	mov	r3, r0
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d001      	beq.n	80037e2 <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 80037de:	f7ff fc6b 	bl	80030b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80037e2:	2300      	movs	r3, #0
 80037e4:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80037e6:	2300      	movs	r3, #0
 80037e8:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80037ea:	f107 0314 	add.w	r3, r7, #20
 80037ee:	4619      	mov	r1, r3
 80037f0:	480f      	ldr	r0, [pc, #60]	; (8003830 <MX_TIM3_Init+0xdc>)
 80037f2:	f007 feff 	bl	800b5f4 <HAL_TIMEx_MasterConfigSynchronization>
 80037f6:	4603      	mov	r3, r0
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d001      	beq.n	8003800 <MX_TIM3_Init+0xac>
  {
    Error_Handler();
 80037fc:	f7ff fc5c 	bl	80030b8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003800:	2300      	movs	r3, #0
 8003802:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003804:	2301      	movs	r3, #1
 8003806:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003808:	2300      	movs	r3, #0
 800380a:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 800380c:	2300      	movs	r3, #0
 800380e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003810:	1d3b      	adds	r3, r7, #4
 8003812:	2200      	movs	r2, #0
 8003814:	4619      	mov	r1, r3
 8003816:	4806      	ldr	r0, [pc, #24]	; (8003830 <MX_TIM3_Init+0xdc>)
 8003818:	f006 fec7 	bl	800a5aa <HAL_TIM_IC_ConfigChannel>
 800381c:	4603      	mov	r3, r0
 800381e:	2b00      	cmp	r3, #0
 8003820:	d001      	beq.n	8003826 <MX_TIM3_Init+0xd2>
  {
    Error_Handler();
 8003822:	f7ff fc49 	bl	80030b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003826:	bf00      	nop
 8003828:	3730      	adds	r7, #48	; 0x30
 800382a:	46bd      	mov	sp, r7
 800382c:	bd80      	pop	{r7, pc}
 800382e:	bf00      	nop
 8003830:	240005cc 	.word	0x240005cc
 8003834:	40000400 	.word	0x40000400

08003838 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b08c      	sub	sp, #48	; 0x30
 800383c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800383e:	f107 0320 	add.w	r3, r7, #32
 8003842:	2200      	movs	r2, #0
 8003844:	601a      	str	r2, [r3, #0]
 8003846:	605a      	str	r2, [r3, #4]
 8003848:	609a      	str	r2, [r3, #8]
 800384a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800384c:	f107 0314 	add.w	r3, r7, #20
 8003850:	2200      	movs	r2, #0
 8003852:	601a      	str	r2, [r3, #0]
 8003854:	605a      	str	r2, [r3, #4]
 8003856:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003858:	1d3b      	adds	r3, r7, #4
 800385a:	2200      	movs	r2, #0
 800385c:	601a      	str	r2, [r3, #0]
 800385e:	605a      	str	r2, [r3, #4]
 8003860:	609a      	str	r2, [r3, #8]
 8003862:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003864:	4b2b      	ldr	r3, [pc, #172]	; (8003914 <MX_TIM4_Init+0xdc>)
 8003866:	4a2c      	ldr	r2, [pc, #176]	; (8003918 <MX_TIM4_Init+0xe0>)
 8003868:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800386a:	4b2a      	ldr	r3, [pc, #168]	; (8003914 <MX_TIM4_Init+0xdc>)
 800386c:	2200      	movs	r2, #0
 800386e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003870:	4b28      	ldr	r3, [pc, #160]	; (8003914 <MX_TIM4_Init+0xdc>)
 8003872:	2200      	movs	r2, #0
 8003874:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8003876:	4b27      	ldr	r3, [pc, #156]	; (8003914 <MX_TIM4_Init+0xdc>)
 8003878:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800387c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800387e:	4b25      	ldr	r3, [pc, #148]	; (8003914 <MX_TIM4_Init+0xdc>)
 8003880:	2200      	movs	r2, #0
 8003882:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003884:	4b23      	ldr	r3, [pc, #140]	; (8003914 <MX_TIM4_Init+0xdc>)
 8003886:	2200      	movs	r2, #0
 8003888:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800388a:	4822      	ldr	r0, [pc, #136]	; (8003914 <MX_TIM4_Init+0xdc>)
 800388c:	f005 ffb0 	bl	80097f0 <HAL_TIM_Base_Init>
 8003890:	4603      	mov	r3, r0
 8003892:	2b00      	cmp	r3, #0
 8003894:	d001      	beq.n	800389a <MX_TIM4_Init+0x62>
  {
    Error_Handler();
 8003896:	f7ff fc0f 	bl	80030b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800389a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800389e:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80038a0:	f107 0320 	add.w	r3, r7, #32
 80038a4:	4619      	mov	r1, r3
 80038a6:	481b      	ldr	r0, [pc, #108]	; (8003914 <MX_TIM4_Init+0xdc>)
 80038a8:	f007 f830 	bl	800a90c <HAL_TIM_ConfigClockSource>
 80038ac:	4603      	mov	r3, r0
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d001      	beq.n	80038b6 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 80038b2:	f7ff fc01 	bl	80030b8 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 80038b6:	4817      	ldr	r0, [pc, #92]	; (8003914 <MX_TIM4_Init+0xdc>)
 80038b8:	f006 fb36 	bl	8009f28 <HAL_TIM_IC_Init>
 80038bc:	4603      	mov	r3, r0
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d001      	beq.n	80038c6 <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 80038c2:	f7ff fbf9 	bl	80030b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80038c6:	2300      	movs	r3, #0
 80038c8:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80038ca:	2300      	movs	r3, #0
 80038cc:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80038ce:	f107 0314 	add.w	r3, r7, #20
 80038d2:	4619      	mov	r1, r3
 80038d4:	480f      	ldr	r0, [pc, #60]	; (8003914 <MX_TIM4_Init+0xdc>)
 80038d6:	f007 fe8d 	bl	800b5f4 <HAL_TIMEx_MasterConfigSynchronization>
 80038da:	4603      	mov	r3, r0
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d001      	beq.n	80038e4 <MX_TIM4_Init+0xac>
  {
    Error_Handler();
 80038e0:	f7ff fbea 	bl	80030b8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80038e4:	2300      	movs	r3, #0
 80038e6:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80038e8:	2301      	movs	r3, #1
 80038ea:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80038ec:	2300      	movs	r3, #0
 80038ee:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80038f0:	2300      	movs	r3, #0
 80038f2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80038f4:	1d3b      	adds	r3, r7, #4
 80038f6:	2200      	movs	r2, #0
 80038f8:	4619      	mov	r1, r3
 80038fa:	4806      	ldr	r0, [pc, #24]	; (8003914 <MX_TIM4_Init+0xdc>)
 80038fc:	f006 fe55 	bl	800a5aa <HAL_TIM_IC_ConfigChannel>
 8003900:	4603      	mov	r3, r0
 8003902:	2b00      	cmp	r3, #0
 8003904:	d001      	beq.n	800390a <MX_TIM4_Init+0xd2>
  {
    Error_Handler();
 8003906:	f7ff fbd7 	bl	80030b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800390a:	bf00      	nop
 800390c:	3730      	adds	r7, #48	; 0x30
 800390e:	46bd      	mov	sp, r7
 8003910:	bd80      	pop	{r7, pc}
 8003912:	bf00      	nop
 8003914:	24000618 	.word	0x24000618
 8003918:	40000800 	.word	0x40000800

0800391c <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b088      	sub	sp, #32
 8003920:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003922:	f107 0310 	add.w	r3, r7, #16
 8003926:	2200      	movs	r2, #0
 8003928:	601a      	str	r2, [r3, #0]
 800392a:	605a      	str	r2, [r3, #4]
 800392c:	609a      	str	r2, [r3, #8]
 800392e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003930:	1d3b      	adds	r3, r7, #4
 8003932:	2200      	movs	r2, #0
 8003934:	601a      	str	r2, [r3, #0]
 8003936:	605a      	str	r2, [r3, #4]
 8003938:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800393a:	4b1d      	ldr	r3, [pc, #116]	; (80039b0 <MX_TIM5_Init+0x94>)
 800393c:	4a1d      	ldr	r2, [pc, #116]	; (80039b4 <MX_TIM5_Init+0x98>)
 800393e:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8003940:	4b1b      	ldr	r3, [pc, #108]	; (80039b0 <MX_TIM5_Init+0x94>)
 8003942:	2200      	movs	r2, #0
 8003944:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003946:	4b1a      	ldr	r3, [pc, #104]	; (80039b0 <MX_TIM5_Init+0x94>)
 8003948:	2200      	movs	r2, #0
 800394a:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 800394c:	4b18      	ldr	r3, [pc, #96]	; (80039b0 <MX_TIM5_Init+0x94>)
 800394e:	f04f 32ff 	mov.w	r2, #4294967295
 8003952:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003954:	4b16      	ldr	r3, [pc, #88]	; (80039b0 <MX_TIM5_Init+0x94>)
 8003956:	2200      	movs	r2, #0
 8003958:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800395a:	4b15      	ldr	r3, [pc, #84]	; (80039b0 <MX_TIM5_Init+0x94>)
 800395c:	2200      	movs	r2, #0
 800395e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8003960:	4813      	ldr	r0, [pc, #76]	; (80039b0 <MX_TIM5_Init+0x94>)
 8003962:	f005 ff45 	bl	80097f0 <HAL_TIM_Base_Init>
 8003966:	4603      	mov	r3, r0
 8003968:	2b00      	cmp	r3, #0
 800396a:	d001      	beq.n	8003970 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 800396c:	f7ff fba4 	bl	80030b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003970:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003974:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8003976:	f107 0310 	add.w	r3, r7, #16
 800397a:	4619      	mov	r1, r3
 800397c:	480c      	ldr	r0, [pc, #48]	; (80039b0 <MX_TIM5_Init+0x94>)
 800397e:	f006 ffc5 	bl	800a90c <HAL_TIM_ConfigClockSource>
 8003982:	4603      	mov	r3, r0
 8003984:	2b00      	cmp	r3, #0
 8003986:	d001      	beq.n	800398c <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8003988:	f7ff fb96 	bl	80030b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800398c:	2300      	movs	r3, #0
 800398e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003990:	2300      	movs	r3, #0
 8003992:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003994:	1d3b      	adds	r3, r7, #4
 8003996:	4619      	mov	r1, r3
 8003998:	4805      	ldr	r0, [pc, #20]	; (80039b0 <MX_TIM5_Init+0x94>)
 800399a:	f007 fe2b 	bl	800b5f4 <HAL_TIMEx_MasterConfigSynchronization>
 800399e:	4603      	mov	r3, r0
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d001      	beq.n	80039a8 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 80039a4:	f7ff fb88 	bl	80030b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80039a8:	bf00      	nop
 80039aa:	3720      	adds	r7, #32
 80039ac:	46bd      	mov	sp, r7
 80039ae:	bd80      	pop	{r7, pc}
 80039b0:	24000664 	.word	0x24000664
 80039b4:	40000c00 	.word	0x40000c00

080039b8 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b08c      	sub	sp, #48	; 0x30
 80039bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80039be:	f107 0320 	add.w	r3, r7, #32
 80039c2:	2200      	movs	r2, #0
 80039c4:	601a      	str	r2, [r3, #0]
 80039c6:	605a      	str	r2, [r3, #4]
 80039c8:	609a      	str	r2, [r3, #8]
 80039ca:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80039cc:	1d3b      	adds	r3, r7, #4
 80039ce:	2200      	movs	r2, #0
 80039d0:	601a      	str	r2, [r3, #0]
 80039d2:	605a      	str	r2, [r3, #4]
 80039d4:	609a      	str	r2, [r3, #8]
 80039d6:	60da      	str	r2, [r3, #12]
 80039d8:	611a      	str	r2, [r3, #16]
 80039da:	615a      	str	r2, [r3, #20]
 80039dc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 80039de:	4b25      	ldr	r3, [pc, #148]	; (8003a74 <MX_TIM12_Init+0xbc>)
 80039e0:	4a25      	ldr	r2, [pc, #148]	; (8003a78 <MX_TIM12_Init+0xc0>)
 80039e2:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 64-1;
 80039e4:	4b23      	ldr	r3, [pc, #140]	; (8003a74 <MX_TIM12_Init+0xbc>)
 80039e6:	223f      	movs	r2, #63	; 0x3f
 80039e8:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 80039ea:	4b22      	ldr	r3, [pc, #136]	; (8003a74 <MX_TIM12_Init+0xbc>)
 80039ec:	2200      	movs	r2, #0
 80039ee:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 0;
 80039f0:	4b20      	ldr	r3, [pc, #128]	; (8003a74 <MX_TIM12_Init+0xbc>)
 80039f2:	2200      	movs	r2, #0
 80039f4:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80039f6:	4b1f      	ldr	r3, [pc, #124]	; (8003a74 <MX_TIM12_Init+0xbc>)
 80039f8:	2200      	movs	r2, #0
 80039fa:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80039fc:	4b1d      	ldr	r3, [pc, #116]	; (8003a74 <MX_TIM12_Init+0xbc>)
 80039fe:	2200      	movs	r2, #0
 8003a00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8003a02:	481c      	ldr	r0, [pc, #112]	; (8003a74 <MX_TIM12_Init+0xbc>)
 8003a04:	f005 fef4 	bl	80097f0 <HAL_TIM_Base_Init>
 8003a08:	4603      	mov	r3, r0
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d001      	beq.n	8003a12 <MX_TIM12_Init+0x5a>
  {
    Error_Handler();
 8003a0e:	f7ff fb53 	bl	80030b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003a12:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003a16:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8003a18:	f107 0320 	add.w	r3, r7, #32
 8003a1c:	4619      	mov	r1, r3
 8003a1e:	4815      	ldr	r0, [pc, #84]	; (8003a74 <MX_TIM12_Init+0xbc>)
 8003a20:	f006 ff74 	bl	800a90c <HAL_TIM_ConfigClockSource>
 8003a24:	4603      	mov	r3, r0
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d001      	beq.n	8003a2e <MX_TIM12_Init+0x76>
  {
    Error_Handler();
 8003a2a:	f7ff fb45 	bl	80030b8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8003a2e:	4811      	ldr	r0, [pc, #68]	; (8003a74 <MX_TIM12_Init+0xbc>)
 8003a30:	f006 f875 	bl	8009b1e <HAL_TIM_PWM_Init>
 8003a34:	4603      	mov	r3, r0
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d001      	beq.n	8003a3e <MX_TIM12_Init+0x86>
  {
    Error_Handler();
 8003a3a:	f7ff fb3d 	bl	80030b8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003a3e:	2360      	movs	r3, #96	; 0x60
 8003a40:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003a42:	2300      	movs	r3, #0
 8003a44:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003a46:	2300      	movs	r3, #0
 8003a48:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003a4e:	1d3b      	adds	r3, r7, #4
 8003a50:	2200      	movs	r2, #0
 8003a52:	4619      	mov	r1, r3
 8003a54:	4807      	ldr	r0, [pc, #28]	; (8003a74 <MX_TIM12_Init+0xbc>)
 8003a56:	f006 fe45 	bl	800a6e4 <HAL_TIM_PWM_ConfigChannel>
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d001      	beq.n	8003a64 <MX_TIM12_Init+0xac>
  {
    Error_Handler();
 8003a60:	f7ff fb2a 	bl	80030b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8003a64:	4803      	ldr	r0, [pc, #12]	; (8003a74 <MX_TIM12_Init+0xbc>)
 8003a66:	f000 fa3d 	bl	8003ee4 <HAL_TIM_MspPostInit>

}
 8003a6a:	bf00      	nop
 8003a6c:	3730      	adds	r7, #48	; 0x30
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}
 8003a72:	bf00      	nop
 8003a74:	240006b0 	.word	0x240006b0
 8003a78:	40001800 	.word	0x40001800

08003a7c <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b088      	sub	sp, #32
 8003a80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8003a82:	1d3b      	adds	r3, r7, #4
 8003a84:	2200      	movs	r2, #0
 8003a86:	601a      	str	r2, [r3, #0]
 8003a88:	605a      	str	r2, [r3, #4]
 8003a8a:	609a      	str	r2, [r3, #8]
 8003a8c:	60da      	str	r2, [r3, #12]
 8003a8e:	611a      	str	r2, [r3, #16]
 8003a90:	615a      	str	r2, [r3, #20]
 8003a92:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8003a94:	4b1d      	ldr	r3, [pc, #116]	; (8003b0c <MX_TIM13_Init+0x90>)
 8003a96:	4a1e      	ldr	r2, [pc, #120]	; (8003b10 <MX_TIM13_Init+0x94>)
 8003a98:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 64-1;
 8003a9a:	4b1c      	ldr	r3, [pc, #112]	; (8003b0c <MX_TIM13_Init+0x90>)
 8003a9c:	223f      	movs	r2, #63	; 0x3f
 8003a9e:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003aa0:	4b1a      	ldr	r3, [pc, #104]	; (8003b0c <MX_TIM13_Init+0x90>)
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 0;
 8003aa6:	4b19      	ldr	r3, [pc, #100]	; (8003b0c <MX_TIM13_Init+0x90>)
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003aac:	4b17      	ldr	r3, [pc, #92]	; (8003b0c <MX_TIM13_Init+0x90>)
 8003aae:	2200      	movs	r2, #0
 8003ab0:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003ab2:	4b16      	ldr	r3, [pc, #88]	; (8003b0c <MX_TIM13_Init+0x90>)
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8003ab8:	4814      	ldr	r0, [pc, #80]	; (8003b0c <MX_TIM13_Init+0x90>)
 8003aba:	f005 fe99 	bl	80097f0 <HAL_TIM_Base_Init>
 8003abe:	4603      	mov	r3, r0
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d001      	beq.n	8003ac8 <MX_TIM13_Init+0x4c>
  {
    Error_Handler();
 8003ac4:	f7ff faf8 	bl	80030b8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 8003ac8:	4810      	ldr	r0, [pc, #64]	; (8003b0c <MX_TIM13_Init+0x90>)
 8003aca:	f006 f828 	bl	8009b1e <HAL_TIM_PWM_Init>
 8003ace:	4603      	mov	r3, r0
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d001      	beq.n	8003ad8 <MX_TIM13_Init+0x5c>
  {
    Error_Handler();
 8003ad4:	f7ff faf0 	bl	80030b8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003ad8:	2360      	movs	r3, #96	; 0x60
 8003ada:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003adc:	2300      	movs	r3, #0
 8003ade:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003ae8:	1d3b      	adds	r3, r7, #4
 8003aea:	2200      	movs	r2, #0
 8003aec:	4619      	mov	r1, r3
 8003aee:	4807      	ldr	r0, [pc, #28]	; (8003b0c <MX_TIM13_Init+0x90>)
 8003af0:	f006 fdf8 	bl	800a6e4 <HAL_TIM_PWM_ConfigChannel>
 8003af4:	4603      	mov	r3, r0
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d001      	beq.n	8003afe <MX_TIM13_Init+0x82>
  {
    Error_Handler();
 8003afa:	f7ff fadd 	bl	80030b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 8003afe:	4803      	ldr	r0, [pc, #12]	; (8003b0c <MX_TIM13_Init+0x90>)
 8003b00:	f000 f9f0 	bl	8003ee4 <HAL_TIM_MspPostInit>

}
 8003b04:	bf00      	nop
 8003b06:	3720      	adds	r7, #32
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	bd80      	pop	{r7, pc}
 8003b0c:	240006fc 	.word	0x240006fc
 8003b10:	40001c00 	.word	0x40001c00

08003b14 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b088      	sub	sp, #32
 8003b18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8003b1a:	1d3b      	adds	r3, r7, #4
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	601a      	str	r2, [r3, #0]
 8003b20:	605a      	str	r2, [r3, #4]
 8003b22:	609a      	str	r2, [r3, #8]
 8003b24:	60da      	str	r2, [r3, #12]
 8003b26:	611a      	str	r2, [r3, #16]
 8003b28:	615a      	str	r2, [r3, #20]
 8003b2a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8003b2c:	4b1d      	ldr	r3, [pc, #116]	; (8003ba4 <MX_TIM14_Init+0x90>)
 8003b2e:	4a1e      	ldr	r2, [pc, #120]	; (8003ba8 <MX_TIM14_Init+0x94>)
 8003b30:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 64-1;
 8003b32:	4b1c      	ldr	r3, [pc, #112]	; (8003ba4 <MX_TIM14_Init+0x90>)
 8003b34:	223f      	movs	r2, #63	; 0x3f
 8003b36:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b38:	4b1a      	ldr	r3, [pc, #104]	; (8003ba4 <MX_TIM14_Init+0x90>)
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 0;
 8003b3e:	4b19      	ldr	r3, [pc, #100]	; (8003ba4 <MX_TIM14_Init+0x90>)
 8003b40:	2200      	movs	r2, #0
 8003b42:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003b44:	4b17      	ldr	r3, [pc, #92]	; (8003ba4 <MX_TIM14_Init+0x90>)
 8003b46:	2200      	movs	r2, #0
 8003b48:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003b4a:	4b16      	ldr	r3, [pc, #88]	; (8003ba4 <MX_TIM14_Init+0x90>)
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8003b50:	4814      	ldr	r0, [pc, #80]	; (8003ba4 <MX_TIM14_Init+0x90>)
 8003b52:	f005 fe4d 	bl	80097f0 <HAL_TIM_Base_Init>
 8003b56:	4603      	mov	r3, r0
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d001      	beq.n	8003b60 <MX_TIM14_Init+0x4c>
  {
    Error_Handler();
 8003b5c:	f7ff faac 	bl	80030b8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 8003b60:	4810      	ldr	r0, [pc, #64]	; (8003ba4 <MX_TIM14_Init+0x90>)
 8003b62:	f005 ffdc 	bl	8009b1e <HAL_TIM_PWM_Init>
 8003b66:	4603      	mov	r3, r0
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d001      	beq.n	8003b70 <MX_TIM14_Init+0x5c>
  {
    Error_Handler();
 8003b6c:	f7ff faa4 	bl	80030b8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003b70:	2360      	movs	r3, #96	; 0x60
 8003b72:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003b74:	2300      	movs	r3, #0
 8003b76:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003b78:	2300      	movs	r3, #0
 8003b7a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003b80:	1d3b      	adds	r3, r7, #4
 8003b82:	2200      	movs	r2, #0
 8003b84:	4619      	mov	r1, r3
 8003b86:	4807      	ldr	r0, [pc, #28]	; (8003ba4 <MX_TIM14_Init+0x90>)
 8003b88:	f006 fdac 	bl	800a6e4 <HAL_TIM_PWM_ConfigChannel>
 8003b8c:	4603      	mov	r3, r0
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d001      	beq.n	8003b96 <MX_TIM14_Init+0x82>
  {
    Error_Handler();
 8003b92:	f7ff fa91 	bl	80030b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 8003b96:	4803      	ldr	r0, [pc, #12]	; (8003ba4 <MX_TIM14_Init+0x90>)
 8003b98:	f000 f9a4 	bl	8003ee4 <HAL_TIM_MspPostInit>

}
 8003b9c:	bf00      	nop
 8003b9e:	3720      	adds	r7, #32
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	bd80      	pop	{r7, pc}
 8003ba4:	24000748 	.word	0x24000748
 8003ba8:	40002000 	.word	0x40002000

08003bac <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b088      	sub	sp, #32
 8003bb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003bb2:	f107 0310 	add.w	r3, r7, #16
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	601a      	str	r2, [r3, #0]
 8003bba:	605a      	str	r2, [r3, #4]
 8003bbc:	609a      	str	r2, [r3, #8]
 8003bbe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003bc0:	1d3b      	adds	r3, r7, #4
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	601a      	str	r2, [r3, #0]
 8003bc6:	605a      	str	r2, [r3, #4]
 8003bc8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8003bca:	4b1f      	ldr	r3, [pc, #124]	; (8003c48 <MX_TIM15_Init+0x9c>)
 8003bcc:	4a1f      	ldr	r2, [pc, #124]	; (8003c4c <MX_TIM15_Init+0xa0>)
 8003bce:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 0;
 8003bd0:	4b1d      	ldr	r3, [pc, #116]	; (8003c48 <MX_TIM15_Init+0x9c>)
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003bd6:	4b1c      	ldr	r3, [pc, #112]	; (8003c48 <MX_TIM15_Init+0x9c>)
 8003bd8:	2200      	movs	r2, #0
 8003bda:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 64000;
 8003bdc:	4b1a      	ldr	r3, [pc, #104]	; (8003c48 <MX_TIM15_Init+0x9c>)
 8003bde:	f44f 427a 	mov.w	r2, #64000	; 0xfa00
 8003be2:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003be4:	4b18      	ldr	r3, [pc, #96]	; (8003c48 <MX_TIM15_Init+0x9c>)
 8003be6:	2200      	movs	r2, #0
 8003be8:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8003bea:	4b17      	ldr	r3, [pc, #92]	; (8003c48 <MX_TIM15_Init+0x9c>)
 8003bec:	2200      	movs	r2, #0
 8003bee:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003bf0:	4b15      	ldr	r3, [pc, #84]	; (8003c48 <MX_TIM15_Init+0x9c>)
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8003bf6:	4814      	ldr	r0, [pc, #80]	; (8003c48 <MX_TIM15_Init+0x9c>)
 8003bf8:	f005 fdfa 	bl	80097f0 <HAL_TIM_Base_Init>
 8003bfc:	4603      	mov	r3, r0
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d001      	beq.n	8003c06 <MX_TIM15_Init+0x5a>
  {
    Error_Handler();
 8003c02:	f7ff fa59 	bl	80030b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003c06:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003c0a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8003c0c:	f107 0310 	add.w	r3, r7, #16
 8003c10:	4619      	mov	r1, r3
 8003c12:	480d      	ldr	r0, [pc, #52]	; (8003c48 <MX_TIM15_Init+0x9c>)
 8003c14:	f006 fe7a 	bl	800a90c <HAL_TIM_ConfigClockSource>
 8003c18:	4603      	mov	r3, r0
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d001      	beq.n	8003c22 <MX_TIM15_Init+0x76>
  {
    Error_Handler();
 8003c1e:	f7ff fa4b 	bl	80030b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003c22:	2300      	movs	r3, #0
 8003c24:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003c26:	2300      	movs	r3, #0
 8003c28:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8003c2a:	1d3b      	adds	r3, r7, #4
 8003c2c:	4619      	mov	r1, r3
 8003c2e:	4806      	ldr	r0, [pc, #24]	; (8003c48 <MX_TIM15_Init+0x9c>)
 8003c30:	f007 fce0 	bl	800b5f4 <HAL_TIMEx_MasterConfigSynchronization>
 8003c34:	4603      	mov	r3, r0
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d001      	beq.n	8003c3e <MX_TIM15_Init+0x92>
  {
    Error_Handler();
 8003c3a:	f7ff fa3d 	bl	80030b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 8003c3e:	bf00      	nop
 8003c40:	3720      	adds	r7, #32
 8003c42:	46bd      	mov	sp, r7
 8003c44:	bd80      	pop	{r7, pc}
 8003c46:	bf00      	nop
 8003c48:	24000794 	.word	0x24000794
 8003c4c:	40014000 	.word	0x40014000

08003c50 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b092      	sub	sp, #72	; 0x48
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c58:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	601a      	str	r2, [r3, #0]
 8003c60:	605a      	str	r2, [r3, #4]
 8003c62:	609a      	str	r2, [r3, #8]
 8003c64:	60da      	str	r2, [r3, #12]
 8003c66:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c70:	d136      	bne.n	8003ce0 <HAL_TIM_Base_MspInit+0x90>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003c72:	4b92      	ldr	r3, [pc, #584]	; (8003ebc <HAL_TIM_Base_MspInit+0x26c>)
 8003c74:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003c78:	4a90      	ldr	r2, [pc, #576]	; (8003ebc <HAL_TIM_Base_MspInit+0x26c>)
 8003c7a:	f043 0301 	orr.w	r3, r3, #1
 8003c7e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003c82:	4b8e      	ldr	r3, [pc, #568]	; (8003ebc <HAL_TIM_Base_MspInit+0x26c>)
 8003c84:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003c88:	f003 0301 	and.w	r3, r3, #1
 8003c8c:	633b      	str	r3, [r7, #48]	; 0x30
 8003c8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c90:	4b8a      	ldr	r3, [pc, #552]	; (8003ebc <HAL_TIM_Base_MspInit+0x26c>)
 8003c92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003c96:	4a89      	ldr	r2, [pc, #548]	; (8003ebc <HAL_TIM_Base_MspInit+0x26c>)
 8003c98:	f043 0301 	orr.w	r3, r3, #1
 8003c9c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003ca0:	4b86      	ldr	r3, [pc, #536]	; (8003ebc <HAL_TIM_Base_MspInit+0x26c>)
 8003ca2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003ca6:	f003 0301 	and.w	r3, r3, #1
 8003caa:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003cac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = stepFeedback1_Pin;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cb2:	2302      	movs	r3, #2
 8003cb4:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cba:	2300      	movs	r3, #0
 8003cbc:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(stepFeedback1_GPIO_Port, &GPIO_InitStruct);
 8003cc2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003cc6:	4619      	mov	r1, r3
 8003cc8:	487d      	ldr	r0, [pc, #500]	; (8003ec0 <HAL_TIM_Base_MspInit+0x270>)
 8003cca:	f003 f839 	bl	8006d40 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8003cce:	2200      	movs	r2, #0
 8003cd0:	2101      	movs	r1, #1
 8003cd2:	201c      	movs	r0, #28
 8003cd4:	f002 fa8d 	bl	80061f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003cd8:	201c      	movs	r0, #28
 8003cda:	f002 faa4 	bl	8006226 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM15_IRQn);
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 8003cde:	e0e8      	b.n	8003eb2 <HAL_TIM_Base_MspInit+0x262>
  else if(tim_baseHandle->Instance==TIM3)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	4a77      	ldr	r2, [pc, #476]	; (8003ec4 <HAL_TIM_Base_MspInit+0x274>)
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	d136      	bne.n	8003d58 <HAL_TIM_Base_MspInit+0x108>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003cea:	4b74      	ldr	r3, [pc, #464]	; (8003ebc <HAL_TIM_Base_MspInit+0x26c>)
 8003cec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003cf0:	4a72      	ldr	r2, [pc, #456]	; (8003ebc <HAL_TIM_Base_MspInit+0x26c>)
 8003cf2:	f043 0302 	orr.w	r3, r3, #2
 8003cf6:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003cfa:	4b70      	ldr	r3, [pc, #448]	; (8003ebc <HAL_TIM_Base_MspInit+0x26c>)
 8003cfc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003d00:	f003 0302 	and.w	r3, r3, #2
 8003d04:	62bb      	str	r3, [r7, #40]	; 0x28
 8003d06:	6abb      	ldr	r3, [r7, #40]	; 0x28
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d08:	4b6c      	ldr	r3, [pc, #432]	; (8003ebc <HAL_TIM_Base_MspInit+0x26c>)
 8003d0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003d0e:	4a6b      	ldr	r2, [pc, #428]	; (8003ebc <HAL_TIM_Base_MspInit+0x26c>)
 8003d10:	f043 0301 	orr.w	r3, r3, #1
 8003d14:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003d18:	4b68      	ldr	r3, [pc, #416]	; (8003ebc <HAL_TIM_Base_MspInit+0x26c>)
 8003d1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003d1e:	f003 0301 	and.w	r3, r3, #1
 8003d22:	627b      	str	r3, [r7, #36]	; 0x24
 8003d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pin = stepFeedback2_Pin;
 8003d26:	2340      	movs	r3, #64	; 0x40
 8003d28:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d2a:	2302      	movs	r3, #2
 8003d2c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d2e:	2300      	movs	r3, #0
 8003d30:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d32:	2300      	movs	r3, #0
 8003d34:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003d36:	2302      	movs	r3, #2
 8003d38:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(stepFeedback2_GPIO_Port, &GPIO_InitStruct);
 8003d3a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003d3e:	4619      	mov	r1, r3
 8003d40:	485f      	ldr	r0, [pc, #380]	; (8003ec0 <HAL_TIM_Base_MspInit+0x270>)
 8003d42:	f002 fffd 	bl	8006d40 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8003d46:	2200      	movs	r2, #0
 8003d48:	2101      	movs	r1, #1
 8003d4a:	201d      	movs	r0, #29
 8003d4c:	f002 fa51 	bl	80061f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003d50:	201d      	movs	r0, #29
 8003d52:	f002 fa68 	bl	8006226 <HAL_NVIC_EnableIRQ>
}
 8003d56:	e0ac      	b.n	8003eb2 <HAL_TIM_Base_MspInit+0x262>
  else if(tim_baseHandle->Instance==TIM4)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	4a5a      	ldr	r2, [pc, #360]	; (8003ec8 <HAL_TIM_Base_MspInit+0x278>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d137      	bne.n	8003dd2 <HAL_TIM_Base_MspInit+0x182>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003d62:	4b56      	ldr	r3, [pc, #344]	; (8003ebc <HAL_TIM_Base_MspInit+0x26c>)
 8003d64:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003d68:	4a54      	ldr	r2, [pc, #336]	; (8003ebc <HAL_TIM_Base_MspInit+0x26c>)
 8003d6a:	f043 0304 	orr.w	r3, r3, #4
 8003d6e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003d72:	4b52      	ldr	r3, [pc, #328]	; (8003ebc <HAL_TIM_Base_MspInit+0x26c>)
 8003d74:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003d78:	f003 0304 	and.w	r3, r3, #4
 8003d7c:	623b      	str	r3, [r7, #32]
 8003d7e:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003d80:	4b4e      	ldr	r3, [pc, #312]	; (8003ebc <HAL_TIM_Base_MspInit+0x26c>)
 8003d82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003d86:	4a4d      	ldr	r2, [pc, #308]	; (8003ebc <HAL_TIM_Base_MspInit+0x26c>)
 8003d88:	f043 0308 	orr.w	r3, r3, #8
 8003d8c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003d90:	4b4a      	ldr	r3, [pc, #296]	; (8003ebc <HAL_TIM_Base_MspInit+0x26c>)
 8003d92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003d96:	f003 0308 	and.w	r3, r3, #8
 8003d9a:	61fb      	str	r3, [r7, #28]
 8003d9c:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = stepFeedback3_Pin;
 8003d9e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003da2:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003da4:	2302      	movs	r3, #2
 8003da6:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003da8:	2300      	movs	r3, #0
 8003daa:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003dac:	2300      	movs	r3, #0
 8003dae:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003db0:	2302      	movs	r3, #2
 8003db2:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(stepFeedback3_GPIO_Port, &GPIO_InitStruct);
 8003db4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003db8:	4619      	mov	r1, r3
 8003dba:	4844      	ldr	r0, [pc, #272]	; (8003ecc <HAL_TIM_Base_MspInit+0x27c>)
 8003dbc:	f002 ffc0 	bl	8006d40 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 1, 0);
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	2101      	movs	r1, #1
 8003dc4:	201e      	movs	r0, #30
 8003dc6:	f002 fa14 	bl	80061f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003dca:	201e      	movs	r0, #30
 8003dcc:	f002 fa2b 	bl	8006226 <HAL_NVIC_EnableIRQ>
}
 8003dd0:	e06f      	b.n	8003eb2 <HAL_TIM_Base_MspInit+0x262>
  else if(tim_baseHandle->Instance==TIM5)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4a3e      	ldr	r2, [pc, #248]	; (8003ed0 <HAL_TIM_Base_MspInit+0x280>)
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	d10f      	bne.n	8003dfc <HAL_TIM_Base_MspInit+0x1ac>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003ddc:	4b37      	ldr	r3, [pc, #220]	; (8003ebc <HAL_TIM_Base_MspInit+0x26c>)
 8003dde:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003de2:	4a36      	ldr	r2, [pc, #216]	; (8003ebc <HAL_TIM_Base_MspInit+0x26c>)
 8003de4:	f043 0308 	orr.w	r3, r3, #8
 8003de8:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003dec:	4b33      	ldr	r3, [pc, #204]	; (8003ebc <HAL_TIM_Base_MspInit+0x26c>)
 8003dee:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003df2:	f003 0308 	and.w	r3, r3, #8
 8003df6:	61bb      	str	r3, [r7, #24]
 8003df8:	69bb      	ldr	r3, [r7, #24]
}
 8003dfa:	e05a      	b.n	8003eb2 <HAL_TIM_Base_MspInit+0x262>
  else if(tim_baseHandle->Instance==TIM12)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4a34      	ldr	r2, [pc, #208]	; (8003ed4 <HAL_TIM_Base_MspInit+0x284>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d10f      	bne.n	8003e26 <HAL_TIM_Base_MspInit+0x1d6>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8003e06:	4b2d      	ldr	r3, [pc, #180]	; (8003ebc <HAL_TIM_Base_MspInit+0x26c>)
 8003e08:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003e0c:	4a2b      	ldr	r2, [pc, #172]	; (8003ebc <HAL_TIM_Base_MspInit+0x26c>)
 8003e0e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003e12:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003e16:	4b29      	ldr	r3, [pc, #164]	; (8003ebc <HAL_TIM_Base_MspInit+0x26c>)
 8003e18:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003e1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e20:	617b      	str	r3, [r7, #20]
 8003e22:	697b      	ldr	r3, [r7, #20]
}
 8003e24:	e045      	b.n	8003eb2 <HAL_TIM_Base_MspInit+0x262>
  else if(tim_baseHandle->Instance==TIM13)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	4a2b      	ldr	r2, [pc, #172]	; (8003ed8 <HAL_TIM_Base_MspInit+0x288>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d10f      	bne.n	8003e50 <HAL_TIM_Base_MspInit+0x200>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8003e30:	4b22      	ldr	r3, [pc, #136]	; (8003ebc <HAL_TIM_Base_MspInit+0x26c>)
 8003e32:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003e36:	4a21      	ldr	r2, [pc, #132]	; (8003ebc <HAL_TIM_Base_MspInit+0x26c>)
 8003e38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e3c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003e40:	4b1e      	ldr	r3, [pc, #120]	; (8003ebc <HAL_TIM_Base_MspInit+0x26c>)
 8003e42:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003e46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e4a:	613b      	str	r3, [r7, #16]
 8003e4c:	693b      	ldr	r3, [r7, #16]
}
 8003e4e:	e030      	b.n	8003eb2 <HAL_TIM_Base_MspInit+0x262>
  else if(tim_baseHandle->Instance==TIM14)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	4a21      	ldr	r2, [pc, #132]	; (8003edc <HAL_TIM_Base_MspInit+0x28c>)
 8003e56:	4293      	cmp	r3, r2
 8003e58:	d10f      	bne.n	8003e7a <HAL_TIM_Base_MspInit+0x22a>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8003e5a:	4b18      	ldr	r3, [pc, #96]	; (8003ebc <HAL_TIM_Base_MspInit+0x26c>)
 8003e5c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003e60:	4a16      	ldr	r2, [pc, #88]	; (8003ebc <HAL_TIM_Base_MspInit+0x26c>)
 8003e62:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e66:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003e6a:	4b14      	ldr	r3, [pc, #80]	; (8003ebc <HAL_TIM_Base_MspInit+0x26c>)
 8003e6c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003e70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e74:	60fb      	str	r3, [r7, #12]
 8003e76:	68fb      	ldr	r3, [r7, #12]
}
 8003e78:	e01b      	b.n	8003eb2 <HAL_TIM_Base_MspInit+0x262>
  else if(tim_baseHandle->Instance==TIM15)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4a18      	ldr	r2, [pc, #96]	; (8003ee0 <HAL_TIM_Base_MspInit+0x290>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d116      	bne.n	8003eb2 <HAL_TIM_Base_MspInit+0x262>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8003e84:	4b0d      	ldr	r3, [pc, #52]	; (8003ebc <HAL_TIM_Base_MspInit+0x26c>)
 8003e86:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003e8a:	4a0c      	ldr	r2, [pc, #48]	; (8003ebc <HAL_TIM_Base_MspInit+0x26c>)
 8003e8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e90:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8003e94:	4b09      	ldr	r3, [pc, #36]	; (8003ebc <HAL_TIM_Base_MspInit+0x26c>)
 8003e96:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003e9a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e9e:	60bb      	str	r3, [r7, #8]
 8003ea0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM15_IRQn, 1, 0);
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	2101      	movs	r1, #1
 8003ea6:	2074      	movs	r0, #116	; 0x74
 8003ea8:	f002 f9a3 	bl	80061f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM15_IRQn);
 8003eac:	2074      	movs	r0, #116	; 0x74
 8003eae:	f002 f9ba 	bl	8006226 <HAL_NVIC_EnableIRQ>
}
 8003eb2:	bf00      	nop
 8003eb4:	3748      	adds	r7, #72	; 0x48
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}
 8003eba:	bf00      	nop
 8003ebc:	58024400 	.word	0x58024400
 8003ec0:	58020000 	.word	0x58020000
 8003ec4:	40000400 	.word	0x40000400
 8003ec8:	40000800 	.word	0x40000800
 8003ecc:	58020c00 	.word	0x58020c00
 8003ed0:	40000c00 	.word	0x40000c00
 8003ed4:	40001800 	.word	0x40001800
 8003ed8:	40001c00 	.word	0x40001c00
 8003edc:	40002000 	.word	0x40002000
 8003ee0:	40014000 	.word	0x40014000

08003ee4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b08a      	sub	sp, #40	; 0x28
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003eec:	f107 0314 	add.w	r3, r7, #20
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	601a      	str	r2, [r3, #0]
 8003ef4:	605a      	str	r2, [r3, #4]
 8003ef6:	609a      	str	r2, [r3, #8]
 8003ef8:	60da      	str	r2, [r3, #12]
 8003efa:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM12)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	4a39      	ldr	r2, [pc, #228]	; (8003fe8 <HAL_TIM_MspPostInit+0x104>)
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d120      	bne.n	8003f48 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM12_MspPostInit 0 */

  /* USER CODE END TIM12_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f06:	4b39      	ldr	r3, [pc, #228]	; (8003fec <HAL_TIM_MspPostInit+0x108>)
 8003f08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003f0c:	4a37      	ldr	r2, [pc, #220]	; (8003fec <HAL_TIM_MspPostInit+0x108>)
 8003f0e:	f043 0302 	orr.w	r3, r3, #2
 8003f12:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003f16:	4b35      	ldr	r3, [pc, #212]	; (8003fec <HAL_TIM_MspPostInit+0x108>)
 8003f18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003f1c:	f003 0302 	and.w	r3, r3, #2
 8003f20:	613b      	str	r3, [r7, #16]
 8003f22:	693b      	ldr	r3, [r7, #16]
    /**TIM12 GPIO Configuration
    PB14     ------> TIM12_CH1
    */
    GPIO_InitStruct.Pin = S_PulsoPaP1_Pin;
 8003f24:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003f28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f2a:	2302      	movs	r3, #2
 8003f2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003f2e:	2302      	movs	r3, #2
 8003f30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f32:	2300      	movs	r3, #0
 8003f34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM12;
 8003f36:	2302      	movs	r3, #2
 8003f38:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(S_PulsoPaP1_GPIO_Port, &GPIO_InitStruct);
 8003f3a:	f107 0314 	add.w	r3, r7, #20
 8003f3e:	4619      	mov	r1, r3
 8003f40:	482b      	ldr	r0, [pc, #172]	; (8003ff0 <HAL_TIM_MspPostInit+0x10c>)
 8003f42:	f002 fefd 	bl	8006d40 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM14_MspPostInit 1 */

  /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 8003f46:	e04a      	b.n	8003fde <HAL_TIM_MspPostInit+0xfa>
  else if(timHandle->Instance==TIM13)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4a29      	ldr	r2, [pc, #164]	; (8003ff4 <HAL_TIM_MspPostInit+0x110>)
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d120      	bne.n	8003f94 <HAL_TIM_MspPostInit+0xb0>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003f52:	4b26      	ldr	r3, [pc, #152]	; (8003fec <HAL_TIM_MspPostInit+0x108>)
 8003f54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003f58:	4a24      	ldr	r2, [pc, #144]	; (8003fec <HAL_TIM_MspPostInit+0x108>)
 8003f5a:	f043 0320 	orr.w	r3, r3, #32
 8003f5e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003f62:	4b22      	ldr	r3, [pc, #136]	; (8003fec <HAL_TIM_MspPostInit+0x108>)
 8003f64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003f68:	f003 0320 	and.w	r3, r3, #32
 8003f6c:	60fb      	str	r3, [r7, #12]
 8003f6e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = S_PulsoPaP2_Pin;
 8003f70:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003f74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f76:	2302      	movs	r3, #2
 8003f78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003f7a:	2302      	movs	r3, #2
 8003f7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f7e:	2300      	movs	r3, #0
 8003f80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8003f82:	2309      	movs	r3, #9
 8003f84:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(S_PulsoPaP2_GPIO_Port, &GPIO_InitStruct);
 8003f86:	f107 0314 	add.w	r3, r7, #20
 8003f8a:	4619      	mov	r1, r3
 8003f8c:	481a      	ldr	r0, [pc, #104]	; (8003ff8 <HAL_TIM_MspPostInit+0x114>)
 8003f8e:	f002 fed7 	bl	8006d40 <HAL_GPIO_Init>
}
 8003f92:	e024      	b.n	8003fde <HAL_TIM_MspPostInit+0xfa>
  else if(timHandle->Instance==TIM14)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	4a18      	ldr	r2, [pc, #96]	; (8003ffc <HAL_TIM_MspPostInit+0x118>)
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	d11f      	bne.n	8003fde <HAL_TIM_MspPostInit+0xfa>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003f9e:	4b13      	ldr	r3, [pc, #76]	; (8003fec <HAL_TIM_MspPostInit+0x108>)
 8003fa0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003fa4:	4a11      	ldr	r2, [pc, #68]	; (8003fec <HAL_TIM_MspPostInit+0x108>)
 8003fa6:	f043 0320 	orr.w	r3, r3, #32
 8003faa:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003fae:	4b0f      	ldr	r3, [pc, #60]	; (8003fec <HAL_TIM_MspPostInit+0x108>)
 8003fb0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003fb4:	f003 0320 	and.w	r3, r3, #32
 8003fb8:	60bb      	str	r3, [r7, #8]
 8003fba:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = S_PulsoPaP3_Pin;
 8003fbc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003fc0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fc2:	2302      	movs	r3, #2
 8003fc4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003fc6:	2302      	movs	r3, #2
 8003fc8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fca:	2300      	movs	r3, #0
 8003fcc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 8003fce:	2309      	movs	r3, #9
 8003fd0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(S_PulsoPaP3_GPIO_Port, &GPIO_InitStruct);
 8003fd2:	f107 0314 	add.w	r3, r7, #20
 8003fd6:	4619      	mov	r1, r3
 8003fd8:	4807      	ldr	r0, [pc, #28]	; (8003ff8 <HAL_TIM_MspPostInit+0x114>)
 8003fda:	f002 feb1 	bl	8006d40 <HAL_GPIO_Init>
}
 8003fde:	bf00      	nop
 8003fe0:	3728      	adds	r7, #40	; 0x28
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	bd80      	pop	{r7, pc}
 8003fe6:	bf00      	nop
 8003fe8:	40001800 	.word	0x40001800
 8003fec:	58024400 	.word	0x58024400
 8003ff0:	58020400 	.word	0x58020400
 8003ff4:	40001c00 	.word	0x40001c00
 8003ff8:	58021400 	.word	0x58021400
 8003ffc:	40002000 	.word	0x40002000

08004000 <get_Straj>:
double T,Ta,Td,Tv,Tj1,Tj2,Tj,delta;
double qi,qf;

double _rpm1,_rpm2,_rpm3;

double get_Straj(double t,double _qi, double _qf ,double *params){
 8004000:	b580      	push	{r7, lr}
 8004002:	ed2d 8b06 	vpush	{d8-d10}
 8004006:	b088      	sub	sp, #32
 8004008:	af00      	add	r7, sp, #0
 800400a:	ed87 0b06 	vstr	d0, [r7, #24]
 800400e:	ed87 1b04 	vstr	d1, [r7, #16]
 8004012:	ed87 2b02 	vstr	d2, [r7, #8]
 8004016:	6078      	str	r0, [r7, #4]

	Tj1 = params[0];
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800401e:	495f      	ldr	r1, [pc, #380]	; (800419c <get_Straj+0x19c>)
 8004020:	e9c1 2300 	strd	r2, r3, [r1]
	Tj2 = params[1];
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800402a:	495d      	ldr	r1, [pc, #372]	; (80041a0 <get_Straj+0x1a0>)
 800402c:	e9c1 2300 	strd	r2, r3, [r1]
	Tj = params[2];
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8004036:	495b      	ldr	r1, [pc, #364]	; (80041a4 <get_Straj+0x1a4>)
 8004038:	e9c1 2300 	strd	r2, r3, [r1]
	Ta = params[3];
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8004042:	4959      	ldr	r1, [pc, #356]	; (80041a8 <get_Straj+0x1a8>)
 8004044:	e9c1 2300 	strd	r2, r3, [r1]
	Td = params[4];
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800404e:	4957      	ldr	r1, [pc, #348]	; (80041ac <get_Straj+0x1ac>)
 8004050:	e9c1 2300 	strd	r2, r3, [r1]
	Tv = params[5];
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 800405a:	4955      	ldr	r1, [pc, #340]	; (80041b0 <get_Straj+0x1b0>)
 800405c:	e9c1 2300 	strd	r2, r3, [r1]
	T = params[6];
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8004066:	4953      	ldr	r1, [pc, #332]	; (80041b4 <get_Straj+0x1b4>)
 8004068:	e9c1 2300 	strd	r2, r3, [r1]

	qi=_qi;
 800406c:	4952      	ldr	r1, [pc, #328]	; (80041b8 <get_Straj+0x1b8>)
 800406e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004072:	e9c1 2300 	strd	r2, r3, [r1]
	qf=_qf;
 8004076:	4951      	ldr	r1, [pc, #324]	; (80041bc <get_Straj+0x1bc>)
 8004078:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800407c:	e9c1 2300 	strd	r2, r3, [r1]

    if (qf < qi){
 8004080:	4b4e      	ldr	r3, [pc, #312]	; (80041bc <get_Straj+0x1bc>)
 8004082:	ed93 6b00 	vldr	d6, [r3]
 8004086:	4b4c      	ldr	r3, [pc, #304]	; (80041b8 <get_Straj+0x1b8>)
 8004088:	ed93 7b00 	vldr	d7, [r3]
 800408c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8004090:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004094:	f140 80ac 	bpl.w	80041f0 <get_Straj+0x1f0>

    flagInv = true;
 8004098:	4b49      	ldr	r3, [pc, #292]	; (80041c0 <get_Straj+0x1c0>)
 800409a:	2201      	movs	r2, #1
 800409c:	701a      	strb	r2, [r3, #0]

    qi = -qi;
 800409e:	4b46      	ldr	r3, [pc, #280]	; (80041b8 <get_Straj+0x1b8>)
 80040a0:	ed93 7b00 	vldr	d7, [r3]
 80040a4:	eeb1 7b47 	vneg.f64	d7, d7
 80040a8:	4b43      	ldr	r3, [pc, #268]	; (80041b8 <get_Straj+0x1b8>)
 80040aa:	ed83 7b00 	vstr	d7, [r3]
    qf = -qf;
 80040ae:	4b43      	ldr	r3, [pc, #268]	; (80041bc <get_Straj+0x1bc>)
 80040b0:	ed93 7b00 	vldr	d7, [r3]
 80040b4:	eeb1 7b47 	vneg.f64	d7, d7
 80040b8:	4b40      	ldr	r3, [pc, #256]	; (80041bc <get_Straj+0x1bc>)
 80040ba:	ed83 7b00 	vstr	d7, [r3]
    vi = -vi;
 80040be:	4b41      	ldr	r3, [pc, #260]	; (80041c4 <get_Straj+0x1c4>)
 80040c0:	ed93 7b00 	vldr	d7, [r3]
 80040c4:	eeb1 7b47 	vneg.f64	d7, d7
 80040c8:	4b3e      	ldr	r3, [pc, #248]	; (80041c4 <get_Straj+0x1c4>)
 80040ca:	ed83 7b00 	vstr	d7, [r3]
    vf = -vf;
 80040ce:	4b3e      	ldr	r3, [pc, #248]	; (80041c8 <get_Straj+0x1c8>)
 80040d0:	ed93 7b00 	vldr	d7, [r3]
 80040d4:	eeb1 7b47 	vneg.f64	d7, d7
 80040d8:	4b3b      	ldr	r3, [pc, #236]	; (80041c8 <get_Straj+0x1c8>)
 80040da:	ed83 7b00 	vstr	d7, [r3]

    vmax = -vmin;
 80040de:	4b3b      	ldr	r3, [pc, #236]	; (80041cc <get_Straj+0x1cc>)
 80040e0:	ed93 7b00 	vldr	d7, [r3]
 80040e4:	eeb1 7b47 	vneg.f64	d7, d7
 80040e8:	4b39      	ldr	r3, [pc, #228]	; (80041d0 <get_Straj+0x1d0>)
 80040ea:	ed83 7b00 	vstr	d7, [r3]
    vmin = -vmax;
 80040ee:	4b38      	ldr	r3, [pc, #224]	; (80041d0 <get_Straj+0x1d0>)
 80040f0:	ed93 7b00 	vldr	d7, [r3]
 80040f4:	eeb1 7b47 	vneg.f64	d7, d7
 80040f8:	4b34      	ldr	r3, [pc, #208]	; (80041cc <get_Straj+0x1cc>)
 80040fa:	ed83 7b00 	vstr	d7, [r3]
    amax = -amin;
 80040fe:	4b35      	ldr	r3, [pc, #212]	; (80041d4 <get_Straj+0x1d4>)
 8004100:	ed93 7b00 	vldr	d7, [r3]
 8004104:	eeb1 7b47 	vneg.f64	d7, d7
 8004108:	4b33      	ldr	r3, [pc, #204]	; (80041d8 <get_Straj+0x1d8>)
 800410a:	ed83 7b00 	vstr	d7, [r3]
    amin = -amax;
 800410e:	4b32      	ldr	r3, [pc, #200]	; (80041d8 <get_Straj+0x1d8>)
 8004110:	ed93 7b00 	vldr	d7, [r3]
 8004114:	eeb1 7b47 	vneg.f64	d7, d7
 8004118:	4b2e      	ldr	r3, [pc, #184]	; (80041d4 <get_Straj+0x1d4>)
 800411a:	ed83 7b00 	vstr	d7, [r3]
    jmax = -jmin;
 800411e:	4b2f      	ldr	r3, [pc, #188]	; (80041dc <get_Straj+0x1dc>)
 8004120:	ed93 7b00 	vldr	d7, [r3]
 8004124:	eeb1 7b47 	vneg.f64	d7, d7
 8004128:	4b2d      	ldr	r3, [pc, #180]	; (80041e0 <get_Straj+0x1e0>)
 800412a:	ed83 7b00 	vstr	d7, [r3]
    jmin = -jmax;
 800412e:	4b2c      	ldr	r3, [pc, #176]	; (80041e0 <get_Straj+0x1e0>)
 8004130:	ed93 7b00 	vldr	d7, [r3]
 8004134:	eeb1 7b47 	vneg.f64	d7, d7
 8004138:	4b28      	ldr	r3, [pc, #160]	; (80041dc <get_Straj+0x1dc>)
 800413a:	ed83 7b00 	vstr	d7, [r3]

    alima = jmax*Tj1;
 800413e:	4b28      	ldr	r3, [pc, #160]	; (80041e0 <get_Straj+0x1e0>)
 8004140:	ed93 6b00 	vldr	d6, [r3]
 8004144:	4b15      	ldr	r3, [pc, #84]	; (800419c <get_Straj+0x19c>)
 8004146:	ed93 7b00 	vldr	d7, [r3]
 800414a:	ee26 7b07 	vmul.f64	d7, d6, d7
 800414e:	4b25      	ldr	r3, [pc, #148]	; (80041e4 <get_Straj+0x1e4>)
 8004150:	ed83 7b00 	vstr	d7, [r3]
    alimd = -jmax*Tj2;
 8004154:	4b22      	ldr	r3, [pc, #136]	; (80041e0 <get_Straj+0x1e0>)
 8004156:	ed93 7b00 	vldr	d7, [r3]
 800415a:	eeb1 6b47 	vneg.f64	d6, d7
 800415e:	4b10      	ldr	r3, [pc, #64]	; (80041a0 <get_Straj+0x1a0>)
 8004160:	ed93 7b00 	vldr	d7, [r3]
 8004164:	ee26 7b07 	vmul.f64	d7, d6, d7
 8004168:	4b1f      	ldr	r3, [pc, #124]	; (80041e8 <get_Straj+0x1e8>)
 800416a:	ed83 7b00 	vstr	d7, [r3]
    vlim = vi+(Ta-Tj1)*alima;
 800416e:	4b0e      	ldr	r3, [pc, #56]	; (80041a8 <get_Straj+0x1a8>)
 8004170:	ed93 6b00 	vldr	d6, [r3]
 8004174:	4b09      	ldr	r3, [pc, #36]	; (800419c <get_Straj+0x19c>)
 8004176:	ed93 7b00 	vldr	d7, [r3]
 800417a:	ee36 6b47 	vsub.f64	d6, d6, d7
 800417e:	4b19      	ldr	r3, [pc, #100]	; (80041e4 <get_Straj+0x1e4>)
 8004180:	ed93 7b00 	vldr	d7, [r3]
 8004184:	ee26 6b07 	vmul.f64	d6, d6, d7
 8004188:	4b0e      	ldr	r3, [pc, #56]	; (80041c4 <get_Straj+0x1c4>)
 800418a:	ed93 7b00 	vldr	d7, [r3]
 800418e:	ee36 7b07 	vadd.f64	d7, d6, d7
 8004192:	4b16      	ldr	r3, [pc, #88]	; (80041ec <get_Straj+0x1ec>)
 8004194:	ed83 7b00 	vstr	d7, [r3]
 8004198:	e06f      	b.n	800427a <get_Straj+0x27a>
 800419a:	bf00      	nop
 800419c:	24000820 	.word	0x24000820
 80041a0:	24000828 	.word	0x24000828
 80041a4:	24000830 	.word	0x24000830
 80041a8:	24000808 	.word	0x24000808
 80041ac:	24000810 	.word	0x24000810
 80041b0:	24000818 	.word	0x24000818
 80041b4:	24000800 	.word	0x24000800
 80041b8:	24000840 	.word	0x24000840
 80041bc:	24000848 	.word	0x24000848
 80041c0:	240007e0 	.word	0x240007e0
 80041c4:	24000450 	.word	0x24000450
 80041c8:	24000458 	.word	0x24000458
 80041cc:	24000448 	.word	0x24000448
 80041d0:	24000018 	.word	0x24000018
 80041d4:	24000460 	.word	0x24000460
 80041d8:	24000020 	.word	0x24000020
 80041dc:	24000440 	.word	0x24000440
 80041e0:	24000010 	.word	0x24000010
 80041e4:	240007e8 	.word	0x240007e8
 80041e8:	240007f0 	.word	0x240007f0
 80041ec:	240007f8 	.word	0x240007f8

    }else{
        jmin = -jmax;
 80041f0:	4bbc      	ldr	r3, [pc, #752]	; (80044e4 <get_Straj+0x4e4>)
 80041f2:	ed93 7b00 	vldr	d7, [r3]
 80041f6:	eeb1 7b47 	vneg.f64	d7, d7
 80041fa:	4bbb      	ldr	r3, [pc, #748]	; (80044e8 <get_Straj+0x4e8>)
 80041fc:	ed83 7b00 	vstr	d7, [r3]
        amin = -amax;
 8004200:	4bba      	ldr	r3, [pc, #744]	; (80044ec <get_Straj+0x4ec>)
 8004202:	ed93 7b00 	vldr	d7, [r3]
 8004206:	eeb1 7b47 	vneg.f64	d7, d7
 800420a:	4bb9      	ldr	r3, [pc, #740]	; (80044f0 <get_Straj+0x4f0>)
 800420c:	ed83 7b00 	vstr	d7, [r3]
        vmin = -vmax;
 8004210:	4bb8      	ldr	r3, [pc, #736]	; (80044f4 <get_Straj+0x4f4>)
 8004212:	ed93 7b00 	vldr	d7, [r3]
 8004216:	eeb1 7b47 	vneg.f64	d7, d7
 800421a:	4bb7      	ldr	r3, [pc, #732]	; (80044f8 <get_Straj+0x4f8>)
 800421c:	ed83 7b00 	vstr	d7, [r3]

        alima = jmax*Tj1;
 8004220:	4bb0      	ldr	r3, [pc, #704]	; (80044e4 <get_Straj+0x4e4>)
 8004222:	ed93 6b00 	vldr	d6, [r3]
 8004226:	4bb5      	ldr	r3, [pc, #724]	; (80044fc <get_Straj+0x4fc>)
 8004228:	ed93 7b00 	vldr	d7, [r3]
 800422c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8004230:	4bb3      	ldr	r3, [pc, #716]	; (8004500 <get_Straj+0x500>)
 8004232:	ed83 7b00 	vstr	d7, [r3]
        alimd = -jmax*Tj2;
 8004236:	4bab      	ldr	r3, [pc, #684]	; (80044e4 <get_Straj+0x4e4>)
 8004238:	ed93 7b00 	vldr	d7, [r3]
 800423c:	eeb1 6b47 	vneg.f64	d6, d7
 8004240:	4bb0      	ldr	r3, [pc, #704]	; (8004504 <get_Straj+0x504>)
 8004242:	ed93 7b00 	vldr	d7, [r3]
 8004246:	ee26 7b07 	vmul.f64	d7, d6, d7
 800424a:	4baf      	ldr	r3, [pc, #700]	; (8004508 <get_Straj+0x508>)
 800424c:	ed83 7b00 	vstr	d7, [r3]
        vlim = vi+(Ta-Tj1)*alima;
 8004250:	4bae      	ldr	r3, [pc, #696]	; (800450c <get_Straj+0x50c>)
 8004252:	ed93 6b00 	vldr	d6, [r3]
 8004256:	4ba9      	ldr	r3, [pc, #676]	; (80044fc <get_Straj+0x4fc>)
 8004258:	ed93 7b00 	vldr	d7, [r3]
 800425c:	ee36 6b47 	vsub.f64	d6, d6, d7
 8004260:	4ba7      	ldr	r3, [pc, #668]	; (8004500 <get_Straj+0x500>)
 8004262:	ed93 7b00 	vldr	d7, [r3]
 8004266:	ee26 6b07 	vmul.f64	d6, d6, d7
 800426a:	4ba9      	ldr	r3, [pc, #676]	; (8004510 <get_Straj+0x510>)
 800426c:	ed93 7b00 	vldr	d7, [r3]
 8004270:	ee36 7b07 	vadd.f64	d7, d6, d7
 8004274:	4ba7      	ldr	r3, [pc, #668]	; (8004514 <get_Straj+0x514>)
 8004276:	ed83 7b00 	vstr	d7, [r3]
    }


    //#Acceleration phase

    if (t>=0 && t<=Tj1){               //a) [0,Tj1]
 800427a:	ed97 7b06 	vldr	d7, [r7, #24]
 800427e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8004282:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004286:	db7e      	blt.n	8004386 <get_Straj+0x386>
 8004288:	4b9c      	ldr	r3, [pc, #624]	; (80044fc <get_Straj+0x4fc>)
 800428a:	ed93 7b00 	vldr	d7, [r3]
 800428e:	ed97 6b06 	vldr	d6, [r7, #24]
 8004292:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8004296:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800429a:	d874      	bhi.n	8004386 <get_Straj+0x386>
        //printf("tramo1\n");
        q = qi+vi*t+jmax*pow(t,3)/6;
 800429c:	4b9c      	ldr	r3, [pc, #624]	; (8004510 <get_Straj+0x510>)
 800429e:	ed93 6b00 	vldr	d6, [r3]
 80042a2:	ed97 7b06 	vldr	d7, [r7, #24]
 80042a6:	ee26 6b07 	vmul.f64	d6, d6, d7
 80042aa:	4b9b      	ldr	r3, [pc, #620]	; (8004518 <get_Straj+0x518>)
 80042ac:	ed93 7b00 	vldr	d7, [r3]
 80042b0:	ee36 8b07 	vadd.f64	d8, d6, d7
 80042b4:	eeb0 1b08 	vmov.f64	d1, #8	; 0x40400000  3.0
 80042b8:	ed97 0b06 	vldr	d0, [r7, #24]
 80042bc:	f00c fc70 	bl	8010ba0 <pow>
 80042c0:	eeb0 6b40 	vmov.f64	d6, d0
 80042c4:	4b87      	ldr	r3, [pc, #540]	; (80044e4 <get_Straj+0x4e4>)
 80042c6:	ed93 7b00 	vldr	d7, [r3]
 80042ca:	ee26 6b07 	vmul.f64	d6, d6, d7
 80042ce:	eeb1 5b08 	vmov.f64	d5, #24	; 0x40c00000  6.0
 80042d2:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80042d6:	ee38 7b07 	vadd.f64	d7, d8, d7
 80042da:	4b90      	ldr	r3, [pc, #576]	; (800451c <get_Straj+0x51c>)
 80042dc:	ed83 7b00 	vstr	d7, [r3]
        qd = vi+jmax*pow(t,2)/2;
 80042e0:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 80042e4:	ed97 0b06 	vldr	d0, [r7, #24]
 80042e8:	f00c fc5a 	bl	8010ba0 <pow>
 80042ec:	eeb0 6b40 	vmov.f64	d6, d0
 80042f0:	4b7c      	ldr	r3, [pc, #496]	; (80044e4 <get_Straj+0x4e4>)
 80042f2:	ed93 7b00 	vldr	d7, [r3]
 80042f6:	ee26 7b07 	vmul.f64	d7, d6, d7
 80042fa:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 80042fe:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8004302:	4b83      	ldr	r3, [pc, #524]	; (8004510 <get_Straj+0x510>)
 8004304:	ed93 7b00 	vldr	d7, [r3]
 8004308:	ee36 7b07 	vadd.f64	d7, d6, d7
 800430c:	4b84      	ldr	r3, [pc, #528]	; (8004520 <get_Straj+0x520>)
 800430e:	ed83 7b00 	vstr	d7, [r3]
        qdd = jmax*t;
 8004312:	4b74      	ldr	r3, [pc, #464]	; (80044e4 <get_Straj+0x4e4>)
 8004314:	ed93 6b00 	vldr	d6, [r3]
 8004318:	ed97 7b06 	vldr	d7, [r7, #24]
 800431c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8004320:	4b80      	ldr	r3, [pc, #512]	; (8004524 <get_Straj+0x524>)
 8004322:	ed83 7b00 	vstr	d7, [r3]
        qddd = jmax;
 8004326:	4b6f      	ldr	r3, [pc, #444]	; (80044e4 <get_Straj+0x4e4>)
 8004328:	e9d3 2300 	ldrd	r2, r3, [r3]
 800432c:	497e      	ldr	r1, [pc, #504]	; (8004528 <get_Straj+0x528>)
 800432e:	e9c1 2300 	strd	r2, r3, [r1]
        if (flagInv){
 8004332:	4b7e      	ldr	r3, [pc, #504]	; (800452c <get_Straj+0x52c>)
 8004334:	781b      	ldrb	r3, [r3, #0]
 8004336:	2b00      	cmp	r3, #0
 8004338:	f000 84fb 	beq.w	8004d32 <get_Straj+0xd32>
            q=-q; qd=-qd; qdd=-qdd; qddd=-qddd;
 800433c:	4b77      	ldr	r3, [pc, #476]	; (800451c <get_Straj+0x51c>)
 800433e:	ed93 7b00 	vldr	d7, [r3]
 8004342:	eeb1 7b47 	vneg.f64	d7, d7
 8004346:	4b75      	ldr	r3, [pc, #468]	; (800451c <get_Straj+0x51c>)
 8004348:	ed83 7b00 	vstr	d7, [r3]
 800434c:	4b74      	ldr	r3, [pc, #464]	; (8004520 <get_Straj+0x520>)
 800434e:	ed93 7b00 	vldr	d7, [r3]
 8004352:	eeb1 7b47 	vneg.f64	d7, d7
 8004356:	4b72      	ldr	r3, [pc, #456]	; (8004520 <get_Straj+0x520>)
 8004358:	ed83 7b00 	vstr	d7, [r3]
 800435c:	4b71      	ldr	r3, [pc, #452]	; (8004524 <get_Straj+0x524>)
 800435e:	ed93 7b00 	vldr	d7, [r3]
 8004362:	eeb1 7b47 	vneg.f64	d7, d7
 8004366:	4b6f      	ldr	r3, [pc, #444]	; (8004524 <get_Straj+0x524>)
 8004368:	ed83 7b00 	vstr	d7, [r3]
 800436c:	4b6e      	ldr	r3, [pc, #440]	; (8004528 <get_Straj+0x528>)
 800436e:	ed93 7b00 	vldr	d7, [r3]
 8004372:	eeb1 7b47 	vneg.f64	d7, d7
 8004376:	4b6c      	ldr	r3, [pc, #432]	; (8004528 <get_Straj+0x528>)
 8004378:	ed83 7b00 	vstr	d7, [r3]
            flagInv = false;
 800437c:	4b6b      	ldr	r3, [pc, #428]	; (800452c <get_Straj+0x52c>)
 800437e:	2200      	movs	r2, #0
 8004380:	701a      	strb	r2, [r3, #0]
        if (flagInv){
 8004382:	f000 bcd6 	b.w	8004d32 <get_Straj+0xd32>
        }

    } else if (t>Tj1 && t<=Ta-Tj1){   //b) [Tj1,Ta-Tj1]
 8004386:	4b5d      	ldr	r3, [pc, #372]	; (80044fc <get_Straj+0x4fc>)
 8004388:	ed93 7b00 	vldr	d7, [r3]
 800438c:	ed97 6b06 	vldr	d6, [r7, #24]
 8004390:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8004394:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004398:	f340 80ca 	ble.w	8004530 <get_Straj+0x530>
 800439c:	4b5b      	ldr	r3, [pc, #364]	; (800450c <get_Straj+0x50c>)
 800439e:	ed93 6b00 	vldr	d6, [r3]
 80043a2:	4b56      	ldr	r3, [pc, #344]	; (80044fc <get_Straj+0x4fc>)
 80043a4:	ed93 7b00 	vldr	d7, [r3]
 80043a8:	ee36 7b47 	vsub.f64	d7, d6, d7
 80043ac:	ed97 6b06 	vldr	d6, [r7, #24]
 80043b0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80043b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043b8:	f200 80ba 	bhi.w	8004530 <get_Straj+0x530>
        //printf("tramo2\n");
        q = qi+vi*t+(alima/6)*(3*pow(t,2)-3*Tj1*t+pow(Tj1,2));
 80043bc:	4b54      	ldr	r3, [pc, #336]	; (8004510 <get_Straj+0x510>)
 80043be:	ed93 6b00 	vldr	d6, [r3]
 80043c2:	ed97 7b06 	vldr	d7, [r7, #24]
 80043c6:	ee26 6b07 	vmul.f64	d6, d6, d7
 80043ca:	4b53      	ldr	r3, [pc, #332]	; (8004518 <get_Straj+0x518>)
 80043cc:	ed93 7b00 	vldr	d7, [r3]
 80043d0:	ee36 8b07 	vadd.f64	d8, d6, d7
 80043d4:	4b4a      	ldr	r3, [pc, #296]	; (8004500 <get_Straj+0x500>)
 80043d6:	ed93 7b00 	vldr	d7, [r3]
 80043da:	eeb1 6b08 	vmov.f64	d6, #24	; 0x40c00000  6.0
 80043de:	ee87 9b06 	vdiv.f64	d9, d7, d6
 80043e2:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 80043e6:	ed97 0b06 	vldr	d0, [r7, #24]
 80043ea:	f00c fbd9 	bl	8010ba0 <pow>
 80043ee:	eeb0 7b40 	vmov.f64	d7, d0
 80043f2:	eeb0 6b08 	vmov.f64	d6, #8	; 0x40400000  3.0
 80043f6:	ee27 6b06 	vmul.f64	d6, d7, d6
 80043fa:	4b40      	ldr	r3, [pc, #256]	; (80044fc <get_Straj+0x4fc>)
 80043fc:	ed93 7b00 	vldr	d7, [r3]
 8004400:	eeb0 5b08 	vmov.f64	d5, #8	; 0x40400000  3.0
 8004404:	ee27 5b05 	vmul.f64	d5, d7, d5
 8004408:	ed97 7b06 	vldr	d7, [r7, #24]
 800440c:	ee25 7b07 	vmul.f64	d7, d5, d7
 8004410:	ee36 ab47 	vsub.f64	d10, d6, d7
 8004414:	4b39      	ldr	r3, [pc, #228]	; (80044fc <get_Straj+0x4fc>)
 8004416:	ed93 7b00 	vldr	d7, [r3]
 800441a:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 800441e:	eeb0 0b47 	vmov.f64	d0, d7
 8004422:	f00c fbbd 	bl	8010ba0 <pow>
 8004426:	eeb0 7b40 	vmov.f64	d7, d0
 800442a:	ee3a 7b07 	vadd.f64	d7, d10, d7
 800442e:	ee29 7b07 	vmul.f64	d7, d9, d7
 8004432:	ee38 7b07 	vadd.f64	d7, d8, d7
 8004436:	4b39      	ldr	r3, [pc, #228]	; (800451c <get_Straj+0x51c>)
 8004438:	ed83 7b00 	vstr	d7, [r3]
        qd = vi+amax*(t-Tj1/2);
 800443c:	4b2f      	ldr	r3, [pc, #188]	; (80044fc <get_Straj+0x4fc>)
 800443e:	ed93 6b00 	vldr	d6, [r3]
 8004442:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 8004446:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800444a:	ed97 6b06 	vldr	d6, [r7, #24]
 800444e:	ee36 6b47 	vsub.f64	d6, d6, d7
 8004452:	4b26      	ldr	r3, [pc, #152]	; (80044ec <get_Straj+0x4ec>)
 8004454:	ed93 7b00 	vldr	d7, [r3]
 8004458:	ee26 6b07 	vmul.f64	d6, d6, d7
 800445c:	4b2c      	ldr	r3, [pc, #176]	; (8004510 <get_Straj+0x510>)
 800445e:	ed93 7b00 	vldr	d7, [r3]
 8004462:	ee36 7b07 	vadd.f64	d7, d6, d7
 8004466:	4b2e      	ldr	r3, [pc, #184]	; (8004520 <get_Straj+0x520>)
 8004468:	ed83 7b00 	vstr	d7, [r3]
        qdd = jmax*Tj1;
 800446c:	4b1d      	ldr	r3, [pc, #116]	; (80044e4 <get_Straj+0x4e4>)
 800446e:	ed93 6b00 	vldr	d6, [r3]
 8004472:	4b22      	ldr	r3, [pc, #136]	; (80044fc <get_Straj+0x4fc>)
 8004474:	ed93 7b00 	vldr	d7, [r3]
 8004478:	ee26 7b07 	vmul.f64	d7, d6, d7
 800447c:	4b29      	ldr	r3, [pc, #164]	; (8004524 <get_Straj+0x524>)
 800447e:	ed83 7b00 	vstr	d7, [r3]
        qddd = 0;
 8004482:	4929      	ldr	r1, [pc, #164]	; (8004528 <get_Straj+0x528>)
 8004484:	f04f 0200 	mov.w	r2, #0
 8004488:	f04f 0300 	mov.w	r3, #0
 800448c:	e9c1 2300 	strd	r2, r3, [r1]

        if (flagInv){
 8004490:	4b26      	ldr	r3, [pc, #152]	; (800452c <get_Straj+0x52c>)
 8004492:	781b      	ldrb	r3, [r3, #0]
 8004494:	2b00      	cmp	r3, #0
 8004496:	f000 844c 	beq.w	8004d32 <get_Straj+0xd32>
            q=-q; qd=-qd; qdd=-qdd; qddd=-qddd;
 800449a:	4b20      	ldr	r3, [pc, #128]	; (800451c <get_Straj+0x51c>)
 800449c:	ed93 7b00 	vldr	d7, [r3]
 80044a0:	eeb1 7b47 	vneg.f64	d7, d7
 80044a4:	4b1d      	ldr	r3, [pc, #116]	; (800451c <get_Straj+0x51c>)
 80044a6:	ed83 7b00 	vstr	d7, [r3]
 80044aa:	4b1d      	ldr	r3, [pc, #116]	; (8004520 <get_Straj+0x520>)
 80044ac:	ed93 7b00 	vldr	d7, [r3]
 80044b0:	eeb1 7b47 	vneg.f64	d7, d7
 80044b4:	4b1a      	ldr	r3, [pc, #104]	; (8004520 <get_Straj+0x520>)
 80044b6:	ed83 7b00 	vstr	d7, [r3]
 80044ba:	4b1a      	ldr	r3, [pc, #104]	; (8004524 <get_Straj+0x524>)
 80044bc:	ed93 7b00 	vldr	d7, [r3]
 80044c0:	eeb1 7b47 	vneg.f64	d7, d7
 80044c4:	4b17      	ldr	r3, [pc, #92]	; (8004524 <get_Straj+0x524>)
 80044c6:	ed83 7b00 	vstr	d7, [r3]
 80044ca:	4b17      	ldr	r3, [pc, #92]	; (8004528 <get_Straj+0x528>)
 80044cc:	ed93 7b00 	vldr	d7, [r3]
 80044d0:	eeb1 7b47 	vneg.f64	d7, d7
 80044d4:	4b14      	ldr	r3, [pc, #80]	; (8004528 <get_Straj+0x528>)
 80044d6:	ed83 7b00 	vstr	d7, [r3]
            flagInv = false;
 80044da:	4b14      	ldr	r3, [pc, #80]	; (800452c <get_Straj+0x52c>)
 80044dc:	2200      	movs	r2, #0
 80044de:	701a      	strb	r2, [r3, #0]
        if (flagInv){
 80044e0:	f000 bc27 	b.w	8004d32 <get_Straj+0xd32>
 80044e4:	24000010 	.word	0x24000010
 80044e8:	24000440 	.word	0x24000440
 80044ec:	24000020 	.word	0x24000020
 80044f0:	24000460 	.word	0x24000460
 80044f4:	24000018 	.word	0x24000018
 80044f8:	24000448 	.word	0x24000448
 80044fc:	24000820 	.word	0x24000820
 8004500:	240007e8 	.word	0x240007e8
 8004504:	24000828 	.word	0x24000828
 8004508:	240007f0 	.word	0x240007f0
 800450c:	24000808 	.word	0x24000808
 8004510:	24000450 	.word	0x24000450
 8004514:	240007f8 	.word	0x240007f8
 8004518:	24000840 	.word	0x24000840
 800451c:	24000420 	.word	0x24000420
 8004520:	24000428 	.word	0x24000428
 8004524:	24000430 	.word	0x24000430
 8004528:	24000438 	.word	0x24000438
 800452c:	240007e0 	.word	0x240007e0
        }

    } else if (t>Ta-Tj1 && t<=Ta){    //c) [Ta-Tj1,Ta]
 8004530:	4b9c      	ldr	r3, [pc, #624]	; (80047a4 <get_Straj+0x7a4>)
 8004532:	ed93 6b00 	vldr	d6, [r3]
 8004536:	4b9c      	ldr	r3, [pc, #624]	; (80047a8 <get_Straj+0x7a8>)
 8004538:	ed93 7b00 	vldr	d7, [r3]
 800453c:	ee36 7b47 	vsub.f64	d7, d6, d7
 8004540:	ed97 6b06 	vldr	d6, [r7, #24]
 8004544:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8004548:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800454c:	f340 80ac 	ble.w	80046a8 <get_Straj+0x6a8>
 8004550:	4b94      	ldr	r3, [pc, #592]	; (80047a4 <get_Straj+0x7a4>)
 8004552:	ed93 7b00 	vldr	d7, [r3]
 8004556:	ed97 6b06 	vldr	d6, [r7, #24]
 800455a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800455e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004562:	f200 80a1 	bhi.w	80046a8 <get_Straj+0x6a8>
        //printf("tramo3\n");
        q = qi+(vlim+vi)*Ta/2-vlim*(Ta-t)-jmin*pow(Ta-t,3)/6;
 8004566:	4b91      	ldr	r3, [pc, #580]	; (80047ac <get_Straj+0x7ac>)
 8004568:	ed93 6b00 	vldr	d6, [r3]
 800456c:	4b90      	ldr	r3, [pc, #576]	; (80047b0 <get_Straj+0x7b0>)
 800456e:	ed93 7b00 	vldr	d7, [r3]
 8004572:	ee36 6b07 	vadd.f64	d6, d6, d7
 8004576:	4b8b      	ldr	r3, [pc, #556]	; (80047a4 <get_Straj+0x7a4>)
 8004578:	ed93 7b00 	vldr	d7, [r3]
 800457c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8004580:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 8004584:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8004588:	4b8a      	ldr	r3, [pc, #552]	; (80047b4 <get_Straj+0x7b4>)
 800458a:	ed93 7b00 	vldr	d7, [r3]
 800458e:	ee36 6b07 	vadd.f64	d6, d6, d7
 8004592:	4b84      	ldr	r3, [pc, #528]	; (80047a4 <get_Straj+0x7a4>)
 8004594:	ed93 5b00 	vldr	d5, [r3]
 8004598:	ed97 7b06 	vldr	d7, [r7, #24]
 800459c:	ee35 5b47 	vsub.f64	d5, d5, d7
 80045a0:	4b82      	ldr	r3, [pc, #520]	; (80047ac <get_Straj+0x7ac>)
 80045a2:	ed93 7b00 	vldr	d7, [r3]
 80045a6:	ee25 7b07 	vmul.f64	d7, d5, d7
 80045aa:	ee36 8b47 	vsub.f64	d8, d6, d7
 80045ae:	4b7d      	ldr	r3, [pc, #500]	; (80047a4 <get_Straj+0x7a4>)
 80045b0:	ed93 6b00 	vldr	d6, [r3]
 80045b4:	ed97 7b06 	vldr	d7, [r7, #24]
 80045b8:	ee36 7b47 	vsub.f64	d7, d6, d7
 80045bc:	eeb0 1b08 	vmov.f64	d1, #8	; 0x40400000  3.0
 80045c0:	eeb0 0b47 	vmov.f64	d0, d7
 80045c4:	f00c faec 	bl	8010ba0 <pow>
 80045c8:	eeb0 6b40 	vmov.f64	d6, d0
 80045cc:	4b7a      	ldr	r3, [pc, #488]	; (80047b8 <get_Straj+0x7b8>)
 80045ce:	ed93 7b00 	vldr	d7, [r3]
 80045d2:	ee26 6b07 	vmul.f64	d6, d6, d7
 80045d6:	eeb1 5b08 	vmov.f64	d5, #24	; 0x40c00000  6.0
 80045da:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80045de:	ee38 7b47 	vsub.f64	d7, d8, d7
 80045e2:	4b76      	ldr	r3, [pc, #472]	; (80047bc <get_Straj+0x7bc>)
 80045e4:	ed83 7b00 	vstr	d7, [r3]
        qd = vmax+jmin*pow(Ta-t,2)/2;
 80045e8:	4b6e      	ldr	r3, [pc, #440]	; (80047a4 <get_Straj+0x7a4>)
 80045ea:	ed93 6b00 	vldr	d6, [r3]
 80045ee:	ed97 7b06 	vldr	d7, [r7, #24]
 80045f2:	ee36 7b47 	vsub.f64	d7, d6, d7
 80045f6:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 80045fa:	eeb0 0b47 	vmov.f64	d0, d7
 80045fe:	f00c facf 	bl	8010ba0 <pow>
 8004602:	eeb0 6b40 	vmov.f64	d6, d0
 8004606:	4b6c      	ldr	r3, [pc, #432]	; (80047b8 <get_Straj+0x7b8>)
 8004608:	ed93 7b00 	vldr	d7, [r3]
 800460c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8004610:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 8004614:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8004618:	4b69      	ldr	r3, [pc, #420]	; (80047c0 <get_Straj+0x7c0>)
 800461a:	ed93 7b00 	vldr	d7, [r3]
 800461e:	ee36 7b07 	vadd.f64	d7, d6, d7
 8004622:	4b68      	ldr	r3, [pc, #416]	; (80047c4 <get_Straj+0x7c4>)
 8004624:	ed83 7b00 	vstr	d7, [r3]
        qdd = -jmin*(Ta-t);
 8004628:	4b63      	ldr	r3, [pc, #396]	; (80047b8 <get_Straj+0x7b8>)
 800462a:	ed93 7b00 	vldr	d7, [r3]
 800462e:	eeb1 6b47 	vneg.f64	d6, d7
 8004632:	4b5c      	ldr	r3, [pc, #368]	; (80047a4 <get_Straj+0x7a4>)
 8004634:	ed93 5b00 	vldr	d5, [r3]
 8004638:	ed97 7b06 	vldr	d7, [r7, #24]
 800463c:	ee35 7b47 	vsub.f64	d7, d5, d7
 8004640:	ee26 7b07 	vmul.f64	d7, d6, d7
 8004644:	4b60      	ldr	r3, [pc, #384]	; (80047c8 <get_Straj+0x7c8>)
 8004646:	ed83 7b00 	vstr	d7, [r3]
        qddd = jmin;
 800464a:	4b5b      	ldr	r3, [pc, #364]	; (80047b8 <get_Straj+0x7b8>)
 800464c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004650:	495e      	ldr	r1, [pc, #376]	; (80047cc <get_Straj+0x7cc>)
 8004652:	e9c1 2300 	strd	r2, r3, [r1]
        if (flagInv){
 8004656:	4b5e      	ldr	r3, [pc, #376]	; (80047d0 <get_Straj+0x7d0>)
 8004658:	781b      	ldrb	r3, [r3, #0]
 800465a:	2b00      	cmp	r3, #0
 800465c:	f000 8369 	beq.w	8004d32 <get_Straj+0xd32>
            q=-q; qd=-qd; qdd=-qdd; qddd=-qddd;
 8004660:	4b56      	ldr	r3, [pc, #344]	; (80047bc <get_Straj+0x7bc>)
 8004662:	ed93 7b00 	vldr	d7, [r3]
 8004666:	eeb1 7b47 	vneg.f64	d7, d7
 800466a:	4b54      	ldr	r3, [pc, #336]	; (80047bc <get_Straj+0x7bc>)
 800466c:	ed83 7b00 	vstr	d7, [r3]
 8004670:	4b54      	ldr	r3, [pc, #336]	; (80047c4 <get_Straj+0x7c4>)
 8004672:	ed93 7b00 	vldr	d7, [r3]
 8004676:	eeb1 7b47 	vneg.f64	d7, d7
 800467a:	4b52      	ldr	r3, [pc, #328]	; (80047c4 <get_Straj+0x7c4>)
 800467c:	ed83 7b00 	vstr	d7, [r3]
 8004680:	4b51      	ldr	r3, [pc, #324]	; (80047c8 <get_Straj+0x7c8>)
 8004682:	ed93 7b00 	vldr	d7, [r3]
 8004686:	eeb1 7b47 	vneg.f64	d7, d7
 800468a:	4b4f      	ldr	r3, [pc, #316]	; (80047c8 <get_Straj+0x7c8>)
 800468c:	ed83 7b00 	vstr	d7, [r3]
 8004690:	4b4e      	ldr	r3, [pc, #312]	; (80047cc <get_Straj+0x7cc>)
 8004692:	ed93 7b00 	vldr	d7, [r3]
 8004696:	eeb1 7b47 	vneg.f64	d7, d7
 800469a:	4b4c      	ldr	r3, [pc, #304]	; (80047cc <get_Straj+0x7cc>)
 800469c:	ed83 7b00 	vstr	d7, [r3]
            flagInv = false;
 80046a0:	4b4b      	ldr	r3, [pc, #300]	; (80047d0 <get_Straj+0x7d0>)
 80046a2:	2200      	movs	r2, #0
 80046a4:	701a      	strb	r2, [r3, #0]
        if (flagInv){
 80046a6:	e344      	b.n	8004d32 <get_Straj+0xd32>
        }
    }

    /*-------------Constant phase ----------------*/
    else if (t>Ta && t<=Ta+Tv){
 80046a8:	4b3e      	ldr	r3, [pc, #248]	; (80047a4 <get_Straj+0x7a4>)
 80046aa:	ed93 7b00 	vldr	d7, [r3]
 80046ae:	ed97 6b06 	vldr	d6, [r7, #24]
 80046b2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80046b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046ba:	f340 808d 	ble.w	80047d8 <get_Straj+0x7d8>
 80046be:	4b39      	ldr	r3, [pc, #228]	; (80047a4 <get_Straj+0x7a4>)
 80046c0:	ed93 6b00 	vldr	d6, [r3]
 80046c4:	4b43      	ldr	r3, [pc, #268]	; (80047d4 <get_Straj+0x7d4>)
 80046c6:	ed93 7b00 	vldr	d7, [r3]
 80046ca:	ee36 7b07 	vadd.f64	d7, d6, d7
 80046ce:	ed97 6b06 	vldr	d6, [r7, #24]
 80046d2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80046d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046da:	d87d      	bhi.n	80047d8 <get_Straj+0x7d8>
        //printf("tramo4\n");
        q = qi+(vlim+vi)*Ta/2+vlim*(t-Ta);
 80046dc:	4b33      	ldr	r3, [pc, #204]	; (80047ac <get_Straj+0x7ac>)
 80046de:	ed93 6b00 	vldr	d6, [r3]
 80046e2:	4b33      	ldr	r3, [pc, #204]	; (80047b0 <get_Straj+0x7b0>)
 80046e4:	ed93 7b00 	vldr	d7, [r3]
 80046e8:	ee36 6b07 	vadd.f64	d6, d6, d7
 80046ec:	4b2d      	ldr	r3, [pc, #180]	; (80047a4 <get_Straj+0x7a4>)
 80046ee:	ed93 7b00 	vldr	d7, [r3]
 80046f2:	ee26 7b07 	vmul.f64	d7, d6, d7
 80046f6:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 80046fa:	ee87 6b05 	vdiv.f64	d6, d7, d5
 80046fe:	4b2d      	ldr	r3, [pc, #180]	; (80047b4 <get_Straj+0x7b4>)
 8004700:	ed93 7b00 	vldr	d7, [r3]
 8004704:	ee36 6b07 	vadd.f64	d6, d6, d7
 8004708:	4b26      	ldr	r3, [pc, #152]	; (80047a4 <get_Straj+0x7a4>)
 800470a:	ed93 7b00 	vldr	d7, [r3]
 800470e:	ed97 5b06 	vldr	d5, [r7, #24]
 8004712:	ee35 5b47 	vsub.f64	d5, d5, d7
 8004716:	4b25      	ldr	r3, [pc, #148]	; (80047ac <get_Straj+0x7ac>)
 8004718:	ed93 7b00 	vldr	d7, [r3]
 800471c:	ee25 7b07 	vmul.f64	d7, d5, d7
 8004720:	ee36 7b07 	vadd.f64	d7, d6, d7
 8004724:	4b25      	ldr	r3, [pc, #148]	; (80047bc <get_Straj+0x7bc>)
 8004726:	ed83 7b00 	vstr	d7, [r3]
        qd = vmax;
 800472a:	4b25      	ldr	r3, [pc, #148]	; (80047c0 <get_Straj+0x7c0>)
 800472c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004730:	4924      	ldr	r1, [pc, #144]	; (80047c4 <get_Straj+0x7c4>)
 8004732:	e9c1 2300 	strd	r2, r3, [r1]
        qdd = 0;
 8004736:	4924      	ldr	r1, [pc, #144]	; (80047c8 <get_Straj+0x7c8>)
 8004738:	f04f 0200 	mov.w	r2, #0
 800473c:	f04f 0300 	mov.w	r3, #0
 8004740:	e9c1 2300 	strd	r2, r3, [r1]
        qddd = 0;
 8004744:	4921      	ldr	r1, [pc, #132]	; (80047cc <get_Straj+0x7cc>)
 8004746:	f04f 0200 	mov.w	r2, #0
 800474a:	f04f 0300 	mov.w	r3, #0
 800474e:	e9c1 2300 	strd	r2, r3, [r1]
        if (flagInv){
 8004752:	4b1f      	ldr	r3, [pc, #124]	; (80047d0 <get_Straj+0x7d0>)
 8004754:	781b      	ldrb	r3, [r3, #0]
 8004756:	2b00      	cmp	r3, #0
 8004758:	f000 82eb 	beq.w	8004d32 <get_Straj+0xd32>
            q=-q; qd=-qd; qdd=-qdd; qddd=-qddd;
 800475c:	4b17      	ldr	r3, [pc, #92]	; (80047bc <get_Straj+0x7bc>)
 800475e:	ed93 7b00 	vldr	d7, [r3]
 8004762:	eeb1 7b47 	vneg.f64	d7, d7
 8004766:	4b15      	ldr	r3, [pc, #84]	; (80047bc <get_Straj+0x7bc>)
 8004768:	ed83 7b00 	vstr	d7, [r3]
 800476c:	4b15      	ldr	r3, [pc, #84]	; (80047c4 <get_Straj+0x7c4>)
 800476e:	ed93 7b00 	vldr	d7, [r3]
 8004772:	eeb1 7b47 	vneg.f64	d7, d7
 8004776:	4b13      	ldr	r3, [pc, #76]	; (80047c4 <get_Straj+0x7c4>)
 8004778:	ed83 7b00 	vstr	d7, [r3]
 800477c:	4b12      	ldr	r3, [pc, #72]	; (80047c8 <get_Straj+0x7c8>)
 800477e:	ed93 7b00 	vldr	d7, [r3]
 8004782:	eeb1 7b47 	vneg.f64	d7, d7
 8004786:	4b10      	ldr	r3, [pc, #64]	; (80047c8 <get_Straj+0x7c8>)
 8004788:	ed83 7b00 	vstr	d7, [r3]
 800478c:	4b0f      	ldr	r3, [pc, #60]	; (80047cc <get_Straj+0x7cc>)
 800478e:	ed93 7b00 	vldr	d7, [r3]
 8004792:	eeb1 7b47 	vneg.f64	d7, d7
 8004796:	4b0d      	ldr	r3, [pc, #52]	; (80047cc <get_Straj+0x7cc>)
 8004798:	ed83 7b00 	vstr	d7, [r3]
            flagInv = false;
 800479c:	4b0c      	ldr	r3, [pc, #48]	; (80047d0 <get_Straj+0x7d0>)
 800479e:	2200      	movs	r2, #0
 80047a0:	701a      	strb	r2, [r3, #0]
        if (flagInv){
 80047a2:	e2c6      	b.n	8004d32 <get_Straj+0xd32>
 80047a4:	24000808 	.word	0x24000808
 80047a8:	24000820 	.word	0x24000820
 80047ac:	240007f8 	.word	0x240007f8
 80047b0:	24000450 	.word	0x24000450
 80047b4:	24000840 	.word	0x24000840
 80047b8:	24000440 	.word	0x24000440
 80047bc:	24000420 	.word	0x24000420
 80047c0:	24000018 	.word	0x24000018
 80047c4:	24000428 	.word	0x24000428
 80047c8:	24000430 	.word	0x24000430
 80047cc:	24000438 	.word	0x24000438
 80047d0:	240007e0 	.word	0x240007e0
 80047d4:	24000818 	.word	0x24000818
        }
    }
    /*-------------Dese phase ----------------*/

    else if (t>=T-Td && t<=T-Td+Tj2){
 80047d8:	4b6c      	ldr	r3, [pc, #432]	; (800498c <get_Straj+0x98c>)
 80047da:	ed93 6b00 	vldr	d6, [r3]
 80047de:	4b6c      	ldr	r3, [pc, #432]	; (8004990 <get_Straj+0x990>)
 80047e0:	ed93 7b00 	vldr	d7, [r3]
 80047e4:	ee36 7b47 	vsub.f64	d7, d6, d7
 80047e8:	ed97 6b06 	vldr	d6, [r7, #24]
 80047ec:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80047f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047f4:	f2c0 80e4 	blt.w	80049c0 <get_Straj+0x9c0>
 80047f8:	4b64      	ldr	r3, [pc, #400]	; (800498c <get_Straj+0x98c>)
 80047fa:	ed93 6b00 	vldr	d6, [r3]
 80047fe:	4b64      	ldr	r3, [pc, #400]	; (8004990 <get_Straj+0x990>)
 8004800:	ed93 7b00 	vldr	d7, [r3]
 8004804:	ee36 6b47 	vsub.f64	d6, d6, d7
 8004808:	4b62      	ldr	r3, [pc, #392]	; (8004994 <get_Straj+0x994>)
 800480a:	ed93 7b00 	vldr	d7, [r3]
 800480e:	ee36 7b07 	vadd.f64	d7, d6, d7
 8004812:	ed97 6b06 	vldr	d6, [r7, #24]
 8004816:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800481a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800481e:	f200 80cf 	bhi.w	80049c0 <get_Straj+0x9c0>
        //printf("tramo5\n");
        q=qf-(vlim+vf)*Td/2+vlim*(t-T+Td)-jmax*(pow(t-T+Td,3)/6);
 8004822:	4b5d      	ldr	r3, [pc, #372]	; (8004998 <get_Straj+0x998>)
 8004824:	ed93 6b00 	vldr	d6, [r3]
 8004828:	4b5c      	ldr	r3, [pc, #368]	; (800499c <get_Straj+0x99c>)
 800482a:	ed93 5b00 	vldr	d5, [r3]
 800482e:	4b5c      	ldr	r3, [pc, #368]	; (80049a0 <get_Straj+0x9a0>)
 8004830:	ed93 7b00 	vldr	d7, [r3]
 8004834:	ee35 5b07 	vadd.f64	d5, d5, d7
 8004838:	4b55      	ldr	r3, [pc, #340]	; (8004990 <get_Straj+0x990>)
 800483a:	ed93 7b00 	vldr	d7, [r3]
 800483e:	ee25 5b07 	vmul.f64	d5, d5, d7
 8004842:	eeb0 4b00 	vmov.f64	d4, #0	; 0x40000000  2.0
 8004846:	ee85 7b04 	vdiv.f64	d7, d5, d4
 800484a:	ee36 6b47 	vsub.f64	d6, d6, d7
 800484e:	4b4f      	ldr	r3, [pc, #316]	; (800498c <get_Straj+0x98c>)
 8004850:	ed93 7b00 	vldr	d7, [r3]
 8004854:	ed97 5b06 	vldr	d5, [r7, #24]
 8004858:	ee35 5b47 	vsub.f64	d5, d5, d7
 800485c:	4b4c      	ldr	r3, [pc, #304]	; (8004990 <get_Straj+0x990>)
 800485e:	ed93 7b00 	vldr	d7, [r3]
 8004862:	ee35 5b07 	vadd.f64	d5, d5, d7
 8004866:	4b4d      	ldr	r3, [pc, #308]	; (800499c <get_Straj+0x99c>)
 8004868:	ed93 7b00 	vldr	d7, [r3]
 800486c:	ee25 7b07 	vmul.f64	d7, d5, d7
 8004870:	ee36 8b07 	vadd.f64	d8, d6, d7
 8004874:	4b45      	ldr	r3, [pc, #276]	; (800498c <get_Straj+0x98c>)
 8004876:	ed93 7b00 	vldr	d7, [r3]
 800487a:	ed97 6b06 	vldr	d6, [r7, #24]
 800487e:	ee36 6b47 	vsub.f64	d6, d6, d7
 8004882:	4b43      	ldr	r3, [pc, #268]	; (8004990 <get_Straj+0x990>)
 8004884:	ed93 7b00 	vldr	d7, [r3]
 8004888:	ee36 7b07 	vadd.f64	d7, d6, d7
 800488c:	eeb0 1b08 	vmov.f64	d1, #8	; 0x40400000  3.0
 8004890:	eeb0 0b47 	vmov.f64	d0, d7
 8004894:	f00c f984 	bl	8010ba0 <pow>
 8004898:	eeb0 7b40 	vmov.f64	d7, d0
 800489c:	eeb1 5b08 	vmov.f64	d5, #24	; 0x40c00000  6.0
 80048a0:	ee87 6b05 	vdiv.f64	d6, d7, d5
 80048a4:	4b3f      	ldr	r3, [pc, #252]	; (80049a4 <get_Straj+0x9a4>)
 80048a6:	ed93 7b00 	vldr	d7, [r3]
 80048aa:	ee26 7b07 	vmul.f64	d7, d6, d7
 80048ae:	ee38 7b47 	vsub.f64	d7, d8, d7
 80048b2:	4b3d      	ldr	r3, [pc, #244]	; (80049a8 <get_Straj+0x9a8>)
 80048b4:	ed83 7b00 	vstr	d7, [r3]
        qd=vlim-jmax*(pow(t-T+Td,2)/2);
 80048b8:	4b38      	ldr	r3, [pc, #224]	; (800499c <get_Straj+0x99c>)
 80048ba:	ed93 8b00 	vldr	d8, [r3]
 80048be:	4b33      	ldr	r3, [pc, #204]	; (800498c <get_Straj+0x98c>)
 80048c0:	ed93 7b00 	vldr	d7, [r3]
 80048c4:	ed97 6b06 	vldr	d6, [r7, #24]
 80048c8:	ee36 6b47 	vsub.f64	d6, d6, d7
 80048cc:	4b30      	ldr	r3, [pc, #192]	; (8004990 <get_Straj+0x990>)
 80048ce:	ed93 7b00 	vldr	d7, [r3]
 80048d2:	ee36 7b07 	vadd.f64	d7, d6, d7
 80048d6:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 80048da:	eeb0 0b47 	vmov.f64	d0, d7
 80048de:	f00c f95f 	bl	8010ba0 <pow>
 80048e2:	eeb0 7b40 	vmov.f64	d7, d0
 80048e6:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 80048ea:	ee87 6b05 	vdiv.f64	d6, d7, d5
 80048ee:	4b2d      	ldr	r3, [pc, #180]	; (80049a4 <get_Straj+0x9a4>)
 80048f0:	ed93 7b00 	vldr	d7, [r3]
 80048f4:	ee26 7b07 	vmul.f64	d7, d6, d7
 80048f8:	ee38 7b47 	vsub.f64	d7, d8, d7
 80048fc:	4b2b      	ldr	r3, [pc, #172]	; (80049ac <get_Straj+0x9ac>)
 80048fe:	ed83 7b00 	vstr	d7, [r3]
        qdd=-jmax*(t-T+Td);
 8004902:	4b28      	ldr	r3, [pc, #160]	; (80049a4 <get_Straj+0x9a4>)
 8004904:	ed93 7b00 	vldr	d7, [r3]
 8004908:	eeb1 6b47 	vneg.f64	d6, d7
 800490c:	4b1f      	ldr	r3, [pc, #124]	; (800498c <get_Straj+0x98c>)
 800490e:	ed93 7b00 	vldr	d7, [r3]
 8004912:	ed97 5b06 	vldr	d5, [r7, #24]
 8004916:	ee35 5b47 	vsub.f64	d5, d5, d7
 800491a:	4b1d      	ldr	r3, [pc, #116]	; (8004990 <get_Straj+0x990>)
 800491c:	ed93 7b00 	vldr	d7, [r3]
 8004920:	ee35 7b07 	vadd.f64	d7, d5, d7
 8004924:	ee26 7b07 	vmul.f64	d7, d6, d7
 8004928:	4b21      	ldr	r3, [pc, #132]	; (80049b0 <get_Straj+0x9b0>)
 800492a:	ed83 7b00 	vstr	d7, [r3]
        qddd=jmin;
 800492e:	4b21      	ldr	r3, [pc, #132]	; (80049b4 <get_Straj+0x9b4>)
 8004930:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004934:	4920      	ldr	r1, [pc, #128]	; (80049b8 <get_Straj+0x9b8>)
 8004936:	e9c1 2300 	strd	r2, r3, [r1]
        if (flagInv){
 800493a:	4b20      	ldr	r3, [pc, #128]	; (80049bc <get_Straj+0x9bc>)
 800493c:	781b      	ldrb	r3, [r3, #0]
 800493e:	2b00      	cmp	r3, #0
 8004940:	f000 81f7 	beq.w	8004d32 <get_Straj+0xd32>
            q=-q; qd=-qd; qdd=-qdd; qddd=-qddd;
 8004944:	4b18      	ldr	r3, [pc, #96]	; (80049a8 <get_Straj+0x9a8>)
 8004946:	ed93 7b00 	vldr	d7, [r3]
 800494a:	eeb1 7b47 	vneg.f64	d7, d7
 800494e:	4b16      	ldr	r3, [pc, #88]	; (80049a8 <get_Straj+0x9a8>)
 8004950:	ed83 7b00 	vstr	d7, [r3]
 8004954:	4b15      	ldr	r3, [pc, #84]	; (80049ac <get_Straj+0x9ac>)
 8004956:	ed93 7b00 	vldr	d7, [r3]
 800495a:	eeb1 7b47 	vneg.f64	d7, d7
 800495e:	4b13      	ldr	r3, [pc, #76]	; (80049ac <get_Straj+0x9ac>)
 8004960:	ed83 7b00 	vstr	d7, [r3]
 8004964:	4b12      	ldr	r3, [pc, #72]	; (80049b0 <get_Straj+0x9b0>)
 8004966:	ed93 7b00 	vldr	d7, [r3]
 800496a:	eeb1 7b47 	vneg.f64	d7, d7
 800496e:	4b10      	ldr	r3, [pc, #64]	; (80049b0 <get_Straj+0x9b0>)
 8004970:	ed83 7b00 	vstr	d7, [r3]
 8004974:	4b10      	ldr	r3, [pc, #64]	; (80049b8 <get_Straj+0x9b8>)
 8004976:	ed93 7b00 	vldr	d7, [r3]
 800497a:	eeb1 7b47 	vneg.f64	d7, d7
 800497e:	4b0e      	ldr	r3, [pc, #56]	; (80049b8 <get_Straj+0x9b8>)
 8004980:	ed83 7b00 	vstr	d7, [r3]
            flagInv = false;
 8004984:	4b0d      	ldr	r3, [pc, #52]	; (80049bc <get_Straj+0x9bc>)
 8004986:	2200      	movs	r2, #0
 8004988:	701a      	strb	r2, [r3, #0]
        if (flagInv){
 800498a:	e1d2      	b.n	8004d32 <get_Straj+0xd32>
 800498c:	24000800 	.word	0x24000800
 8004990:	24000810 	.word	0x24000810
 8004994:	24000828 	.word	0x24000828
 8004998:	24000848 	.word	0x24000848
 800499c:	240007f8 	.word	0x240007f8
 80049a0:	24000458 	.word	0x24000458
 80049a4:	24000010 	.word	0x24000010
 80049a8:	24000420 	.word	0x24000420
 80049ac:	24000428 	.word	0x24000428
 80049b0:	24000430 	.word	0x24000430
 80049b4:	24000440 	.word	0x24000440
 80049b8:	24000438 	.word	0x24000438
 80049bc:	240007e0 	.word	0x240007e0
        }
    } else if (t>T-Td+Tj2 && t<=T-Tj2){
 80049c0:	4b7b      	ldr	r3, [pc, #492]	; (8004bb0 <get_Straj+0xbb0>)
 80049c2:	ed93 6b00 	vldr	d6, [r3]
 80049c6:	4b7b      	ldr	r3, [pc, #492]	; (8004bb4 <get_Straj+0xbb4>)
 80049c8:	ed93 7b00 	vldr	d7, [r3]
 80049cc:	ee36 6b47 	vsub.f64	d6, d6, d7
 80049d0:	4b79      	ldr	r3, [pc, #484]	; (8004bb8 <get_Straj+0xbb8>)
 80049d2:	ed93 7b00 	vldr	d7, [r3]
 80049d6:	ee36 7b07 	vadd.f64	d7, d6, d7
 80049da:	ed97 6b06 	vldr	d6, [r7, #24]
 80049de:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80049e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049e6:	f340 80fd 	ble.w	8004be4 <get_Straj+0xbe4>
 80049ea:	4b71      	ldr	r3, [pc, #452]	; (8004bb0 <get_Straj+0xbb0>)
 80049ec:	ed93 6b00 	vldr	d6, [r3]
 80049f0:	4b71      	ldr	r3, [pc, #452]	; (8004bb8 <get_Straj+0xbb8>)
 80049f2:	ed93 7b00 	vldr	d7, [r3]
 80049f6:	ee36 7b47 	vsub.f64	d7, d6, d7
 80049fa:	ed97 6b06 	vldr	d6, [r7, #24]
 80049fe:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8004a02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a06:	f200 80ed 	bhi.w	8004be4 <get_Straj+0xbe4>
        //printf("tramo6\n");
        q=qf-(vlim+vf)*Td/2+vlim*(t-T+Td)+(alimd/6)*(3*pow(t-T+Td,2)-3*Tj2*(t-T+Td)+pow(Tj2,2));
 8004a0a:	4b6c      	ldr	r3, [pc, #432]	; (8004bbc <get_Straj+0xbbc>)
 8004a0c:	ed93 6b00 	vldr	d6, [r3]
 8004a10:	4b6b      	ldr	r3, [pc, #428]	; (8004bc0 <get_Straj+0xbc0>)
 8004a12:	ed93 5b00 	vldr	d5, [r3]
 8004a16:	4b6b      	ldr	r3, [pc, #428]	; (8004bc4 <get_Straj+0xbc4>)
 8004a18:	ed93 7b00 	vldr	d7, [r3]
 8004a1c:	ee35 5b07 	vadd.f64	d5, d5, d7
 8004a20:	4b64      	ldr	r3, [pc, #400]	; (8004bb4 <get_Straj+0xbb4>)
 8004a22:	ed93 7b00 	vldr	d7, [r3]
 8004a26:	ee25 5b07 	vmul.f64	d5, d5, d7
 8004a2a:	eeb0 4b00 	vmov.f64	d4, #0	; 0x40000000  2.0
 8004a2e:	ee85 7b04 	vdiv.f64	d7, d5, d4
 8004a32:	ee36 6b47 	vsub.f64	d6, d6, d7
 8004a36:	4b5e      	ldr	r3, [pc, #376]	; (8004bb0 <get_Straj+0xbb0>)
 8004a38:	ed93 7b00 	vldr	d7, [r3]
 8004a3c:	ed97 5b06 	vldr	d5, [r7, #24]
 8004a40:	ee35 5b47 	vsub.f64	d5, d5, d7
 8004a44:	4b5b      	ldr	r3, [pc, #364]	; (8004bb4 <get_Straj+0xbb4>)
 8004a46:	ed93 7b00 	vldr	d7, [r3]
 8004a4a:	ee35 5b07 	vadd.f64	d5, d5, d7
 8004a4e:	4b5c      	ldr	r3, [pc, #368]	; (8004bc0 <get_Straj+0xbc0>)
 8004a50:	ed93 7b00 	vldr	d7, [r3]
 8004a54:	ee25 7b07 	vmul.f64	d7, d5, d7
 8004a58:	ee36 8b07 	vadd.f64	d8, d6, d7
 8004a5c:	4b5a      	ldr	r3, [pc, #360]	; (8004bc8 <get_Straj+0xbc8>)
 8004a5e:	ed93 7b00 	vldr	d7, [r3]
 8004a62:	eeb1 6b08 	vmov.f64	d6, #24	; 0x40c00000  6.0
 8004a66:	ee87 9b06 	vdiv.f64	d9, d7, d6
 8004a6a:	4b51      	ldr	r3, [pc, #324]	; (8004bb0 <get_Straj+0xbb0>)
 8004a6c:	ed93 7b00 	vldr	d7, [r3]
 8004a70:	ed97 6b06 	vldr	d6, [r7, #24]
 8004a74:	ee36 6b47 	vsub.f64	d6, d6, d7
 8004a78:	4b4e      	ldr	r3, [pc, #312]	; (8004bb4 <get_Straj+0xbb4>)
 8004a7a:	ed93 7b00 	vldr	d7, [r3]
 8004a7e:	ee36 7b07 	vadd.f64	d7, d6, d7
 8004a82:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8004a86:	eeb0 0b47 	vmov.f64	d0, d7
 8004a8a:	f00c f889 	bl	8010ba0 <pow>
 8004a8e:	eeb0 7b40 	vmov.f64	d7, d0
 8004a92:	eeb0 6b08 	vmov.f64	d6, #8	; 0x40400000  3.0
 8004a96:	ee27 6b06 	vmul.f64	d6, d7, d6
 8004a9a:	4b47      	ldr	r3, [pc, #284]	; (8004bb8 <get_Straj+0xbb8>)
 8004a9c:	ed93 7b00 	vldr	d7, [r3]
 8004aa0:	eeb0 5b08 	vmov.f64	d5, #8	; 0x40400000  3.0
 8004aa4:	ee27 5b05 	vmul.f64	d5, d7, d5
 8004aa8:	4b41      	ldr	r3, [pc, #260]	; (8004bb0 <get_Straj+0xbb0>)
 8004aaa:	ed93 7b00 	vldr	d7, [r3]
 8004aae:	ed97 4b06 	vldr	d4, [r7, #24]
 8004ab2:	ee34 4b47 	vsub.f64	d4, d4, d7
 8004ab6:	4b3f      	ldr	r3, [pc, #252]	; (8004bb4 <get_Straj+0xbb4>)
 8004ab8:	ed93 7b00 	vldr	d7, [r3]
 8004abc:	ee34 7b07 	vadd.f64	d7, d4, d7
 8004ac0:	ee25 7b07 	vmul.f64	d7, d5, d7
 8004ac4:	ee36 ab47 	vsub.f64	d10, d6, d7
 8004ac8:	4b3b      	ldr	r3, [pc, #236]	; (8004bb8 <get_Straj+0xbb8>)
 8004aca:	ed93 7b00 	vldr	d7, [r3]
 8004ace:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8004ad2:	eeb0 0b47 	vmov.f64	d0, d7
 8004ad6:	f00c f863 	bl	8010ba0 <pow>
 8004ada:	eeb0 7b40 	vmov.f64	d7, d0
 8004ade:	ee3a 7b07 	vadd.f64	d7, d10, d7
 8004ae2:	ee29 7b07 	vmul.f64	d7, d9, d7
 8004ae6:	ee38 7b07 	vadd.f64	d7, d8, d7
 8004aea:	4b38      	ldr	r3, [pc, #224]	; (8004bcc <get_Straj+0xbcc>)
 8004aec:	ed83 7b00 	vstr	d7, [r3]
        qd=vlim+alimd*(t-T+Td-Tj2/2);
 8004af0:	4b2f      	ldr	r3, [pc, #188]	; (8004bb0 <get_Straj+0xbb0>)
 8004af2:	ed93 7b00 	vldr	d7, [r3]
 8004af6:	ed97 6b06 	vldr	d6, [r7, #24]
 8004afa:	ee36 6b47 	vsub.f64	d6, d6, d7
 8004afe:	4b2d      	ldr	r3, [pc, #180]	; (8004bb4 <get_Straj+0xbb4>)
 8004b00:	ed93 7b00 	vldr	d7, [r3]
 8004b04:	ee36 6b07 	vadd.f64	d6, d6, d7
 8004b08:	4b2b      	ldr	r3, [pc, #172]	; (8004bb8 <get_Straj+0xbb8>)
 8004b0a:	ed93 5b00 	vldr	d5, [r3]
 8004b0e:	eeb0 4b00 	vmov.f64	d4, #0	; 0x40000000  2.0
 8004b12:	ee85 7b04 	vdiv.f64	d7, d5, d4
 8004b16:	ee36 6b47 	vsub.f64	d6, d6, d7
 8004b1a:	4b2b      	ldr	r3, [pc, #172]	; (8004bc8 <get_Straj+0xbc8>)
 8004b1c:	ed93 7b00 	vldr	d7, [r3]
 8004b20:	ee26 6b07 	vmul.f64	d6, d6, d7
 8004b24:	4b26      	ldr	r3, [pc, #152]	; (8004bc0 <get_Straj+0xbc0>)
 8004b26:	ed93 7b00 	vldr	d7, [r3]
 8004b2a:	ee36 7b07 	vadd.f64	d7, d6, d7
 8004b2e:	4b28      	ldr	r3, [pc, #160]	; (8004bd0 <get_Straj+0xbd0>)
 8004b30:	ed83 7b00 	vstr	d7, [r3]
        qdd = -jmax*Tj2;
 8004b34:	4b27      	ldr	r3, [pc, #156]	; (8004bd4 <get_Straj+0xbd4>)
 8004b36:	ed93 7b00 	vldr	d7, [r3]
 8004b3a:	eeb1 6b47 	vneg.f64	d6, d7
 8004b3e:	4b1e      	ldr	r3, [pc, #120]	; (8004bb8 <get_Straj+0xbb8>)
 8004b40:	ed93 7b00 	vldr	d7, [r3]
 8004b44:	ee26 7b07 	vmul.f64	d7, d6, d7
 8004b48:	4b23      	ldr	r3, [pc, #140]	; (8004bd8 <get_Straj+0xbd8>)
 8004b4a:	ed83 7b00 	vstr	d7, [r3]
        qddd = 0;
 8004b4e:	4923      	ldr	r1, [pc, #140]	; (8004bdc <get_Straj+0xbdc>)
 8004b50:	f04f 0200 	mov.w	r2, #0
 8004b54:	f04f 0300 	mov.w	r3, #0
 8004b58:	e9c1 2300 	strd	r2, r3, [r1]
        if (flagInv){
 8004b5c:	4b20      	ldr	r3, [pc, #128]	; (8004be0 <get_Straj+0xbe0>)
 8004b5e:	781b      	ldrb	r3, [r3, #0]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	f000 80e6 	beq.w	8004d32 <get_Straj+0xd32>
            q=-q; qd=-qd; qdd=-qdd; qddd=-qddd;
 8004b66:	4b19      	ldr	r3, [pc, #100]	; (8004bcc <get_Straj+0xbcc>)
 8004b68:	ed93 7b00 	vldr	d7, [r3]
 8004b6c:	eeb1 7b47 	vneg.f64	d7, d7
 8004b70:	4b16      	ldr	r3, [pc, #88]	; (8004bcc <get_Straj+0xbcc>)
 8004b72:	ed83 7b00 	vstr	d7, [r3]
 8004b76:	4b16      	ldr	r3, [pc, #88]	; (8004bd0 <get_Straj+0xbd0>)
 8004b78:	ed93 7b00 	vldr	d7, [r3]
 8004b7c:	eeb1 7b47 	vneg.f64	d7, d7
 8004b80:	4b13      	ldr	r3, [pc, #76]	; (8004bd0 <get_Straj+0xbd0>)
 8004b82:	ed83 7b00 	vstr	d7, [r3]
 8004b86:	4b14      	ldr	r3, [pc, #80]	; (8004bd8 <get_Straj+0xbd8>)
 8004b88:	ed93 7b00 	vldr	d7, [r3]
 8004b8c:	eeb1 7b47 	vneg.f64	d7, d7
 8004b90:	4b11      	ldr	r3, [pc, #68]	; (8004bd8 <get_Straj+0xbd8>)
 8004b92:	ed83 7b00 	vstr	d7, [r3]
 8004b96:	4b11      	ldr	r3, [pc, #68]	; (8004bdc <get_Straj+0xbdc>)
 8004b98:	ed93 7b00 	vldr	d7, [r3]
 8004b9c:	eeb1 7b47 	vneg.f64	d7, d7
 8004ba0:	4b0e      	ldr	r3, [pc, #56]	; (8004bdc <get_Straj+0xbdc>)
 8004ba2:	ed83 7b00 	vstr	d7, [r3]
            flagInv = false;
 8004ba6:	4b0e      	ldr	r3, [pc, #56]	; (8004be0 <get_Straj+0xbe0>)
 8004ba8:	2200      	movs	r2, #0
 8004baa:	701a      	strb	r2, [r3, #0]
        if (flagInv){
 8004bac:	e0c1      	b.n	8004d32 <get_Straj+0xd32>
 8004bae:	bf00      	nop
 8004bb0:	24000800 	.word	0x24000800
 8004bb4:	24000810 	.word	0x24000810
 8004bb8:	24000828 	.word	0x24000828
 8004bbc:	24000848 	.word	0x24000848
 8004bc0:	240007f8 	.word	0x240007f8
 8004bc4:	24000458 	.word	0x24000458
 8004bc8:	240007f0 	.word	0x240007f0
 8004bcc:	24000420 	.word	0x24000420
 8004bd0:	24000428 	.word	0x24000428
 8004bd4:	24000010 	.word	0x24000010
 8004bd8:	24000430 	.word	0x24000430
 8004bdc:	24000438 	.word	0x24000438
 8004be0:	240007e0 	.word	0x240007e0
        }

    } else if (t>T-Tj2 && t<=T){
 8004be4:	4b59      	ldr	r3, [pc, #356]	; (8004d4c <get_Straj+0xd4c>)
 8004be6:	ed93 6b00 	vldr	d6, [r3]
 8004bea:	4b59      	ldr	r3, [pc, #356]	; (8004d50 <get_Straj+0xd50>)
 8004bec:	ed93 7b00 	vldr	d7, [r3]
 8004bf0:	ee36 7b47 	vsub.f64	d7, d6, d7
 8004bf4:	ed97 6b06 	vldr	d6, [r7, #24]
 8004bf8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8004bfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c00:	f340 8097 	ble.w	8004d32 <get_Straj+0xd32>
 8004c04:	4b51      	ldr	r3, [pc, #324]	; (8004d4c <get_Straj+0xd4c>)
 8004c06:	ed93 7b00 	vldr	d7, [r3]
 8004c0a:	ed97 6b06 	vldr	d6, [r7, #24]
 8004c0e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8004c12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c16:	f200 808c 	bhi.w	8004d32 <get_Straj+0xd32>
        //printf("tramo7\n");
        q = qf-vf*(T-t)-jmax*(pow(T-t,3)/6);
 8004c1a:	4b4e      	ldr	r3, [pc, #312]	; (8004d54 <get_Straj+0xd54>)
 8004c1c:	ed93 6b00 	vldr	d6, [r3]
 8004c20:	4b4a      	ldr	r3, [pc, #296]	; (8004d4c <get_Straj+0xd4c>)
 8004c22:	ed93 5b00 	vldr	d5, [r3]
 8004c26:	ed97 7b06 	vldr	d7, [r7, #24]
 8004c2a:	ee35 5b47 	vsub.f64	d5, d5, d7
 8004c2e:	4b4a      	ldr	r3, [pc, #296]	; (8004d58 <get_Straj+0xd58>)
 8004c30:	ed93 7b00 	vldr	d7, [r3]
 8004c34:	ee25 7b07 	vmul.f64	d7, d5, d7
 8004c38:	ee36 8b47 	vsub.f64	d8, d6, d7
 8004c3c:	4b43      	ldr	r3, [pc, #268]	; (8004d4c <get_Straj+0xd4c>)
 8004c3e:	ed93 6b00 	vldr	d6, [r3]
 8004c42:	ed97 7b06 	vldr	d7, [r7, #24]
 8004c46:	ee36 7b47 	vsub.f64	d7, d6, d7
 8004c4a:	eeb0 1b08 	vmov.f64	d1, #8	; 0x40400000  3.0
 8004c4e:	eeb0 0b47 	vmov.f64	d0, d7
 8004c52:	f00b ffa5 	bl	8010ba0 <pow>
 8004c56:	eeb0 7b40 	vmov.f64	d7, d0
 8004c5a:	eeb1 5b08 	vmov.f64	d5, #24	; 0x40c00000  6.0
 8004c5e:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8004c62:	4b3e      	ldr	r3, [pc, #248]	; (8004d5c <get_Straj+0xd5c>)
 8004c64:	ed93 7b00 	vldr	d7, [r3]
 8004c68:	ee26 7b07 	vmul.f64	d7, d6, d7
 8004c6c:	ee38 7b47 	vsub.f64	d7, d8, d7
 8004c70:	4b3b      	ldr	r3, [pc, #236]	; (8004d60 <get_Straj+0xd60>)
 8004c72:	ed83 7b00 	vstr	d7, [r3]
        qd = vf+jmax*(pow(T-t,2))/2;
 8004c76:	4b35      	ldr	r3, [pc, #212]	; (8004d4c <get_Straj+0xd4c>)
 8004c78:	ed93 6b00 	vldr	d6, [r3]
 8004c7c:	ed97 7b06 	vldr	d7, [r7, #24]
 8004c80:	ee36 7b47 	vsub.f64	d7, d6, d7
 8004c84:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8004c88:	eeb0 0b47 	vmov.f64	d0, d7
 8004c8c:	f00b ff88 	bl	8010ba0 <pow>
 8004c90:	eeb0 6b40 	vmov.f64	d6, d0
 8004c94:	4b31      	ldr	r3, [pc, #196]	; (8004d5c <get_Straj+0xd5c>)
 8004c96:	ed93 7b00 	vldr	d7, [r3]
 8004c9a:	ee26 7b07 	vmul.f64	d7, d6, d7
 8004c9e:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 8004ca2:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8004ca6:	4b2c      	ldr	r3, [pc, #176]	; (8004d58 <get_Straj+0xd58>)
 8004ca8:	ed93 7b00 	vldr	d7, [r3]
 8004cac:	ee36 7b07 	vadd.f64	d7, d6, d7
 8004cb0:	4b2c      	ldr	r3, [pc, #176]	; (8004d64 <get_Straj+0xd64>)
 8004cb2:	ed83 7b00 	vstr	d7, [r3]
        qdd = -jmax*(T-t);
 8004cb6:	4b29      	ldr	r3, [pc, #164]	; (8004d5c <get_Straj+0xd5c>)
 8004cb8:	ed93 7b00 	vldr	d7, [r3]
 8004cbc:	eeb1 6b47 	vneg.f64	d6, d7
 8004cc0:	4b22      	ldr	r3, [pc, #136]	; (8004d4c <get_Straj+0xd4c>)
 8004cc2:	ed93 5b00 	vldr	d5, [r3]
 8004cc6:	ed97 7b06 	vldr	d7, [r7, #24]
 8004cca:	ee35 7b47 	vsub.f64	d7, d5, d7
 8004cce:	ee26 7b07 	vmul.f64	d7, d6, d7
 8004cd2:	4b25      	ldr	r3, [pc, #148]	; (8004d68 <get_Straj+0xd68>)
 8004cd4:	ed83 7b00 	vstr	d7, [r3]
        qddd = jmax;
 8004cd8:	4b20      	ldr	r3, [pc, #128]	; (8004d5c <get_Straj+0xd5c>)
 8004cda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cde:	4923      	ldr	r1, [pc, #140]	; (8004d6c <get_Straj+0xd6c>)
 8004ce0:	e9c1 2300 	strd	r2, r3, [r1]
        if (flagInv){
 8004ce4:	4b22      	ldr	r3, [pc, #136]	; (8004d70 <get_Straj+0xd70>)
 8004ce6:	781b      	ldrb	r3, [r3, #0]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d022      	beq.n	8004d32 <get_Straj+0xd32>
            //printf("inv tramo7\n");
            q=-q; qd=-qd; qdd=-qdd; qddd=-qddd;
 8004cec:	4b1c      	ldr	r3, [pc, #112]	; (8004d60 <get_Straj+0xd60>)
 8004cee:	ed93 7b00 	vldr	d7, [r3]
 8004cf2:	eeb1 7b47 	vneg.f64	d7, d7
 8004cf6:	4b1a      	ldr	r3, [pc, #104]	; (8004d60 <get_Straj+0xd60>)
 8004cf8:	ed83 7b00 	vstr	d7, [r3]
 8004cfc:	4b19      	ldr	r3, [pc, #100]	; (8004d64 <get_Straj+0xd64>)
 8004cfe:	ed93 7b00 	vldr	d7, [r3]
 8004d02:	eeb1 7b47 	vneg.f64	d7, d7
 8004d06:	4b17      	ldr	r3, [pc, #92]	; (8004d64 <get_Straj+0xd64>)
 8004d08:	ed83 7b00 	vstr	d7, [r3]
 8004d0c:	4b16      	ldr	r3, [pc, #88]	; (8004d68 <get_Straj+0xd68>)
 8004d0e:	ed93 7b00 	vldr	d7, [r3]
 8004d12:	eeb1 7b47 	vneg.f64	d7, d7
 8004d16:	4b14      	ldr	r3, [pc, #80]	; (8004d68 <get_Straj+0xd68>)
 8004d18:	ed83 7b00 	vstr	d7, [r3]
 8004d1c:	4b13      	ldr	r3, [pc, #76]	; (8004d6c <get_Straj+0xd6c>)
 8004d1e:	ed93 7b00 	vldr	d7, [r3]
 8004d22:	eeb1 7b47 	vneg.f64	d7, d7
 8004d26:	4b11      	ldr	r3, [pc, #68]	; (8004d6c <get_Straj+0xd6c>)
 8004d28:	ed83 7b00 	vstr	d7, [r3]
            flagInv = false;
 8004d2c:	4b10      	ldr	r3, [pc, #64]	; (8004d70 <get_Straj+0xd70>)
 8004d2e:	2200      	movs	r2, #0
 8004d30:	701a      	strb	r2, [r3, #0]
        }
    }


    return qd;
 8004d32:	4b0c      	ldr	r3, [pc, #48]	; (8004d64 <get_Straj+0xd64>)
 8004d34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d38:	ec43 2b17 	vmov	d7, r2, r3
}
 8004d3c:	eeb0 0b47 	vmov.f64	d0, d7
 8004d40:	3720      	adds	r7, #32
 8004d42:	46bd      	mov	sp, r7
 8004d44:	ecbd 8b06 	vpop	{d8-d10}
 8004d48:	bd80      	pop	{r7, pc}
 8004d4a:	bf00      	nop
 8004d4c:	24000800 	.word	0x24000800
 8004d50:	24000828 	.word	0x24000828
 8004d54:	24000848 	.word	0x24000848
 8004d58:	24000458 	.word	0x24000458
 8004d5c:	24000010 	.word	0x24000010
 8004d60:	24000420 	.word	0x24000420
 8004d64:	24000428 	.word	0x24000428
 8004d68:	24000430 	.word	0x24000430
 8004d6c:	24000438 	.word	0x24000438
 8004d70:	240007e0 	.word	0x240007e0
 8004d74:	00000000 	.word	0x00000000

08004d78 <update_ScurveTraj>:


void update_ScurveTraj(double _qi ,double _qf, double vi,double vf ,double vmax,double amax,double jmax, double *params){
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	ed2d 8b04 	vpush	{d8-d9}
 8004d7e:	b092      	sub	sp, #72	; 0x48
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	ed87 0b0e 	vstr	d0, [r7, #56]	; 0x38
 8004d86:	ed87 1b0c 	vstr	d1, [r7, #48]	; 0x30
 8004d8a:	ed87 2b0a 	vstr	d2, [r7, #40]	; 0x28
 8004d8e:	ed87 3b08 	vstr	d3, [r7, #32]
 8004d92:	ed87 4b06 	vstr	d4, [r7, #24]
 8004d96:	ed87 5b04 	vstr	d5, [r7, #16]
 8004d9a:	ed87 6b02 	vstr	d6, [r7, #8]
 8004d9e:	6078      	str	r0, [r7, #4]

	jmin = -jmax;
 8004da0:	ed97 7b02 	vldr	d7, [r7, #8]
 8004da4:	eeb1 7b47 	vneg.f64	d7, d7
 8004da8:	4b9e      	ldr	r3, [pc, #632]	; (8005024 <update_ScurveTraj+0x2ac>)
 8004daa:	ed83 7b00 	vstr	d7, [r3]
	amin = -amax;
 8004dae:	ed97 7b04 	vldr	d7, [r7, #16]
 8004db2:	eeb1 7b47 	vneg.f64	d7, d7
 8004db6:	4b9c      	ldr	r3, [pc, #624]	; (8005028 <update_ScurveTraj+0x2b0>)
 8004db8:	ed83 7b00 	vstr	d7, [r3]
	vmin = -vmax;
 8004dbc:	ed97 7b06 	vldr	d7, [r7, #24]
 8004dc0:	eeb1 7b47 	vneg.f64	d7, d7
 8004dc4:	4b99      	ldr	r3, [pc, #612]	; (800502c <update_ScurveTraj+0x2b4>)
 8004dc6:	ed83 7b00 	vstr	d7, [r3]
	qi=_qi;
 8004dca:	4999      	ldr	r1, [pc, #612]	; (8005030 <update_ScurveTraj+0x2b8>)
 8004dcc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004dd0:	e9c1 2300 	strd	r2, r3, [r1]
	qf=_qf;
 8004dd4:	4997      	ldr	r1, [pc, #604]	; (8005034 <update_ScurveTraj+0x2bc>)
 8004dd6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8004dda:	e9c1 2300 	strd	r2, r3, [r1]

	if (qf < qi){
 8004dde:	4b95      	ldr	r3, [pc, #596]	; (8005034 <update_ScurveTraj+0x2bc>)
 8004de0:	ed93 6b00 	vldr	d6, [r3]
 8004de4:	4b92      	ldr	r3, [pc, #584]	; (8005030 <update_ScurveTraj+0x2b8>)
 8004de6:	ed93 7b00 	vldr	d7, [r3]
 8004dea:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8004dee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004df2:	d548      	bpl.n	8004e86 <update_ScurveTraj+0x10e>

		flagInv = true;
 8004df4:	4b90      	ldr	r3, [pc, #576]	; (8005038 <update_ScurveTraj+0x2c0>)
 8004df6:	2201      	movs	r2, #1
 8004df8:	701a      	strb	r2, [r3, #0]

		qi = -qi;
 8004dfa:	4b8d      	ldr	r3, [pc, #564]	; (8005030 <update_ScurveTraj+0x2b8>)
 8004dfc:	ed93 7b00 	vldr	d7, [r3]
 8004e00:	eeb1 7b47 	vneg.f64	d7, d7
 8004e04:	4b8a      	ldr	r3, [pc, #552]	; (8005030 <update_ScurveTraj+0x2b8>)
 8004e06:	ed83 7b00 	vstr	d7, [r3]
		qf = -qf;
 8004e0a:	4b8a      	ldr	r3, [pc, #552]	; (8005034 <update_ScurveTraj+0x2bc>)
 8004e0c:	ed93 7b00 	vldr	d7, [r3]
 8004e10:	eeb1 7b47 	vneg.f64	d7, d7
 8004e14:	4b87      	ldr	r3, [pc, #540]	; (8005034 <update_ScurveTraj+0x2bc>)
 8004e16:	ed83 7b00 	vstr	d7, [r3]
		vi = -vi;
 8004e1a:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 8004e1e:	eeb1 7b47 	vneg.f64	d7, d7
 8004e22:	ed87 7b0a 	vstr	d7, [r7, #40]	; 0x28
		vf = -vf;
 8004e26:	ed97 7b08 	vldr	d7, [r7, #32]
 8004e2a:	eeb1 7b47 	vneg.f64	d7, d7
 8004e2e:	ed87 7b08 	vstr	d7, [r7, #32]

		vmax = -vmin;
 8004e32:	4b7e      	ldr	r3, [pc, #504]	; (800502c <update_ScurveTraj+0x2b4>)
 8004e34:	ed93 7b00 	vldr	d7, [r3]
 8004e38:	eeb1 7b47 	vneg.f64	d7, d7
 8004e3c:	ed87 7b06 	vstr	d7, [r7, #24]
		vmin = -vmax;
 8004e40:	ed97 7b06 	vldr	d7, [r7, #24]
 8004e44:	eeb1 7b47 	vneg.f64	d7, d7
 8004e48:	4b78      	ldr	r3, [pc, #480]	; (800502c <update_ScurveTraj+0x2b4>)
 8004e4a:	ed83 7b00 	vstr	d7, [r3]
		amax = -amin;
 8004e4e:	4b76      	ldr	r3, [pc, #472]	; (8005028 <update_ScurveTraj+0x2b0>)
 8004e50:	ed93 7b00 	vldr	d7, [r3]
 8004e54:	eeb1 7b47 	vneg.f64	d7, d7
 8004e58:	ed87 7b04 	vstr	d7, [r7, #16]
		amin = -amax;
 8004e5c:	ed97 7b04 	vldr	d7, [r7, #16]
 8004e60:	eeb1 7b47 	vneg.f64	d7, d7
 8004e64:	4b70      	ldr	r3, [pc, #448]	; (8005028 <update_ScurveTraj+0x2b0>)
 8004e66:	ed83 7b00 	vstr	d7, [r3]
		jmax = -jmin;
 8004e6a:	4b6e      	ldr	r3, [pc, #440]	; (8005024 <update_ScurveTraj+0x2ac>)
 8004e6c:	ed93 7b00 	vldr	d7, [r3]
 8004e70:	eeb1 7b47 	vneg.f64	d7, d7
 8004e74:	ed87 7b02 	vstr	d7, [r7, #8]
		jmin = -jmax;
 8004e78:	ed97 7b02 	vldr	d7, [r7, #8]
 8004e7c:	eeb1 7b47 	vneg.f64	d7, d7
 8004e80:	4b68      	ldr	r3, [pc, #416]	; (8005024 <update_ScurveTraj+0x2ac>)
 8004e82:	ed83 7b00 	vstr	d7, [r3]

	}

	volatile float Tjaux = MIN(sqrt(fabs(vf-vi)/jmax),amax/jmax);
 8004e86:	ed97 6b08 	vldr	d6, [r7, #32]
 8004e8a:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 8004e8e:	ee36 7b47 	vsub.f64	d7, d6, d7
 8004e92:	eeb0 6bc7 	vabs.f64	d6, d7
 8004e96:	ed97 7b02 	vldr	d7, [r7, #8]
 8004e9a:	ee86 5b07 	vdiv.f64	d5, d6, d7
 8004e9e:	eeb0 0b45 	vmov.f64	d0, d5
 8004ea2:	f00c f8fd 	bl	80110a0 <sqrt>
 8004ea6:	eeb0 4b40 	vmov.f64	d4, d0
 8004eaa:	ed97 5b04 	vldr	d5, [r7, #16]
 8004eae:	ed97 6b02 	vldr	d6, [r7, #8]
 8004eb2:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8004eb6:	eeb4 4bc7 	vcmpe.f64	d4, d7
 8004eba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ebe:	d512      	bpl.n	8004ee6 <update_ScurveTraj+0x16e>
 8004ec0:	ed97 6b08 	vldr	d6, [r7, #32]
 8004ec4:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 8004ec8:	ee36 7b47 	vsub.f64	d7, d6, d7
 8004ecc:	eeb0 6bc7 	vabs.f64	d6, d7
 8004ed0:	ed97 7b02 	vldr	d7, [r7, #8]
 8004ed4:	ee86 5b07 	vdiv.f64	d5, d6, d7
 8004ed8:	eeb0 0b45 	vmov.f64	d0, d5
 8004edc:	f00c f8e0 	bl	80110a0 <sqrt>
 8004ee0:	eeb0 7b40 	vmov.f64	d7, d0
 8004ee4:	e005      	b.n	8004ef2 <update_ScurveTraj+0x17a>
 8004ee6:	ed97 5b04 	vldr	d5, [r7, #16]
 8004eea:	ed97 6b02 	vldr	d6, [r7, #8]
 8004eee:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8004ef2:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8004ef6:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44


	if (Tjaux<amax/jmax){
 8004efa:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8004efe:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8004f02:	ed97 4b04 	vldr	d4, [r7, #16]
 8004f06:	ed97 5b02 	vldr	d5, [r7, #8]
 8004f0a:	ee84 7b05 	vdiv.f64	d7, d4, d5
 8004f0e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8004f12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f16:	d400      	bmi.n	8004f1a <update_ScurveTraj+0x1a2>
		//if (qf-qi > Tjaux*(vi+vf)) {printf("the trajectory is feasible \n");}
		//else {printf("the trajectory is NOT \n");}
	}
	else if (Tjaux == amax/jmax){
 8004f18:	6c7b      	ldr	r3, [r7, #68]	; 0x44
		//if (qf-qi > 0.5*(vi+vf)*(Tjaux+fabs(vi+vf)/amax)) {printf("the trajectory is feasible\n");}
		//else {printf("the trajectory is NOT feasible\n");}
	}
	//Phase 1: acceleration
	if ((vmax-vi)*jmax < pow(amax,2)){
 8004f1a:	ed97 6b06 	vldr	d6, [r7, #24]
 8004f1e:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 8004f22:	ee36 6b47 	vsub.f64	d6, d6, d7
 8004f26:	ed97 7b02 	vldr	d7, [r7, #8]
 8004f2a:	ee26 8b07 	vmul.f64	d8, d6, d7
 8004f2e:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8004f32:	ed97 0b04 	vldr	d0, [r7, #16]
 8004f36:	f00b fe33 	bl	8010ba0 <pow>
 8004f3a:	eeb0 7b40 	vmov.f64	d7, d0
 8004f3e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8004f42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f46:	d51d      	bpl.n	8004f84 <update_ScurveTraj+0x20c>
		//printf("amax is NOT reached\n");

		Tj1=sqrt(fabs(vmax-vi)/jmax);
 8004f48:	ed97 6b06 	vldr	d6, [r7, #24]
 8004f4c:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 8004f50:	ee36 7b47 	vsub.f64	d7, d6, d7
 8004f54:	eeb0 6bc7 	vabs.f64	d6, d7
 8004f58:	ed97 7b02 	vldr	d7, [r7, #8]
 8004f5c:	ee86 5b07 	vdiv.f64	d5, d6, d7
 8004f60:	eeb0 0b45 	vmov.f64	d0, d5
 8004f64:	f00c f89c 	bl	80110a0 <sqrt>
 8004f68:	eeb0 7b40 	vmov.f64	d7, d0
 8004f6c:	4b33      	ldr	r3, [pc, #204]	; (800503c <update_ScurveTraj+0x2c4>)
 8004f6e:	ed83 7b00 	vstr	d7, [r3]
		Ta=Tj1*2;
 8004f72:	4b32      	ldr	r3, [pc, #200]	; (800503c <update_ScurveTraj+0x2c4>)
 8004f74:	ed93 7b00 	vldr	d7, [r3]
 8004f78:	ee37 7b07 	vadd.f64	d7, d7, d7
 8004f7c:	4b30      	ldr	r3, [pc, #192]	; (8005040 <update_ScurveTraj+0x2c8>)
 8004f7e:	ed83 7b00 	vstr	d7, [r3]
 8004f82:	e01a      	b.n	8004fba <update_ScurveTraj+0x242>
	}
	else{
		//printf("amax is reached\n");
		Tj1=amax/jmax;
 8004f84:	ed97 5b04 	vldr	d5, [r7, #16]
 8004f88:	ed97 6b02 	vldr	d6, [r7, #8]
 8004f8c:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8004f90:	4b2a      	ldr	r3, [pc, #168]	; (800503c <update_ScurveTraj+0x2c4>)
 8004f92:	ed83 7b00 	vstr	d7, [r3]
		Ta=Tj1+(vmax-vi)/amax;
 8004f96:	ed97 6b06 	vldr	d6, [r7, #24]
 8004f9a:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 8004f9e:	ee36 5b47 	vsub.f64	d5, d6, d7
 8004fa2:	ed97 7b04 	vldr	d7, [r7, #16]
 8004fa6:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8004faa:	4b24      	ldr	r3, [pc, #144]	; (800503c <update_ScurveTraj+0x2c4>)
 8004fac:	ed93 7b00 	vldr	d7, [r3]
 8004fb0:	ee36 7b07 	vadd.f64	d7, d6, d7
 8004fb4:	4b22      	ldr	r3, [pc, #136]	; (8005040 <update_ScurveTraj+0x2c8>)
 8004fb6:	ed83 7b00 	vstr	d7, [r3]
	}

	//Phase 3: Desacceleration


	if ((vmax-vf)*jmax < pow(amax,2)){
 8004fba:	ed97 6b06 	vldr	d6, [r7, #24]
 8004fbe:	ed97 7b08 	vldr	d7, [r7, #32]
 8004fc2:	ee36 6b47 	vsub.f64	d6, d6, d7
 8004fc6:	ed97 7b02 	vldr	d7, [r7, #8]
 8004fca:	ee26 8b07 	vmul.f64	d8, d6, d7
 8004fce:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8004fd2:	ed97 0b04 	vldr	d0, [r7, #16]
 8004fd6:	f00b fde3 	bl	8010ba0 <pow>
 8004fda:	eeb0 7b40 	vmov.f64	d7, d0
 8004fde:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8004fe2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fe6:	d531      	bpl.n	800504c <update_ScurveTraj+0x2d4>
		//printf("amin is NOT reached\n");

		Tj2=sqrt(fabs(vmax-vf)/jmax);
 8004fe8:	ed97 6b06 	vldr	d6, [r7, #24]
 8004fec:	ed97 7b08 	vldr	d7, [r7, #32]
 8004ff0:	ee36 7b47 	vsub.f64	d7, d6, d7
 8004ff4:	eeb0 6bc7 	vabs.f64	d6, d7
 8004ff8:	ed97 7b02 	vldr	d7, [r7, #8]
 8004ffc:	ee86 5b07 	vdiv.f64	d5, d6, d7
 8005000:	eeb0 0b45 	vmov.f64	d0, d5
 8005004:	f00c f84c 	bl	80110a0 <sqrt>
 8005008:	eeb0 7b40 	vmov.f64	d7, d0
 800500c:	4b0d      	ldr	r3, [pc, #52]	; (8005044 <update_ScurveTraj+0x2cc>)
 800500e:	ed83 7b00 	vstr	d7, [r3]
		Td=Tj2*2;
 8005012:	4b0c      	ldr	r3, [pc, #48]	; (8005044 <update_ScurveTraj+0x2cc>)
 8005014:	ed93 7b00 	vldr	d7, [r3]
 8005018:	ee37 7b07 	vadd.f64	d7, d7, d7
 800501c:	4b0a      	ldr	r3, [pc, #40]	; (8005048 <update_ScurveTraj+0x2d0>)
 800501e:	ed83 7b00 	vstr	d7, [r3]
 8005022:	e02e      	b.n	8005082 <update_ScurveTraj+0x30a>
 8005024:	24000440 	.word	0x24000440
 8005028:	24000460 	.word	0x24000460
 800502c:	24000448 	.word	0x24000448
 8005030:	24000840 	.word	0x24000840
 8005034:	24000848 	.word	0x24000848
 8005038:	240007e0 	.word	0x240007e0
 800503c:	24000820 	.word	0x24000820
 8005040:	24000808 	.word	0x24000808
 8005044:	24000828 	.word	0x24000828
 8005048:	24000810 	.word	0x24000810
	}
	else{
		//printf("amin is reached\n");
		Tj2=amax/jmax;
 800504c:	ed97 5b04 	vldr	d5, [r7, #16]
 8005050:	ed97 6b02 	vldr	d6, [r7, #8]
 8005054:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8005058:	4b95      	ldr	r3, [pc, #596]	; (80052b0 <update_ScurveTraj+0x538>)
 800505a:	ed83 7b00 	vstr	d7, [r3]
		Td=Tj2+(vmax-vf)/amax;
 800505e:	ed97 6b06 	vldr	d6, [r7, #24]
 8005062:	ed97 7b08 	vldr	d7, [r7, #32]
 8005066:	ee36 5b47 	vsub.f64	d5, d6, d7
 800506a:	ed97 7b04 	vldr	d7, [r7, #16]
 800506e:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8005072:	4b8f      	ldr	r3, [pc, #572]	; (80052b0 <update_ScurveTraj+0x538>)
 8005074:	ed93 7b00 	vldr	d7, [r3]
 8005078:	ee36 7b07 	vadd.f64	d7, d6, d7
 800507c:	4b8d      	ldr	r3, [pc, #564]	; (80052b4 <update_ScurveTraj+0x53c>)
 800507e:	ed83 7b00 	vstr	d7, [r3]
	}


	Tv = (qf-qi)/vmax - (Ta/2)*(1+(vi/vmax))-(Td/2)*(1+(vf/vmax));
 8005082:	4b8d      	ldr	r3, [pc, #564]	; (80052b8 <update_ScurveTraj+0x540>)
 8005084:	ed93 6b00 	vldr	d6, [r3]
 8005088:	4b8c      	ldr	r3, [pc, #560]	; (80052bc <update_ScurveTraj+0x544>)
 800508a:	ed93 7b00 	vldr	d7, [r3]
 800508e:	ee36 5b47 	vsub.f64	d5, d6, d7
 8005092:	ed97 7b06 	vldr	d7, [r7, #24]
 8005096:	ee85 6b07 	vdiv.f64	d6, d5, d7
 800509a:	4b89      	ldr	r3, [pc, #548]	; (80052c0 <update_ScurveTraj+0x548>)
 800509c:	ed93 7b00 	vldr	d7, [r3]
 80050a0:	eeb0 4b00 	vmov.f64	d4, #0	; 0x40000000  2.0
 80050a4:	ee87 5b04 	vdiv.f64	d5, d7, d4
 80050a8:	ed97 3b0a 	vldr	d3, [r7, #40]	; 0x28
 80050ac:	ed97 4b06 	vldr	d4, [r7, #24]
 80050b0:	ee83 7b04 	vdiv.f64	d7, d3, d4
 80050b4:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 80050b8:	ee37 7b04 	vadd.f64	d7, d7, d4
 80050bc:	ee25 7b07 	vmul.f64	d7, d5, d7
 80050c0:	ee36 6b47 	vsub.f64	d6, d6, d7
 80050c4:	4b7b      	ldr	r3, [pc, #492]	; (80052b4 <update_ScurveTraj+0x53c>)
 80050c6:	ed93 7b00 	vldr	d7, [r3]
 80050ca:	eeb0 4b00 	vmov.f64	d4, #0	; 0x40000000  2.0
 80050ce:	ee87 5b04 	vdiv.f64	d5, d7, d4
 80050d2:	ed97 3b08 	vldr	d3, [r7, #32]
 80050d6:	ed97 4b06 	vldr	d4, [r7, #24]
 80050da:	ee83 7b04 	vdiv.f64	d7, d3, d4
 80050de:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 80050e2:	ee37 7b04 	vadd.f64	d7, d7, d4
 80050e6:	ee25 7b07 	vmul.f64	d7, d5, d7
 80050ea:	ee36 7b47 	vsub.f64	d7, d6, d7
 80050ee:	4b75      	ldr	r3, [pc, #468]	; (80052c4 <update_ScurveTraj+0x54c>)
 80050f0:	ed83 7b00 	vstr	d7, [r3]

	if (Tv>0){
 80050f4:	4b73      	ldr	r3, [pc, #460]	; (80052c4 <update_ScurveTraj+0x54c>)
 80050f6:	ed93 7b00 	vldr	d7, [r3]
 80050fa:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80050fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005102:	f300 82d5 	bgt.w	80056b0 <update_ScurveTraj+0x938>
		//printf("the max velocity is reached\n");
	}
	else{
		//printf("CASE 2\n");
		//printf("In this case vmax is NOT reached, so Tv=0\n");
		Tj1=amax/jmax;
 8005106:	ed97 5b04 	vldr	d5, [r7, #16]
 800510a:	ed97 6b02 	vldr	d6, [r7, #8]
 800510e:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8005112:	4b6d      	ldr	r3, [pc, #436]	; (80052c8 <update_ScurveTraj+0x550>)
 8005114:	ed83 7b00 	vstr	d7, [r3]
		Tj2=Tj1;
 8005118:	4b6b      	ldr	r3, [pc, #428]	; (80052c8 <update_ScurveTraj+0x550>)
 800511a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800511e:	4964      	ldr	r1, [pc, #400]	; (80052b0 <update_ScurveTraj+0x538>)
 8005120:	e9c1 2300 	strd	r2, r3, [r1]
		Tj=Tj1;
 8005124:	4b68      	ldr	r3, [pc, #416]	; (80052c8 <update_ScurveTraj+0x550>)
 8005126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800512a:	4968      	ldr	r1, [pc, #416]	; (80052cc <update_ScurveTraj+0x554>)
 800512c:	e9c1 2300 	strd	r2, r3, [r1]
		delta = (pow(amax,4)/pow(jmax,2))+2*(pow(vi,2)+pow(vf,2))+amax*(4*(qf-qi)-2*(amax/jmax)*(vi+vf));
 8005130:	eeb1 1b00 	vmov.f64	d1, #16	; 0x40800000  4.0
 8005134:	ed97 0b04 	vldr	d0, [r7, #16]
 8005138:	f00b fd32 	bl	8010ba0 <pow>
 800513c:	eeb0 9b40 	vmov.f64	d9, d0
 8005140:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8005144:	ed97 0b02 	vldr	d0, [r7, #8]
 8005148:	f00b fd2a 	bl	8010ba0 <pow>
 800514c:	eeb0 7b40 	vmov.f64	d7, d0
 8005150:	ee89 8b07 	vdiv.f64	d8, d9, d7
 8005154:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8005158:	ed97 0b0a 	vldr	d0, [r7, #40]	; 0x28
 800515c:	f00b fd20 	bl	8010ba0 <pow>
 8005160:	eeb0 9b40 	vmov.f64	d9, d0
 8005164:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8005168:	ed97 0b08 	vldr	d0, [r7, #32]
 800516c:	f00b fd18 	bl	8010ba0 <pow>
 8005170:	eeb0 7b40 	vmov.f64	d7, d0
 8005174:	ee39 7b07 	vadd.f64	d7, d9, d7
 8005178:	ee37 7b07 	vadd.f64	d7, d7, d7
 800517c:	ee38 6b07 	vadd.f64	d6, d8, d7
 8005180:	4b4d      	ldr	r3, [pc, #308]	; (80052b8 <update_ScurveTraj+0x540>)
 8005182:	ed93 5b00 	vldr	d5, [r3]
 8005186:	4b4d      	ldr	r3, [pc, #308]	; (80052bc <update_ScurveTraj+0x544>)
 8005188:	ed93 7b00 	vldr	d7, [r3]
 800518c:	ee35 7b47 	vsub.f64	d7, d5, d7
 8005190:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 8005194:	ee27 5b05 	vmul.f64	d5, d7, d5
 8005198:	ed97 3b04 	vldr	d3, [r7, #16]
 800519c:	ed97 4b02 	vldr	d4, [r7, #8]
 80051a0:	ee83 7b04 	vdiv.f64	d7, d3, d4
 80051a4:	ee37 4b07 	vadd.f64	d4, d7, d7
 80051a8:	ed97 3b0a 	vldr	d3, [r7, #40]	; 0x28
 80051ac:	ed97 7b08 	vldr	d7, [r7, #32]
 80051b0:	ee33 7b07 	vadd.f64	d7, d3, d7
 80051b4:	ee24 7b07 	vmul.f64	d7, d4, d7
 80051b8:	ee35 5b47 	vsub.f64	d5, d5, d7
 80051bc:	ed97 7b04 	vldr	d7, [r7, #16]
 80051c0:	ee25 7b07 	vmul.f64	d7, d5, d7
 80051c4:	ee36 7b07 	vadd.f64	d7, d6, d7
 80051c8:	4b41      	ldr	r3, [pc, #260]	; (80052d0 <update_ScurveTraj+0x558>)
 80051ca:	ed83 7b00 	vstr	d7, [r3]
		Ta=((pow(amax,2)/jmax)-2*vi+sqrt(delta))/(2*amax);
 80051ce:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 80051d2:	ed97 0b04 	vldr	d0, [r7, #16]
 80051d6:	f00b fce3 	bl	8010ba0 <pow>
 80051da:	eeb0 5b40 	vmov.f64	d5, d0
 80051de:	ed97 7b02 	vldr	d7, [r7, #8]
 80051e2:	ee85 6b07 	vdiv.f64	d6, d5, d7
 80051e6:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 80051ea:	ee37 7b07 	vadd.f64	d7, d7, d7
 80051ee:	ee36 8b47 	vsub.f64	d8, d6, d7
 80051f2:	4b37      	ldr	r3, [pc, #220]	; (80052d0 <update_ScurveTraj+0x558>)
 80051f4:	ed93 7b00 	vldr	d7, [r3]
 80051f8:	eeb0 0b47 	vmov.f64	d0, d7
 80051fc:	f00b ff50 	bl	80110a0 <sqrt>
 8005200:	eeb0 7b40 	vmov.f64	d7, d0
 8005204:	ee38 5b07 	vadd.f64	d5, d8, d7
 8005208:	ed97 7b04 	vldr	d7, [r7, #16]
 800520c:	ee37 6b07 	vadd.f64	d6, d7, d7
 8005210:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8005214:	4b2a      	ldr	r3, [pc, #168]	; (80052c0 <update_ScurveTraj+0x548>)
 8005216:	ed83 7b00 	vstr	d7, [r3]
		Td=((pow(amax,2)/jmax)-2*vf+sqrt(delta))/(2*amax);
 800521a:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 800521e:	ed97 0b04 	vldr	d0, [r7, #16]
 8005222:	f00b fcbd 	bl	8010ba0 <pow>
 8005226:	eeb0 5b40 	vmov.f64	d5, d0
 800522a:	ed97 7b02 	vldr	d7, [r7, #8]
 800522e:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8005232:	ed97 7b08 	vldr	d7, [r7, #32]
 8005236:	ee37 7b07 	vadd.f64	d7, d7, d7
 800523a:	ee36 8b47 	vsub.f64	d8, d6, d7
 800523e:	4b24      	ldr	r3, [pc, #144]	; (80052d0 <update_ScurveTraj+0x558>)
 8005240:	ed93 7b00 	vldr	d7, [r3]
 8005244:	eeb0 0b47 	vmov.f64	d0, d7
 8005248:	f00b ff2a 	bl	80110a0 <sqrt>
 800524c:	eeb0 7b40 	vmov.f64	d7, d0
 8005250:	ee38 5b07 	vadd.f64	d5, d8, d7
 8005254:	ed97 7b04 	vldr	d7, [r7, #16]
 8005258:	ee37 6b07 	vadd.f64	d6, d7, d7
 800525c:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8005260:	4b14      	ldr	r3, [pc, #80]	; (80052b4 <update_ScurveTraj+0x53c>)
 8005262:	ed83 7b00 	vstr	d7, [r3]
		Tv=0;
 8005266:	4917      	ldr	r1, [pc, #92]	; (80052c4 <update_ScurveTraj+0x54c>)
 8005268:	f04f 0200 	mov.w	r2, #0
 800526c:	f04f 0300 	mov.w	r3, #0
 8005270:	e9c1 2300 	strd	r2, r3, [r1]


		if (Ta<2*Tj || Td<2*Tj){
 8005274:	4b15      	ldr	r3, [pc, #84]	; (80052cc <update_ScurveTraj+0x554>)
 8005276:	ed93 7b00 	vldr	d7, [r3]
 800527a:	ee37 6b07 	vadd.f64	d6, d7, d7
 800527e:	4b10      	ldr	r3, [pc, #64]	; (80052c0 <update_ScurveTraj+0x548>)
 8005280:	ed93 7b00 	vldr	d7, [r3]
 8005284:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005288:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800528c:	f300 81e4 	bgt.w	8005658 <update_ScurveTraj+0x8e0>
 8005290:	4b0e      	ldr	r3, [pc, #56]	; (80052cc <update_ScurveTraj+0x554>)
 8005292:	ed93 7b00 	vldr	d7, [r3]
 8005296:	ee37 6b07 	vadd.f64	d6, d7, d7
 800529a:	4b06      	ldr	r3, [pc, #24]	; (80052b4 <update_ScurveTraj+0x53c>)
 800529c:	ed93 7b00 	vldr	d7, [r3]
 80052a0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80052a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052a8:	f340 8202 	ble.w	80056b0 <update_ScurveTraj+0x938>
			//printf("entre\n");
			while (!(Ta>2*Tj && Td>2*Tj)){
 80052ac:	e1d4      	b.n	8005658 <update_ScurveTraj+0x8e0>
 80052ae:	bf00      	nop
 80052b0:	24000828 	.word	0x24000828
 80052b4:	24000810 	.word	0x24000810
 80052b8:	24000848 	.word	0x24000848
 80052bc:	24000840 	.word	0x24000840
 80052c0:	24000808 	.word	0x24000808
 80052c4:	24000818 	.word	0x24000818
 80052c8:	24000820 	.word	0x24000820
 80052cc:	24000830 	.word	0x24000830
 80052d0:	24000838 	.word	0x24000838

				amax=amax*0.99;
 80052d4:	ed97 7b04 	vldr	d7, [r7, #16]
 80052d8:	ed9f 6bd5 	vldr	d6, [pc, #852]	; 8005630 <update_ScurveTraj+0x8b8>
 80052dc:	ee27 7b06 	vmul.f64	d7, d7, d6
 80052e0:	ed87 7b04 	vstr	d7, [r7, #16]
				Tj=amax/jmax;
 80052e4:	ed97 5b04 	vldr	d5, [r7, #16]
 80052e8:	ed97 6b02 	vldr	d6, [r7, #8]
 80052ec:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80052f0:	4bd1      	ldr	r3, [pc, #836]	; (8005638 <update_ScurveTraj+0x8c0>)
 80052f2:	ed83 7b00 	vstr	d7, [r3]
				delta = (pow(amax,4)/pow(jmax,2))+2*(pow(vi,2)+pow(vf,2))+amax*(4*(qf-qi)-2*(amax/jmax)*(vi+vf));
 80052f6:	eeb1 1b00 	vmov.f64	d1, #16	; 0x40800000  4.0
 80052fa:	ed97 0b04 	vldr	d0, [r7, #16]
 80052fe:	f00b fc4f 	bl	8010ba0 <pow>
 8005302:	eeb0 9b40 	vmov.f64	d9, d0
 8005306:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 800530a:	ed97 0b02 	vldr	d0, [r7, #8]
 800530e:	f00b fc47 	bl	8010ba0 <pow>
 8005312:	eeb0 7b40 	vmov.f64	d7, d0
 8005316:	ee89 8b07 	vdiv.f64	d8, d9, d7
 800531a:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 800531e:	ed97 0b0a 	vldr	d0, [r7, #40]	; 0x28
 8005322:	f00b fc3d 	bl	8010ba0 <pow>
 8005326:	eeb0 9b40 	vmov.f64	d9, d0
 800532a:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 800532e:	ed97 0b08 	vldr	d0, [r7, #32]
 8005332:	f00b fc35 	bl	8010ba0 <pow>
 8005336:	eeb0 7b40 	vmov.f64	d7, d0
 800533a:	ee39 7b07 	vadd.f64	d7, d9, d7
 800533e:	ee37 7b07 	vadd.f64	d7, d7, d7
 8005342:	ee38 6b07 	vadd.f64	d6, d8, d7
 8005346:	4bbd      	ldr	r3, [pc, #756]	; (800563c <update_ScurveTraj+0x8c4>)
 8005348:	ed93 5b00 	vldr	d5, [r3]
 800534c:	4bbc      	ldr	r3, [pc, #752]	; (8005640 <update_ScurveTraj+0x8c8>)
 800534e:	ed93 7b00 	vldr	d7, [r3]
 8005352:	ee35 7b47 	vsub.f64	d7, d5, d7
 8005356:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 800535a:	ee27 5b05 	vmul.f64	d5, d7, d5
 800535e:	ed97 3b04 	vldr	d3, [r7, #16]
 8005362:	ed97 4b02 	vldr	d4, [r7, #8]
 8005366:	ee83 7b04 	vdiv.f64	d7, d3, d4
 800536a:	ee37 4b07 	vadd.f64	d4, d7, d7
 800536e:	ed97 3b0a 	vldr	d3, [r7, #40]	; 0x28
 8005372:	ed97 7b08 	vldr	d7, [r7, #32]
 8005376:	ee33 7b07 	vadd.f64	d7, d3, d7
 800537a:	ee24 7b07 	vmul.f64	d7, d4, d7
 800537e:	ee35 5b47 	vsub.f64	d5, d5, d7
 8005382:	ed97 7b04 	vldr	d7, [r7, #16]
 8005386:	ee25 7b07 	vmul.f64	d7, d5, d7
 800538a:	ee36 7b07 	vadd.f64	d7, d6, d7
 800538e:	4bad      	ldr	r3, [pc, #692]	; (8005644 <update_ScurveTraj+0x8cc>)
 8005390:	ed83 7b00 	vstr	d7, [r3]
				Ta=((pow(amax,2)/jmax)-2*vi+sqrt(delta))/(2*amax);
 8005394:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8005398:	ed97 0b04 	vldr	d0, [r7, #16]
 800539c:	f00b fc00 	bl	8010ba0 <pow>
 80053a0:	eeb0 5b40 	vmov.f64	d5, d0
 80053a4:	ed97 7b02 	vldr	d7, [r7, #8]
 80053a8:	ee85 6b07 	vdiv.f64	d6, d5, d7
 80053ac:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 80053b0:	ee37 7b07 	vadd.f64	d7, d7, d7
 80053b4:	ee36 8b47 	vsub.f64	d8, d6, d7
 80053b8:	4ba2      	ldr	r3, [pc, #648]	; (8005644 <update_ScurveTraj+0x8cc>)
 80053ba:	ed93 7b00 	vldr	d7, [r3]
 80053be:	eeb0 0b47 	vmov.f64	d0, d7
 80053c2:	f00b fe6d 	bl	80110a0 <sqrt>
 80053c6:	eeb0 7b40 	vmov.f64	d7, d0
 80053ca:	ee38 5b07 	vadd.f64	d5, d8, d7
 80053ce:	ed97 7b04 	vldr	d7, [r7, #16]
 80053d2:	ee37 6b07 	vadd.f64	d6, d7, d7
 80053d6:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80053da:	4b9b      	ldr	r3, [pc, #620]	; (8005648 <update_ScurveTraj+0x8d0>)
 80053dc:	ed83 7b00 	vstr	d7, [r3]
				Td=((pow(amax,2)/jmax)-2*vf+sqrt(delta))/(2*amax);
 80053e0:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 80053e4:	ed97 0b04 	vldr	d0, [r7, #16]
 80053e8:	f00b fbda 	bl	8010ba0 <pow>
 80053ec:	eeb0 5b40 	vmov.f64	d5, d0
 80053f0:	ed97 7b02 	vldr	d7, [r7, #8]
 80053f4:	ee85 6b07 	vdiv.f64	d6, d5, d7
 80053f8:	ed97 7b08 	vldr	d7, [r7, #32]
 80053fc:	ee37 7b07 	vadd.f64	d7, d7, d7
 8005400:	ee36 8b47 	vsub.f64	d8, d6, d7
 8005404:	4b8f      	ldr	r3, [pc, #572]	; (8005644 <update_ScurveTraj+0x8cc>)
 8005406:	ed93 7b00 	vldr	d7, [r3]
 800540a:	eeb0 0b47 	vmov.f64	d0, d7
 800540e:	f00b fe47 	bl	80110a0 <sqrt>
 8005412:	eeb0 7b40 	vmov.f64	d7, d0
 8005416:	ee38 5b07 	vadd.f64	d5, d8, d7
 800541a:	ed97 7b04 	vldr	d7, [r7, #16]
 800541e:	ee37 6b07 	vadd.f64	d6, d7, d7
 8005422:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8005426:	4b89      	ldr	r3, [pc, #548]	; (800564c <update_ScurveTraj+0x8d4>)
 8005428:	ed83 7b00 	vstr	d7, [r3]

				//print(f'{i}',amax)


				if (Ta<0){
 800542c:	4b86      	ldr	r3, [pc, #536]	; (8005648 <update_ScurveTraj+0x8d0>)
 800542e:	ed93 7b00 	vldr	d7, [r3]
 8005432:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8005436:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800543a:	d576      	bpl.n	800552a <update_ScurveTraj+0x7b2>
					Ta=0;
 800543c:	4982      	ldr	r1, [pc, #520]	; (8005648 <update_ScurveTraj+0x8d0>)
 800543e:	f04f 0200 	mov.w	r2, #0
 8005442:	f04f 0300 	mov.w	r3, #0
 8005446:	e9c1 2300 	strd	r2, r3, [r1]
					Tj1=0;
 800544a:	4981      	ldr	r1, [pc, #516]	; (8005650 <update_ScurveTraj+0x8d8>)
 800544c:	f04f 0200 	mov.w	r2, #0
 8005450:	f04f 0300 	mov.w	r3, #0
 8005454:	e9c1 2300 	strd	r2, r3, [r1]
					Td=2*((qf-qi)/(vf+vi));
 8005458:	4b78      	ldr	r3, [pc, #480]	; (800563c <update_ScurveTraj+0x8c4>)
 800545a:	ed93 6b00 	vldr	d6, [r3]
 800545e:	4b78      	ldr	r3, [pc, #480]	; (8005640 <update_ScurveTraj+0x8c8>)
 8005460:	ed93 7b00 	vldr	d7, [r3]
 8005464:	ee36 5b47 	vsub.f64	d5, d6, d7
 8005468:	ed97 6b08 	vldr	d6, [r7, #32]
 800546c:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 8005470:	ee36 6b07 	vadd.f64	d6, d6, d7
 8005474:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8005478:	ee37 7b07 	vadd.f64	d7, d7, d7
 800547c:	4b73      	ldr	r3, [pc, #460]	; (800564c <update_ScurveTraj+0x8d4>)
 800547e:	ed83 7b00 	vstr	d7, [r3]
					Tj2=(jmax*(qf-qi)-sqrt(jmax*(jmax*(pow(qf-qi,2))+pow(vf+vi,2)*(vf-vi))))/(jmax*(vf+vi));
 8005482:	4b6e      	ldr	r3, [pc, #440]	; (800563c <update_ScurveTraj+0x8c4>)
 8005484:	ed93 6b00 	vldr	d6, [r3]
 8005488:	4b6d      	ldr	r3, [pc, #436]	; (8005640 <update_ScurveTraj+0x8c8>)
 800548a:	ed93 7b00 	vldr	d7, [r3]
 800548e:	ee36 6b47 	vsub.f64	d6, d6, d7
 8005492:	ed97 7b02 	vldr	d7, [r7, #8]
 8005496:	ee26 8b07 	vmul.f64	d8, d6, d7
 800549a:	4b68      	ldr	r3, [pc, #416]	; (800563c <update_ScurveTraj+0x8c4>)
 800549c:	ed93 6b00 	vldr	d6, [r3]
 80054a0:	4b67      	ldr	r3, [pc, #412]	; (8005640 <update_ScurveTraj+0x8c8>)
 80054a2:	ed93 7b00 	vldr	d7, [r3]
 80054a6:	ee36 7b47 	vsub.f64	d7, d6, d7
 80054aa:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 80054ae:	eeb0 0b47 	vmov.f64	d0, d7
 80054b2:	f00b fb75 	bl	8010ba0 <pow>
 80054b6:	eeb0 6b40 	vmov.f64	d6, d0
 80054ba:	ed97 7b02 	vldr	d7, [r7, #8]
 80054be:	ee26 9b07 	vmul.f64	d9, d6, d7
 80054c2:	ed97 6b08 	vldr	d6, [r7, #32]
 80054c6:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 80054ca:	ee36 7b07 	vadd.f64	d7, d6, d7
 80054ce:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 80054d2:	eeb0 0b47 	vmov.f64	d0, d7
 80054d6:	f00b fb63 	bl	8010ba0 <pow>
 80054da:	eeb0 5b40 	vmov.f64	d5, d0
 80054de:	ed97 6b08 	vldr	d6, [r7, #32]
 80054e2:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 80054e6:	ee36 7b47 	vsub.f64	d7, d6, d7
 80054ea:	ee25 7b07 	vmul.f64	d7, d5, d7
 80054ee:	ee39 6b07 	vadd.f64	d6, d9, d7
 80054f2:	ed97 7b02 	vldr	d7, [r7, #8]
 80054f6:	ee26 7b07 	vmul.f64	d7, d6, d7
 80054fa:	eeb0 0b47 	vmov.f64	d0, d7
 80054fe:	f00b fdcf 	bl	80110a0 <sqrt>
 8005502:	eeb0 7b40 	vmov.f64	d7, d0
 8005506:	ee38 5b47 	vsub.f64	d5, d8, d7
 800550a:	ed97 6b08 	vldr	d6, [r7, #32]
 800550e:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 8005512:	ee36 6b07 	vadd.f64	d6, d6, d7
 8005516:	ed97 7b02 	vldr	d7, [r7, #8]
 800551a:	ee26 6b07 	vmul.f64	d6, d6, d7
 800551e:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8005522:	4b4c      	ldr	r3, [pc, #304]	; (8005654 <update_ScurveTraj+0x8dc>)
 8005524:	ed83 7b00 	vstr	d7, [r3]
					break;
 8005528:	e0c2      	b.n	80056b0 <update_ScurveTraj+0x938>
				}
				if (Td<0){
 800552a:	4b48      	ldr	r3, [pc, #288]	; (800564c <update_ScurveTraj+0x8d4>)
 800552c:	ed93 7b00 	vldr	d7, [r3]
 8005530:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8005534:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005538:	d400      	bmi.n	800553c <update_ScurveTraj+0x7c4>
 800553a:	e08d      	b.n	8005658 <update_ScurveTraj+0x8e0>
					Td=0;
 800553c:	4943      	ldr	r1, [pc, #268]	; (800564c <update_ScurveTraj+0x8d4>)
 800553e:	f04f 0200 	mov.w	r2, #0
 8005542:	f04f 0300 	mov.w	r3, #0
 8005546:	e9c1 2300 	strd	r2, r3, [r1]
					Ta=2*((qf-qi)/(vf+vi));
 800554a:	4b3c      	ldr	r3, [pc, #240]	; (800563c <update_ScurveTraj+0x8c4>)
 800554c:	ed93 6b00 	vldr	d6, [r3]
 8005550:	4b3b      	ldr	r3, [pc, #236]	; (8005640 <update_ScurveTraj+0x8c8>)
 8005552:	ed93 7b00 	vldr	d7, [r3]
 8005556:	ee36 5b47 	vsub.f64	d5, d6, d7
 800555a:	ed97 6b08 	vldr	d6, [r7, #32]
 800555e:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 8005562:	ee36 6b07 	vadd.f64	d6, d6, d7
 8005566:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800556a:	ee37 7b07 	vadd.f64	d7, d7, d7
 800556e:	4b36      	ldr	r3, [pc, #216]	; (8005648 <update_ScurveTraj+0x8d0>)
 8005570:	ed83 7b00 	vstr	d7, [r3]
					Tj1=(jmax*(qf-qi)-sqrt(jmax*(jmax*(pow(qf-qi,2))-pow(vf+vi,2)*(vf-vi))))/(jmax*(vf+vi));
 8005574:	4b31      	ldr	r3, [pc, #196]	; (800563c <update_ScurveTraj+0x8c4>)
 8005576:	ed93 6b00 	vldr	d6, [r3]
 800557a:	4b31      	ldr	r3, [pc, #196]	; (8005640 <update_ScurveTraj+0x8c8>)
 800557c:	ed93 7b00 	vldr	d7, [r3]
 8005580:	ee36 6b47 	vsub.f64	d6, d6, d7
 8005584:	ed97 7b02 	vldr	d7, [r7, #8]
 8005588:	ee26 8b07 	vmul.f64	d8, d6, d7
 800558c:	4b2b      	ldr	r3, [pc, #172]	; (800563c <update_ScurveTraj+0x8c4>)
 800558e:	ed93 6b00 	vldr	d6, [r3]
 8005592:	4b2b      	ldr	r3, [pc, #172]	; (8005640 <update_ScurveTraj+0x8c8>)
 8005594:	ed93 7b00 	vldr	d7, [r3]
 8005598:	ee36 7b47 	vsub.f64	d7, d6, d7
 800559c:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 80055a0:	eeb0 0b47 	vmov.f64	d0, d7
 80055a4:	f00b fafc 	bl	8010ba0 <pow>
 80055a8:	eeb0 6b40 	vmov.f64	d6, d0
 80055ac:	ed97 7b02 	vldr	d7, [r7, #8]
 80055b0:	ee26 9b07 	vmul.f64	d9, d6, d7
 80055b4:	ed97 6b08 	vldr	d6, [r7, #32]
 80055b8:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 80055bc:	ee36 7b07 	vadd.f64	d7, d6, d7
 80055c0:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 80055c4:	eeb0 0b47 	vmov.f64	d0, d7
 80055c8:	f00b faea 	bl	8010ba0 <pow>
 80055cc:	eeb0 5b40 	vmov.f64	d5, d0
 80055d0:	ed97 6b08 	vldr	d6, [r7, #32]
 80055d4:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 80055d8:	ee36 7b47 	vsub.f64	d7, d6, d7
 80055dc:	ee25 7b07 	vmul.f64	d7, d5, d7
 80055e0:	ee39 6b47 	vsub.f64	d6, d9, d7
 80055e4:	ed97 7b02 	vldr	d7, [r7, #8]
 80055e8:	ee26 7b07 	vmul.f64	d7, d6, d7
 80055ec:	eeb0 0b47 	vmov.f64	d0, d7
 80055f0:	f00b fd56 	bl	80110a0 <sqrt>
 80055f4:	eeb0 7b40 	vmov.f64	d7, d0
 80055f8:	ee38 5b47 	vsub.f64	d5, d8, d7
 80055fc:	ed97 6b08 	vldr	d6, [r7, #32]
 8005600:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 8005604:	ee36 6b07 	vadd.f64	d6, d6, d7
 8005608:	ed97 7b02 	vldr	d7, [r7, #8]
 800560c:	ee26 6b07 	vmul.f64	d6, d6, d7
 8005610:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8005614:	4b0e      	ldr	r3, [pc, #56]	; (8005650 <update_ScurveTraj+0x8d8>)
 8005616:	ed83 7b00 	vstr	d7, [r3]
					Tj2=0;
 800561a:	490e      	ldr	r1, [pc, #56]	; (8005654 <update_ScurveTraj+0x8dc>)
 800561c:	f04f 0200 	mov.w	r2, #0
 8005620:	f04f 0300 	mov.w	r3, #0
 8005624:	e9c1 2300 	strd	r2, r3, [r1]
					break;
 8005628:	e042      	b.n	80056b0 <update_ScurveTraj+0x938>
 800562a:	bf00      	nop
 800562c:	f3af 8000 	nop.w
 8005630:	7ae147ae 	.word	0x7ae147ae
 8005634:	3fefae14 	.word	0x3fefae14
 8005638:	24000830 	.word	0x24000830
 800563c:	24000848 	.word	0x24000848
 8005640:	24000840 	.word	0x24000840
 8005644:	24000838 	.word	0x24000838
 8005648:	24000808 	.word	0x24000808
 800564c:	24000810 	.word	0x24000810
 8005650:	24000820 	.word	0x24000820
 8005654:	24000828 	.word	0x24000828
			while (!(Ta>2*Tj && Td>2*Tj)){
 8005658:	4b33      	ldr	r3, [pc, #204]	; (8005728 <update_ScurveTraj+0x9b0>)
 800565a:	ed93 7b00 	vldr	d7, [r3]
 800565e:	ee37 6b07 	vadd.f64	d6, d7, d7
 8005662:	4b32      	ldr	r3, [pc, #200]	; (800572c <update_ScurveTraj+0x9b4>)
 8005664:	ed93 7b00 	vldr	d7, [r3]
 8005668:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800566c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005670:	bf4c      	ite	mi
 8005672:	2301      	movmi	r3, #1
 8005674:	2300      	movpl	r3, #0
 8005676:	b2db      	uxtb	r3, r3
 8005678:	f083 0301 	eor.w	r3, r3, #1
 800567c:	b2db      	uxtb	r3, r3
 800567e:	2b00      	cmp	r3, #0
 8005680:	f47f ae28 	bne.w	80052d4 <update_ScurveTraj+0x55c>
 8005684:	4b28      	ldr	r3, [pc, #160]	; (8005728 <update_ScurveTraj+0x9b0>)
 8005686:	ed93 7b00 	vldr	d7, [r3]
 800568a:	ee37 6b07 	vadd.f64	d6, d7, d7
 800568e:	4b28      	ldr	r3, [pc, #160]	; (8005730 <update_ScurveTraj+0x9b8>)
 8005690:	ed93 7b00 	vldr	d7, [r3]
 8005694:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005698:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800569c:	bf4c      	ite	mi
 800569e:	2301      	movmi	r3, #1
 80056a0:	2300      	movpl	r3, #0
 80056a2:	b2db      	uxtb	r3, r3
 80056a4:	f083 0301 	eor.w	r3, r3, #1
 80056a8:	b2db      	uxtb	r3, r3
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	f47f ae12 	bne.w	80052d4 <update_ScurveTraj+0x55c>
				}
			}
		}
	}

	*(params)=Tj1;
 80056b0:	4b20      	ldr	r3, [pc, #128]	; (8005734 <update_ScurveTraj+0x9bc>)
 80056b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056b6:	6879      	ldr	r1, [r7, #4]
 80056b8:	e9c1 2300 	strd	r2, r3, [r1]
	*(params+1)=Tj2;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	f103 0108 	add.w	r1, r3, #8
 80056c2:	4b1d      	ldr	r3, [pc, #116]	; (8005738 <update_ScurveTraj+0x9c0>)
 80056c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056c8:	e9c1 2300 	strd	r2, r3, [r1]
	*(params+2)=Tj;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	f103 0110 	add.w	r1, r3, #16
 80056d2:	4b15      	ldr	r3, [pc, #84]	; (8005728 <update_ScurveTraj+0x9b0>)
 80056d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056d8:	e9c1 2300 	strd	r2, r3, [r1]
	*(params+3)=Ta;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	f103 0118 	add.w	r1, r3, #24
 80056e2:	4b12      	ldr	r3, [pc, #72]	; (800572c <update_ScurveTraj+0x9b4>)
 80056e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056e8:	e9c1 2300 	strd	r2, r3, [r1]
	*(params+4)=Td;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	f103 0120 	add.w	r1, r3, #32
 80056f2:	4b0f      	ldr	r3, [pc, #60]	; (8005730 <update_ScurveTraj+0x9b8>)
 80056f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056f8:	e9c1 2300 	strd	r2, r3, [r1]
	*(params+5)=Tv;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	f103 0128 	add.w	r1, r3, #40	; 0x28
 8005702:	4b0e      	ldr	r3, [pc, #56]	; (800573c <update_ScurveTraj+0x9c4>)
 8005704:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005708:	e9c1 2300 	strd	r2, r3, [r1]
	*(params+6)=T;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8005712:	4b0b      	ldr	r3, [pc, #44]	; (8005740 <update_ScurveTraj+0x9c8>)
 8005714:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005718:	e9c1 2300 	strd	r2, r3, [r1]

}
 800571c:	bf00      	nop
 800571e:	3748      	adds	r7, #72	; 0x48
 8005720:	46bd      	mov	sp, r7
 8005722:	ecbd 8b04 	vpop	{d8-d9}
 8005726:	bd80      	pop	{r7, pc}
 8005728:	24000830 	.word	0x24000830
 800572c:	24000808 	.word	0x24000808
 8005730:	24000810 	.word	0x24000810
 8005734:	24000820 	.word	0x24000820
 8005738:	24000828 	.word	0x24000828
 800573c:	24000818 	.word	0x24000818
 8005740:	24000800 	.word	0x24000800
 8005744:	00000000 	.word	0x00000000

08005748 <setProfilTimer>:


void setProfilTimer(void){
 8005748:	b480      	push	{r7}
 800574a:	af00      	add	r7, sp, #0

	motor1.rpm = motor1.omega * RADs_TO_RPM;
 800574c:	4ba2      	ldr	r3, [pc, #648]	; (80059d8 <setProfilTimer+0x290>)
 800574e:	ed93 7b04 	vldr	d7, [r3, #16]
 8005752:	ed9f 6b99 	vldr	d6, [pc, #612]	; 80059b8 <setProfilTimer+0x270>
 8005756:	ee27 7b06 	vmul.f64	d7, d7, d6
 800575a:	4b9f      	ldr	r3, [pc, #636]	; (80059d8 <setProfilTimer+0x290>)
 800575c:	ed83 7b06 	vstr	d7, [r3, #24]
	motor2.rpm = motor2.omega * RADs_TO_RPM;
 8005760:	4b9e      	ldr	r3, [pc, #632]	; (80059dc <setProfilTimer+0x294>)
 8005762:	ed93 7b04 	vldr	d7, [r3, #16]
 8005766:	ed9f 6b94 	vldr	d6, [pc, #592]	; 80059b8 <setProfilTimer+0x270>
 800576a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800576e:	4b9b      	ldr	r3, [pc, #620]	; (80059dc <setProfilTimer+0x294>)
 8005770:	ed83 7b06 	vstr	d7, [r3, #24]
	motor3.rpm = motor3.omega * RADs_TO_RPM;
 8005774:	4b9a      	ldr	r3, [pc, #616]	; (80059e0 <setProfilTimer+0x298>)
 8005776:	ed93 7b04 	vldr	d7, [r3, #16]
 800577a:	ed9f 6b8f 	vldr	d6, [pc, #572]	; 80059b8 <setProfilTimer+0x270>
 800577e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005782:	4b97      	ldr	r3, [pc, #604]	; (80059e0 <setProfilTimer+0x298>)
 8005784:	ed83 7b06 	vstr	d7, [r3, #24]
	//_rpm1 = 12.0;
	//_rpm2 = 12.0 ;
	//_rpm3 = 12.0;

	//Escritura del registro ARR
	__HAL_TIM_SET_AUTORELOAD(&htim12,COUNTERPERIOD(motor1.rpm));
 8005788:	4b96      	ldr	r3, [pc, #600]	; (80059e4 <setProfilTimer+0x29c>)
 800578a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800578c:	ee07 3a90 	vmov	s15, r3
 8005790:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8005794:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8005798:	ee37 7b06 	vadd.f64	d7, d7, d6
 800579c:	ed9f 5b88 	vldr	d5, [pc, #544]	; 80059c0 <setProfilTimer+0x278>
 80057a0:	ee85 6b07 	vdiv.f64	d6, d5, d7
 80057a4:	4b8c      	ldr	r3, [pc, #560]	; (80059d8 <setProfilTimer+0x290>)
 80057a6:	ed93 7b06 	vldr	d7, [r3, #24]
 80057aa:	ed9f 5b87 	vldr	d5, [pc, #540]	; 80059c8 <setProfilTimer+0x280>
 80057ae:	ee27 5b05 	vmul.f64	d5, d7, d5
 80057b2:	ed9f 4b87 	vldr	d4, [pc, #540]	; 80059d0 <setProfilTimer+0x288>
 80057b6:	ee84 7b05 	vdiv.f64	d7, d4, d5
 80057ba:	ee26 7b07 	vmul.f64	d7, d6, d7
 80057be:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80057c2:	ee37 7b46 	vsub.f64	d7, d7, d6
 80057c6:	4b88      	ldr	r3, [pc, #544]	; (80059e8 <setProfilTimer+0x2a0>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80057ce:	ee17 2a90 	vmov	r2, s15
 80057d2:	62da      	str	r2, [r3, #44]	; 0x2c
 80057d4:	4b83      	ldr	r3, [pc, #524]	; (80059e4 <setProfilTimer+0x29c>)
 80057d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057d8:	ee07 3a90 	vmov	s15, r3
 80057dc:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80057e0:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80057e4:	ee37 7b06 	vadd.f64	d7, d7, d6
 80057e8:	ed9f 5b75 	vldr	d5, [pc, #468]	; 80059c0 <setProfilTimer+0x278>
 80057ec:	ee85 6b07 	vdiv.f64	d6, d5, d7
 80057f0:	4b79      	ldr	r3, [pc, #484]	; (80059d8 <setProfilTimer+0x290>)
 80057f2:	ed93 7b06 	vldr	d7, [r3, #24]
 80057f6:	ed9f 5b74 	vldr	d5, [pc, #464]	; 80059c8 <setProfilTimer+0x280>
 80057fa:	ee27 5b05 	vmul.f64	d5, d7, d5
 80057fe:	ed9f 4b74 	vldr	d4, [pc, #464]	; 80059d0 <setProfilTimer+0x288>
 8005802:	ee84 7b05 	vdiv.f64	d7, d4, d5
 8005806:	ee26 7b07 	vmul.f64	d7, d6, d7
 800580a:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800580e:	ee37 7b46 	vsub.f64	d7, d7, d6
 8005812:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8005816:	ee17 2a90 	vmov	r2, s15
 800581a:	4b73      	ldr	r3, [pc, #460]	; (80059e8 <setProfilTimer+0x2a0>)
 800581c:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_AUTORELOAD(&htim13,COUNTERPERIOD(motor2.rpm));
 800581e:	4b71      	ldr	r3, [pc, #452]	; (80059e4 <setProfilTimer+0x29c>)
 8005820:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005822:	ee07 3a90 	vmov	s15, r3
 8005826:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800582a:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800582e:	ee37 7b06 	vadd.f64	d7, d7, d6
 8005832:	ed9f 5b63 	vldr	d5, [pc, #396]	; 80059c0 <setProfilTimer+0x278>
 8005836:	ee85 6b07 	vdiv.f64	d6, d5, d7
 800583a:	4b68      	ldr	r3, [pc, #416]	; (80059dc <setProfilTimer+0x294>)
 800583c:	ed93 7b06 	vldr	d7, [r3, #24]
 8005840:	ed9f 5b61 	vldr	d5, [pc, #388]	; 80059c8 <setProfilTimer+0x280>
 8005844:	ee27 5b05 	vmul.f64	d5, d7, d5
 8005848:	ed9f 4b61 	vldr	d4, [pc, #388]	; 80059d0 <setProfilTimer+0x288>
 800584c:	ee84 7b05 	vdiv.f64	d7, d4, d5
 8005850:	ee26 7b07 	vmul.f64	d7, d6, d7
 8005854:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8005858:	ee37 7b46 	vsub.f64	d7, d7, d6
 800585c:	4b63      	ldr	r3, [pc, #396]	; (80059ec <setProfilTimer+0x2a4>)
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8005864:	ee17 2a90 	vmov	r2, s15
 8005868:	62da      	str	r2, [r3, #44]	; 0x2c
 800586a:	4b5e      	ldr	r3, [pc, #376]	; (80059e4 <setProfilTimer+0x29c>)
 800586c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800586e:	ee07 3a90 	vmov	s15, r3
 8005872:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8005876:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800587a:	ee37 7b06 	vadd.f64	d7, d7, d6
 800587e:	ed9f 5b50 	vldr	d5, [pc, #320]	; 80059c0 <setProfilTimer+0x278>
 8005882:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8005886:	4b55      	ldr	r3, [pc, #340]	; (80059dc <setProfilTimer+0x294>)
 8005888:	ed93 7b06 	vldr	d7, [r3, #24]
 800588c:	ed9f 5b4e 	vldr	d5, [pc, #312]	; 80059c8 <setProfilTimer+0x280>
 8005890:	ee27 5b05 	vmul.f64	d5, d7, d5
 8005894:	ed9f 4b4e 	vldr	d4, [pc, #312]	; 80059d0 <setProfilTimer+0x288>
 8005898:	ee84 7b05 	vdiv.f64	d7, d4, d5
 800589c:	ee26 7b07 	vmul.f64	d7, d6, d7
 80058a0:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80058a4:	ee37 7b46 	vsub.f64	d7, d7, d6
 80058a8:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80058ac:	ee17 2a90 	vmov	r2, s15
 80058b0:	4b4e      	ldr	r3, [pc, #312]	; (80059ec <setProfilTimer+0x2a4>)
 80058b2:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_AUTORELOAD(&htim14,COUNTERPERIOD(motor3.rpm));
 80058b4:	4b4b      	ldr	r3, [pc, #300]	; (80059e4 <setProfilTimer+0x29c>)
 80058b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058b8:	ee07 3a90 	vmov	s15, r3
 80058bc:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80058c0:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80058c4:	ee37 7b06 	vadd.f64	d7, d7, d6
 80058c8:	ed9f 5b3d 	vldr	d5, [pc, #244]	; 80059c0 <setProfilTimer+0x278>
 80058cc:	ee85 6b07 	vdiv.f64	d6, d5, d7
 80058d0:	4b43      	ldr	r3, [pc, #268]	; (80059e0 <setProfilTimer+0x298>)
 80058d2:	ed93 7b06 	vldr	d7, [r3, #24]
 80058d6:	ed9f 5b3c 	vldr	d5, [pc, #240]	; 80059c8 <setProfilTimer+0x280>
 80058da:	ee27 5b05 	vmul.f64	d5, d7, d5
 80058de:	ed9f 4b3c 	vldr	d4, [pc, #240]	; 80059d0 <setProfilTimer+0x288>
 80058e2:	ee84 7b05 	vdiv.f64	d7, d4, d5
 80058e6:	ee26 7b07 	vmul.f64	d7, d6, d7
 80058ea:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80058ee:	ee37 7b46 	vsub.f64	d7, d7, d6
 80058f2:	4b3f      	ldr	r3, [pc, #252]	; (80059f0 <setProfilTimer+0x2a8>)
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80058fa:	ee17 2a90 	vmov	r2, s15
 80058fe:	62da      	str	r2, [r3, #44]	; 0x2c
 8005900:	4b38      	ldr	r3, [pc, #224]	; (80059e4 <setProfilTimer+0x29c>)
 8005902:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005904:	ee07 3a90 	vmov	s15, r3
 8005908:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800590c:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8005910:	ee37 7b06 	vadd.f64	d7, d7, d6
 8005914:	ed9f 5b2a 	vldr	d5, [pc, #168]	; 80059c0 <setProfilTimer+0x278>
 8005918:	ee85 6b07 	vdiv.f64	d6, d5, d7
 800591c:	4b30      	ldr	r3, [pc, #192]	; (80059e0 <setProfilTimer+0x298>)
 800591e:	ed93 7b06 	vldr	d7, [r3, #24]
 8005922:	ed9f 5b29 	vldr	d5, [pc, #164]	; 80059c8 <setProfilTimer+0x280>
 8005926:	ee27 5b05 	vmul.f64	d5, d7, d5
 800592a:	ed9f 4b29 	vldr	d4, [pc, #164]	; 80059d0 <setProfilTimer+0x288>
 800592e:	ee84 7b05 	vdiv.f64	d7, d4, d5
 8005932:	ee26 7b07 	vmul.f64	d7, d6, d7
 8005936:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800593a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800593e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8005942:	ee17 2a90 	vmov	r2, s15
 8005946:	4b2a      	ldr	r3, [pc, #168]	; (80059f0 <setProfilTimer+0x2a8>)
 8005948:	60da      	str	r2, [r3, #12]

	TIM12->CCR1 = (uint32_t)((double)(TIM12->ARR) / 2.0);
 800594a:	4b26      	ldr	r3, [pc, #152]	; (80059e4 <setProfilTimer+0x29c>)
 800594c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800594e:	ee07 3a90 	vmov	s15, r3
 8005952:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8005956:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 800595a:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800595e:	4b21      	ldr	r3, [pc, #132]	; (80059e4 <setProfilTimer+0x29c>)
 8005960:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8005964:	ee17 2a90 	vmov	r2, s15
 8005968:	635a      	str	r2, [r3, #52]	; 0x34
	TIM13->CCR1 = (uint32_t)((double)(TIM13->ARR) / 2.0);
 800596a:	4b22      	ldr	r3, [pc, #136]	; (80059f4 <setProfilTimer+0x2ac>)
 800596c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800596e:	ee07 3a90 	vmov	s15, r3
 8005972:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8005976:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 800597a:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800597e:	4b1d      	ldr	r3, [pc, #116]	; (80059f4 <setProfilTimer+0x2ac>)
 8005980:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8005984:	ee17 2a90 	vmov	r2, s15
 8005988:	635a      	str	r2, [r3, #52]	; 0x34
	TIM14->CCR1 = (uint32_t)((double)(TIM14->ARR) / 2.0);
 800598a:	4b1b      	ldr	r3, [pc, #108]	; (80059f8 <setProfilTimer+0x2b0>)
 800598c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800598e:	ee07 3a90 	vmov	s15, r3
 8005992:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8005996:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 800599a:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800599e:	4b16      	ldr	r3, [pc, #88]	; (80059f8 <setProfilTimer+0x2b0>)
 80059a0:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80059a4:	ee17 2a90 	vmov	r2, s15
 80059a8:	635a      	str	r2, [r3, #52]	; 0x34
					TIM14->CNT = periodoM[2] - 1;// Reinicio clock solo si hace falta y a un valor cercano a la interrupcion, para que no haga ese paso de nuevo
		}
		*/


}
 80059aa:	bf00      	nop
 80059ac:	46bd      	mov	sp, r7
 80059ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b2:	4770      	bx	lr
 80059b4:	f3af 8000 	nop.w
 80059b8:	66ed2a99 	.word	0x66ed2a99
 80059bc:	4023193d 	.word	0x4023193d
 80059c0:	00000000 	.word	0x00000000
 80059c4:	418e8480 	.word	0x418e8480
 80059c8:	00000000 	.word	0x00000000
 80059cc:	40bf4000 	.word	0x40bf4000
 80059d0:	00000000 	.word	0x00000000
 80059d4:	404e0000 	.word	0x404e0000
 80059d8:	24000358 	.word	0x24000358
 80059dc:	24000398 	.word	0x24000398
 80059e0:	240003d8 	.word	0x240003d8
 80059e4:	40001800 	.word	0x40001800
 80059e8:	240006b0 	.word	0x240006b0
 80059ec:	240006fc 	.word	0x240006fc
 80059f0:	24000748 	.word	0x24000748
 80059f4:	40001c00 	.word	0x40001c00
 80059f8:	40002000 	.word	0x40002000

080059fc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80059fc:	b580      	push	{r7, lr}
 80059fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8005a00:	4b22      	ldr	r3, [pc, #136]	; (8005a8c <MX_USART1_UART_Init+0x90>)
 8005a02:	4a23      	ldr	r2, [pc, #140]	; (8005a90 <MX_USART1_UART_Init+0x94>)
 8005a04:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8005a06:	4b21      	ldr	r3, [pc, #132]	; (8005a8c <MX_USART1_UART_Init+0x90>)
 8005a08:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8005a0c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005a0e:	4b1f      	ldr	r3, [pc, #124]	; (8005a8c <MX_USART1_UART_Init+0x90>)
 8005a10:	2200      	movs	r2, #0
 8005a12:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8005a14:	4b1d      	ldr	r3, [pc, #116]	; (8005a8c <MX_USART1_UART_Init+0x90>)
 8005a16:	2200      	movs	r2, #0
 8005a18:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8005a1a:	4b1c      	ldr	r3, [pc, #112]	; (8005a8c <MX_USART1_UART_Init+0x90>)
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005a20:	4b1a      	ldr	r3, [pc, #104]	; (8005a8c <MX_USART1_UART_Init+0x90>)
 8005a22:	220c      	movs	r2, #12
 8005a24:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005a26:	4b19      	ldr	r3, [pc, #100]	; (8005a8c <MX_USART1_UART_Init+0x90>)
 8005a28:	2200      	movs	r2, #0
 8005a2a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005a2c:	4b17      	ldr	r3, [pc, #92]	; (8005a8c <MX_USART1_UART_Init+0x90>)
 8005a2e:	2200      	movs	r2, #0
 8005a30:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005a32:	4b16      	ldr	r3, [pc, #88]	; (8005a8c <MX_USART1_UART_Init+0x90>)
 8005a34:	2200      	movs	r2, #0
 8005a36:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005a38:	4b14      	ldr	r3, [pc, #80]	; (8005a8c <MX_USART1_UART_Init+0x90>)
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005a3e:	4b13      	ldr	r3, [pc, #76]	; (8005a8c <MX_USART1_UART_Init+0x90>)
 8005a40:	2200      	movs	r2, #0
 8005a42:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005a44:	4811      	ldr	r0, [pc, #68]	; (8005a8c <MX_USART1_UART_Init+0x90>)
 8005a46:	f005 fe81 	bl	800b74c <HAL_UART_Init>
 8005a4a:	4603      	mov	r3, r0
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d001      	beq.n	8005a54 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8005a50:	f7fd fb32 	bl	80030b8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005a54:	2100      	movs	r1, #0
 8005a56:	480d      	ldr	r0, [pc, #52]	; (8005a8c <MX_USART1_UART_Init+0x90>)
 8005a58:	f008 f90b 	bl	800dc72 <HAL_UARTEx_SetTxFifoThreshold>
 8005a5c:	4603      	mov	r3, r0
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d001      	beq.n	8005a66 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8005a62:	f7fd fb29 	bl	80030b8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005a66:	2100      	movs	r1, #0
 8005a68:	4808      	ldr	r0, [pc, #32]	; (8005a8c <MX_USART1_UART_Init+0x90>)
 8005a6a:	f008 f940 	bl	800dcee <HAL_UARTEx_SetRxFifoThreshold>
 8005a6e:	4603      	mov	r3, r0
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d001      	beq.n	8005a78 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8005a74:	f7fd fb20 	bl	80030b8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8005a78:	4804      	ldr	r0, [pc, #16]	; (8005a8c <MX_USART1_UART_Init+0x90>)
 8005a7a:	f008 f8c1 	bl	800dc00 <HAL_UARTEx_DisableFifoMode>
 8005a7e:	4603      	mov	r3, r0
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d001      	beq.n	8005a88 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8005a84:	f7fd fb18 	bl	80030b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8005a88:	bf00      	nop
 8005a8a:	bd80      	pop	{r7, pc}
 8005a8c:	24000850 	.word	0x24000850
 8005a90:	40011000 	.word	0x40011000

08005a94 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005a94:	b580      	push	{r7, lr}
 8005a96:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005a98:	4b22      	ldr	r3, [pc, #136]	; (8005b24 <MX_USART2_UART_Init+0x90>)
 8005a9a:	4a23      	ldr	r2, [pc, #140]	; (8005b28 <MX_USART2_UART_Init+0x94>)
 8005a9c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8005a9e:	4b21      	ldr	r3, [pc, #132]	; (8005b24 <MX_USART2_UART_Init+0x90>)
 8005aa0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8005aa4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005aa6:	4b1f      	ldr	r3, [pc, #124]	; (8005b24 <MX_USART2_UART_Init+0x90>)
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005aac:	4b1d      	ldr	r3, [pc, #116]	; (8005b24 <MX_USART2_UART_Init+0x90>)
 8005aae:	2200      	movs	r2, #0
 8005ab0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005ab2:	4b1c      	ldr	r3, [pc, #112]	; (8005b24 <MX_USART2_UART_Init+0x90>)
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005ab8:	4b1a      	ldr	r3, [pc, #104]	; (8005b24 <MX_USART2_UART_Init+0x90>)
 8005aba:	220c      	movs	r2, #12
 8005abc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005abe:	4b19      	ldr	r3, [pc, #100]	; (8005b24 <MX_USART2_UART_Init+0x90>)
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005ac4:	4b17      	ldr	r3, [pc, #92]	; (8005b24 <MX_USART2_UART_Init+0x90>)
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005aca:	4b16      	ldr	r3, [pc, #88]	; (8005b24 <MX_USART2_UART_Init+0x90>)
 8005acc:	2200      	movs	r2, #0
 8005ace:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005ad0:	4b14      	ldr	r3, [pc, #80]	; (8005b24 <MX_USART2_UART_Init+0x90>)
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005ad6:	4b13      	ldr	r3, [pc, #76]	; (8005b24 <MX_USART2_UART_Init+0x90>)
 8005ad8:	2200      	movs	r2, #0
 8005ada:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005adc:	4811      	ldr	r0, [pc, #68]	; (8005b24 <MX_USART2_UART_Init+0x90>)
 8005ade:	f005 fe35 	bl	800b74c <HAL_UART_Init>
 8005ae2:	4603      	mov	r3, r0
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d001      	beq.n	8005aec <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8005ae8:	f7fd fae6 	bl	80030b8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005aec:	2100      	movs	r1, #0
 8005aee:	480d      	ldr	r0, [pc, #52]	; (8005b24 <MX_USART2_UART_Init+0x90>)
 8005af0:	f008 f8bf 	bl	800dc72 <HAL_UARTEx_SetTxFifoThreshold>
 8005af4:	4603      	mov	r3, r0
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d001      	beq.n	8005afe <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8005afa:	f7fd fadd 	bl	80030b8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005afe:	2100      	movs	r1, #0
 8005b00:	4808      	ldr	r0, [pc, #32]	; (8005b24 <MX_USART2_UART_Init+0x90>)
 8005b02:	f008 f8f4 	bl	800dcee <HAL_UARTEx_SetRxFifoThreshold>
 8005b06:	4603      	mov	r3, r0
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d001      	beq.n	8005b10 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8005b0c:	f7fd fad4 	bl	80030b8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8005b10:	4804      	ldr	r0, [pc, #16]	; (8005b24 <MX_USART2_UART_Init+0x90>)
 8005b12:	f008 f875 	bl	800dc00 <HAL_UARTEx_DisableFifoMode>
 8005b16:	4603      	mov	r3, r0
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d001      	beq.n	8005b20 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8005b1c:	f7fd facc 	bl	80030b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8005b20:	bf00      	nop
 8005b22:	bd80      	pop	{r7, pc}
 8005b24:	240008e0 	.word	0x240008e0
 8005b28:	40004400 	.word	0x40004400

08005b2c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8005b30:	4b22      	ldr	r3, [pc, #136]	; (8005bbc <MX_USART3_UART_Init+0x90>)
 8005b32:	4a23      	ldr	r2, [pc, #140]	; (8005bc0 <MX_USART3_UART_Init+0x94>)
 8005b34:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8005b36:	4b21      	ldr	r3, [pc, #132]	; (8005bbc <MX_USART3_UART_Init+0x90>)
 8005b38:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8005b3c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8005b3e:	4b1f      	ldr	r3, [pc, #124]	; (8005bbc <MX_USART3_UART_Init+0x90>)
 8005b40:	2200      	movs	r2, #0
 8005b42:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8005b44:	4b1d      	ldr	r3, [pc, #116]	; (8005bbc <MX_USART3_UART_Init+0x90>)
 8005b46:	2200      	movs	r2, #0
 8005b48:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8005b4a:	4b1c      	ldr	r3, [pc, #112]	; (8005bbc <MX_USART3_UART_Init+0x90>)
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8005b50:	4b1a      	ldr	r3, [pc, #104]	; (8005bbc <MX_USART3_UART_Init+0x90>)
 8005b52:	220c      	movs	r2, #12
 8005b54:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005b56:	4b19      	ldr	r3, [pc, #100]	; (8005bbc <MX_USART3_UART_Init+0x90>)
 8005b58:	2200      	movs	r2, #0
 8005b5a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8005b5c:	4b17      	ldr	r3, [pc, #92]	; (8005bbc <MX_USART3_UART_Init+0x90>)
 8005b5e:	2200      	movs	r2, #0
 8005b60:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005b62:	4b16      	ldr	r3, [pc, #88]	; (8005bbc <MX_USART3_UART_Init+0x90>)
 8005b64:	2200      	movs	r2, #0
 8005b66:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005b68:	4b14      	ldr	r3, [pc, #80]	; (8005bbc <MX_USART3_UART_Init+0x90>)
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005b6e:	4b13      	ldr	r3, [pc, #76]	; (8005bbc <MX_USART3_UART_Init+0x90>)
 8005b70:	2200      	movs	r2, #0
 8005b72:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8005b74:	4811      	ldr	r0, [pc, #68]	; (8005bbc <MX_USART3_UART_Init+0x90>)
 8005b76:	f005 fde9 	bl	800b74c <HAL_UART_Init>
 8005b7a:	4603      	mov	r3, r0
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d001      	beq.n	8005b84 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8005b80:	f7fd fa9a 	bl	80030b8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005b84:	2100      	movs	r1, #0
 8005b86:	480d      	ldr	r0, [pc, #52]	; (8005bbc <MX_USART3_UART_Init+0x90>)
 8005b88:	f008 f873 	bl	800dc72 <HAL_UARTEx_SetTxFifoThreshold>
 8005b8c:	4603      	mov	r3, r0
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d001      	beq.n	8005b96 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8005b92:	f7fd fa91 	bl	80030b8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005b96:	2100      	movs	r1, #0
 8005b98:	4808      	ldr	r0, [pc, #32]	; (8005bbc <MX_USART3_UART_Init+0x90>)
 8005b9a:	f008 f8a8 	bl	800dcee <HAL_UARTEx_SetRxFifoThreshold>
 8005b9e:	4603      	mov	r3, r0
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d001      	beq.n	8005ba8 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8005ba4:	f7fd fa88 	bl	80030b8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8005ba8:	4804      	ldr	r0, [pc, #16]	; (8005bbc <MX_USART3_UART_Init+0x90>)
 8005baa:	f008 f829 	bl	800dc00 <HAL_UARTEx_DisableFifoMode>
 8005bae:	4603      	mov	r3, r0
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d001      	beq.n	8005bb8 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8005bb4:	f7fd fa80 	bl	80030b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8005bb8:	bf00      	nop
 8005bba:	bd80      	pop	{r7, pc}
 8005bbc:	24000970 	.word	0x24000970
 8005bc0:	40004800 	.word	0x40004800

08005bc4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b0be      	sub	sp, #248	; 0xf8
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005bcc:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	601a      	str	r2, [r3, #0]
 8005bd4:	605a      	str	r2, [r3, #4]
 8005bd6:	609a      	str	r2, [r3, #8]
 8005bd8:	60da      	str	r2, [r3, #12]
 8005bda:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005bdc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005be0:	22bc      	movs	r2, #188	; 0xbc
 8005be2:	2100      	movs	r1, #0
 8005be4:	4618      	mov	r0, r3
 8005be6:	f008 f939 	bl	800de5c <memset>
  if(uartHandle->Instance==USART1)
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	4a84      	ldr	r2, [pc, #528]	; (8005e00 <HAL_UART_MspInit+0x23c>)
 8005bf0:	4293      	cmp	r3, r2
 8005bf2:	d168      	bne.n	8005cc6 <HAL_UART_MspInit+0x102>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8005bf4:	2301      	movs	r3, #1
 8005bf6:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005bfe:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005c02:	4618      	mov	r0, r3
 8005c04:	f002 fa8c 	bl	8008120 <HAL_RCCEx_PeriphCLKConfig>
 8005c08:	4603      	mov	r3, r0
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d001      	beq.n	8005c12 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8005c0e:	f7fd fa53 	bl	80030b8 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005c12:	4b7c      	ldr	r3, [pc, #496]	; (8005e04 <HAL_UART_MspInit+0x240>)
 8005c14:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8005c18:	4a7a      	ldr	r2, [pc, #488]	; (8005e04 <HAL_UART_MspInit+0x240>)
 8005c1a:	f043 0310 	orr.w	r3, r3, #16
 8005c1e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8005c22:	4b78      	ldr	r3, [pc, #480]	; (8005e04 <HAL_UART_MspInit+0x240>)
 8005c24:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8005c28:	f003 0310 	and.w	r3, r3, #16
 8005c2c:	627b      	str	r3, [r7, #36]	; 0x24
 8005c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005c30:	4b74      	ldr	r3, [pc, #464]	; (8005e04 <HAL_UART_MspInit+0x240>)
 8005c32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005c36:	4a73      	ldr	r2, [pc, #460]	; (8005e04 <HAL_UART_MspInit+0x240>)
 8005c38:	f043 0302 	orr.w	r3, r3, #2
 8005c3c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8005c40:	4b70      	ldr	r3, [pc, #448]	; (8005e04 <HAL_UART_MspInit+0x240>)
 8005c42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005c46:	f003 0302 	and.w	r3, r3, #2
 8005c4a:	623b      	str	r3, [r7, #32]
 8005c4c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005c4e:	4b6d      	ldr	r3, [pc, #436]	; (8005e04 <HAL_UART_MspInit+0x240>)
 8005c50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005c54:	4a6b      	ldr	r2, [pc, #428]	; (8005e04 <HAL_UART_MspInit+0x240>)
 8005c56:	f043 0301 	orr.w	r3, r3, #1
 8005c5a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8005c5e:	4b69      	ldr	r3, [pc, #420]	; (8005e04 <HAL_UART_MspInit+0x240>)
 8005c60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005c64:	f003 0301 	and.w	r3, r3, #1
 8005c68:	61fb      	str	r3, [r7, #28]
 8005c6a:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PB15     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = Jetson_RX_Pin;
 8005c6c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005c70:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c74:	2302      	movs	r3, #2
 8005c76:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005c80:	2300      	movs	r3, #0
 8005c82:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8005c86:	2304      	movs	r3, #4
 8005c88:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(Jetson_RX_GPIO_Port, &GPIO_InitStruct);
 8005c8c:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8005c90:	4619      	mov	r1, r3
 8005c92:	485d      	ldr	r0, [pc, #372]	; (8005e08 <HAL_UART_MspInit+0x244>)
 8005c94:	f001 f854 	bl	8006d40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Jetson_TX_Pin;
 8005c98:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005c9c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ca0:	2302      	movs	r3, #2
 8005ca2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ca6:	2300      	movs	r3, #0
 8005ca8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005cac:	2300      	movs	r3, #0
 8005cae:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005cb2:	2307      	movs	r3, #7
 8005cb4:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(Jetson_TX_GPIO_Port, &GPIO_InitStruct);
 8005cb8:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8005cbc:	4619      	mov	r1, r3
 8005cbe:	4853      	ldr	r0, [pc, #332]	; (8005e0c <HAL_UART_MspInit+0x248>)
 8005cc0:	f001 f83e 	bl	8006d40 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8005cc4:	e097      	b.n	8005df6 <HAL_UART_MspInit+0x232>
  else if(uartHandle->Instance==USART2)
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	4a51      	ldr	r2, [pc, #324]	; (8005e10 <HAL_UART_MspInit+0x24c>)
 8005ccc:	4293      	cmp	r3, r2
 8005cce:	d142      	bne.n	8005d56 <HAL_UART_MspInit+0x192>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8005cd0:	2302      	movs	r3, #2
 8005cd2:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005cda:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005cde:	4618      	mov	r0, r3
 8005ce0:	f002 fa1e 	bl	8008120 <HAL_RCCEx_PeriphCLKConfig>
 8005ce4:	4603      	mov	r3, r0
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d001      	beq.n	8005cee <HAL_UART_MspInit+0x12a>
      Error_Handler();
 8005cea:	f7fd f9e5 	bl	80030b8 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8005cee:	4b45      	ldr	r3, [pc, #276]	; (8005e04 <HAL_UART_MspInit+0x240>)
 8005cf0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005cf4:	4a43      	ldr	r2, [pc, #268]	; (8005e04 <HAL_UART_MspInit+0x240>)
 8005cf6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005cfa:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8005cfe:	4b41      	ldr	r3, [pc, #260]	; (8005e04 <HAL_UART_MspInit+0x240>)
 8005d00:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005d04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d08:	61bb      	str	r3, [r7, #24]
 8005d0a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005d0c:	4b3d      	ldr	r3, [pc, #244]	; (8005e04 <HAL_UART_MspInit+0x240>)
 8005d0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005d12:	4a3c      	ldr	r2, [pc, #240]	; (8005e04 <HAL_UART_MspInit+0x240>)
 8005d14:	f043 0301 	orr.w	r3, r3, #1
 8005d18:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8005d1c:	4b39      	ldr	r3, [pc, #228]	; (8005e04 <HAL_UART_MspInit+0x240>)
 8005d1e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005d22:	f003 0301 	and.w	r3, r3, #1
 8005d26:	617b      	str	r3, [r7, #20]
 8005d28:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = NucleoF4_RX_Pin|NucleoF4_TX_Pin;
 8005d2a:	230c      	movs	r3, #12
 8005d2c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d30:	2302      	movs	r3, #2
 8005d32:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d36:	2300      	movs	r3, #0
 8005d38:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005d42:	2307      	movs	r3, #7
 8005d44:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005d48:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8005d4c:	4619      	mov	r1, r3
 8005d4e:	482f      	ldr	r0, [pc, #188]	; (8005e0c <HAL_UART_MspInit+0x248>)
 8005d50:	f000 fff6 	bl	8006d40 <HAL_GPIO_Init>
}
 8005d54:	e04f      	b.n	8005df6 <HAL_UART_MspInit+0x232>
  else if(uartHandle->Instance==USART3)
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	4a2e      	ldr	r2, [pc, #184]	; (8005e14 <HAL_UART_MspInit+0x250>)
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	d14a      	bne.n	8005df6 <HAL_UART_MspInit+0x232>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8005d60:	2302      	movs	r3, #2
 8005d62:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8005d64:	2300      	movs	r3, #0
 8005d66:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005d6a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005d6e:	4618      	mov	r0, r3
 8005d70:	f002 f9d6 	bl	8008120 <HAL_RCCEx_PeriphCLKConfig>
 8005d74:	4603      	mov	r3, r0
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d001      	beq.n	8005d7e <HAL_UART_MspInit+0x1ba>
      Error_Handler();
 8005d7a:	f7fd f99d 	bl	80030b8 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8005d7e:	4b21      	ldr	r3, [pc, #132]	; (8005e04 <HAL_UART_MspInit+0x240>)
 8005d80:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005d84:	4a1f      	ldr	r2, [pc, #124]	; (8005e04 <HAL_UART_MspInit+0x240>)
 8005d86:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005d8a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8005d8e:	4b1d      	ldr	r3, [pc, #116]	; (8005e04 <HAL_UART_MspInit+0x240>)
 8005d90:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005d94:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005d98:	613b      	str	r3, [r7, #16]
 8005d9a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005d9c:	4b19      	ldr	r3, [pc, #100]	; (8005e04 <HAL_UART_MspInit+0x240>)
 8005d9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005da2:	4a18      	ldr	r2, [pc, #96]	; (8005e04 <HAL_UART_MspInit+0x240>)
 8005da4:	f043 0308 	orr.w	r3, r3, #8
 8005da8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8005dac:	4b15      	ldr	r3, [pc, #84]	; (8005e04 <HAL_UART_MspInit+0x240>)
 8005dae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005db2:	f003 0308 	and.w	r3, r3, #8
 8005db6:	60fb      	str	r3, [r7, #12]
 8005db8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLINK_TX_Pin|STLINK_RX_Pin;
 8005dba:	f44f 7340 	mov.w	r3, #768	; 0x300
 8005dbe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005dc2:	2302      	movs	r3, #2
 8005dc4:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005dc8:	2300      	movs	r3, #0
 8005dca:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005dce:	2300      	movs	r3, #0
 8005dd0:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005dd4:	2307      	movs	r3, #7
 8005dd6:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005dda:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8005dde:	4619      	mov	r1, r3
 8005de0:	480d      	ldr	r0, [pc, #52]	; (8005e18 <HAL_UART_MspInit+0x254>)
 8005de2:	f000 ffad 	bl	8006d40 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 1, 1);
 8005de6:	2201      	movs	r2, #1
 8005de8:	2101      	movs	r1, #1
 8005dea:	2027      	movs	r0, #39	; 0x27
 8005dec:	f000 fa01 	bl	80061f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8005df0:	2027      	movs	r0, #39	; 0x27
 8005df2:	f000 fa18 	bl	8006226 <HAL_NVIC_EnableIRQ>
}
 8005df6:	bf00      	nop
 8005df8:	37f8      	adds	r7, #248	; 0xf8
 8005dfa:	46bd      	mov	sp, r7
 8005dfc:	bd80      	pop	{r7, pc}
 8005dfe:	bf00      	nop
 8005e00:	40011000 	.word	0x40011000
 8005e04:	58024400 	.word	0x58024400
 8005e08:	58020400 	.word	0x58020400
 8005e0c:	58020000 	.word	0x58020000
 8005e10:	40004400 	.word	0x40004400
 8005e14:	40004800 	.word	0x40004800
 8005e18:	58020c00 	.word	0x58020c00

08005e1c <Reset_Handler>:
 8005e1c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005e54 <LoopFillZerobss+0x14>
 8005e20:	2100      	movs	r1, #0
 8005e22:	e003      	b.n	8005e2c <LoopCopyDataInit>

08005e24 <CopyDataInit>:
 8005e24:	4b0c      	ldr	r3, [pc, #48]	; (8005e58 <LoopFillZerobss+0x18>)
 8005e26:	585b      	ldr	r3, [r3, r1]
 8005e28:	5043      	str	r3, [r0, r1]
 8005e2a:	3104      	adds	r1, #4

08005e2c <LoopCopyDataInit>:
 8005e2c:	480b      	ldr	r0, [pc, #44]	; (8005e5c <LoopFillZerobss+0x1c>)
 8005e2e:	4b0c      	ldr	r3, [pc, #48]	; (8005e60 <LoopFillZerobss+0x20>)
 8005e30:	1842      	adds	r2, r0, r1
 8005e32:	429a      	cmp	r2, r3
 8005e34:	d3f6      	bcc.n	8005e24 <CopyDataInit>
 8005e36:	4a0b      	ldr	r2, [pc, #44]	; (8005e64 <LoopFillZerobss+0x24>)
 8005e38:	e002      	b.n	8005e40 <LoopFillZerobss>

08005e3a <FillZerobss>:
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	f842 3b04 	str.w	r3, [r2], #4

08005e40 <LoopFillZerobss>:
 8005e40:	4b09      	ldr	r3, [pc, #36]	; (8005e68 <LoopFillZerobss+0x28>)
 8005e42:	429a      	cmp	r2, r3
 8005e44:	d3f9      	bcc.n	8005e3a <FillZerobss>
 8005e46:	f7fd fbb3 	bl	80035b0 <SystemInit>
 8005e4a:	f007 ffe3 	bl	800de14 <__libc_init_array>
 8005e4e:	f7fc fb1b 	bl	8002488 <main>
 8005e52:	4770      	bx	lr
 8005e54:	24080000 	.word	0x24080000
 8005e58:	08013180 	.word	0x08013180
 8005e5c:	24000000 	.word	0x24000000
 8005e60:	24000250 	.word	0x24000250
 8005e64:	24000250 	.word	0x24000250
 8005e68:	24000a14 	.word	0x24000a14

08005e6c <ADC3_IRQHandler>:
 8005e6c:	e7fe      	b.n	8005e6c <ADC3_IRQHandler>
	...

08005e70 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005e70:	b580      	push	{r7, lr}
 8005e72:	b082      	sub	sp, #8
 8005e74:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005e76:	2003      	movs	r0, #3
 8005e78:	f000 f9b0 	bl	80061dc <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005e7c:	f001 ff7a 	bl	8007d74 <HAL_RCC_GetSysClockFreq>
 8005e80:	4602      	mov	r2, r0
 8005e82:	4b15      	ldr	r3, [pc, #84]	; (8005ed8 <HAL_Init+0x68>)
 8005e84:	699b      	ldr	r3, [r3, #24]
 8005e86:	0a1b      	lsrs	r3, r3, #8
 8005e88:	f003 030f 	and.w	r3, r3, #15
 8005e8c:	4913      	ldr	r1, [pc, #76]	; (8005edc <HAL_Init+0x6c>)
 8005e8e:	5ccb      	ldrb	r3, [r1, r3]
 8005e90:	f003 031f 	and.w	r3, r3, #31
 8005e94:	fa22 f303 	lsr.w	r3, r2, r3
 8005e98:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005e9a:	4b0f      	ldr	r3, [pc, #60]	; (8005ed8 <HAL_Init+0x68>)
 8005e9c:	699b      	ldr	r3, [r3, #24]
 8005e9e:	f003 030f 	and.w	r3, r3, #15
 8005ea2:	4a0e      	ldr	r2, [pc, #56]	; (8005edc <HAL_Init+0x6c>)
 8005ea4:	5cd3      	ldrb	r3, [r2, r3]
 8005ea6:	f003 031f 	and.w	r3, r3, #31
 8005eaa:	687a      	ldr	r2, [r7, #4]
 8005eac:	fa22 f303 	lsr.w	r3, r2, r3
 8005eb0:	4a0b      	ldr	r2, [pc, #44]	; (8005ee0 <HAL_Init+0x70>)
 8005eb2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005eb4:	4a0b      	ldr	r2, [pc, #44]	; (8005ee4 <HAL_Init+0x74>)
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005eba:	2000      	movs	r0, #0
 8005ebc:	f000 f814 	bl	8005ee8 <HAL_InitTick>
 8005ec0:	4603      	mov	r3, r0
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d001      	beq.n	8005eca <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8005ec6:	2301      	movs	r3, #1
 8005ec8:	e002      	b.n	8005ed0 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8005eca:	f7fd fa07 	bl	80032dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005ece:	2300      	movs	r3, #0
}
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	3708      	adds	r7, #8
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	bd80      	pop	{r7, pc}
 8005ed8:	58024400 	.word	0x58024400
 8005edc:	08011450 	.word	0x08011450
 8005ee0:	24000070 	.word	0x24000070
 8005ee4:	2400006c 	.word	0x2400006c

08005ee8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	b082      	sub	sp, #8
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8005ef0:	4b15      	ldr	r3, [pc, #84]	; (8005f48 <HAL_InitTick+0x60>)
 8005ef2:	781b      	ldrb	r3, [r3, #0]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d101      	bne.n	8005efc <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8005ef8:	2301      	movs	r3, #1
 8005efa:	e021      	b.n	8005f40 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8005efc:	4b13      	ldr	r3, [pc, #76]	; (8005f4c <HAL_InitTick+0x64>)
 8005efe:	681a      	ldr	r2, [r3, #0]
 8005f00:	4b11      	ldr	r3, [pc, #68]	; (8005f48 <HAL_InitTick+0x60>)
 8005f02:	781b      	ldrb	r3, [r3, #0]
 8005f04:	4619      	mov	r1, r3
 8005f06:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005f0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8005f0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f12:	4618      	mov	r0, r3
 8005f14:	f000 f9a3 	bl	800625e <HAL_SYSTICK_Config>
 8005f18:	4603      	mov	r3, r0
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d001      	beq.n	8005f22 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8005f1e:	2301      	movs	r3, #1
 8005f20:	e00e      	b.n	8005f40 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2b0f      	cmp	r3, #15
 8005f26:	d80a      	bhi.n	8005f3e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005f28:	2200      	movs	r2, #0
 8005f2a:	6879      	ldr	r1, [r7, #4]
 8005f2c:	f04f 30ff 	mov.w	r0, #4294967295
 8005f30:	f000 f95f 	bl	80061f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005f34:	4a06      	ldr	r2, [pc, #24]	; (8005f50 <HAL_InitTick+0x68>)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	e000      	b.n	8005f40 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8005f3e:	2301      	movs	r3, #1
}
 8005f40:	4618      	mov	r0, r3
 8005f42:	3708      	adds	r7, #8
 8005f44:	46bd      	mov	sp, r7
 8005f46:	bd80      	pop	{r7, pc}
 8005f48:	24000078 	.word	0x24000078
 8005f4c:	2400006c 	.word	0x2400006c
 8005f50:	24000074 	.word	0x24000074

08005f54 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005f54:	b480      	push	{r7}
 8005f56:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005f58:	4b06      	ldr	r3, [pc, #24]	; (8005f74 <HAL_IncTick+0x20>)
 8005f5a:	781b      	ldrb	r3, [r3, #0]
 8005f5c:	461a      	mov	r2, r3
 8005f5e:	4b06      	ldr	r3, [pc, #24]	; (8005f78 <HAL_IncTick+0x24>)
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	4413      	add	r3, r2
 8005f64:	4a04      	ldr	r2, [pc, #16]	; (8005f78 <HAL_IncTick+0x24>)
 8005f66:	6013      	str	r3, [r2, #0]
}
 8005f68:	bf00      	nop
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f70:	4770      	bx	lr
 8005f72:	bf00      	nop
 8005f74:	24000078 	.word	0x24000078
 8005f78:	24000a00 	.word	0x24000a00

08005f7c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005f7c:	b480      	push	{r7}
 8005f7e:	af00      	add	r7, sp, #0
  return uwTick;
 8005f80:	4b03      	ldr	r3, [pc, #12]	; (8005f90 <HAL_GetTick+0x14>)
 8005f82:	681b      	ldr	r3, [r3, #0]
}
 8005f84:	4618      	mov	r0, r3
 8005f86:	46bd      	mov	sp, r7
 8005f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8c:	4770      	bx	lr
 8005f8e:	bf00      	nop
 8005f90:	24000a00 	.word	0x24000a00

08005f94 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005f94:	b580      	push	{r7, lr}
 8005f96:	b084      	sub	sp, #16
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005f9c:	f7ff ffee 	bl	8005f7c <HAL_GetTick>
 8005fa0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fac:	d005      	beq.n	8005fba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005fae:	4b0a      	ldr	r3, [pc, #40]	; (8005fd8 <HAL_Delay+0x44>)
 8005fb0:	781b      	ldrb	r3, [r3, #0]
 8005fb2:	461a      	mov	r2, r3
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	4413      	add	r3, r2
 8005fb8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005fba:	bf00      	nop
 8005fbc:	f7ff ffde 	bl	8005f7c <HAL_GetTick>
 8005fc0:	4602      	mov	r2, r0
 8005fc2:	68bb      	ldr	r3, [r7, #8]
 8005fc4:	1ad3      	subs	r3, r2, r3
 8005fc6:	68fa      	ldr	r2, [r7, #12]
 8005fc8:	429a      	cmp	r2, r3
 8005fca:	d8f7      	bhi.n	8005fbc <HAL_Delay+0x28>
  {
  }
}
 8005fcc:	bf00      	nop
 8005fce:	bf00      	nop
 8005fd0:	3710      	adds	r7, #16
 8005fd2:	46bd      	mov	sp, r7
 8005fd4:	bd80      	pop	{r7, pc}
 8005fd6:	bf00      	nop
 8005fd8:	24000078 	.word	0x24000078

08005fdc <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8005fdc:	b480      	push	{r7}
 8005fde:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8005fe0:	4b03      	ldr	r3, [pc, #12]	; (8005ff0 <HAL_GetREVID+0x14>)
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	0c1b      	lsrs	r3, r3, #16
}
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fee:	4770      	bx	lr
 8005ff0:	5c001000 	.word	0x5c001000

08005ff4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005ff4:	b480      	push	{r7}
 8005ff6:	b085      	sub	sp, #20
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	f003 0307 	and.w	r3, r3, #7
 8006002:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006004:	4b0b      	ldr	r3, [pc, #44]	; (8006034 <__NVIC_SetPriorityGrouping+0x40>)
 8006006:	68db      	ldr	r3, [r3, #12]
 8006008:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800600a:	68ba      	ldr	r2, [r7, #8]
 800600c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006010:	4013      	ands	r3, r2
 8006012:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006018:	68bb      	ldr	r3, [r7, #8]
 800601a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800601c:	4b06      	ldr	r3, [pc, #24]	; (8006038 <__NVIC_SetPriorityGrouping+0x44>)
 800601e:	4313      	orrs	r3, r2
 8006020:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006022:	4a04      	ldr	r2, [pc, #16]	; (8006034 <__NVIC_SetPriorityGrouping+0x40>)
 8006024:	68bb      	ldr	r3, [r7, #8]
 8006026:	60d3      	str	r3, [r2, #12]
}
 8006028:	bf00      	nop
 800602a:	3714      	adds	r7, #20
 800602c:	46bd      	mov	sp, r7
 800602e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006032:	4770      	bx	lr
 8006034:	e000ed00 	.word	0xe000ed00
 8006038:	05fa0000 	.word	0x05fa0000

0800603c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800603c:	b480      	push	{r7}
 800603e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006040:	4b04      	ldr	r3, [pc, #16]	; (8006054 <__NVIC_GetPriorityGrouping+0x18>)
 8006042:	68db      	ldr	r3, [r3, #12]
 8006044:	0a1b      	lsrs	r3, r3, #8
 8006046:	f003 0307 	and.w	r3, r3, #7
}
 800604a:	4618      	mov	r0, r3
 800604c:	46bd      	mov	sp, r7
 800604e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006052:	4770      	bx	lr
 8006054:	e000ed00 	.word	0xe000ed00

08006058 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006058:	b480      	push	{r7}
 800605a:	b083      	sub	sp, #12
 800605c:	af00      	add	r7, sp, #0
 800605e:	4603      	mov	r3, r0
 8006060:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8006062:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006066:	2b00      	cmp	r3, #0
 8006068:	db0b      	blt.n	8006082 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800606a:	88fb      	ldrh	r3, [r7, #6]
 800606c:	f003 021f 	and.w	r2, r3, #31
 8006070:	4907      	ldr	r1, [pc, #28]	; (8006090 <__NVIC_EnableIRQ+0x38>)
 8006072:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006076:	095b      	lsrs	r3, r3, #5
 8006078:	2001      	movs	r0, #1
 800607a:	fa00 f202 	lsl.w	r2, r0, r2
 800607e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006082:	bf00      	nop
 8006084:	370c      	adds	r7, #12
 8006086:	46bd      	mov	sp, r7
 8006088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608c:	4770      	bx	lr
 800608e:	bf00      	nop
 8006090:	e000e100 	.word	0xe000e100

08006094 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8006094:	b480      	push	{r7}
 8006096:	b083      	sub	sp, #12
 8006098:	af00      	add	r7, sp, #0
 800609a:	4603      	mov	r3, r0
 800609c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800609e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	db12      	blt.n	80060cc <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80060a6:	88fb      	ldrh	r3, [r7, #6]
 80060a8:	f003 021f 	and.w	r2, r3, #31
 80060ac:	490a      	ldr	r1, [pc, #40]	; (80060d8 <__NVIC_DisableIRQ+0x44>)
 80060ae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80060b2:	095b      	lsrs	r3, r3, #5
 80060b4:	2001      	movs	r0, #1
 80060b6:	fa00 f202 	lsl.w	r2, r0, r2
 80060ba:	3320      	adds	r3, #32
 80060bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80060c0:	f3bf 8f4f 	dsb	sy
}
 80060c4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80060c6:	f3bf 8f6f 	isb	sy
}
 80060ca:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80060cc:	bf00      	nop
 80060ce:	370c      	adds	r7, #12
 80060d0:	46bd      	mov	sp, r7
 80060d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d6:	4770      	bx	lr
 80060d8:	e000e100 	.word	0xe000e100

080060dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80060dc:	b480      	push	{r7}
 80060de:	b083      	sub	sp, #12
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	4603      	mov	r3, r0
 80060e4:	6039      	str	r1, [r7, #0]
 80060e6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80060e8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	db0a      	blt.n	8006106 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80060f0:	683b      	ldr	r3, [r7, #0]
 80060f2:	b2da      	uxtb	r2, r3
 80060f4:	490c      	ldr	r1, [pc, #48]	; (8006128 <__NVIC_SetPriority+0x4c>)
 80060f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80060fa:	0112      	lsls	r2, r2, #4
 80060fc:	b2d2      	uxtb	r2, r2
 80060fe:	440b      	add	r3, r1
 8006100:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006104:	e00a      	b.n	800611c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	b2da      	uxtb	r2, r3
 800610a:	4908      	ldr	r1, [pc, #32]	; (800612c <__NVIC_SetPriority+0x50>)
 800610c:	88fb      	ldrh	r3, [r7, #6]
 800610e:	f003 030f 	and.w	r3, r3, #15
 8006112:	3b04      	subs	r3, #4
 8006114:	0112      	lsls	r2, r2, #4
 8006116:	b2d2      	uxtb	r2, r2
 8006118:	440b      	add	r3, r1
 800611a:	761a      	strb	r2, [r3, #24]
}
 800611c:	bf00      	nop
 800611e:	370c      	adds	r7, #12
 8006120:	46bd      	mov	sp, r7
 8006122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006126:	4770      	bx	lr
 8006128:	e000e100 	.word	0xe000e100
 800612c:	e000ed00 	.word	0xe000ed00

08006130 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006130:	b480      	push	{r7}
 8006132:	b089      	sub	sp, #36	; 0x24
 8006134:	af00      	add	r7, sp, #0
 8006136:	60f8      	str	r0, [r7, #12]
 8006138:	60b9      	str	r1, [r7, #8]
 800613a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	f003 0307 	and.w	r3, r3, #7
 8006142:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006144:	69fb      	ldr	r3, [r7, #28]
 8006146:	f1c3 0307 	rsb	r3, r3, #7
 800614a:	2b04      	cmp	r3, #4
 800614c:	bf28      	it	cs
 800614e:	2304      	movcs	r3, #4
 8006150:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006152:	69fb      	ldr	r3, [r7, #28]
 8006154:	3304      	adds	r3, #4
 8006156:	2b06      	cmp	r3, #6
 8006158:	d902      	bls.n	8006160 <NVIC_EncodePriority+0x30>
 800615a:	69fb      	ldr	r3, [r7, #28]
 800615c:	3b03      	subs	r3, #3
 800615e:	e000      	b.n	8006162 <NVIC_EncodePriority+0x32>
 8006160:	2300      	movs	r3, #0
 8006162:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006164:	f04f 32ff 	mov.w	r2, #4294967295
 8006168:	69bb      	ldr	r3, [r7, #24]
 800616a:	fa02 f303 	lsl.w	r3, r2, r3
 800616e:	43da      	mvns	r2, r3
 8006170:	68bb      	ldr	r3, [r7, #8]
 8006172:	401a      	ands	r2, r3
 8006174:	697b      	ldr	r3, [r7, #20]
 8006176:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006178:	f04f 31ff 	mov.w	r1, #4294967295
 800617c:	697b      	ldr	r3, [r7, #20]
 800617e:	fa01 f303 	lsl.w	r3, r1, r3
 8006182:	43d9      	mvns	r1, r3
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006188:	4313      	orrs	r3, r2
         );
}
 800618a:	4618      	mov	r0, r3
 800618c:	3724      	adds	r7, #36	; 0x24
 800618e:	46bd      	mov	sp, r7
 8006190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006194:	4770      	bx	lr
	...

08006198 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006198:	b580      	push	{r7, lr}
 800619a:	b082      	sub	sp, #8
 800619c:	af00      	add	r7, sp, #0
 800619e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	3b01      	subs	r3, #1
 80061a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80061a8:	d301      	bcc.n	80061ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80061aa:	2301      	movs	r3, #1
 80061ac:	e00f      	b.n	80061ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80061ae:	4a0a      	ldr	r2, [pc, #40]	; (80061d8 <SysTick_Config+0x40>)
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	3b01      	subs	r3, #1
 80061b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80061b6:	210f      	movs	r1, #15
 80061b8:	f04f 30ff 	mov.w	r0, #4294967295
 80061bc:	f7ff ff8e 	bl	80060dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80061c0:	4b05      	ldr	r3, [pc, #20]	; (80061d8 <SysTick_Config+0x40>)
 80061c2:	2200      	movs	r2, #0
 80061c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80061c6:	4b04      	ldr	r3, [pc, #16]	; (80061d8 <SysTick_Config+0x40>)
 80061c8:	2207      	movs	r2, #7
 80061ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80061cc:	2300      	movs	r3, #0
}
 80061ce:	4618      	mov	r0, r3
 80061d0:	3708      	adds	r7, #8
 80061d2:	46bd      	mov	sp, r7
 80061d4:	bd80      	pop	{r7, pc}
 80061d6:	bf00      	nop
 80061d8:	e000e010 	.word	0xe000e010

080061dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80061dc:	b580      	push	{r7, lr}
 80061de:	b082      	sub	sp, #8
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80061e4:	6878      	ldr	r0, [r7, #4]
 80061e6:	f7ff ff05 	bl	8005ff4 <__NVIC_SetPriorityGrouping>
}
 80061ea:	bf00      	nop
 80061ec:	3708      	adds	r7, #8
 80061ee:	46bd      	mov	sp, r7
 80061f0:	bd80      	pop	{r7, pc}

080061f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80061f2:	b580      	push	{r7, lr}
 80061f4:	b086      	sub	sp, #24
 80061f6:	af00      	add	r7, sp, #0
 80061f8:	4603      	mov	r3, r0
 80061fa:	60b9      	str	r1, [r7, #8]
 80061fc:	607a      	str	r2, [r7, #4]
 80061fe:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006200:	f7ff ff1c 	bl	800603c <__NVIC_GetPriorityGrouping>
 8006204:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006206:	687a      	ldr	r2, [r7, #4]
 8006208:	68b9      	ldr	r1, [r7, #8]
 800620a:	6978      	ldr	r0, [r7, #20]
 800620c:	f7ff ff90 	bl	8006130 <NVIC_EncodePriority>
 8006210:	4602      	mov	r2, r0
 8006212:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006216:	4611      	mov	r1, r2
 8006218:	4618      	mov	r0, r3
 800621a:	f7ff ff5f 	bl	80060dc <__NVIC_SetPriority>
}
 800621e:	bf00      	nop
 8006220:	3718      	adds	r7, #24
 8006222:	46bd      	mov	sp, r7
 8006224:	bd80      	pop	{r7, pc}

08006226 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006226:	b580      	push	{r7, lr}
 8006228:	b082      	sub	sp, #8
 800622a:	af00      	add	r7, sp, #0
 800622c:	4603      	mov	r3, r0
 800622e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006230:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006234:	4618      	mov	r0, r3
 8006236:	f7ff ff0f 	bl	8006058 <__NVIC_EnableIRQ>
}
 800623a:	bf00      	nop
 800623c:	3708      	adds	r7, #8
 800623e:	46bd      	mov	sp, r7
 8006240:	bd80      	pop	{r7, pc}

08006242 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8006242:	b580      	push	{r7, lr}
 8006244:	b082      	sub	sp, #8
 8006246:	af00      	add	r7, sp, #0
 8006248:	4603      	mov	r3, r0
 800624a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800624c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006250:	4618      	mov	r0, r3
 8006252:	f7ff ff1f 	bl	8006094 <__NVIC_DisableIRQ>
}
 8006256:	bf00      	nop
 8006258:	3708      	adds	r7, #8
 800625a:	46bd      	mov	sp, r7
 800625c:	bd80      	pop	{r7, pc}

0800625e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800625e:	b580      	push	{r7, lr}
 8006260:	b082      	sub	sp, #8
 8006262:	af00      	add	r7, sp, #0
 8006264:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006266:	6878      	ldr	r0, [r7, #4]
 8006268:	f7ff ff96 	bl	8006198 <SysTick_Config>
 800626c:	4603      	mov	r3, r0
}
 800626e:	4618      	mov	r0, r3
 8006270:	3708      	adds	r7, #8
 8006272:	46bd      	mov	sp, r7
 8006274:	bd80      	pop	{r7, pc}
	...

08006278 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006278:	b580      	push	{r7, lr}
 800627a:	b086      	sub	sp, #24
 800627c:	af00      	add	r7, sp, #0
 800627e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8006280:	f7ff fe7c 	bl	8005f7c <HAL_GetTick>
 8006284:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	2b00      	cmp	r3, #0
 800628a:	d101      	bne.n	8006290 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 800628c:	2301      	movs	r3, #1
 800628e:	e2dc      	b.n	800684a <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006296:	b2db      	uxtb	r3, r3
 8006298:	2b02      	cmp	r3, #2
 800629a:	d008      	beq.n	80062ae <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2280      	movs	r2, #128	; 0x80
 80062a0:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	2200      	movs	r2, #0
 80062a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 80062aa:	2301      	movs	r3, #1
 80062ac:	e2cd      	b.n	800684a <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	4a76      	ldr	r2, [pc, #472]	; (800648c <HAL_DMA_Abort+0x214>)
 80062b4:	4293      	cmp	r3, r2
 80062b6:	d04a      	beq.n	800634e <HAL_DMA_Abort+0xd6>
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	4a74      	ldr	r2, [pc, #464]	; (8006490 <HAL_DMA_Abort+0x218>)
 80062be:	4293      	cmp	r3, r2
 80062c0:	d045      	beq.n	800634e <HAL_DMA_Abort+0xd6>
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	4a73      	ldr	r2, [pc, #460]	; (8006494 <HAL_DMA_Abort+0x21c>)
 80062c8:	4293      	cmp	r3, r2
 80062ca:	d040      	beq.n	800634e <HAL_DMA_Abort+0xd6>
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	4a71      	ldr	r2, [pc, #452]	; (8006498 <HAL_DMA_Abort+0x220>)
 80062d2:	4293      	cmp	r3, r2
 80062d4:	d03b      	beq.n	800634e <HAL_DMA_Abort+0xd6>
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	4a70      	ldr	r2, [pc, #448]	; (800649c <HAL_DMA_Abort+0x224>)
 80062dc:	4293      	cmp	r3, r2
 80062de:	d036      	beq.n	800634e <HAL_DMA_Abort+0xd6>
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	4a6e      	ldr	r2, [pc, #440]	; (80064a0 <HAL_DMA_Abort+0x228>)
 80062e6:	4293      	cmp	r3, r2
 80062e8:	d031      	beq.n	800634e <HAL_DMA_Abort+0xd6>
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	4a6d      	ldr	r2, [pc, #436]	; (80064a4 <HAL_DMA_Abort+0x22c>)
 80062f0:	4293      	cmp	r3, r2
 80062f2:	d02c      	beq.n	800634e <HAL_DMA_Abort+0xd6>
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	4a6b      	ldr	r2, [pc, #428]	; (80064a8 <HAL_DMA_Abort+0x230>)
 80062fa:	4293      	cmp	r3, r2
 80062fc:	d027      	beq.n	800634e <HAL_DMA_Abort+0xd6>
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	4a6a      	ldr	r2, [pc, #424]	; (80064ac <HAL_DMA_Abort+0x234>)
 8006304:	4293      	cmp	r3, r2
 8006306:	d022      	beq.n	800634e <HAL_DMA_Abort+0xd6>
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	4a68      	ldr	r2, [pc, #416]	; (80064b0 <HAL_DMA_Abort+0x238>)
 800630e:	4293      	cmp	r3, r2
 8006310:	d01d      	beq.n	800634e <HAL_DMA_Abort+0xd6>
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	4a67      	ldr	r2, [pc, #412]	; (80064b4 <HAL_DMA_Abort+0x23c>)
 8006318:	4293      	cmp	r3, r2
 800631a:	d018      	beq.n	800634e <HAL_DMA_Abort+0xd6>
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	4a65      	ldr	r2, [pc, #404]	; (80064b8 <HAL_DMA_Abort+0x240>)
 8006322:	4293      	cmp	r3, r2
 8006324:	d013      	beq.n	800634e <HAL_DMA_Abort+0xd6>
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	4a64      	ldr	r2, [pc, #400]	; (80064bc <HAL_DMA_Abort+0x244>)
 800632c:	4293      	cmp	r3, r2
 800632e:	d00e      	beq.n	800634e <HAL_DMA_Abort+0xd6>
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	4a62      	ldr	r2, [pc, #392]	; (80064c0 <HAL_DMA_Abort+0x248>)
 8006336:	4293      	cmp	r3, r2
 8006338:	d009      	beq.n	800634e <HAL_DMA_Abort+0xd6>
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	4a61      	ldr	r2, [pc, #388]	; (80064c4 <HAL_DMA_Abort+0x24c>)
 8006340:	4293      	cmp	r3, r2
 8006342:	d004      	beq.n	800634e <HAL_DMA_Abort+0xd6>
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	4a5f      	ldr	r2, [pc, #380]	; (80064c8 <HAL_DMA_Abort+0x250>)
 800634a:	4293      	cmp	r3, r2
 800634c:	d101      	bne.n	8006352 <HAL_DMA_Abort+0xda>
 800634e:	2301      	movs	r3, #1
 8006350:	e000      	b.n	8006354 <HAL_DMA_Abort+0xdc>
 8006352:	2300      	movs	r3, #0
 8006354:	2b00      	cmp	r3, #0
 8006356:	d013      	beq.n	8006380 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	681a      	ldr	r2, [r3, #0]
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f022 021e 	bic.w	r2, r2, #30
 8006366:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	695a      	ldr	r2, [r3, #20]
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006376:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	617b      	str	r3, [r7, #20]
 800637e:	e00a      	b.n	8006396 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	681a      	ldr	r2, [r3, #0]
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	f022 020e 	bic.w	r2, r2, #14
 800638e:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	4a3c      	ldr	r2, [pc, #240]	; (800648c <HAL_DMA_Abort+0x214>)
 800639c:	4293      	cmp	r3, r2
 800639e:	d072      	beq.n	8006486 <HAL_DMA_Abort+0x20e>
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	4a3a      	ldr	r2, [pc, #232]	; (8006490 <HAL_DMA_Abort+0x218>)
 80063a6:	4293      	cmp	r3, r2
 80063a8:	d06d      	beq.n	8006486 <HAL_DMA_Abort+0x20e>
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	4a39      	ldr	r2, [pc, #228]	; (8006494 <HAL_DMA_Abort+0x21c>)
 80063b0:	4293      	cmp	r3, r2
 80063b2:	d068      	beq.n	8006486 <HAL_DMA_Abort+0x20e>
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	4a37      	ldr	r2, [pc, #220]	; (8006498 <HAL_DMA_Abort+0x220>)
 80063ba:	4293      	cmp	r3, r2
 80063bc:	d063      	beq.n	8006486 <HAL_DMA_Abort+0x20e>
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	4a36      	ldr	r2, [pc, #216]	; (800649c <HAL_DMA_Abort+0x224>)
 80063c4:	4293      	cmp	r3, r2
 80063c6:	d05e      	beq.n	8006486 <HAL_DMA_Abort+0x20e>
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	4a34      	ldr	r2, [pc, #208]	; (80064a0 <HAL_DMA_Abort+0x228>)
 80063ce:	4293      	cmp	r3, r2
 80063d0:	d059      	beq.n	8006486 <HAL_DMA_Abort+0x20e>
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	4a33      	ldr	r2, [pc, #204]	; (80064a4 <HAL_DMA_Abort+0x22c>)
 80063d8:	4293      	cmp	r3, r2
 80063da:	d054      	beq.n	8006486 <HAL_DMA_Abort+0x20e>
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	4a31      	ldr	r2, [pc, #196]	; (80064a8 <HAL_DMA_Abort+0x230>)
 80063e2:	4293      	cmp	r3, r2
 80063e4:	d04f      	beq.n	8006486 <HAL_DMA_Abort+0x20e>
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	4a30      	ldr	r2, [pc, #192]	; (80064ac <HAL_DMA_Abort+0x234>)
 80063ec:	4293      	cmp	r3, r2
 80063ee:	d04a      	beq.n	8006486 <HAL_DMA_Abort+0x20e>
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	4a2e      	ldr	r2, [pc, #184]	; (80064b0 <HAL_DMA_Abort+0x238>)
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d045      	beq.n	8006486 <HAL_DMA_Abort+0x20e>
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	4a2d      	ldr	r2, [pc, #180]	; (80064b4 <HAL_DMA_Abort+0x23c>)
 8006400:	4293      	cmp	r3, r2
 8006402:	d040      	beq.n	8006486 <HAL_DMA_Abort+0x20e>
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	4a2b      	ldr	r2, [pc, #172]	; (80064b8 <HAL_DMA_Abort+0x240>)
 800640a:	4293      	cmp	r3, r2
 800640c:	d03b      	beq.n	8006486 <HAL_DMA_Abort+0x20e>
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	4a2a      	ldr	r2, [pc, #168]	; (80064bc <HAL_DMA_Abort+0x244>)
 8006414:	4293      	cmp	r3, r2
 8006416:	d036      	beq.n	8006486 <HAL_DMA_Abort+0x20e>
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	4a28      	ldr	r2, [pc, #160]	; (80064c0 <HAL_DMA_Abort+0x248>)
 800641e:	4293      	cmp	r3, r2
 8006420:	d031      	beq.n	8006486 <HAL_DMA_Abort+0x20e>
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	4a27      	ldr	r2, [pc, #156]	; (80064c4 <HAL_DMA_Abort+0x24c>)
 8006428:	4293      	cmp	r3, r2
 800642a:	d02c      	beq.n	8006486 <HAL_DMA_Abort+0x20e>
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	4a25      	ldr	r2, [pc, #148]	; (80064c8 <HAL_DMA_Abort+0x250>)
 8006432:	4293      	cmp	r3, r2
 8006434:	d027      	beq.n	8006486 <HAL_DMA_Abort+0x20e>
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	4a24      	ldr	r2, [pc, #144]	; (80064cc <HAL_DMA_Abort+0x254>)
 800643c:	4293      	cmp	r3, r2
 800643e:	d022      	beq.n	8006486 <HAL_DMA_Abort+0x20e>
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	4a22      	ldr	r2, [pc, #136]	; (80064d0 <HAL_DMA_Abort+0x258>)
 8006446:	4293      	cmp	r3, r2
 8006448:	d01d      	beq.n	8006486 <HAL_DMA_Abort+0x20e>
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	4a21      	ldr	r2, [pc, #132]	; (80064d4 <HAL_DMA_Abort+0x25c>)
 8006450:	4293      	cmp	r3, r2
 8006452:	d018      	beq.n	8006486 <HAL_DMA_Abort+0x20e>
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	4a1f      	ldr	r2, [pc, #124]	; (80064d8 <HAL_DMA_Abort+0x260>)
 800645a:	4293      	cmp	r3, r2
 800645c:	d013      	beq.n	8006486 <HAL_DMA_Abort+0x20e>
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	4a1e      	ldr	r2, [pc, #120]	; (80064dc <HAL_DMA_Abort+0x264>)
 8006464:	4293      	cmp	r3, r2
 8006466:	d00e      	beq.n	8006486 <HAL_DMA_Abort+0x20e>
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	4a1c      	ldr	r2, [pc, #112]	; (80064e0 <HAL_DMA_Abort+0x268>)
 800646e:	4293      	cmp	r3, r2
 8006470:	d009      	beq.n	8006486 <HAL_DMA_Abort+0x20e>
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	4a1b      	ldr	r2, [pc, #108]	; (80064e4 <HAL_DMA_Abort+0x26c>)
 8006478:	4293      	cmp	r3, r2
 800647a:	d004      	beq.n	8006486 <HAL_DMA_Abort+0x20e>
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	4a19      	ldr	r2, [pc, #100]	; (80064e8 <HAL_DMA_Abort+0x270>)
 8006482:	4293      	cmp	r3, r2
 8006484:	d132      	bne.n	80064ec <HAL_DMA_Abort+0x274>
 8006486:	2301      	movs	r3, #1
 8006488:	e031      	b.n	80064ee <HAL_DMA_Abort+0x276>
 800648a:	bf00      	nop
 800648c:	40020010 	.word	0x40020010
 8006490:	40020028 	.word	0x40020028
 8006494:	40020040 	.word	0x40020040
 8006498:	40020058 	.word	0x40020058
 800649c:	40020070 	.word	0x40020070
 80064a0:	40020088 	.word	0x40020088
 80064a4:	400200a0 	.word	0x400200a0
 80064a8:	400200b8 	.word	0x400200b8
 80064ac:	40020410 	.word	0x40020410
 80064b0:	40020428 	.word	0x40020428
 80064b4:	40020440 	.word	0x40020440
 80064b8:	40020458 	.word	0x40020458
 80064bc:	40020470 	.word	0x40020470
 80064c0:	40020488 	.word	0x40020488
 80064c4:	400204a0 	.word	0x400204a0
 80064c8:	400204b8 	.word	0x400204b8
 80064cc:	58025408 	.word	0x58025408
 80064d0:	5802541c 	.word	0x5802541c
 80064d4:	58025430 	.word	0x58025430
 80064d8:	58025444 	.word	0x58025444
 80064dc:	58025458 	.word	0x58025458
 80064e0:	5802546c 	.word	0x5802546c
 80064e4:	58025480 	.word	0x58025480
 80064e8:	58025494 	.word	0x58025494
 80064ec:	2300      	movs	r3, #0
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d007      	beq.n	8006502 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80064f6:	681a      	ldr	r2, [r3, #0]
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80064fc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006500:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	4a6d      	ldr	r2, [pc, #436]	; (80066bc <HAL_DMA_Abort+0x444>)
 8006508:	4293      	cmp	r3, r2
 800650a:	d04a      	beq.n	80065a2 <HAL_DMA_Abort+0x32a>
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	4a6b      	ldr	r2, [pc, #428]	; (80066c0 <HAL_DMA_Abort+0x448>)
 8006512:	4293      	cmp	r3, r2
 8006514:	d045      	beq.n	80065a2 <HAL_DMA_Abort+0x32a>
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	4a6a      	ldr	r2, [pc, #424]	; (80066c4 <HAL_DMA_Abort+0x44c>)
 800651c:	4293      	cmp	r3, r2
 800651e:	d040      	beq.n	80065a2 <HAL_DMA_Abort+0x32a>
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	4a68      	ldr	r2, [pc, #416]	; (80066c8 <HAL_DMA_Abort+0x450>)
 8006526:	4293      	cmp	r3, r2
 8006528:	d03b      	beq.n	80065a2 <HAL_DMA_Abort+0x32a>
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	4a67      	ldr	r2, [pc, #412]	; (80066cc <HAL_DMA_Abort+0x454>)
 8006530:	4293      	cmp	r3, r2
 8006532:	d036      	beq.n	80065a2 <HAL_DMA_Abort+0x32a>
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	4a65      	ldr	r2, [pc, #404]	; (80066d0 <HAL_DMA_Abort+0x458>)
 800653a:	4293      	cmp	r3, r2
 800653c:	d031      	beq.n	80065a2 <HAL_DMA_Abort+0x32a>
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	4a64      	ldr	r2, [pc, #400]	; (80066d4 <HAL_DMA_Abort+0x45c>)
 8006544:	4293      	cmp	r3, r2
 8006546:	d02c      	beq.n	80065a2 <HAL_DMA_Abort+0x32a>
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	4a62      	ldr	r2, [pc, #392]	; (80066d8 <HAL_DMA_Abort+0x460>)
 800654e:	4293      	cmp	r3, r2
 8006550:	d027      	beq.n	80065a2 <HAL_DMA_Abort+0x32a>
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	4a61      	ldr	r2, [pc, #388]	; (80066dc <HAL_DMA_Abort+0x464>)
 8006558:	4293      	cmp	r3, r2
 800655a:	d022      	beq.n	80065a2 <HAL_DMA_Abort+0x32a>
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	4a5f      	ldr	r2, [pc, #380]	; (80066e0 <HAL_DMA_Abort+0x468>)
 8006562:	4293      	cmp	r3, r2
 8006564:	d01d      	beq.n	80065a2 <HAL_DMA_Abort+0x32a>
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	4a5e      	ldr	r2, [pc, #376]	; (80066e4 <HAL_DMA_Abort+0x46c>)
 800656c:	4293      	cmp	r3, r2
 800656e:	d018      	beq.n	80065a2 <HAL_DMA_Abort+0x32a>
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	4a5c      	ldr	r2, [pc, #368]	; (80066e8 <HAL_DMA_Abort+0x470>)
 8006576:	4293      	cmp	r3, r2
 8006578:	d013      	beq.n	80065a2 <HAL_DMA_Abort+0x32a>
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	4a5b      	ldr	r2, [pc, #364]	; (80066ec <HAL_DMA_Abort+0x474>)
 8006580:	4293      	cmp	r3, r2
 8006582:	d00e      	beq.n	80065a2 <HAL_DMA_Abort+0x32a>
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	4a59      	ldr	r2, [pc, #356]	; (80066f0 <HAL_DMA_Abort+0x478>)
 800658a:	4293      	cmp	r3, r2
 800658c:	d009      	beq.n	80065a2 <HAL_DMA_Abort+0x32a>
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	4a58      	ldr	r2, [pc, #352]	; (80066f4 <HAL_DMA_Abort+0x47c>)
 8006594:	4293      	cmp	r3, r2
 8006596:	d004      	beq.n	80065a2 <HAL_DMA_Abort+0x32a>
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	4a56      	ldr	r2, [pc, #344]	; (80066f8 <HAL_DMA_Abort+0x480>)
 800659e:	4293      	cmp	r3, r2
 80065a0:	d108      	bne.n	80065b4 <HAL_DMA_Abort+0x33c>
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	681a      	ldr	r2, [r3, #0]
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	f022 0201 	bic.w	r2, r2, #1
 80065b0:	601a      	str	r2, [r3, #0]
 80065b2:	e007      	b.n	80065c4 <HAL_DMA_Abort+0x34c>
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	681a      	ldr	r2, [r3, #0]
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f022 0201 	bic.w	r2, r2, #1
 80065c2:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80065c4:	e013      	b.n	80065ee <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80065c6:	f7ff fcd9 	bl	8005f7c <HAL_GetTick>
 80065ca:	4602      	mov	r2, r0
 80065cc:	693b      	ldr	r3, [r7, #16]
 80065ce:	1ad3      	subs	r3, r2, r3
 80065d0:	2b05      	cmp	r3, #5
 80065d2:	d90c      	bls.n	80065ee <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2220      	movs	r2, #32
 80065d8:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	2203      	movs	r2, #3
 80065de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	2200      	movs	r2, #0
 80065e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_ERROR;
 80065ea:	2301      	movs	r3, #1
 80065ec:	e12d      	b.n	800684a <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80065ee:	697b      	ldr	r3, [r7, #20]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	f003 0301 	and.w	r3, r3, #1
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d1e5      	bne.n	80065c6 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	4a2f      	ldr	r2, [pc, #188]	; (80066bc <HAL_DMA_Abort+0x444>)
 8006600:	4293      	cmp	r3, r2
 8006602:	d04a      	beq.n	800669a <HAL_DMA_Abort+0x422>
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	4a2d      	ldr	r2, [pc, #180]	; (80066c0 <HAL_DMA_Abort+0x448>)
 800660a:	4293      	cmp	r3, r2
 800660c:	d045      	beq.n	800669a <HAL_DMA_Abort+0x422>
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	4a2c      	ldr	r2, [pc, #176]	; (80066c4 <HAL_DMA_Abort+0x44c>)
 8006614:	4293      	cmp	r3, r2
 8006616:	d040      	beq.n	800669a <HAL_DMA_Abort+0x422>
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	4a2a      	ldr	r2, [pc, #168]	; (80066c8 <HAL_DMA_Abort+0x450>)
 800661e:	4293      	cmp	r3, r2
 8006620:	d03b      	beq.n	800669a <HAL_DMA_Abort+0x422>
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	4a29      	ldr	r2, [pc, #164]	; (80066cc <HAL_DMA_Abort+0x454>)
 8006628:	4293      	cmp	r3, r2
 800662a:	d036      	beq.n	800669a <HAL_DMA_Abort+0x422>
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	4a27      	ldr	r2, [pc, #156]	; (80066d0 <HAL_DMA_Abort+0x458>)
 8006632:	4293      	cmp	r3, r2
 8006634:	d031      	beq.n	800669a <HAL_DMA_Abort+0x422>
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	4a26      	ldr	r2, [pc, #152]	; (80066d4 <HAL_DMA_Abort+0x45c>)
 800663c:	4293      	cmp	r3, r2
 800663e:	d02c      	beq.n	800669a <HAL_DMA_Abort+0x422>
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	4a24      	ldr	r2, [pc, #144]	; (80066d8 <HAL_DMA_Abort+0x460>)
 8006646:	4293      	cmp	r3, r2
 8006648:	d027      	beq.n	800669a <HAL_DMA_Abort+0x422>
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	4a23      	ldr	r2, [pc, #140]	; (80066dc <HAL_DMA_Abort+0x464>)
 8006650:	4293      	cmp	r3, r2
 8006652:	d022      	beq.n	800669a <HAL_DMA_Abort+0x422>
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	4a21      	ldr	r2, [pc, #132]	; (80066e0 <HAL_DMA_Abort+0x468>)
 800665a:	4293      	cmp	r3, r2
 800665c:	d01d      	beq.n	800669a <HAL_DMA_Abort+0x422>
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	4a20      	ldr	r2, [pc, #128]	; (80066e4 <HAL_DMA_Abort+0x46c>)
 8006664:	4293      	cmp	r3, r2
 8006666:	d018      	beq.n	800669a <HAL_DMA_Abort+0x422>
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	4a1e      	ldr	r2, [pc, #120]	; (80066e8 <HAL_DMA_Abort+0x470>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d013      	beq.n	800669a <HAL_DMA_Abort+0x422>
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	4a1d      	ldr	r2, [pc, #116]	; (80066ec <HAL_DMA_Abort+0x474>)
 8006678:	4293      	cmp	r3, r2
 800667a:	d00e      	beq.n	800669a <HAL_DMA_Abort+0x422>
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	4a1b      	ldr	r2, [pc, #108]	; (80066f0 <HAL_DMA_Abort+0x478>)
 8006682:	4293      	cmp	r3, r2
 8006684:	d009      	beq.n	800669a <HAL_DMA_Abort+0x422>
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	4a1a      	ldr	r2, [pc, #104]	; (80066f4 <HAL_DMA_Abort+0x47c>)
 800668c:	4293      	cmp	r3, r2
 800668e:	d004      	beq.n	800669a <HAL_DMA_Abort+0x422>
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	4a18      	ldr	r2, [pc, #96]	; (80066f8 <HAL_DMA_Abort+0x480>)
 8006696:	4293      	cmp	r3, r2
 8006698:	d101      	bne.n	800669e <HAL_DMA_Abort+0x426>
 800669a:	2301      	movs	r3, #1
 800669c:	e000      	b.n	80066a0 <HAL_DMA_Abort+0x428>
 800669e:	2300      	movs	r3, #0
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d02b      	beq.n	80066fc <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066a8:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80066ae:	f003 031f 	and.w	r3, r3, #31
 80066b2:	223f      	movs	r2, #63	; 0x3f
 80066b4:	409a      	lsls	r2, r3
 80066b6:	68bb      	ldr	r3, [r7, #8]
 80066b8:	609a      	str	r2, [r3, #8]
 80066ba:	e02a      	b.n	8006712 <HAL_DMA_Abort+0x49a>
 80066bc:	40020010 	.word	0x40020010
 80066c0:	40020028 	.word	0x40020028
 80066c4:	40020040 	.word	0x40020040
 80066c8:	40020058 	.word	0x40020058
 80066cc:	40020070 	.word	0x40020070
 80066d0:	40020088 	.word	0x40020088
 80066d4:	400200a0 	.word	0x400200a0
 80066d8:	400200b8 	.word	0x400200b8
 80066dc:	40020410 	.word	0x40020410
 80066e0:	40020428 	.word	0x40020428
 80066e4:	40020440 	.word	0x40020440
 80066e8:	40020458 	.word	0x40020458
 80066ec:	40020470 	.word	0x40020470
 80066f0:	40020488 	.word	0x40020488
 80066f4:	400204a0 	.word	0x400204a0
 80066f8:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006700:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006706:	f003 031f 	and.w	r3, r3, #31
 800670a:	2201      	movs	r2, #1
 800670c:	409a      	lsls	r2, r3
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	4a4f      	ldr	r2, [pc, #316]	; (8006854 <HAL_DMA_Abort+0x5dc>)
 8006718:	4293      	cmp	r3, r2
 800671a:	d072      	beq.n	8006802 <HAL_DMA_Abort+0x58a>
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	4a4d      	ldr	r2, [pc, #308]	; (8006858 <HAL_DMA_Abort+0x5e0>)
 8006722:	4293      	cmp	r3, r2
 8006724:	d06d      	beq.n	8006802 <HAL_DMA_Abort+0x58a>
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	4a4c      	ldr	r2, [pc, #304]	; (800685c <HAL_DMA_Abort+0x5e4>)
 800672c:	4293      	cmp	r3, r2
 800672e:	d068      	beq.n	8006802 <HAL_DMA_Abort+0x58a>
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	4a4a      	ldr	r2, [pc, #296]	; (8006860 <HAL_DMA_Abort+0x5e8>)
 8006736:	4293      	cmp	r3, r2
 8006738:	d063      	beq.n	8006802 <HAL_DMA_Abort+0x58a>
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	4a49      	ldr	r2, [pc, #292]	; (8006864 <HAL_DMA_Abort+0x5ec>)
 8006740:	4293      	cmp	r3, r2
 8006742:	d05e      	beq.n	8006802 <HAL_DMA_Abort+0x58a>
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	4a47      	ldr	r2, [pc, #284]	; (8006868 <HAL_DMA_Abort+0x5f0>)
 800674a:	4293      	cmp	r3, r2
 800674c:	d059      	beq.n	8006802 <HAL_DMA_Abort+0x58a>
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	4a46      	ldr	r2, [pc, #280]	; (800686c <HAL_DMA_Abort+0x5f4>)
 8006754:	4293      	cmp	r3, r2
 8006756:	d054      	beq.n	8006802 <HAL_DMA_Abort+0x58a>
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	4a44      	ldr	r2, [pc, #272]	; (8006870 <HAL_DMA_Abort+0x5f8>)
 800675e:	4293      	cmp	r3, r2
 8006760:	d04f      	beq.n	8006802 <HAL_DMA_Abort+0x58a>
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	4a43      	ldr	r2, [pc, #268]	; (8006874 <HAL_DMA_Abort+0x5fc>)
 8006768:	4293      	cmp	r3, r2
 800676a:	d04a      	beq.n	8006802 <HAL_DMA_Abort+0x58a>
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	4a41      	ldr	r2, [pc, #260]	; (8006878 <HAL_DMA_Abort+0x600>)
 8006772:	4293      	cmp	r3, r2
 8006774:	d045      	beq.n	8006802 <HAL_DMA_Abort+0x58a>
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	4a40      	ldr	r2, [pc, #256]	; (800687c <HAL_DMA_Abort+0x604>)
 800677c:	4293      	cmp	r3, r2
 800677e:	d040      	beq.n	8006802 <HAL_DMA_Abort+0x58a>
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	4a3e      	ldr	r2, [pc, #248]	; (8006880 <HAL_DMA_Abort+0x608>)
 8006786:	4293      	cmp	r3, r2
 8006788:	d03b      	beq.n	8006802 <HAL_DMA_Abort+0x58a>
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	4a3d      	ldr	r2, [pc, #244]	; (8006884 <HAL_DMA_Abort+0x60c>)
 8006790:	4293      	cmp	r3, r2
 8006792:	d036      	beq.n	8006802 <HAL_DMA_Abort+0x58a>
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	4a3b      	ldr	r2, [pc, #236]	; (8006888 <HAL_DMA_Abort+0x610>)
 800679a:	4293      	cmp	r3, r2
 800679c:	d031      	beq.n	8006802 <HAL_DMA_Abort+0x58a>
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	4a3a      	ldr	r2, [pc, #232]	; (800688c <HAL_DMA_Abort+0x614>)
 80067a4:	4293      	cmp	r3, r2
 80067a6:	d02c      	beq.n	8006802 <HAL_DMA_Abort+0x58a>
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	4a38      	ldr	r2, [pc, #224]	; (8006890 <HAL_DMA_Abort+0x618>)
 80067ae:	4293      	cmp	r3, r2
 80067b0:	d027      	beq.n	8006802 <HAL_DMA_Abort+0x58a>
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	4a37      	ldr	r2, [pc, #220]	; (8006894 <HAL_DMA_Abort+0x61c>)
 80067b8:	4293      	cmp	r3, r2
 80067ba:	d022      	beq.n	8006802 <HAL_DMA_Abort+0x58a>
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	4a35      	ldr	r2, [pc, #212]	; (8006898 <HAL_DMA_Abort+0x620>)
 80067c2:	4293      	cmp	r3, r2
 80067c4:	d01d      	beq.n	8006802 <HAL_DMA_Abort+0x58a>
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	4a34      	ldr	r2, [pc, #208]	; (800689c <HAL_DMA_Abort+0x624>)
 80067cc:	4293      	cmp	r3, r2
 80067ce:	d018      	beq.n	8006802 <HAL_DMA_Abort+0x58a>
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	4a32      	ldr	r2, [pc, #200]	; (80068a0 <HAL_DMA_Abort+0x628>)
 80067d6:	4293      	cmp	r3, r2
 80067d8:	d013      	beq.n	8006802 <HAL_DMA_Abort+0x58a>
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	4a31      	ldr	r2, [pc, #196]	; (80068a4 <HAL_DMA_Abort+0x62c>)
 80067e0:	4293      	cmp	r3, r2
 80067e2:	d00e      	beq.n	8006802 <HAL_DMA_Abort+0x58a>
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	4a2f      	ldr	r2, [pc, #188]	; (80068a8 <HAL_DMA_Abort+0x630>)
 80067ea:	4293      	cmp	r3, r2
 80067ec:	d009      	beq.n	8006802 <HAL_DMA_Abort+0x58a>
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	4a2e      	ldr	r2, [pc, #184]	; (80068ac <HAL_DMA_Abort+0x634>)
 80067f4:	4293      	cmp	r3, r2
 80067f6:	d004      	beq.n	8006802 <HAL_DMA_Abort+0x58a>
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	4a2c      	ldr	r2, [pc, #176]	; (80068b0 <HAL_DMA_Abort+0x638>)
 80067fe:	4293      	cmp	r3, r2
 8006800:	d101      	bne.n	8006806 <HAL_DMA_Abort+0x58e>
 8006802:	2301      	movs	r3, #1
 8006804:	e000      	b.n	8006808 <HAL_DMA_Abort+0x590>
 8006806:	2300      	movs	r3, #0
 8006808:	2b00      	cmp	r3, #0
 800680a:	d015      	beq.n	8006838 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006810:	687a      	ldr	r2, [r7, #4]
 8006812:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8006814:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800681a:	2b00      	cmp	r3, #0
 800681c:	d00c      	beq.n	8006838 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006822:	681a      	ldr	r2, [r3, #0]
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006828:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800682c:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006832:	687a      	ldr	r2, [r7, #4]
 8006834:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8006836:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2201      	movs	r2, #1
 800683c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2200      	movs	r2, #0
 8006844:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }

  return HAL_OK;
 8006848:	2300      	movs	r3, #0
}
 800684a:	4618      	mov	r0, r3
 800684c:	3718      	adds	r7, #24
 800684e:	46bd      	mov	sp, r7
 8006850:	bd80      	pop	{r7, pc}
 8006852:	bf00      	nop
 8006854:	40020010 	.word	0x40020010
 8006858:	40020028 	.word	0x40020028
 800685c:	40020040 	.word	0x40020040
 8006860:	40020058 	.word	0x40020058
 8006864:	40020070 	.word	0x40020070
 8006868:	40020088 	.word	0x40020088
 800686c:	400200a0 	.word	0x400200a0
 8006870:	400200b8 	.word	0x400200b8
 8006874:	40020410 	.word	0x40020410
 8006878:	40020428 	.word	0x40020428
 800687c:	40020440 	.word	0x40020440
 8006880:	40020458 	.word	0x40020458
 8006884:	40020470 	.word	0x40020470
 8006888:	40020488 	.word	0x40020488
 800688c:	400204a0 	.word	0x400204a0
 8006890:	400204b8 	.word	0x400204b8
 8006894:	58025408 	.word	0x58025408
 8006898:	5802541c 	.word	0x5802541c
 800689c:	58025430 	.word	0x58025430
 80068a0:	58025444 	.word	0x58025444
 80068a4:	58025458 	.word	0x58025458
 80068a8:	5802546c 	.word	0x5802546c
 80068ac:	58025480 	.word	0x58025480
 80068b0:	58025494 	.word	0x58025494

080068b4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80068b4:	b580      	push	{r7, lr}
 80068b6:	b084      	sub	sp, #16
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d101      	bne.n	80068c6 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80068c2:	2301      	movs	r3, #1
 80068c4:	e237      	b.n	8006d36 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80068cc:	b2db      	uxtb	r3, r3
 80068ce:	2b02      	cmp	r3, #2
 80068d0:	d004      	beq.n	80068dc <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	2280      	movs	r2, #128	; 0x80
 80068d6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80068d8:	2301      	movs	r3, #1
 80068da:	e22c      	b.n	8006d36 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	4a5c      	ldr	r2, [pc, #368]	; (8006a54 <HAL_DMA_Abort_IT+0x1a0>)
 80068e2:	4293      	cmp	r3, r2
 80068e4:	d04a      	beq.n	800697c <HAL_DMA_Abort_IT+0xc8>
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	4a5b      	ldr	r2, [pc, #364]	; (8006a58 <HAL_DMA_Abort_IT+0x1a4>)
 80068ec:	4293      	cmp	r3, r2
 80068ee:	d045      	beq.n	800697c <HAL_DMA_Abort_IT+0xc8>
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	4a59      	ldr	r2, [pc, #356]	; (8006a5c <HAL_DMA_Abort_IT+0x1a8>)
 80068f6:	4293      	cmp	r3, r2
 80068f8:	d040      	beq.n	800697c <HAL_DMA_Abort_IT+0xc8>
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	4a58      	ldr	r2, [pc, #352]	; (8006a60 <HAL_DMA_Abort_IT+0x1ac>)
 8006900:	4293      	cmp	r3, r2
 8006902:	d03b      	beq.n	800697c <HAL_DMA_Abort_IT+0xc8>
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	4a56      	ldr	r2, [pc, #344]	; (8006a64 <HAL_DMA_Abort_IT+0x1b0>)
 800690a:	4293      	cmp	r3, r2
 800690c:	d036      	beq.n	800697c <HAL_DMA_Abort_IT+0xc8>
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	4a55      	ldr	r2, [pc, #340]	; (8006a68 <HAL_DMA_Abort_IT+0x1b4>)
 8006914:	4293      	cmp	r3, r2
 8006916:	d031      	beq.n	800697c <HAL_DMA_Abort_IT+0xc8>
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	4a53      	ldr	r2, [pc, #332]	; (8006a6c <HAL_DMA_Abort_IT+0x1b8>)
 800691e:	4293      	cmp	r3, r2
 8006920:	d02c      	beq.n	800697c <HAL_DMA_Abort_IT+0xc8>
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	4a52      	ldr	r2, [pc, #328]	; (8006a70 <HAL_DMA_Abort_IT+0x1bc>)
 8006928:	4293      	cmp	r3, r2
 800692a:	d027      	beq.n	800697c <HAL_DMA_Abort_IT+0xc8>
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	4a50      	ldr	r2, [pc, #320]	; (8006a74 <HAL_DMA_Abort_IT+0x1c0>)
 8006932:	4293      	cmp	r3, r2
 8006934:	d022      	beq.n	800697c <HAL_DMA_Abort_IT+0xc8>
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	4a4f      	ldr	r2, [pc, #316]	; (8006a78 <HAL_DMA_Abort_IT+0x1c4>)
 800693c:	4293      	cmp	r3, r2
 800693e:	d01d      	beq.n	800697c <HAL_DMA_Abort_IT+0xc8>
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	4a4d      	ldr	r2, [pc, #308]	; (8006a7c <HAL_DMA_Abort_IT+0x1c8>)
 8006946:	4293      	cmp	r3, r2
 8006948:	d018      	beq.n	800697c <HAL_DMA_Abort_IT+0xc8>
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	4a4c      	ldr	r2, [pc, #304]	; (8006a80 <HAL_DMA_Abort_IT+0x1cc>)
 8006950:	4293      	cmp	r3, r2
 8006952:	d013      	beq.n	800697c <HAL_DMA_Abort_IT+0xc8>
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	4a4a      	ldr	r2, [pc, #296]	; (8006a84 <HAL_DMA_Abort_IT+0x1d0>)
 800695a:	4293      	cmp	r3, r2
 800695c:	d00e      	beq.n	800697c <HAL_DMA_Abort_IT+0xc8>
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	4a49      	ldr	r2, [pc, #292]	; (8006a88 <HAL_DMA_Abort_IT+0x1d4>)
 8006964:	4293      	cmp	r3, r2
 8006966:	d009      	beq.n	800697c <HAL_DMA_Abort_IT+0xc8>
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	4a47      	ldr	r2, [pc, #284]	; (8006a8c <HAL_DMA_Abort_IT+0x1d8>)
 800696e:	4293      	cmp	r3, r2
 8006970:	d004      	beq.n	800697c <HAL_DMA_Abort_IT+0xc8>
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	4a46      	ldr	r2, [pc, #280]	; (8006a90 <HAL_DMA_Abort_IT+0x1dc>)
 8006978:	4293      	cmp	r3, r2
 800697a:	d101      	bne.n	8006980 <HAL_DMA_Abort_IT+0xcc>
 800697c:	2301      	movs	r3, #1
 800697e:	e000      	b.n	8006982 <HAL_DMA_Abort_IT+0xce>
 8006980:	2300      	movs	r3, #0
 8006982:	2b00      	cmp	r3, #0
 8006984:	f000 8086 	beq.w	8006a94 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	2204      	movs	r2, #4
 800698c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	4a2f      	ldr	r2, [pc, #188]	; (8006a54 <HAL_DMA_Abort_IT+0x1a0>)
 8006996:	4293      	cmp	r3, r2
 8006998:	d04a      	beq.n	8006a30 <HAL_DMA_Abort_IT+0x17c>
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	4a2e      	ldr	r2, [pc, #184]	; (8006a58 <HAL_DMA_Abort_IT+0x1a4>)
 80069a0:	4293      	cmp	r3, r2
 80069a2:	d045      	beq.n	8006a30 <HAL_DMA_Abort_IT+0x17c>
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	4a2c      	ldr	r2, [pc, #176]	; (8006a5c <HAL_DMA_Abort_IT+0x1a8>)
 80069aa:	4293      	cmp	r3, r2
 80069ac:	d040      	beq.n	8006a30 <HAL_DMA_Abort_IT+0x17c>
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	4a2b      	ldr	r2, [pc, #172]	; (8006a60 <HAL_DMA_Abort_IT+0x1ac>)
 80069b4:	4293      	cmp	r3, r2
 80069b6:	d03b      	beq.n	8006a30 <HAL_DMA_Abort_IT+0x17c>
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	4a29      	ldr	r2, [pc, #164]	; (8006a64 <HAL_DMA_Abort_IT+0x1b0>)
 80069be:	4293      	cmp	r3, r2
 80069c0:	d036      	beq.n	8006a30 <HAL_DMA_Abort_IT+0x17c>
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	4a28      	ldr	r2, [pc, #160]	; (8006a68 <HAL_DMA_Abort_IT+0x1b4>)
 80069c8:	4293      	cmp	r3, r2
 80069ca:	d031      	beq.n	8006a30 <HAL_DMA_Abort_IT+0x17c>
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	4a26      	ldr	r2, [pc, #152]	; (8006a6c <HAL_DMA_Abort_IT+0x1b8>)
 80069d2:	4293      	cmp	r3, r2
 80069d4:	d02c      	beq.n	8006a30 <HAL_DMA_Abort_IT+0x17c>
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	4a25      	ldr	r2, [pc, #148]	; (8006a70 <HAL_DMA_Abort_IT+0x1bc>)
 80069dc:	4293      	cmp	r3, r2
 80069de:	d027      	beq.n	8006a30 <HAL_DMA_Abort_IT+0x17c>
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	4a23      	ldr	r2, [pc, #140]	; (8006a74 <HAL_DMA_Abort_IT+0x1c0>)
 80069e6:	4293      	cmp	r3, r2
 80069e8:	d022      	beq.n	8006a30 <HAL_DMA_Abort_IT+0x17c>
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	4a22      	ldr	r2, [pc, #136]	; (8006a78 <HAL_DMA_Abort_IT+0x1c4>)
 80069f0:	4293      	cmp	r3, r2
 80069f2:	d01d      	beq.n	8006a30 <HAL_DMA_Abort_IT+0x17c>
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	4a20      	ldr	r2, [pc, #128]	; (8006a7c <HAL_DMA_Abort_IT+0x1c8>)
 80069fa:	4293      	cmp	r3, r2
 80069fc:	d018      	beq.n	8006a30 <HAL_DMA_Abort_IT+0x17c>
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	4a1f      	ldr	r2, [pc, #124]	; (8006a80 <HAL_DMA_Abort_IT+0x1cc>)
 8006a04:	4293      	cmp	r3, r2
 8006a06:	d013      	beq.n	8006a30 <HAL_DMA_Abort_IT+0x17c>
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	4a1d      	ldr	r2, [pc, #116]	; (8006a84 <HAL_DMA_Abort_IT+0x1d0>)
 8006a0e:	4293      	cmp	r3, r2
 8006a10:	d00e      	beq.n	8006a30 <HAL_DMA_Abort_IT+0x17c>
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	4a1c      	ldr	r2, [pc, #112]	; (8006a88 <HAL_DMA_Abort_IT+0x1d4>)
 8006a18:	4293      	cmp	r3, r2
 8006a1a:	d009      	beq.n	8006a30 <HAL_DMA_Abort_IT+0x17c>
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	4a1a      	ldr	r2, [pc, #104]	; (8006a8c <HAL_DMA_Abort_IT+0x1d8>)
 8006a22:	4293      	cmp	r3, r2
 8006a24:	d004      	beq.n	8006a30 <HAL_DMA_Abort_IT+0x17c>
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	4a19      	ldr	r2, [pc, #100]	; (8006a90 <HAL_DMA_Abort_IT+0x1dc>)
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	d108      	bne.n	8006a42 <HAL_DMA_Abort_IT+0x18e>
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	681a      	ldr	r2, [r3, #0]
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	f022 0201 	bic.w	r2, r2, #1
 8006a3e:	601a      	str	r2, [r3, #0]
 8006a40:	e178      	b.n	8006d34 <HAL_DMA_Abort_IT+0x480>
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	681a      	ldr	r2, [r3, #0]
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	f022 0201 	bic.w	r2, r2, #1
 8006a50:	601a      	str	r2, [r3, #0]
 8006a52:	e16f      	b.n	8006d34 <HAL_DMA_Abort_IT+0x480>
 8006a54:	40020010 	.word	0x40020010
 8006a58:	40020028 	.word	0x40020028
 8006a5c:	40020040 	.word	0x40020040
 8006a60:	40020058 	.word	0x40020058
 8006a64:	40020070 	.word	0x40020070
 8006a68:	40020088 	.word	0x40020088
 8006a6c:	400200a0 	.word	0x400200a0
 8006a70:	400200b8 	.word	0x400200b8
 8006a74:	40020410 	.word	0x40020410
 8006a78:	40020428 	.word	0x40020428
 8006a7c:	40020440 	.word	0x40020440
 8006a80:	40020458 	.word	0x40020458
 8006a84:	40020470 	.word	0x40020470
 8006a88:	40020488 	.word	0x40020488
 8006a8c:	400204a0 	.word	0x400204a0
 8006a90:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	681a      	ldr	r2, [r3, #0]
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	f022 020e 	bic.w	r2, r2, #14
 8006aa2:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	4a6c      	ldr	r2, [pc, #432]	; (8006c5c <HAL_DMA_Abort_IT+0x3a8>)
 8006aaa:	4293      	cmp	r3, r2
 8006aac:	d04a      	beq.n	8006b44 <HAL_DMA_Abort_IT+0x290>
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	4a6b      	ldr	r2, [pc, #428]	; (8006c60 <HAL_DMA_Abort_IT+0x3ac>)
 8006ab4:	4293      	cmp	r3, r2
 8006ab6:	d045      	beq.n	8006b44 <HAL_DMA_Abort_IT+0x290>
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	4a69      	ldr	r2, [pc, #420]	; (8006c64 <HAL_DMA_Abort_IT+0x3b0>)
 8006abe:	4293      	cmp	r3, r2
 8006ac0:	d040      	beq.n	8006b44 <HAL_DMA_Abort_IT+0x290>
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	4a68      	ldr	r2, [pc, #416]	; (8006c68 <HAL_DMA_Abort_IT+0x3b4>)
 8006ac8:	4293      	cmp	r3, r2
 8006aca:	d03b      	beq.n	8006b44 <HAL_DMA_Abort_IT+0x290>
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	4a66      	ldr	r2, [pc, #408]	; (8006c6c <HAL_DMA_Abort_IT+0x3b8>)
 8006ad2:	4293      	cmp	r3, r2
 8006ad4:	d036      	beq.n	8006b44 <HAL_DMA_Abort_IT+0x290>
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	4a65      	ldr	r2, [pc, #404]	; (8006c70 <HAL_DMA_Abort_IT+0x3bc>)
 8006adc:	4293      	cmp	r3, r2
 8006ade:	d031      	beq.n	8006b44 <HAL_DMA_Abort_IT+0x290>
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	4a63      	ldr	r2, [pc, #396]	; (8006c74 <HAL_DMA_Abort_IT+0x3c0>)
 8006ae6:	4293      	cmp	r3, r2
 8006ae8:	d02c      	beq.n	8006b44 <HAL_DMA_Abort_IT+0x290>
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	4a62      	ldr	r2, [pc, #392]	; (8006c78 <HAL_DMA_Abort_IT+0x3c4>)
 8006af0:	4293      	cmp	r3, r2
 8006af2:	d027      	beq.n	8006b44 <HAL_DMA_Abort_IT+0x290>
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	4a60      	ldr	r2, [pc, #384]	; (8006c7c <HAL_DMA_Abort_IT+0x3c8>)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d022      	beq.n	8006b44 <HAL_DMA_Abort_IT+0x290>
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	4a5f      	ldr	r2, [pc, #380]	; (8006c80 <HAL_DMA_Abort_IT+0x3cc>)
 8006b04:	4293      	cmp	r3, r2
 8006b06:	d01d      	beq.n	8006b44 <HAL_DMA_Abort_IT+0x290>
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	4a5d      	ldr	r2, [pc, #372]	; (8006c84 <HAL_DMA_Abort_IT+0x3d0>)
 8006b0e:	4293      	cmp	r3, r2
 8006b10:	d018      	beq.n	8006b44 <HAL_DMA_Abort_IT+0x290>
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	4a5c      	ldr	r2, [pc, #368]	; (8006c88 <HAL_DMA_Abort_IT+0x3d4>)
 8006b18:	4293      	cmp	r3, r2
 8006b1a:	d013      	beq.n	8006b44 <HAL_DMA_Abort_IT+0x290>
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	4a5a      	ldr	r2, [pc, #360]	; (8006c8c <HAL_DMA_Abort_IT+0x3d8>)
 8006b22:	4293      	cmp	r3, r2
 8006b24:	d00e      	beq.n	8006b44 <HAL_DMA_Abort_IT+0x290>
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	4a59      	ldr	r2, [pc, #356]	; (8006c90 <HAL_DMA_Abort_IT+0x3dc>)
 8006b2c:	4293      	cmp	r3, r2
 8006b2e:	d009      	beq.n	8006b44 <HAL_DMA_Abort_IT+0x290>
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	4a57      	ldr	r2, [pc, #348]	; (8006c94 <HAL_DMA_Abort_IT+0x3e0>)
 8006b36:	4293      	cmp	r3, r2
 8006b38:	d004      	beq.n	8006b44 <HAL_DMA_Abort_IT+0x290>
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	4a56      	ldr	r2, [pc, #344]	; (8006c98 <HAL_DMA_Abort_IT+0x3e4>)
 8006b40:	4293      	cmp	r3, r2
 8006b42:	d108      	bne.n	8006b56 <HAL_DMA_Abort_IT+0x2a2>
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	681a      	ldr	r2, [r3, #0]
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	f022 0201 	bic.w	r2, r2, #1
 8006b52:	601a      	str	r2, [r3, #0]
 8006b54:	e007      	b.n	8006b66 <HAL_DMA_Abort_IT+0x2b2>
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	681a      	ldr	r2, [r3, #0]
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	f022 0201 	bic.w	r2, r2, #1
 8006b64:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	4a3c      	ldr	r2, [pc, #240]	; (8006c5c <HAL_DMA_Abort_IT+0x3a8>)
 8006b6c:	4293      	cmp	r3, r2
 8006b6e:	d072      	beq.n	8006c56 <HAL_DMA_Abort_IT+0x3a2>
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	4a3a      	ldr	r2, [pc, #232]	; (8006c60 <HAL_DMA_Abort_IT+0x3ac>)
 8006b76:	4293      	cmp	r3, r2
 8006b78:	d06d      	beq.n	8006c56 <HAL_DMA_Abort_IT+0x3a2>
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	4a39      	ldr	r2, [pc, #228]	; (8006c64 <HAL_DMA_Abort_IT+0x3b0>)
 8006b80:	4293      	cmp	r3, r2
 8006b82:	d068      	beq.n	8006c56 <HAL_DMA_Abort_IT+0x3a2>
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	4a37      	ldr	r2, [pc, #220]	; (8006c68 <HAL_DMA_Abort_IT+0x3b4>)
 8006b8a:	4293      	cmp	r3, r2
 8006b8c:	d063      	beq.n	8006c56 <HAL_DMA_Abort_IT+0x3a2>
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	4a36      	ldr	r2, [pc, #216]	; (8006c6c <HAL_DMA_Abort_IT+0x3b8>)
 8006b94:	4293      	cmp	r3, r2
 8006b96:	d05e      	beq.n	8006c56 <HAL_DMA_Abort_IT+0x3a2>
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	4a34      	ldr	r2, [pc, #208]	; (8006c70 <HAL_DMA_Abort_IT+0x3bc>)
 8006b9e:	4293      	cmp	r3, r2
 8006ba0:	d059      	beq.n	8006c56 <HAL_DMA_Abort_IT+0x3a2>
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	4a33      	ldr	r2, [pc, #204]	; (8006c74 <HAL_DMA_Abort_IT+0x3c0>)
 8006ba8:	4293      	cmp	r3, r2
 8006baa:	d054      	beq.n	8006c56 <HAL_DMA_Abort_IT+0x3a2>
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	4a31      	ldr	r2, [pc, #196]	; (8006c78 <HAL_DMA_Abort_IT+0x3c4>)
 8006bb2:	4293      	cmp	r3, r2
 8006bb4:	d04f      	beq.n	8006c56 <HAL_DMA_Abort_IT+0x3a2>
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	4a30      	ldr	r2, [pc, #192]	; (8006c7c <HAL_DMA_Abort_IT+0x3c8>)
 8006bbc:	4293      	cmp	r3, r2
 8006bbe:	d04a      	beq.n	8006c56 <HAL_DMA_Abort_IT+0x3a2>
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	4a2e      	ldr	r2, [pc, #184]	; (8006c80 <HAL_DMA_Abort_IT+0x3cc>)
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	d045      	beq.n	8006c56 <HAL_DMA_Abort_IT+0x3a2>
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	4a2d      	ldr	r2, [pc, #180]	; (8006c84 <HAL_DMA_Abort_IT+0x3d0>)
 8006bd0:	4293      	cmp	r3, r2
 8006bd2:	d040      	beq.n	8006c56 <HAL_DMA_Abort_IT+0x3a2>
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	4a2b      	ldr	r2, [pc, #172]	; (8006c88 <HAL_DMA_Abort_IT+0x3d4>)
 8006bda:	4293      	cmp	r3, r2
 8006bdc:	d03b      	beq.n	8006c56 <HAL_DMA_Abort_IT+0x3a2>
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	4a2a      	ldr	r2, [pc, #168]	; (8006c8c <HAL_DMA_Abort_IT+0x3d8>)
 8006be4:	4293      	cmp	r3, r2
 8006be6:	d036      	beq.n	8006c56 <HAL_DMA_Abort_IT+0x3a2>
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	4a28      	ldr	r2, [pc, #160]	; (8006c90 <HAL_DMA_Abort_IT+0x3dc>)
 8006bee:	4293      	cmp	r3, r2
 8006bf0:	d031      	beq.n	8006c56 <HAL_DMA_Abort_IT+0x3a2>
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	4a27      	ldr	r2, [pc, #156]	; (8006c94 <HAL_DMA_Abort_IT+0x3e0>)
 8006bf8:	4293      	cmp	r3, r2
 8006bfa:	d02c      	beq.n	8006c56 <HAL_DMA_Abort_IT+0x3a2>
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	4a25      	ldr	r2, [pc, #148]	; (8006c98 <HAL_DMA_Abort_IT+0x3e4>)
 8006c02:	4293      	cmp	r3, r2
 8006c04:	d027      	beq.n	8006c56 <HAL_DMA_Abort_IT+0x3a2>
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	4a24      	ldr	r2, [pc, #144]	; (8006c9c <HAL_DMA_Abort_IT+0x3e8>)
 8006c0c:	4293      	cmp	r3, r2
 8006c0e:	d022      	beq.n	8006c56 <HAL_DMA_Abort_IT+0x3a2>
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	4a22      	ldr	r2, [pc, #136]	; (8006ca0 <HAL_DMA_Abort_IT+0x3ec>)
 8006c16:	4293      	cmp	r3, r2
 8006c18:	d01d      	beq.n	8006c56 <HAL_DMA_Abort_IT+0x3a2>
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	4a21      	ldr	r2, [pc, #132]	; (8006ca4 <HAL_DMA_Abort_IT+0x3f0>)
 8006c20:	4293      	cmp	r3, r2
 8006c22:	d018      	beq.n	8006c56 <HAL_DMA_Abort_IT+0x3a2>
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	4a1f      	ldr	r2, [pc, #124]	; (8006ca8 <HAL_DMA_Abort_IT+0x3f4>)
 8006c2a:	4293      	cmp	r3, r2
 8006c2c:	d013      	beq.n	8006c56 <HAL_DMA_Abort_IT+0x3a2>
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	4a1e      	ldr	r2, [pc, #120]	; (8006cac <HAL_DMA_Abort_IT+0x3f8>)
 8006c34:	4293      	cmp	r3, r2
 8006c36:	d00e      	beq.n	8006c56 <HAL_DMA_Abort_IT+0x3a2>
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	4a1c      	ldr	r2, [pc, #112]	; (8006cb0 <HAL_DMA_Abort_IT+0x3fc>)
 8006c3e:	4293      	cmp	r3, r2
 8006c40:	d009      	beq.n	8006c56 <HAL_DMA_Abort_IT+0x3a2>
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	4a1b      	ldr	r2, [pc, #108]	; (8006cb4 <HAL_DMA_Abort_IT+0x400>)
 8006c48:	4293      	cmp	r3, r2
 8006c4a:	d004      	beq.n	8006c56 <HAL_DMA_Abort_IT+0x3a2>
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	4a19      	ldr	r2, [pc, #100]	; (8006cb8 <HAL_DMA_Abort_IT+0x404>)
 8006c52:	4293      	cmp	r3, r2
 8006c54:	d132      	bne.n	8006cbc <HAL_DMA_Abort_IT+0x408>
 8006c56:	2301      	movs	r3, #1
 8006c58:	e031      	b.n	8006cbe <HAL_DMA_Abort_IT+0x40a>
 8006c5a:	bf00      	nop
 8006c5c:	40020010 	.word	0x40020010
 8006c60:	40020028 	.word	0x40020028
 8006c64:	40020040 	.word	0x40020040
 8006c68:	40020058 	.word	0x40020058
 8006c6c:	40020070 	.word	0x40020070
 8006c70:	40020088 	.word	0x40020088
 8006c74:	400200a0 	.word	0x400200a0
 8006c78:	400200b8 	.word	0x400200b8
 8006c7c:	40020410 	.word	0x40020410
 8006c80:	40020428 	.word	0x40020428
 8006c84:	40020440 	.word	0x40020440
 8006c88:	40020458 	.word	0x40020458
 8006c8c:	40020470 	.word	0x40020470
 8006c90:	40020488 	.word	0x40020488
 8006c94:	400204a0 	.word	0x400204a0
 8006c98:	400204b8 	.word	0x400204b8
 8006c9c:	58025408 	.word	0x58025408
 8006ca0:	5802541c 	.word	0x5802541c
 8006ca4:	58025430 	.word	0x58025430
 8006ca8:	58025444 	.word	0x58025444
 8006cac:	58025458 	.word	0x58025458
 8006cb0:	5802546c 	.word	0x5802546c
 8006cb4:	58025480 	.word	0x58025480
 8006cb8:	58025494 	.word	0x58025494
 8006cbc:	2300      	movs	r3, #0
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d028      	beq.n	8006d14 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006cc6:	681a      	ldr	r2, [r3, #0]
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006ccc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006cd0:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006cd6:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006cdc:	f003 031f 	and.w	r3, r3, #31
 8006ce0:	2201      	movs	r2, #1
 8006ce2:	409a      	lsls	r2, r3
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006cec:	687a      	ldr	r2, [r7, #4]
 8006cee:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8006cf0:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d00c      	beq.n	8006d14 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006cfe:	681a      	ldr	r2, [r3, #0]
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006d04:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006d08:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d0e:	687a      	ldr	r2, [r7, #4]
 8006d10:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8006d12:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	2201      	movs	r2, #1
 8006d18:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2200      	movs	r2, #0
 8006d20:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d003      	beq.n	8006d34 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d30:	6878      	ldr	r0, [r7, #4]
 8006d32:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8006d34:	2300      	movs	r3, #0
}
 8006d36:	4618      	mov	r0, r3
 8006d38:	3710      	adds	r7, #16
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	bd80      	pop	{r7, pc}
 8006d3e:	bf00      	nop

08006d40 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006d40:	b480      	push	{r7}
 8006d42:	b089      	sub	sp, #36	; 0x24
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
 8006d48:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8006d4e:	4b89      	ldr	r3, [pc, #548]	; (8006f74 <HAL_GPIO_Init+0x234>)
 8006d50:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006d52:	e194      	b.n	800707e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006d54:	683b      	ldr	r3, [r7, #0]
 8006d56:	681a      	ldr	r2, [r3, #0]
 8006d58:	2101      	movs	r1, #1
 8006d5a:	69fb      	ldr	r3, [r7, #28]
 8006d5c:	fa01 f303 	lsl.w	r3, r1, r3
 8006d60:	4013      	ands	r3, r2
 8006d62:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8006d64:	693b      	ldr	r3, [r7, #16]
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	f000 8186 	beq.w	8007078 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006d6c:	683b      	ldr	r3, [r7, #0]
 8006d6e:	685b      	ldr	r3, [r3, #4]
 8006d70:	f003 0303 	and.w	r3, r3, #3
 8006d74:	2b01      	cmp	r3, #1
 8006d76:	d005      	beq.n	8006d84 <HAL_GPIO_Init+0x44>
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	685b      	ldr	r3, [r3, #4]
 8006d7c:	f003 0303 	and.w	r3, r3, #3
 8006d80:	2b02      	cmp	r3, #2
 8006d82:	d130      	bne.n	8006de6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	689b      	ldr	r3, [r3, #8]
 8006d88:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006d8a:	69fb      	ldr	r3, [r7, #28]
 8006d8c:	005b      	lsls	r3, r3, #1
 8006d8e:	2203      	movs	r2, #3
 8006d90:	fa02 f303 	lsl.w	r3, r2, r3
 8006d94:	43db      	mvns	r3, r3
 8006d96:	69ba      	ldr	r2, [r7, #24]
 8006d98:	4013      	ands	r3, r2
 8006d9a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006d9c:	683b      	ldr	r3, [r7, #0]
 8006d9e:	68da      	ldr	r2, [r3, #12]
 8006da0:	69fb      	ldr	r3, [r7, #28]
 8006da2:	005b      	lsls	r3, r3, #1
 8006da4:	fa02 f303 	lsl.w	r3, r2, r3
 8006da8:	69ba      	ldr	r2, [r7, #24]
 8006daa:	4313      	orrs	r3, r2
 8006dac:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	69ba      	ldr	r2, [r7, #24]
 8006db2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	685b      	ldr	r3, [r3, #4]
 8006db8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006dba:	2201      	movs	r2, #1
 8006dbc:	69fb      	ldr	r3, [r7, #28]
 8006dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8006dc2:	43db      	mvns	r3, r3
 8006dc4:	69ba      	ldr	r2, [r7, #24]
 8006dc6:	4013      	ands	r3, r2
 8006dc8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006dca:	683b      	ldr	r3, [r7, #0]
 8006dcc:	685b      	ldr	r3, [r3, #4]
 8006dce:	091b      	lsrs	r3, r3, #4
 8006dd0:	f003 0201 	and.w	r2, r3, #1
 8006dd4:	69fb      	ldr	r3, [r7, #28]
 8006dd6:	fa02 f303 	lsl.w	r3, r2, r3
 8006dda:	69ba      	ldr	r2, [r7, #24]
 8006ddc:	4313      	orrs	r3, r2
 8006dde:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	69ba      	ldr	r2, [r7, #24]
 8006de4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006de6:	683b      	ldr	r3, [r7, #0]
 8006de8:	685b      	ldr	r3, [r3, #4]
 8006dea:	f003 0303 	and.w	r3, r3, #3
 8006dee:	2b03      	cmp	r3, #3
 8006df0:	d017      	beq.n	8006e22 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	68db      	ldr	r3, [r3, #12]
 8006df6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006df8:	69fb      	ldr	r3, [r7, #28]
 8006dfa:	005b      	lsls	r3, r3, #1
 8006dfc:	2203      	movs	r2, #3
 8006dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8006e02:	43db      	mvns	r3, r3
 8006e04:	69ba      	ldr	r2, [r7, #24]
 8006e06:	4013      	ands	r3, r2
 8006e08:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006e0a:	683b      	ldr	r3, [r7, #0]
 8006e0c:	689a      	ldr	r2, [r3, #8]
 8006e0e:	69fb      	ldr	r3, [r7, #28]
 8006e10:	005b      	lsls	r3, r3, #1
 8006e12:	fa02 f303 	lsl.w	r3, r2, r3
 8006e16:	69ba      	ldr	r2, [r7, #24]
 8006e18:	4313      	orrs	r3, r2
 8006e1a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	69ba      	ldr	r2, [r7, #24]
 8006e20:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006e22:	683b      	ldr	r3, [r7, #0]
 8006e24:	685b      	ldr	r3, [r3, #4]
 8006e26:	f003 0303 	and.w	r3, r3, #3
 8006e2a:	2b02      	cmp	r3, #2
 8006e2c:	d123      	bne.n	8006e76 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006e2e:	69fb      	ldr	r3, [r7, #28]
 8006e30:	08da      	lsrs	r2, r3, #3
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	3208      	adds	r2, #8
 8006e36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006e3c:	69fb      	ldr	r3, [r7, #28]
 8006e3e:	f003 0307 	and.w	r3, r3, #7
 8006e42:	009b      	lsls	r3, r3, #2
 8006e44:	220f      	movs	r2, #15
 8006e46:	fa02 f303 	lsl.w	r3, r2, r3
 8006e4a:	43db      	mvns	r3, r3
 8006e4c:	69ba      	ldr	r2, [r7, #24]
 8006e4e:	4013      	ands	r3, r2
 8006e50:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006e52:	683b      	ldr	r3, [r7, #0]
 8006e54:	691a      	ldr	r2, [r3, #16]
 8006e56:	69fb      	ldr	r3, [r7, #28]
 8006e58:	f003 0307 	and.w	r3, r3, #7
 8006e5c:	009b      	lsls	r3, r3, #2
 8006e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8006e62:	69ba      	ldr	r2, [r7, #24]
 8006e64:	4313      	orrs	r3, r2
 8006e66:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006e68:	69fb      	ldr	r3, [r7, #28]
 8006e6a:	08da      	lsrs	r2, r3, #3
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	3208      	adds	r2, #8
 8006e70:	69b9      	ldr	r1, [r7, #24]
 8006e72:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006e7c:	69fb      	ldr	r3, [r7, #28]
 8006e7e:	005b      	lsls	r3, r3, #1
 8006e80:	2203      	movs	r2, #3
 8006e82:	fa02 f303 	lsl.w	r3, r2, r3
 8006e86:	43db      	mvns	r3, r3
 8006e88:	69ba      	ldr	r2, [r7, #24]
 8006e8a:	4013      	ands	r3, r2
 8006e8c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006e8e:	683b      	ldr	r3, [r7, #0]
 8006e90:	685b      	ldr	r3, [r3, #4]
 8006e92:	f003 0203 	and.w	r2, r3, #3
 8006e96:	69fb      	ldr	r3, [r7, #28]
 8006e98:	005b      	lsls	r3, r3, #1
 8006e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8006e9e:	69ba      	ldr	r2, [r7, #24]
 8006ea0:	4313      	orrs	r3, r2
 8006ea2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	69ba      	ldr	r2, [r7, #24]
 8006ea8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006eaa:	683b      	ldr	r3, [r7, #0]
 8006eac:	685b      	ldr	r3, [r3, #4]
 8006eae:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	f000 80e0 	beq.w	8007078 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006eb8:	4b2f      	ldr	r3, [pc, #188]	; (8006f78 <HAL_GPIO_Init+0x238>)
 8006eba:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006ebe:	4a2e      	ldr	r2, [pc, #184]	; (8006f78 <HAL_GPIO_Init+0x238>)
 8006ec0:	f043 0302 	orr.w	r3, r3, #2
 8006ec4:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8006ec8:	4b2b      	ldr	r3, [pc, #172]	; (8006f78 <HAL_GPIO_Init+0x238>)
 8006eca:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006ece:	f003 0302 	and.w	r3, r3, #2
 8006ed2:	60fb      	str	r3, [r7, #12]
 8006ed4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006ed6:	4a29      	ldr	r2, [pc, #164]	; (8006f7c <HAL_GPIO_Init+0x23c>)
 8006ed8:	69fb      	ldr	r3, [r7, #28]
 8006eda:	089b      	lsrs	r3, r3, #2
 8006edc:	3302      	adds	r3, #2
 8006ede:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006ee2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006ee4:	69fb      	ldr	r3, [r7, #28]
 8006ee6:	f003 0303 	and.w	r3, r3, #3
 8006eea:	009b      	lsls	r3, r3, #2
 8006eec:	220f      	movs	r2, #15
 8006eee:	fa02 f303 	lsl.w	r3, r2, r3
 8006ef2:	43db      	mvns	r3, r3
 8006ef4:	69ba      	ldr	r2, [r7, #24]
 8006ef6:	4013      	ands	r3, r2
 8006ef8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	4a20      	ldr	r2, [pc, #128]	; (8006f80 <HAL_GPIO_Init+0x240>)
 8006efe:	4293      	cmp	r3, r2
 8006f00:	d052      	beq.n	8006fa8 <HAL_GPIO_Init+0x268>
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	4a1f      	ldr	r2, [pc, #124]	; (8006f84 <HAL_GPIO_Init+0x244>)
 8006f06:	4293      	cmp	r3, r2
 8006f08:	d031      	beq.n	8006f6e <HAL_GPIO_Init+0x22e>
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	4a1e      	ldr	r2, [pc, #120]	; (8006f88 <HAL_GPIO_Init+0x248>)
 8006f0e:	4293      	cmp	r3, r2
 8006f10:	d02b      	beq.n	8006f6a <HAL_GPIO_Init+0x22a>
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	4a1d      	ldr	r2, [pc, #116]	; (8006f8c <HAL_GPIO_Init+0x24c>)
 8006f16:	4293      	cmp	r3, r2
 8006f18:	d025      	beq.n	8006f66 <HAL_GPIO_Init+0x226>
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	4a1c      	ldr	r2, [pc, #112]	; (8006f90 <HAL_GPIO_Init+0x250>)
 8006f1e:	4293      	cmp	r3, r2
 8006f20:	d01f      	beq.n	8006f62 <HAL_GPIO_Init+0x222>
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	4a1b      	ldr	r2, [pc, #108]	; (8006f94 <HAL_GPIO_Init+0x254>)
 8006f26:	4293      	cmp	r3, r2
 8006f28:	d019      	beq.n	8006f5e <HAL_GPIO_Init+0x21e>
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	4a1a      	ldr	r2, [pc, #104]	; (8006f98 <HAL_GPIO_Init+0x258>)
 8006f2e:	4293      	cmp	r3, r2
 8006f30:	d013      	beq.n	8006f5a <HAL_GPIO_Init+0x21a>
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	4a19      	ldr	r2, [pc, #100]	; (8006f9c <HAL_GPIO_Init+0x25c>)
 8006f36:	4293      	cmp	r3, r2
 8006f38:	d00d      	beq.n	8006f56 <HAL_GPIO_Init+0x216>
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	4a18      	ldr	r2, [pc, #96]	; (8006fa0 <HAL_GPIO_Init+0x260>)
 8006f3e:	4293      	cmp	r3, r2
 8006f40:	d007      	beq.n	8006f52 <HAL_GPIO_Init+0x212>
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	4a17      	ldr	r2, [pc, #92]	; (8006fa4 <HAL_GPIO_Init+0x264>)
 8006f46:	4293      	cmp	r3, r2
 8006f48:	d101      	bne.n	8006f4e <HAL_GPIO_Init+0x20e>
 8006f4a:	2309      	movs	r3, #9
 8006f4c:	e02d      	b.n	8006faa <HAL_GPIO_Init+0x26a>
 8006f4e:	230a      	movs	r3, #10
 8006f50:	e02b      	b.n	8006faa <HAL_GPIO_Init+0x26a>
 8006f52:	2308      	movs	r3, #8
 8006f54:	e029      	b.n	8006faa <HAL_GPIO_Init+0x26a>
 8006f56:	2307      	movs	r3, #7
 8006f58:	e027      	b.n	8006faa <HAL_GPIO_Init+0x26a>
 8006f5a:	2306      	movs	r3, #6
 8006f5c:	e025      	b.n	8006faa <HAL_GPIO_Init+0x26a>
 8006f5e:	2305      	movs	r3, #5
 8006f60:	e023      	b.n	8006faa <HAL_GPIO_Init+0x26a>
 8006f62:	2304      	movs	r3, #4
 8006f64:	e021      	b.n	8006faa <HAL_GPIO_Init+0x26a>
 8006f66:	2303      	movs	r3, #3
 8006f68:	e01f      	b.n	8006faa <HAL_GPIO_Init+0x26a>
 8006f6a:	2302      	movs	r3, #2
 8006f6c:	e01d      	b.n	8006faa <HAL_GPIO_Init+0x26a>
 8006f6e:	2301      	movs	r3, #1
 8006f70:	e01b      	b.n	8006faa <HAL_GPIO_Init+0x26a>
 8006f72:	bf00      	nop
 8006f74:	58000080 	.word	0x58000080
 8006f78:	58024400 	.word	0x58024400
 8006f7c:	58000400 	.word	0x58000400
 8006f80:	58020000 	.word	0x58020000
 8006f84:	58020400 	.word	0x58020400
 8006f88:	58020800 	.word	0x58020800
 8006f8c:	58020c00 	.word	0x58020c00
 8006f90:	58021000 	.word	0x58021000
 8006f94:	58021400 	.word	0x58021400
 8006f98:	58021800 	.word	0x58021800
 8006f9c:	58021c00 	.word	0x58021c00
 8006fa0:	58022000 	.word	0x58022000
 8006fa4:	58022400 	.word	0x58022400
 8006fa8:	2300      	movs	r3, #0
 8006faa:	69fa      	ldr	r2, [r7, #28]
 8006fac:	f002 0203 	and.w	r2, r2, #3
 8006fb0:	0092      	lsls	r2, r2, #2
 8006fb2:	4093      	lsls	r3, r2
 8006fb4:	69ba      	ldr	r2, [r7, #24]
 8006fb6:	4313      	orrs	r3, r2
 8006fb8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006fba:	4938      	ldr	r1, [pc, #224]	; (800709c <HAL_GPIO_Init+0x35c>)
 8006fbc:	69fb      	ldr	r3, [r7, #28]
 8006fbe:	089b      	lsrs	r3, r3, #2
 8006fc0:	3302      	adds	r3, #2
 8006fc2:	69ba      	ldr	r2, [r7, #24]
 8006fc4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006fc8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006fd0:	693b      	ldr	r3, [r7, #16]
 8006fd2:	43db      	mvns	r3, r3
 8006fd4:	69ba      	ldr	r2, [r7, #24]
 8006fd6:	4013      	ands	r3, r2
 8006fd8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006fda:	683b      	ldr	r3, [r7, #0]
 8006fdc:	685b      	ldr	r3, [r3, #4]
 8006fde:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d003      	beq.n	8006fee <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8006fe6:	69ba      	ldr	r2, [r7, #24]
 8006fe8:	693b      	ldr	r3, [r7, #16]
 8006fea:	4313      	orrs	r3, r2
 8006fec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8006fee:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006ff2:	69bb      	ldr	r3, [r7, #24]
 8006ff4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8006ff6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006ffa:	685b      	ldr	r3, [r3, #4]
 8006ffc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006ffe:	693b      	ldr	r3, [r7, #16]
 8007000:	43db      	mvns	r3, r3
 8007002:	69ba      	ldr	r2, [r7, #24]
 8007004:	4013      	ands	r3, r2
 8007006:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	685b      	ldr	r3, [r3, #4]
 800700c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007010:	2b00      	cmp	r3, #0
 8007012:	d003      	beq.n	800701c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8007014:	69ba      	ldr	r2, [r7, #24]
 8007016:	693b      	ldr	r3, [r7, #16]
 8007018:	4313      	orrs	r3, r2
 800701a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800701c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007020:	69bb      	ldr	r3, [r7, #24]
 8007022:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8007024:	697b      	ldr	r3, [r7, #20]
 8007026:	685b      	ldr	r3, [r3, #4]
 8007028:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800702a:	693b      	ldr	r3, [r7, #16]
 800702c:	43db      	mvns	r3, r3
 800702e:	69ba      	ldr	r2, [r7, #24]
 8007030:	4013      	ands	r3, r2
 8007032:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007034:	683b      	ldr	r3, [r7, #0]
 8007036:	685b      	ldr	r3, [r3, #4]
 8007038:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800703c:	2b00      	cmp	r3, #0
 800703e:	d003      	beq.n	8007048 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8007040:	69ba      	ldr	r2, [r7, #24]
 8007042:	693b      	ldr	r3, [r7, #16]
 8007044:	4313      	orrs	r3, r2
 8007046:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8007048:	697b      	ldr	r3, [r7, #20]
 800704a:	69ba      	ldr	r2, [r7, #24]
 800704c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800704e:	697b      	ldr	r3, [r7, #20]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007054:	693b      	ldr	r3, [r7, #16]
 8007056:	43db      	mvns	r3, r3
 8007058:	69ba      	ldr	r2, [r7, #24]
 800705a:	4013      	ands	r3, r2
 800705c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800705e:	683b      	ldr	r3, [r7, #0]
 8007060:	685b      	ldr	r3, [r3, #4]
 8007062:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007066:	2b00      	cmp	r3, #0
 8007068:	d003      	beq.n	8007072 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800706a:	69ba      	ldr	r2, [r7, #24]
 800706c:	693b      	ldr	r3, [r7, #16]
 800706e:	4313      	orrs	r3, r2
 8007070:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8007072:	697b      	ldr	r3, [r7, #20]
 8007074:	69ba      	ldr	r2, [r7, #24]
 8007076:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8007078:	69fb      	ldr	r3, [r7, #28]
 800707a:	3301      	adds	r3, #1
 800707c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800707e:	683b      	ldr	r3, [r7, #0]
 8007080:	681a      	ldr	r2, [r3, #0]
 8007082:	69fb      	ldr	r3, [r7, #28]
 8007084:	fa22 f303 	lsr.w	r3, r2, r3
 8007088:	2b00      	cmp	r3, #0
 800708a:	f47f ae63 	bne.w	8006d54 <HAL_GPIO_Init+0x14>
  }
}
 800708e:	bf00      	nop
 8007090:	bf00      	nop
 8007092:	3724      	adds	r7, #36	; 0x24
 8007094:	46bd      	mov	sp, r7
 8007096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709a:	4770      	bx	lr
 800709c:	58000400 	.word	0x58000400

080070a0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80070a0:	b480      	push	{r7}
 80070a2:	b085      	sub	sp, #20
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	6078      	str	r0, [r7, #4]
 80070a8:	460b      	mov	r3, r1
 80070aa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	691a      	ldr	r2, [r3, #16]
 80070b0:	887b      	ldrh	r3, [r7, #2]
 80070b2:	4013      	ands	r3, r2
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d002      	beq.n	80070be <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80070b8:	2301      	movs	r3, #1
 80070ba:	73fb      	strb	r3, [r7, #15]
 80070bc:	e001      	b.n	80070c2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80070be:	2300      	movs	r3, #0
 80070c0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80070c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80070c4:	4618      	mov	r0, r3
 80070c6:	3714      	adds	r7, #20
 80070c8:	46bd      	mov	sp, r7
 80070ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ce:	4770      	bx	lr

080070d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80070d0:	b480      	push	{r7}
 80070d2:	b083      	sub	sp, #12
 80070d4:	af00      	add	r7, sp, #0
 80070d6:	6078      	str	r0, [r7, #4]
 80070d8:	460b      	mov	r3, r1
 80070da:	807b      	strh	r3, [r7, #2]
 80070dc:	4613      	mov	r3, r2
 80070de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80070e0:	787b      	ldrb	r3, [r7, #1]
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d003      	beq.n	80070ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80070e6:	887a      	ldrh	r2, [r7, #2]
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80070ec:	e003      	b.n	80070f6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80070ee:	887b      	ldrh	r3, [r7, #2]
 80070f0:	041a      	lsls	r2, r3, #16
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	619a      	str	r2, [r3, #24]
}
 80070f6:	bf00      	nop
 80070f8:	370c      	adds	r7, #12
 80070fa:	46bd      	mov	sp, r7
 80070fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007100:	4770      	bx	lr

08007102 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007102:	b580      	push	{r7, lr}
 8007104:	b082      	sub	sp, #8
 8007106:	af00      	add	r7, sp, #0
 8007108:	4603      	mov	r3, r0
 800710a:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 800710c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007110:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8007114:	88fb      	ldrh	r3, [r7, #6]
 8007116:	4013      	ands	r3, r2
 8007118:	2b00      	cmp	r3, #0
 800711a:	d008      	beq.n	800712e <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800711c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007120:	88fb      	ldrh	r3, [r7, #6]
 8007122:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007126:	88fb      	ldrh	r3, [r7, #6]
 8007128:	4618      	mov	r0, r3
 800712a:	f7fb fda5 	bl	8002c78 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 800712e:	bf00      	nop
 8007130:	3708      	adds	r7, #8
 8007132:	46bd      	mov	sp, r7
 8007134:	bd80      	pop	{r7, pc}
	...

08007138 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8007138:	b580      	push	{r7, lr}
 800713a:	b084      	sub	sp, #16
 800713c:	af00      	add	r7, sp, #0
 800713e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8007140:	4b19      	ldr	r3, [pc, #100]	; (80071a8 <HAL_PWREx_ConfigSupply+0x70>)
 8007142:	68db      	ldr	r3, [r3, #12]
 8007144:	f003 0304 	and.w	r3, r3, #4
 8007148:	2b04      	cmp	r3, #4
 800714a:	d00a      	beq.n	8007162 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800714c:	4b16      	ldr	r3, [pc, #88]	; (80071a8 <HAL_PWREx_ConfigSupply+0x70>)
 800714e:	68db      	ldr	r3, [r3, #12]
 8007150:	f003 0307 	and.w	r3, r3, #7
 8007154:	687a      	ldr	r2, [r7, #4]
 8007156:	429a      	cmp	r2, r3
 8007158:	d001      	beq.n	800715e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800715a:	2301      	movs	r3, #1
 800715c:	e01f      	b.n	800719e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800715e:	2300      	movs	r3, #0
 8007160:	e01d      	b.n	800719e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8007162:	4b11      	ldr	r3, [pc, #68]	; (80071a8 <HAL_PWREx_ConfigSupply+0x70>)
 8007164:	68db      	ldr	r3, [r3, #12]
 8007166:	f023 0207 	bic.w	r2, r3, #7
 800716a:	490f      	ldr	r1, [pc, #60]	; (80071a8 <HAL_PWREx_ConfigSupply+0x70>)
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	4313      	orrs	r3, r2
 8007170:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8007172:	f7fe ff03 	bl	8005f7c <HAL_GetTick>
 8007176:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007178:	e009      	b.n	800718e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800717a:	f7fe feff 	bl	8005f7c <HAL_GetTick>
 800717e:	4602      	mov	r2, r0
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	1ad3      	subs	r3, r2, r3
 8007184:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007188:	d901      	bls.n	800718e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800718a:	2301      	movs	r3, #1
 800718c:	e007      	b.n	800719e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800718e:	4b06      	ldr	r3, [pc, #24]	; (80071a8 <HAL_PWREx_ConfigSupply+0x70>)
 8007190:	685b      	ldr	r3, [r3, #4]
 8007192:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007196:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800719a:	d1ee      	bne.n	800717a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800719c:	2300      	movs	r3, #0
}
 800719e:	4618      	mov	r0, r3
 80071a0:	3710      	adds	r7, #16
 80071a2:	46bd      	mov	sp, r7
 80071a4:	bd80      	pop	{r7, pc}
 80071a6:	bf00      	nop
 80071a8:	58024800 	.word	0x58024800

080071ac <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80071ac:	b580      	push	{r7, lr}
 80071ae:	b08c      	sub	sp, #48	; 0x30
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d102      	bne.n	80071c0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80071ba:	2301      	movs	r3, #1
 80071bc:	f000 bc1d 	b.w	80079fa <HAL_RCC_OscConfig+0x84e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	f003 0301 	and.w	r3, r3, #1
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	f000 8087 	beq.w	80072dc <HAL_RCC_OscConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80071ce:	4b99      	ldr	r3, [pc, #612]	; (8007434 <HAL_RCC_OscConfig+0x288>)
 80071d0:	691b      	ldr	r3, [r3, #16]
 80071d2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80071d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80071d8:	4b96      	ldr	r3, [pc, #600]	; (8007434 <HAL_RCC_OscConfig+0x288>)
 80071da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071dc:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80071de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071e0:	2b10      	cmp	r3, #16
 80071e2:	d007      	beq.n	80071f4 <HAL_RCC_OscConfig+0x48>
 80071e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071e6:	2b18      	cmp	r3, #24
 80071e8:	d110      	bne.n	800720c <HAL_RCC_OscConfig+0x60>
 80071ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071ec:	f003 0303 	and.w	r3, r3, #3
 80071f0:	2b02      	cmp	r3, #2
 80071f2:	d10b      	bne.n	800720c <HAL_RCC_OscConfig+0x60>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80071f4:	4b8f      	ldr	r3, [pc, #572]	; (8007434 <HAL_RCC_OscConfig+0x288>)
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d06c      	beq.n	80072da <HAL_RCC_OscConfig+0x12e>
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	685b      	ldr	r3, [r3, #4]
 8007204:	2b00      	cmp	r3, #0
 8007206:	d168      	bne.n	80072da <HAL_RCC_OscConfig+0x12e>
      {
        return HAL_ERROR;
 8007208:	2301      	movs	r3, #1
 800720a:	e3f6      	b.n	80079fa <HAL_RCC_OscConfig+0x84e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	685b      	ldr	r3, [r3, #4]
 8007210:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007214:	d106      	bne.n	8007224 <HAL_RCC_OscConfig+0x78>
 8007216:	4b87      	ldr	r3, [pc, #540]	; (8007434 <HAL_RCC_OscConfig+0x288>)
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	4a86      	ldr	r2, [pc, #536]	; (8007434 <HAL_RCC_OscConfig+0x288>)
 800721c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007220:	6013      	str	r3, [r2, #0]
 8007222:	e02e      	b.n	8007282 <HAL_RCC_OscConfig+0xd6>
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	685b      	ldr	r3, [r3, #4]
 8007228:	2b00      	cmp	r3, #0
 800722a:	d10c      	bne.n	8007246 <HAL_RCC_OscConfig+0x9a>
 800722c:	4b81      	ldr	r3, [pc, #516]	; (8007434 <HAL_RCC_OscConfig+0x288>)
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	4a80      	ldr	r2, [pc, #512]	; (8007434 <HAL_RCC_OscConfig+0x288>)
 8007232:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007236:	6013      	str	r3, [r2, #0]
 8007238:	4b7e      	ldr	r3, [pc, #504]	; (8007434 <HAL_RCC_OscConfig+0x288>)
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	4a7d      	ldr	r2, [pc, #500]	; (8007434 <HAL_RCC_OscConfig+0x288>)
 800723e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007242:	6013      	str	r3, [r2, #0]
 8007244:	e01d      	b.n	8007282 <HAL_RCC_OscConfig+0xd6>
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	685b      	ldr	r3, [r3, #4]
 800724a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800724e:	d10c      	bne.n	800726a <HAL_RCC_OscConfig+0xbe>
 8007250:	4b78      	ldr	r3, [pc, #480]	; (8007434 <HAL_RCC_OscConfig+0x288>)
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	4a77      	ldr	r2, [pc, #476]	; (8007434 <HAL_RCC_OscConfig+0x288>)
 8007256:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800725a:	6013      	str	r3, [r2, #0]
 800725c:	4b75      	ldr	r3, [pc, #468]	; (8007434 <HAL_RCC_OscConfig+0x288>)
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	4a74      	ldr	r2, [pc, #464]	; (8007434 <HAL_RCC_OscConfig+0x288>)
 8007262:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007266:	6013      	str	r3, [r2, #0]
 8007268:	e00b      	b.n	8007282 <HAL_RCC_OscConfig+0xd6>
 800726a:	4b72      	ldr	r3, [pc, #456]	; (8007434 <HAL_RCC_OscConfig+0x288>)
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	4a71      	ldr	r2, [pc, #452]	; (8007434 <HAL_RCC_OscConfig+0x288>)
 8007270:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007274:	6013      	str	r3, [r2, #0]
 8007276:	4b6f      	ldr	r3, [pc, #444]	; (8007434 <HAL_RCC_OscConfig+0x288>)
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	4a6e      	ldr	r2, [pc, #440]	; (8007434 <HAL_RCC_OscConfig+0x288>)
 800727c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007280:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	685b      	ldr	r3, [r3, #4]
 8007286:	2b00      	cmp	r3, #0
 8007288:	d013      	beq.n	80072b2 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800728a:	f7fe fe77 	bl	8005f7c <HAL_GetTick>
 800728e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007290:	e008      	b.n	80072a4 <HAL_RCC_OscConfig+0xf8>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007292:	f7fe fe73 	bl	8005f7c <HAL_GetTick>
 8007296:	4602      	mov	r2, r0
 8007298:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800729a:	1ad3      	subs	r3, r2, r3
 800729c:	2b64      	cmp	r3, #100	; 0x64
 800729e:	d901      	bls.n	80072a4 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 80072a0:	2303      	movs	r3, #3
 80072a2:	e3aa      	b.n	80079fa <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80072a4:	4b63      	ldr	r3, [pc, #396]	; (8007434 <HAL_RCC_OscConfig+0x288>)
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d0f0      	beq.n	8007292 <HAL_RCC_OscConfig+0xe6>
 80072b0:	e014      	b.n	80072dc <HAL_RCC_OscConfig+0x130>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072b2:	f7fe fe63 	bl	8005f7c <HAL_GetTick>
 80072b6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80072b8:	e008      	b.n	80072cc <HAL_RCC_OscConfig+0x120>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80072ba:	f7fe fe5f 	bl	8005f7c <HAL_GetTick>
 80072be:	4602      	mov	r2, r0
 80072c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072c2:	1ad3      	subs	r3, r2, r3
 80072c4:	2b64      	cmp	r3, #100	; 0x64
 80072c6:	d901      	bls.n	80072cc <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 80072c8:	2303      	movs	r3, #3
 80072ca:	e396      	b.n	80079fa <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80072cc:	4b59      	ldr	r3, [pc, #356]	; (8007434 <HAL_RCC_OscConfig+0x288>)
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d1f0      	bne.n	80072ba <HAL_RCC_OscConfig+0x10e>
 80072d8:	e000      	b.n	80072dc <HAL_RCC_OscConfig+0x130>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80072da:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	f003 0302 	and.w	r3, r3, #2
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	f000 80cb 	beq.w	8007480 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80072ea:	4b52      	ldr	r3, [pc, #328]	; (8007434 <HAL_RCC_OscConfig+0x288>)
 80072ec:	691b      	ldr	r3, [r3, #16]
 80072ee:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80072f2:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80072f4:	4b4f      	ldr	r3, [pc, #316]	; (8007434 <HAL_RCC_OscConfig+0x288>)
 80072f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072f8:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80072fa:	6a3b      	ldr	r3, [r7, #32]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d007      	beq.n	8007310 <HAL_RCC_OscConfig+0x164>
 8007300:	6a3b      	ldr	r3, [r7, #32]
 8007302:	2b18      	cmp	r3, #24
 8007304:	d156      	bne.n	80073b4 <HAL_RCC_OscConfig+0x208>
 8007306:	69fb      	ldr	r3, [r7, #28]
 8007308:	f003 0303 	and.w	r3, r3, #3
 800730c:	2b00      	cmp	r3, #0
 800730e:	d151      	bne.n	80073b4 <HAL_RCC_OscConfig+0x208>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007310:	4b48      	ldr	r3, [pc, #288]	; (8007434 <HAL_RCC_OscConfig+0x288>)
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	f003 0304 	and.w	r3, r3, #4
 8007318:	2b00      	cmp	r3, #0
 800731a:	d005      	beq.n	8007328 <HAL_RCC_OscConfig+0x17c>
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	68db      	ldr	r3, [r3, #12]
 8007320:	2b00      	cmp	r3, #0
 8007322:	d101      	bne.n	8007328 <HAL_RCC_OscConfig+0x17c>
      {
        return HAL_ERROR;
 8007324:	2301      	movs	r3, #1
 8007326:	e368      	b.n	80079fa <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8007328:	4b42      	ldr	r3, [pc, #264]	; (8007434 <HAL_RCC_OscConfig+0x288>)
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	f023 0219 	bic.w	r2, r3, #25
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	68db      	ldr	r3, [r3, #12]
 8007334:	493f      	ldr	r1, [pc, #252]	; (8007434 <HAL_RCC_OscConfig+0x288>)
 8007336:	4313      	orrs	r3, r2
 8007338:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800733a:	f7fe fe1f 	bl	8005f7c <HAL_GetTick>
 800733e:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007340:	e008      	b.n	8007354 <HAL_RCC_OscConfig+0x1a8>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007342:	f7fe fe1b 	bl	8005f7c <HAL_GetTick>
 8007346:	4602      	mov	r2, r0
 8007348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800734a:	1ad3      	subs	r3, r2, r3
 800734c:	2b02      	cmp	r3, #2
 800734e:	d901      	bls.n	8007354 <HAL_RCC_OscConfig+0x1a8>
            {
              return HAL_TIMEOUT;
 8007350:	2303      	movs	r3, #3
 8007352:	e352      	b.n	80079fa <HAL_RCC_OscConfig+0x84e>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007354:	4b37      	ldr	r3, [pc, #220]	; (8007434 <HAL_RCC_OscConfig+0x288>)
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	f003 0304 	and.w	r3, r3, #4
 800735c:	2b00      	cmp	r3, #0
 800735e:	d0f0      	beq.n	8007342 <HAL_RCC_OscConfig+0x196>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007360:	f7fe fe3c 	bl	8005fdc <HAL_GetREVID>
 8007364:	4603      	mov	r3, r0
 8007366:	f241 0203 	movw	r2, #4099	; 0x1003
 800736a:	4293      	cmp	r3, r2
 800736c:	d817      	bhi.n	800739e <HAL_RCC_OscConfig+0x1f2>
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	691b      	ldr	r3, [r3, #16]
 8007372:	2b40      	cmp	r3, #64	; 0x40
 8007374:	d108      	bne.n	8007388 <HAL_RCC_OscConfig+0x1dc>
 8007376:	4b2f      	ldr	r3, [pc, #188]	; (8007434 <HAL_RCC_OscConfig+0x288>)
 8007378:	685b      	ldr	r3, [r3, #4]
 800737a:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800737e:	4a2d      	ldr	r2, [pc, #180]	; (8007434 <HAL_RCC_OscConfig+0x288>)
 8007380:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007384:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007386:	e07b      	b.n	8007480 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007388:	4b2a      	ldr	r3, [pc, #168]	; (8007434 <HAL_RCC_OscConfig+0x288>)
 800738a:	685b      	ldr	r3, [r3, #4]
 800738c:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	691b      	ldr	r3, [r3, #16]
 8007394:	031b      	lsls	r3, r3, #12
 8007396:	4927      	ldr	r1, [pc, #156]	; (8007434 <HAL_RCC_OscConfig+0x288>)
 8007398:	4313      	orrs	r3, r2
 800739a:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800739c:	e070      	b.n	8007480 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800739e:	4b25      	ldr	r3, [pc, #148]	; (8007434 <HAL_RCC_OscConfig+0x288>)
 80073a0:	685b      	ldr	r3, [r3, #4]
 80073a2:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	691b      	ldr	r3, [r3, #16]
 80073aa:	061b      	lsls	r3, r3, #24
 80073ac:	4921      	ldr	r1, [pc, #132]	; (8007434 <HAL_RCC_OscConfig+0x288>)
 80073ae:	4313      	orrs	r3, r2
 80073b0:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80073b2:	e065      	b.n	8007480 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	68db      	ldr	r3, [r3, #12]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d048      	beq.n	800744e <HAL_RCC_OscConfig+0x2a2>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80073bc:	4b1d      	ldr	r3, [pc, #116]	; (8007434 <HAL_RCC_OscConfig+0x288>)
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	f023 0219 	bic.w	r2, r3, #25
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	68db      	ldr	r3, [r3, #12]
 80073c8:	491a      	ldr	r1, [pc, #104]	; (8007434 <HAL_RCC_OscConfig+0x288>)
 80073ca:	4313      	orrs	r3, r2
 80073cc:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073ce:	f7fe fdd5 	bl	8005f7c <HAL_GetTick>
 80073d2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80073d4:	e008      	b.n	80073e8 <HAL_RCC_OscConfig+0x23c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80073d6:	f7fe fdd1 	bl	8005f7c <HAL_GetTick>
 80073da:	4602      	mov	r2, r0
 80073dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073de:	1ad3      	subs	r3, r2, r3
 80073e0:	2b02      	cmp	r3, #2
 80073e2:	d901      	bls.n	80073e8 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_TIMEOUT;
 80073e4:	2303      	movs	r3, #3
 80073e6:	e308      	b.n	80079fa <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80073e8:	4b12      	ldr	r3, [pc, #72]	; (8007434 <HAL_RCC_OscConfig+0x288>)
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	f003 0304 	and.w	r3, r3, #4
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d0f0      	beq.n	80073d6 <HAL_RCC_OscConfig+0x22a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80073f4:	f7fe fdf2 	bl	8005fdc <HAL_GetREVID>
 80073f8:	4603      	mov	r3, r0
 80073fa:	f241 0203 	movw	r2, #4099	; 0x1003
 80073fe:	4293      	cmp	r3, r2
 8007400:	d81a      	bhi.n	8007438 <HAL_RCC_OscConfig+0x28c>
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	691b      	ldr	r3, [r3, #16]
 8007406:	2b40      	cmp	r3, #64	; 0x40
 8007408:	d108      	bne.n	800741c <HAL_RCC_OscConfig+0x270>
 800740a:	4b0a      	ldr	r3, [pc, #40]	; (8007434 <HAL_RCC_OscConfig+0x288>)
 800740c:	685b      	ldr	r3, [r3, #4]
 800740e:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8007412:	4a08      	ldr	r2, [pc, #32]	; (8007434 <HAL_RCC_OscConfig+0x288>)
 8007414:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007418:	6053      	str	r3, [r2, #4]
 800741a:	e031      	b.n	8007480 <HAL_RCC_OscConfig+0x2d4>
 800741c:	4b05      	ldr	r3, [pc, #20]	; (8007434 <HAL_RCC_OscConfig+0x288>)
 800741e:	685b      	ldr	r3, [r3, #4]
 8007420:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	691b      	ldr	r3, [r3, #16]
 8007428:	031b      	lsls	r3, r3, #12
 800742a:	4902      	ldr	r1, [pc, #8]	; (8007434 <HAL_RCC_OscConfig+0x288>)
 800742c:	4313      	orrs	r3, r2
 800742e:	604b      	str	r3, [r1, #4]
 8007430:	e026      	b.n	8007480 <HAL_RCC_OscConfig+0x2d4>
 8007432:	bf00      	nop
 8007434:	58024400 	.word	0x58024400
 8007438:	4b9a      	ldr	r3, [pc, #616]	; (80076a4 <HAL_RCC_OscConfig+0x4f8>)
 800743a:	685b      	ldr	r3, [r3, #4]
 800743c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	691b      	ldr	r3, [r3, #16]
 8007444:	061b      	lsls	r3, r3, #24
 8007446:	4997      	ldr	r1, [pc, #604]	; (80076a4 <HAL_RCC_OscConfig+0x4f8>)
 8007448:	4313      	orrs	r3, r2
 800744a:	604b      	str	r3, [r1, #4]
 800744c:	e018      	b.n	8007480 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800744e:	4b95      	ldr	r3, [pc, #596]	; (80076a4 <HAL_RCC_OscConfig+0x4f8>)
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	4a94      	ldr	r2, [pc, #592]	; (80076a4 <HAL_RCC_OscConfig+0x4f8>)
 8007454:	f023 0301 	bic.w	r3, r3, #1
 8007458:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800745a:	f7fe fd8f 	bl	8005f7c <HAL_GetTick>
 800745e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007460:	e008      	b.n	8007474 <HAL_RCC_OscConfig+0x2c8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007462:	f7fe fd8b 	bl	8005f7c <HAL_GetTick>
 8007466:	4602      	mov	r2, r0
 8007468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800746a:	1ad3      	subs	r3, r2, r3
 800746c:	2b02      	cmp	r3, #2
 800746e:	d901      	bls.n	8007474 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8007470:	2303      	movs	r3, #3
 8007472:	e2c2      	b.n	80079fa <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007474:	4b8b      	ldr	r3, [pc, #556]	; (80076a4 <HAL_RCC_OscConfig+0x4f8>)
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	f003 0304 	and.w	r3, r3, #4
 800747c:	2b00      	cmp	r3, #0
 800747e:	d1f0      	bne.n	8007462 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	f003 0310 	and.w	r3, r3, #16
 8007488:	2b00      	cmp	r3, #0
 800748a:	f000 80a9 	beq.w	80075e0 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800748e:	4b85      	ldr	r3, [pc, #532]	; (80076a4 <HAL_RCC_OscConfig+0x4f8>)
 8007490:	691b      	ldr	r3, [r3, #16]
 8007492:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007496:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007498:	4b82      	ldr	r3, [pc, #520]	; (80076a4 <HAL_RCC_OscConfig+0x4f8>)
 800749a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800749c:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800749e:	69bb      	ldr	r3, [r7, #24]
 80074a0:	2b08      	cmp	r3, #8
 80074a2:	d007      	beq.n	80074b4 <HAL_RCC_OscConfig+0x308>
 80074a4:	69bb      	ldr	r3, [r7, #24]
 80074a6:	2b18      	cmp	r3, #24
 80074a8:	d13a      	bne.n	8007520 <HAL_RCC_OscConfig+0x374>
 80074aa:	697b      	ldr	r3, [r7, #20]
 80074ac:	f003 0303 	and.w	r3, r3, #3
 80074b0:	2b01      	cmp	r3, #1
 80074b2:	d135      	bne.n	8007520 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80074b4:	4b7b      	ldr	r3, [pc, #492]	; (80076a4 <HAL_RCC_OscConfig+0x4f8>)
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d005      	beq.n	80074cc <HAL_RCC_OscConfig+0x320>
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	69db      	ldr	r3, [r3, #28]
 80074c4:	2b80      	cmp	r3, #128	; 0x80
 80074c6:	d001      	beq.n	80074cc <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80074c8:	2301      	movs	r3, #1
 80074ca:	e296      	b.n	80079fa <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80074cc:	f7fe fd86 	bl	8005fdc <HAL_GetREVID>
 80074d0:	4603      	mov	r3, r0
 80074d2:	f241 0203 	movw	r2, #4099	; 0x1003
 80074d6:	4293      	cmp	r3, r2
 80074d8:	d817      	bhi.n	800750a <HAL_RCC_OscConfig+0x35e>
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	6a1b      	ldr	r3, [r3, #32]
 80074de:	2b20      	cmp	r3, #32
 80074e0:	d108      	bne.n	80074f4 <HAL_RCC_OscConfig+0x348>
 80074e2:	4b70      	ldr	r3, [pc, #448]	; (80076a4 <HAL_RCC_OscConfig+0x4f8>)
 80074e4:	685b      	ldr	r3, [r3, #4]
 80074e6:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80074ea:	4a6e      	ldr	r2, [pc, #440]	; (80076a4 <HAL_RCC_OscConfig+0x4f8>)
 80074ec:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80074f0:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80074f2:	e075      	b.n	80075e0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80074f4:	4b6b      	ldr	r3, [pc, #428]	; (80076a4 <HAL_RCC_OscConfig+0x4f8>)
 80074f6:	685b      	ldr	r3, [r3, #4]
 80074f8:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	6a1b      	ldr	r3, [r3, #32]
 8007500:	069b      	lsls	r3, r3, #26
 8007502:	4968      	ldr	r1, [pc, #416]	; (80076a4 <HAL_RCC_OscConfig+0x4f8>)
 8007504:	4313      	orrs	r3, r2
 8007506:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007508:	e06a      	b.n	80075e0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800750a:	4b66      	ldr	r3, [pc, #408]	; (80076a4 <HAL_RCC_OscConfig+0x4f8>)
 800750c:	68db      	ldr	r3, [r3, #12]
 800750e:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	6a1b      	ldr	r3, [r3, #32]
 8007516:	061b      	lsls	r3, r3, #24
 8007518:	4962      	ldr	r1, [pc, #392]	; (80076a4 <HAL_RCC_OscConfig+0x4f8>)
 800751a:	4313      	orrs	r3, r2
 800751c:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800751e:	e05f      	b.n	80075e0 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	69db      	ldr	r3, [r3, #28]
 8007524:	2b00      	cmp	r3, #0
 8007526:	d042      	beq.n	80075ae <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8007528:	4b5e      	ldr	r3, [pc, #376]	; (80076a4 <HAL_RCC_OscConfig+0x4f8>)
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	4a5d      	ldr	r2, [pc, #372]	; (80076a4 <HAL_RCC_OscConfig+0x4f8>)
 800752e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007532:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007534:	f7fe fd22 	bl	8005f7c <HAL_GetTick>
 8007538:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800753a:	e008      	b.n	800754e <HAL_RCC_OscConfig+0x3a2>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800753c:	f7fe fd1e 	bl	8005f7c <HAL_GetTick>
 8007540:	4602      	mov	r2, r0
 8007542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007544:	1ad3      	subs	r3, r2, r3
 8007546:	2b02      	cmp	r3, #2
 8007548:	d901      	bls.n	800754e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800754a:	2303      	movs	r3, #3
 800754c:	e255      	b.n	80079fa <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800754e:	4b55      	ldr	r3, [pc, #340]	; (80076a4 <HAL_RCC_OscConfig+0x4f8>)
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007556:	2b00      	cmp	r3, #0
 8007558:	d0f0      	beq.n	800753c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800755a:	f7fe fd3f 	bl	8005fdc <HAL_GetREVID>
 800755e:	4603      	mov	r3, r0
 8007560:	f241 0203 	movw	r2, #4099	; 0x1003
 8007564:	4293      	cmp	r3, r2
 8007566:	d817      	bhi.n	8007598 <HAL_RCC_OscConfig+0x3ec>
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	6a1b      	ldr	r3, [r3, #32]
 800756c:	2b20      	cmp	r3, #32
 800756e:	d108      	bne.n	8007582 <HAL_RCC_OscConfig+0x3d6>
 8007570:	4b4c      	ldr	r3, [pc, #304]	; (80076a4 <HAL_RCC_OscConfig+0x4f8>)
 8007572:	685b      	ldr	r3, [r3, #4]
 8007574:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8007578:	4a4a      	ldr	r2, [pc, #296]	; (80076a4 <HAL_RCC_OscConfig+0x4f8>)
 800757a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800757e:	6053      	str	r3, [r2, #4]
 8007580:	e02e      	b.n	80075e0 <HAL_RCC_OscConfig+0x434>
 8007582:	4b48      	ldr	r3, [pc, #288]	; (80076a4 <HAL_RCC_OscConfig+0x4f8>)
 8007584:	685b      	ldr	r3, [r3, #4]
 8007586:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	6a1b      	ldr	r3, [r3, #32]
 800758e:	069b      	lsls	r3, r3, #26
 8007590:	4944      	ldr	r1, [pc, #272]	; (80076a4 <HAL_RCC_OscConfig+0x4f8>)
 8007592:	4313      	orrs	r3, r2
 8007594:	604b      	str	r3, [r1, #4]
 8007596:	e023      	b.n	80075e0 <HAL_RCC_OscConfig+0x434>
 8007598:	4b42      	ldr	r3, [pc, #264]	; (80076a4 <HAL_RCC_OscConfig+0x4f8>)
 800759a:	68db      	ldr	r3, [r3, #12]
 800759c:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	6a1b      	ldr	r3, [r3, #32]
 80075a4:	061b      	lsls	r3, r3, #24
 80075a6:	493f      	ldr	r1, [pc, #252]	; (80076a4 <HAL_RCC_OscConfig+0x4f8>)
 80075a8:	4313      	orrs	r3, r2
 80075aa:	60cb      	str	r3, [r1, #12]
 80075ac:	e018      	b.n	80075e0 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80075ae:	4b3d      	ldr	r3, [pc, #244]	; (80076a4 <HAL_RCC_OscConfig+0x4f8>)
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	4a3c      	ldr	r2, [pc, #240]	; (80076a4 <HAL_RCC_OscConfig+0x4f8>)
 80075b4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80075b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075ba:	f7fe fcdf 	bl	8005f7c <HAL_GetTick>
 80075be:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80075c0:	e008      	b.n	80075d4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80075c2:	f7fe fcdb 	bl	8005f7c <HAL_GetTick>
 80075c6:	4602      	mov	r2, r0
 80075c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075ca:	1ad3      	subs	r3, r2, r3
 80075cc:	2b02      	cmp	r3, #2
 80075ce:	d901      	bls.n	80075d4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80075d0:	2303      	movs	r3, #3
 80075d2:	e212      	b.n	80079fa <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80075d4:	4b33      	ldr	r3, [pc, #204]	; (80076a4 <HAL_RCC_OscConfig+0x4f8>)
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d1f0      	bne.n	80075c2 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	f003 0308 	and.w	r3, r3, #8
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d036      	beq.n	800765a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	695b      	ldr	r3, [r3, #20]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d019      	beq.n	8007628 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80075f4:	4b2b      	ldr	r3, [pc, #172]	; (80076a4 <HAL_RCC_OscConfig+0x4f8>)
 80075f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80075f8:	4a2a      	ldr	r2, [pc, #168]	; (80076a4 <HAL_RCC_OscConfig+0x4f8>)
 80075fa:	f043 0301 	orr.w	r3, r3, #1
 80075fe:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007600:	f7fe fcbc 	bl	8005f7c <HAL_GetTick>
 8007604:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007606:	e008      	b.n	800761a <HAL_RCC_OscConfig+0x46e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007608:	f7fe fcb8 	bl	8005f7c <HAL_GetTick>
 800760c:	4602      	mov	r2, r0
 800760e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007610:	1ad3      	subs	r3, r2, r3
 8007612:	2b02      	cmp	r3, #2
 8007614:	d901      	bls.n	800761a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8007616:	2303      	movs	r3, #3
 8007618:	e1ef      	b.n	80079fa <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800761a:	4b22      	ldr	r3, [pc, #136]	; (80076a4 <HAL_RCC_OscConfig+0x4f8>)
 800761c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800761e:	f003 0302 	and.w	r3, r3, #2
 8007622:	2b00      	cmp	r3, #0
 8007624:	d0f0      	beq.n	8007608 <HAL_RCC_OscConfig+0x45c>
 8007626:	e018      	b.n	800765a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007628:	4b1e      	ldr	r3, [pc, #120]	; (80076a4 <HAL_RCC_OscConfig+0x4f8>)
 800762a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800762c:	4a1d      	ldr	r2, [pc, #116]	; (80076a4 <HAL_RCC_OscConfig+0x4f8>)
 800762e:	f023 0301 	bic.w	r3, r3, #1
 8007632:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007634:	f7fe fca2 	bl	8005f7c <HAL_GetTick>
 8007638:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800763a:	e008      	b.n	800764e <HAL_RCC_OscConfig+0x4a2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800763c:	f7fe fc9e 	bl	8005f7c <HAL_GetTick>
 8007640:	4602      	mov	r2, r0
 8007642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007644:	1ad3      	subs	r3, r2, r3
 8007646:	2b02      	cmp	r3, #2
 8007648:	d901      	bls.n	800764e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800764a:	2303      	movs	r3, #3
 800764c:	e1d5      	b.n	80079fa <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800764e:	4b15      	ldr	r3, [pc, #84]	; (80076a4 <HAL_RCC_OscConfig+0x4f8>)
 8007650:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007652:	f003 0302 	and.w	r3, r3, #2
 8007656:	2b00      	cmp	r3, #0
 8007658:	d1f0      	bne.n	800763c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	f003 0320 	and.w	r3, r3, #32
 8007662:	2b00      	cmp	r3, #0
 8007664:	d039      	beq.n	80076da <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	699b      	ldr	r3, [r3, #24]
 800766a:	2b00      	cmp	r3, #0
 800766c:	d01c      	beq.n	80076a8 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800766e:	4b0d      	ldr	r3, [pc, #52]	; (80076a4 <HAL_RCC_OscConfig+0x4f8>)
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	4a0c      	ldr	r2, [pc, #48]	; (80076a4 <HAL_RCC_OscConfig+0x4f8>)
 8007674:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8007678:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800767a:	f7fe fc7f 	bl	8005f7c <HAL_GetTick>
 800767e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007680:	e008      	b.n	8007694 <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8007682:	f7fe fc7b 	bl	8005f7c <HAL_GetTick>
 8007686:	4602      	mov	r2, r0
 8007688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800768a:	1ad3      	subs	r3, r2, r3
 800768c:	2b02      	cmp	r3, #2
 800768e:	d901      	bls.n	8007694 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8007690:	2303      	movs	r3, #3
 8007692:	e1b2      	b.n	80079fa <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007694:	4b03      	ldr	r3, [pc, #12]	; (80076a4 <HAL_RCC_OscConfig+0x4f8>)
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800769c:	2b00      	cmp	r3, #0
 800769e:	d0f0      	beq.n	8007682 <HAL_RCC_OscConfig+0x4d6>
 80076a0:	e01b      	b.n	80076da <HAL_RCC_OscConfig+0x52e>
 80076a2:	bf00      	nop
 80076a4:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80076a8:	4b9b      	ldr	r3, [pc, #620]	; (8007918 <HAL_RCC_OscConfig+0x76c>)
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	4a9a      	ldr	r2, [pc, #616]	; (8007918 <HAL_RCC_OscConfig+0x76c>)
 80076ae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80076b2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80076b4:	f7fe fc62 	bl	8005f7c <HAL_GetTick>
 80076b8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80076ba:	e008      	b.n	80076ce <HAL_RCC_OscConfig+0x522>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80076bc:	f7fe fc5e 	bl	8005f7c <HAL_GetTick>
 80076c0:	4602      	mov	r2, r0
 80076c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076c4:	1ad3      	subs	r3, r2, r3
 80076c6:	2b02      	cmp	r3, #2
 80076c8:	d901      	bls.n	80076ce <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80076ca:	2303      	movs	r3, #3
 80076cc:	e195      	b.n	80079fa <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80076ce:	4b92      	ldr	r3, [pc, #584]	; (8007918 <HAL_RCC_OscConfig+0x76c>)
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d1f0      	bne.n	80076bc <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	f003 0304 	and.w	r3, r3, #4
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	f000 8081 	beq.w	80077ea <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80076e8:	4b8c      	ldr	r3, [pc, #560]	; (800791c <HAL_RCC_OscConfig+0x770>)
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	4a8b      	ldr	r2, [pc, #556]	; (800791c <HAL_RCC_OscConfig+0x770>)
 80076ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80076f2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80076f4:	f7fe fc42 	bl	8005f7c <HAL_GetTick>
 80076f8:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80076fa:	e008      	b.n	800770e <HAL_RCC_OscConfig+0x562>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80076fc:	f7fe fc3e 	bl	8005f7c <HAL_GetTick>
 8007700:	4602      	mov	r2, r0
 8007702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007704:	1ad3      	subs	r3, r2, r3
 8007706:	2b64      	cmp	r3, #100	; 0x64
 8007708:	d901      	bls.n	800770e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800770a:	2303      	movs	r3, #3
 800770c:	e175      	b.n	80079fa <HAL_RCC_OscConfig+0x84e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800770e:	4b83      	ldr	r3, [pc, #524]	; (800791c <HAL_RCC_OscConfig+0x770>)
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007716:	2b00      	cmp	r3, #0
 8007718:	d0f0      	beq.n	80076fc <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	689b      	ldr	r3, [r3, #8]
 800771e:	2b01      	cmp	r3, #1
 8007720:	d106      	bne.n	8007730 <HAL_RCC_OscConfig+0x584>
 8007722:	4b7d      	ldr	r3, [pc, #500]	; (8007918 <HAL_RCC_OscConfig+0x76c>)
 8007724:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007726:	4a7c      	ldr	r2, [pc, #496]	; (8007918 <HAL_RCC_OscConfig+0x76c>)
 8007728:	f043 0301 	orr.w	r3, r3, #1
 800772c:	6713      	str	r3, [r2, #112]	; 0x70
 800772e:	e02d      	b.n	800778c <HAL_RCC_OscConfig+0x5e0>
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	689b      	ldr	r3, [r3, #8]
 8007734:	2b00      	cmp	r3, #0
 8007736:	d10c      	bne.n	8007752 <HAL_RCC_OscConfig+0x5a6>
 8007738:	4b77      	ldr	r3, [pc, #476]	; (8007918 <HAL_RCC_OscConfig+0x76c>)
 800773a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800773c:	4a76      	ldr	r2, [pc, #472]	; (8007918 <HAL_RCC_OscConfig+0x76c>)
 800773e:	f023 0301 	bic.w	r3, r3, #1
 8007742:	6713      	str	r3, [r2, #112]	; 0x70
 8007744:	4b74      	ldr	r3, [pc, #464]	; (8007918 <HAL_RCC_OscConfig+0x76c>)
 8007746:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007748:	4a73      	ldr	r2, [pc, #460]	; (8007918 <HAL_RCC_OscConfig+0x76c>)
 800774a:	f023 0304 	bic.w	r3, r3, #4
 800774e:	6713      	str	r3, [r2, #112]	; 0x70
 8007750:	e01c      	b.n	800778c <HAL_RCC_OscConfig+0x5e0>
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	689b      	ldr	r3, [r3, #8]
 8007756:	2b05      	cmp	r3, #5
 8007758:	d10c      	bne.n	8007774 <HAL_RCC_OscConfig+0x5c8>
 800775a:	4b6f      	ldr	r3, [pc, #444]	; (8007918 <HAL_RCC_OscConfig+0x76c>)
 800775c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800775e:	4a6e      	ldr	r2, [pc, #440]	; (8007918 <HAL_RCC_OscConfig+0x76c>)
 8007760:	f043 0304 	orr.w	r3, r3, #4
 8007764:	6713      	str	r3, [r2, #112]	; 0x70
 8007766:	4b6c      	ldr	r3, [pc, #432]	; (8007918 <HAL_RCC_OscConfig+0x76c>)
 8007768:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800776a:	4a6b      	ldr	r2, [pc, #428]	; (8007918 <HAL_RCC_OscConfig+0x76c>)
 800776c:	f043 0301 	orr.w	r3, r3, #1
 8007770:	6713      	str	r3, [r2, #112]	; 0x70
 8007772:	e00b      	b.n	800778c <HAL_RCC_OscConfig+0x5e0>
 8007774:	4b68      	ldr	r3, [pc, #416]	; (8007918 <HAL_RCC_OscConfig+0x76c>)
 8007776:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007778:	4a67      	ldr	r2, [pc, #412]	; (8007918 <HAL_RCC_OscConfig+0x76c>)
 800777a:	f023 0301 	bic.w	r3, r3, #1
 800777e:	6713      	str	r3, [r2, #112]	; 0x70
 8007780:	4b65      	ldr	r3, [pc, #404]	; (8007918 <HAL_RCC_OscConfig+0x76c>)
 8007782:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007784:	4a64      	ldr	r2, [pc, #400]	; (8007918 <HAL_RCC_OscConfig+0x76c>)
 8007786:	f023 0304 	bic.w	r3, r3, #4
 800778a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	689b      	ldr	r3, [r3, #8]
 8007790:	2b00      	cmp	r3, #0
 8007792:	d015      	beq.n	80077c0 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007794:	f7fe fbf2 	bl	8005f7c <HAL_GetTick>
 8007798:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800779a:	e00a      	b.n	80077b2 <HAL_RCC_OscConfig+0x606>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800779c:	f7fe fbee 	bl	8005f7c <HAL_GetTick>
 80077a0:	4602      	mov	r2, r0
 80077a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077a4:	1ad3      	subs	r3, r2, r3
 80077a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80077aa:	4293      	cmp	r3, r2
 80077ac:	d901      	bls.n	80077b2 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80077ae:	2303      	movs	r3, #3
 80077b0:	e123      	b.n	80079fa <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80077b2:	4b59      	ldr	r3, [pc, #356]	; (8007918 <HAL_RCC_OscConfig+0x76c>)
 80077b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077b6:	f003 0302 	and.w	r3, r3, #2
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d0ee      	beq.n	800779c <HAL_RCC_OscConfig+0x5f0>
 80077be:	e014      	b.n	80077ea <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80077c0:	f7fe fbdc 	bl	8005f7c <HAL_GetTick>
 80077c4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80077c6:	e00a      	b.n	80077de <HAL_RCC_OscConfig+0x632>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80077c8:	f7fe fbd8 	bl	8005f7c <HAL_GetTick>
 80077cc:	4602      	mov	r2, r0
 80077ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077d0:	1ad3      	subs	r3, r2, r3
 80077d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80077d6:	4293      	cmp	r3, r2
 80077d8:	d901      	bls.n	80077de <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80077da:	2303      	movs	r3, #3
 80077dc:	e10d      	b.n	80079fa <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80077de:	4b4e      	ldr	r3, [pc, #312]	; (8007918 <HAL_RCC_OscConfig+0x76c>)
 80077e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077e2:	f003 0302 	and.w	r3, r3, #2
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d1ee      	bne.n	80077c8 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	f000 8102 	beq.w	80079f8 <HAL_RCC_OscConfig+0x84c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80077f4:	4b48      	ldr	r3, [pc, #288]	; (8007918 <HAL_RCC_OscConfig+0x76c>)
 80077f6:	691b      	ldr	r3, [r3, #16]
 80077f8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80077fc:	2b18      	cmp	r3, #24
 80077fe:	f000 80bd 	beq.w	800797c <HAL_RCC_OscConfig+0x7d0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007806:	2b02      	cmp	r3, #2
 8007808:	f040 809e 	bne.w	8007948 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800780c:	4b42      	ldr	r3, [pc, #264]	; (8007918 <HAL_RCC_OscConfig+0x76c>)
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	4a41      	ldr	r2, [pc, #260]	; (8007918 <HAL_RCC_OscConfig+0x76c>)
 8007812:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007816:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007818:	f7fe fbb0 	bl	8005f7c <HAL_GetTick>
 800781c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800781e:	e008      	b.n	8007832 <HAL_RCC_OscConfig+0x686>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007820:	f7fe fbac 	bl	8005f7c <HAL_GetTick>
 8007824:	4602      	mov	r2, r0
 8007826:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007828:	1ad3      	subs	r3, r2, r3
 800782a:	2b02      	cmp	r3, #2
 800782c:	d901      	bls.n	8007832 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800782e:	2303      	movs	r3, #3
 8007830:	e0e3      	b.n	80079fa <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007832:	4b39      	ldr	r3, [pc, #228]	; (8007918 <HAL_RCC_OscConfig+0x76c>)
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800783a:	2b00      	cmp	r3, #0
 800783c:	d1f0      	bne.n	8007820 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800783e:	4b36      	ldr	r3, [pc, #216]	; (8007918 <HAL_RCC_OscConfig+0x76c>)
 8007840:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007842:	4b37      	ldr	r3, [pc, #220]	; (8007920 <HAL_RCC_OscConfig+0x774>)
 8007844:	4013      	ands	r3, r2
 8007846:	687a      	ldr	r2, [r7, #4]
 8007848:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800784a:	687a      	ldr	r2, [r7, #4]
 800784c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800784e:	0112      	lsls	r2, r2, #4
 8007850:	430a      	orrs	r2, r1
 8007852:	4931      	ldr	r1, [pc, #196]	; (8007918 <HAL_RCC_OscConfig+0x76c>)
 8007854:	4313      	orrs	r3, r2
 8007856:	628b      	str	r3, [r1, #40]	; 0x28
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800785c:	3b01      	subs	r3, #1
 800785e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007866:	3b01      	subs	r3, #1
 8007868:	025b      	lsls	r3, r3, #9
 800786a:	b29b      	uxth	r3, r3
 800786c:	431a      	orrs	r2, r3
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007872:	3b01      	subs	r3, #1
 8007874:	041b      	lsls	r3, r3, #16
 8007876:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800787a:	431a      	orrs	r2, r3
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007880:	3b01      	subs	r3, #1
 8007882:	061b      	lsls	r3, r3, #24
 8007884:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8007888:	4923      	ldr	r1, [pc, #140]	; (8007918 <HAL_RCC_OscConfig+0x76c>)
 800788a:	4313      	orrs	r3, r2
 800788c:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 800788e:	4b22      	ldr	r3, [pc, #136]	; (8007918 <HAL_RCC_OscConfig+0x76c>)
 8007890:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007892:	4a21      	ldr	r2, [pc, #132]	; (8007918 <HAL_RCC_OscConfig+0x76c>)
 8007894:	f023 0301 	bic.w	r3, r3, #1
 8007898:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800789a:	4b1f      	ldr	r3, [pc, #124]	; (8007918 <HAL_RCC_OscConfig+0x76c>)
 800789c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800789e:	4b21      	ldr	r3, [pc, #132]	; (8007924 <HAL_RCC_OscConfig+0x778>)
 80078a0:	4013      	ands	r3, r2
 80078a2:	687a      	ldr	r2, [r7, #4]
 80078a4:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80078a6:	00d2      	lsls	r2, r2, #3
 80078a8:	491b      	ldr	r1, [pc, #108]	; (8007918 <HAL_RCC_OscConfig+0x76c>)
 80078aa:	4313      	orrs	r3, r2
 80078ac:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80078ae:	4b1a      	ldr	r3, [pc, #104]	; (8007918 <HAL_RCC_OscConfig+0x76c>)
 80078b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078b2:	f023 020c 	bic.w	r2, r3, #12
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078ba:	4917      	ldr	r1, [pc, #92]	; (8007918 <HAL_RCC_OscConfig+0x76c>)
 80078bc:	4313      	orrs	r3, r2
 80078be:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80078c0:	4b15      	ldr	r3, [pc, #84]	; (8007918 <HAL_RCC_OscConfig+0x76c>)
 80078c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078c4:	f023 0202 	bic.w	r2, r3, #2
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80078cc:	4912      	ldr	r1, [pc, #72]	; (8007918 <HAL_RCC_OscConfig+0x76c>)
 80078ce:	4313      	orrs	r3, r2
 80078d0:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80078d2:	4b11      	ldr	r3, [pc, #68]	; (8007918 <HAL_RCC_OscConfig+0x76c>)
 80078d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078d6:	4a10      	ldr	r2, [pc, #64]	; (8007918 <HAL_RCC_OscConfig+0x76c>)
 80078d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80078dc:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80078de:	4b0e      	ldr	r3, [pc, #56]	; (8007918 <HAL_RCC_OscConfig+0x76c>)
 80078e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078e2:	4a0d      	ldr	r2, [pc, #52]	; (8007918 <HAL_RCC_OscConfig+0x76c>)
 80078e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80078e8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80078ea:	4b0b      	ldr	r3, [pc, #44]	; (8007918 <HAL_RCC_OscConfig+0x76c>)
 80078ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078ee:	4a0a      	ldr	r2, [pc, #40]	; (8007918 <HAL_RCC_OscConfig+0x76c>)
 80078f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80078f4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 80078f6:	4b08      	ldr	r3, [pc, #32]	; (8007918 <HAL_RCC_OscConfig+0x76c>)
 80078f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078fa:	4a07      	ldr	r2, [pc, #28]	; (8007918 <HAL_RCC_OscConfig+0x76c>)
 80078fc:	f043 0301 	orr.w	r3, r3, #1
 8007900:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007902:	4b05      	ldr	r3, [pc, #20]	; (8007918 <HAL_RCC_OscConfig+0x76c>)
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	4a04      	ldr	r2, [pc, #16]	; (8007918 <HAL_RCC_OscConfig+0x76c>)
 8007908:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800790c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800790e:	f7fe fb35 	bl	8005f7c <HAL_GetTick>
 8007912:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007914:	e011      	b.n	800793a <HAL_RCC_OscConfig+0x78e>
 8007916:	bf00      	nop
 8007918:	58024400 	.word	0x58024400
 800791c:	58024800 	.word	0x58024800
 8007920:	fffffc0c 	.word	0xfffffc0c
 8007924:	ffff0007 	.word	0xffff0007
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007928:	f7fe fb28 	bl	8005f7c <HAL_GetTick>
 800792c:	4602      	mov	r2, r0
 800792e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007930:	1ad3      	subs	r3, r2, r3
 8007932:	2b02      	cmp	r3, #2
 8007934:	d901      	bls.n	800793a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8007936:	2303      	movs	r3, #3
 8007938:	e05f      	b.n	80079fa <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800793a:	4b32      	ldr	r3, [pc, #200]	; (8007a04 <HAL_RCC_OscConfig+0x858>)
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007942:	2b00      	cmp	r3, #0
 8007944:	d0f0      	beq.n	8007928 <HAL_RCC_OscConfig+0x77c>
 8007946:	e057      	b.n	80079f8 <HAL_RCC_OscConfig+0x84c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007948:	4b2e      	ldr	r3, [pc, #184]	; (8007a04 <HAL_RCC_OscConfig+0x858>)
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	4a2d      	ldr	r2, [pc, #180]	; (8007a04 <HAL_RCC_OscConfig+0x858>)
 800794e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007952:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007954:	f7fe fb12 	bl	8005f7c <HAL_GetTick>
 8007958:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800795a:	e008      	b.n	800796e <HAL_RCC_OscConfig+0x7c2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800795c:	f7fe fb0e 	bl	8005f7c <HAL_GetTick>
 8007960:	4602      	mov	r2, r0
 8007962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007964:	1ad3      	subs	r3, r2, r3
 8007966:	2b02      	cmp	r3, #2
 8007968:	d901      	bls.n	800796e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800796a:	2303      	movs	r3, #3
 800796c:	e045      	b.n	80079fa <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800796e:	4b25      	ldr	r3, [pc, #148]	; (8007a04 <HAL_RCC_OscConfig+0x858>)
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007976:	2b00      	cmp	r3, #0
 8007978:	d1f0      	bne.n	800795c <HAL_RCC_OscConfig+0x7b0>
 800797a:	e03d      	b.n	80079f8 <HAL_RCC_OscConfig+0x84c>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800797c:	4b21      	ldr	r3, [pc, #132]	; (8007a04 <HAL_RCC_OscConfig+0x858>)
 800797e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007980:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8007982:	4b20      	ldr	r3, [pc, #128]	; (8007a04 <HAL_RCC_OscConfig+0x858>)
 8007984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007986:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800798c:	2b01      	cmp	r3, #1
 800798e:	d031      	beq.n	80079f4 <HAL_RCC_OscConfig+0x848>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007990:	693b      	ldr	r3, [r7, #16]
 8007992:	f003 0203 	and.w	r2, r3, #3
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800799a:	429a      	cmp	r2, r3
 800799c:	d12a      	bne.n	80079f4 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800799e:	693b      	ldr	r3, [r7, #16]
 80079a0:	091b      	lsrs	r3, r3, #4
 80079a2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80079aa:	429a      	cmp	r2, r3
 80079ac:	d122      	bne.n	80079f4 <HAL_RCC_OscConfig+0x848>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079b8:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80079ba:	429a      	cmp	r2, r3
 80079bc:	d11a      	bne.n	80079f4 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	0a5b      	lsrs	r3, r3, #9
 80079c2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079ca:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80079cc:	429a      	cmp	r2, r3
 80079ce:	d111      	bne.n	80079f4 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	0c1b      	lsrs	r3, r3, #16
 80079d4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079dc:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80079de:	429a      	cmp	r2, r3
 80079e0:	d108      	bne.n	80079f4 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	0e1b      	lsrs	r3, r3, #24
 80079e6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80079ee:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80079f0:	429a      	cmp	r2, r3
 80079f2:	d001      	beq.n	80079f8 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80079f4:	2301      	movs	r3, #1
 80079f6:	e000      	b.n	80079fa <HAL_RCC_OscConfig+0x84e>
      }
    }
  }
  return HAL_OK;
 80079f8:	2300      	movs	r3, #0
}
 80079fa:	4618      	mov	r0, r3
 80079fc:	3730      	adds	r7, #48	; 0x30
 80079fe:	46bd      	mov	sp, r7
 8007a00:	bd80      	pop	{r7, pc}
 8007a02:	bf00      	nop
 8007a04:	58024400 	.word	0x58024400

08007a08 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007a08:	b580      	push	{r7, lr}
 8007a0a:	b086      	sub	sp, #24
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	6078      	str	r0, [r7, #4]
 8007a10:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d101      	bne.n	8007a1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007a18:	2301      	movs	r3, #1
 8007a1a:	e19c      	b.n	8007d56 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007a1c:	4b8a      	ldr	r3, [pc, #552]	; (8007c48 <HAL_RCC_ClockConfig+0x240>)
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	f003 030f 	and.w	r3, r3, #15
 8007a24:	683a      	ldr	r2, [r7, #0]
 8007a26:	429a      	cmp	r2, r3
 8007a28:	d910      	bls.n	8007a4c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007a2a:	4b87      	ldr	r3, [pc, #540]	; (8007c48 <HAL_RCC_ClockConfig+0x240>)
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	f023 020f 	bic.w	r2, r3, #15
 8007a32:	4985      	ldr	r1, [pc, #532]	; (8007c48 <HAL_RCC_ClockConfig+0x240>)
 8007a34:	683b      	ldr	r3, [r7, #0]
 8007a36:	4313      	orrs	r3, r2
 8007a38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007a3a:	4b83      	ldr	r3, [pc, #524]	; (8007c48 <HAL_RCC_ClockConfig+0x240>)
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	f003 030f 	and.w	r3, r3, #15
 8007a42:	683a      	ldr	r2, [r7, #0]
 8007a44:	429a      	cmp	r2, r3
 8007a46:	d001      	beq.n	8007a4c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8007a48:	2301      	movs	r3, #1
 8007a4a:	e184      	b.n	8007d56 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	f003 0304 	and.w	r3, r3, #4
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d010      	beq.n	8007a7a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	691a      	ldr	r2, [r3, #16]
 8007a5c:	4b7b      	ldr	r3, [pc, #492]	; (8007c4c <HAL_RCC_ClockConfig+0x244>)
 8007a5e:	699b      	ldr	r3, [r3, #24]
 8007a60:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007a64:	429a      	cmp	r2, r3
 8007a66:	d908      	bls.n	8007a7a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007a68:	4b78      	ldr	r3, [pc, #480]	; (8007c4c <HAL_RCC_ClockConfig+0x244>)
 8007a6a:	699b      	ldr	r3, [r3, #24]
 8007a6c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	691b      	ldr	r3, [r3, #16]
 8007a74:	4975      	ldr	r1, [pc, #468]	; (8007c4c <HAL_RCC_ClockConfig+0x244>)
 8007a76:	4313      	orrs	r3, r2
 8007a78:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	f003 0308 	and.w	r3, r3, #8
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d010      	beq.n	8007aa8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	695a      	ldr	r2, [r3, #20]
 8007a8a:	4b70      	ldr	r3, [pc, #448]	; (8007c4c <HAL_RCC_ClockConfig+0x244>)
 8007a8c:	69db      	ldr	r3, [r3, #28]
 8007a8e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007a92:	429a      	cmp	r2, r3
 8007a94:	d908      	bls.n	8007aa8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8007a96:	4b6d      	ldr	r3, [pc, #436]	; (8007c4c <HAL_RCC_ClockConfig+0x244>)
 8007a98:	69db      	ldr	r3, [r3, #28]
 8007a9a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	695b      	ldr	r3, [r3, #20]
 8007aa2:	496a      	ldr	r1, [pc, #424]	; (8007c4c <HAL_RCC_ClockConfig+0x244>)
 8007aa4:	4313      	orrs	r3, r2
 8007aa6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	f003 0310 	and.w	r3, r3, #16
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d010      	beq.n	8007ad6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	699a      	ldr	r2, [r3, #24]
 8007ab8:	4b64      	ldr	r3, [pc, #400]	; (8007c4c <HAL_RCC_ClockConfig+0x244>)
 8007aba:	69db      	ldr	r3, [r3, #28]
 8007abc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007ac0:	429a      	cmp	r2, r3
 8007ac2:	d908      	bls.n	8007ad6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007ac4:	4b61      	ldr	r3, [pc, #388]	; (8007c4c <HAL_RCC_ClockConfig+0x244>)
 8007ac6:	69db      	ldr	r3, [r3, #28]
 8007ac8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	699b      	ldr	r3, [r3, #24]
 8007ad0:	495e      	ldr	r1, [pc, #376]	; (8007c4c <HAL_RCC_ClockConfig+0x244>)
 8007ad2:	4313      	orrs	r3, r2
 8007ad4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	f003 0320 	and.w	r3, r3, #32
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d010      	beq.n	8007b04 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	69da      	ldr	r2, [r3, #28]
 8007ae6:	4b59      	ldr	r3, [pc, #356]	; (8007c4c <HAL_RCC_ClockConfig+0x244>)
 8007ae8:	6a1b      	ldr	r3, [r3, #32]
 8007aea:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007aee:	429a      	cmp	r2, r3
 8007af0:	d908      	bls.n	8007b04 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8007af2:	4b56      	ldr	r3, [pc, #344]	; (8007c4c <HAL_RCC_ClockConfig+0x244>)
 8007af4:	6a1b      	ldr	r3, [r3, #32]
 8007af6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	69db      	ldr	r3, [r3, #28]
 8007afe:	4953      	ldr	r1, [pc, #332]	; (8007c4c <HAL_RCC_ClockConfig+0x244>)
 8007b00:	4313      	orrs	r3, r2
 8007b02:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	f003 0302 	and.w	r3, r3, #2
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d010      	beq.n	8007b32 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	68da      	ldr	r2, [r3, #12]
 8007b14:	4b4d      	ldr	r3, [pc, #308]	; (8007c4c <HAL_RCC_ClockConfig+0x244>)
 8007b16:	699b      	ldr	r3, [r3, #24]
 8007b18:	f003 030f 	and.w	r3, r3, #15
 8007b1c:	429a      	cmp	r2, r3
 8007b1e:	d908      	bls.n	8007b32 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007b20:	4b4a      	ldr	r3, [pc, #296]	; (8007c4c <HAL_RCC_ClockConfig+0x244>)
 8007b22:	699b      	ldr	r3, [r3, #24]
 8007b24:	f023 020f 	bic.w	r2, r3, #15
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	68db      	ldr	r3, [r3, #12]
 8007b2c:	4947      	ldr	r1, [pc, #284]	; (8007c4c <HAL_RCC_ClockConfig+0x244>)
 8007b2e:	4313      	orrs	r3, r2
 8007b30:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	f003 0301 	and.w	r3, r3, #1
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d055      	beq.n	8007bea <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8007b3e:	4b43      	ldr	r3, [pc, #268]	; (8007c4c <HAL_RCC_ClockConfig+0x244>)
 8007b40:	699b      	ldr	r3, [r3, #24]
 8007b42:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	689b      	ldr	r3, [r3, #8]
 8007b4a:	4940      	ldr	r1, [pc, #256]	; (8007c4c <HAL_RCC_ClockConfig+0x244>)
 8007b4c:	4313      	orrs	r3, r2
 8007b4e:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	685b      	ldr	r3, [r3, #4]
 8007b54:	2b02      	cmp	r3, #2
 8007b56:	d107      	bne.n	8007b68 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007b58:	4b3c      	ldr	r3, [pc, #240]	; (8007c4c <HAL_RCC_ClockConfig+0x244>)
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d121      	bne.n	8007ba8 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8007b64:	2301      	movs	r3, #1
 8007b66:	e0f6      	b.n	8007d56 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	685b      	ldr	r3, [r3, #4]
 8007b6c:	2b03      	cmp	r3, #3
 8007b6e:	d107      	bne.n	8007b80 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007b70:	4b36      	ldr	r3, [pc, #216]	; (8007c4c <HAL_RCC_ClockConfig+0x244>)
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d115      	bne.n	8007ba8 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8007b7c:	2301      	movs	r3, #1
 8007b7e:	e0ea      	b.n	8007d56 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	685b      	ldr	r3, [r3, #4]
 8007b84:	2b01      	cmp	r3, #1
 8007b86:	d107      	bne.n	8007b98 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007b88:	4b30      	ldr	r3, [pc, #192]	; (8007c4c <HAL_RCC_ClockConfig+0x244>)
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d109      	bne.n	8007ba8 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8007b94:	2301      	movs	r3, #1
 8007b96:	e0de      	b.n	8007d56 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007b98:	4b2c      	ldr	r3, [pc, #176]	; (8007c4c <HAL_RCC_ClockConfig+0x244>)
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	f003 0304 	and.w	r3, r3, #4
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d101      	bne.n	8007ba8 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8007ba4:	2301      	movs	r3, #1
 8007ba6:	e0d6      	b.n	8007d56 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007ba8:	4b28      	ldr	r3, [pc, #160]	; (8007c4c <HAL_RCC_ClockConfig+0x244>)
 8007baa:	691b      	ldr	r3, [r3, #16]
 8007bac:	f023 0207 	bic.w	r2, r3, #7
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	685b      	ldr	r3, [r3, #4]
 8007bb4:	4925      	ldr	r1, [pc, #148]	; (8007c4c <HAL_RCC_ClockConfig+0x244>)
 8007bb6:	4313      	orrs	r3, r2
 8007bb8:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007bba:	f7fe f9df 	bl	8005f7c <HAL_GetTick>
 8007bbe:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007bc0:	e00a      	b.n	8007bd8 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007bc2:	f7fe f9db 	bl	8005f7c <HAL_GetTick>
 8007bc6:	4602      	mov	r2, r0
 8007bc8:	697b      	ldr	r3, [r7, #20]
 8007bca:	1ad3      	subs	r3, r2, r3
 8007bcc:	f241 3288 	movw	r2, #5000	; 0x1388
 8007bd0:	4293      	cmp	r3, r2
 8007bd2:	d901      	bls.n	8007bd8 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8007bd4:	2303      	movs	r3, #3
 8007bd6:	e0be      	b.n	8007d56 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007bd8:	4b1c      	ldr	r3, [pc, #112]	; (8007c4c <HAL_RCC_ClockConfig+0x244>)
 8007bda:	691b      	ldr	r3, [r3, #16]
 8007bdc:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	685b      	ldr	r3, [r3, #4]
 8007be4:	00db      	lsls	r3, r3, #3
 8007be6:	429a      	cmp	r2, r3
 8007be8:	d1eb      	bne.n	8007bc2 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	f003 0302 	and.w	r3, r3, #2
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d010      	beq.n	8007c18 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	68da      	ldr	r2, [r3, #12]
 8007bfa:	4b14      	ldr	r3, [pc, #80]	; (8007c4c <HAL_RCC_ClockConfig+0x244>)
 8007bfc:	699b      	ldr	r3, [r3, #24]
 8007bfe:	f003 030f 	and.w	r3, r3, #15
 8007c02:	429a      	cmp	r2, r3
 8007c04:	d208      	bcs.n	8007c18 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007c06:	4b11      	ldr	r3, [pc, #68]	; (8007c4c <HAL_RCC_ClockConfig+0x244>)
 8007c08:	699b      	ldr	r3, [r3, #24]
 8007c0a:	f023 020f 	bic.w	r2, r3, #15
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	68db      	ldr	r3, [r3, #12]
 8007c12:	490e      	ldr	r1, [pc, #56]	; (8007c4c <HAL_RCC_ClockConfig+0x244>)
 8007c14:	4313      	orrs	r3, r2
 8007c16:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007c18:	4b0b      	ldr	r3, [pc, #44]	; (8007c48 <HAL_RCC_ClockConfig+0x240>)
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	f003 030f 	and.w	r3, r3, #15
 8007c20:	683a      	ldr	r2, [r7, #0]
 8007c22:	429a      	cmp	r2, r3
 8007c24:	d214      	bcs.n	8007c50 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007c26:	4b08      	ldr	r3, [pc, #32]	; (8007c48 <HAL_RCC_ClockConfig+0x240>)
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	f023 020f 	bic.w	r2, r3, #15
 8007c2e:	4906      	ldr	r1, [pc, #24]	; (8007c48 <HAL_RCC_ClockConfig+0x240>)
 8007c30:	683b      	ldr	r3, [r7, #0]
 8007c32:	4313      	orrs	r3, r2
 8007c34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007c36:	4b04      	ldr	r3, [pc, #16]	; (8007c48 <HAL_RCC_ClockConfig+0x240>)
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	f003 030f 	and.w	r3, r3, #15
 8007c3e:	683a      	ldr	r2, [r7, #0]
 8007c40:	429a      	cmp	r2, r3
 8007c42:	d005      	beq.n	8007c50 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8007c44:	2301      	movs	r3, #1
 8007c46:	e086      	b.n	8007d56 <HAL_RCC_ClockConfig+0x34e>
 8007c48:	52002000 	.word	0x52002000
 8007c4c:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	f003 0304 	and.w	r3, r3, #4
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d010      	beq.n	8007c7e <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	691a      	ldr	r2, [r3, #16]
 8007c60:	4b3f      	ldr	r3, [pc, #252]	; (8007d60 <HAL_RCC_ClockConfig+0x358>)
 8007c62:	699b      	ldr	r3, [r3, #24]
 8007c64:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007c68:	429a      	cmp	r2, r3
 8007c6a:	d208      	bcs.n	8007c7e <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007c6c:	4b3c      	ldr	r3, [pc, #240]	; (8007d60 <HAL_RCC_ClockConfig+0x358>)
 8007c6e:	699b      	ldr	r3, [r3, #24]
 8007c70:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	691b      	ldr	r3, [r3, #16]
 8007c78:	4939      	ldr	r1, [pc, #228]	; (8007d60 <HAL_RCC_ClockConfig+0x358>)
 8007c7a:	4313      	orrs	r3, r2
 8007c7c:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	f003 0308 	and.w	r3, r3, #8
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d010      	beq.n	8007cac <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	695a      	ldr	r2, [r3, #20]
 8007c8e:	4b34      	ldr	r3, [pc, #208]	; (8007d60 <HAL_RCC_ClockConfig+0x358>)
 8007c90:	69db      	ldr	r3, [r3, #28]
 8007c92:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007c96:	429a      	cmp	r2, r3
 8007c98:	d208      	bcs.n	8007cac <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8007c9a:	4b31      	ldr	r3, [pc, #196]	; (8007d60 <HAL_RCC_ClockConfig+0x358>)
 8007c9c:	69db      	ldr	r3, [r3, #28]
 8007c9e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	695b      	ldr	r3, [r3, #20]
 8007ca6:	492e      	ldr	r1, [pc, #184]	; (8007d60 <HAL_RCC_ClockConfig+0x358>)
 8007ca8:	4313      	orrs	r3, r2
 8007caa:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	f003 0310 	and.w	r3, r3, #16
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d010      	beq.n	8007cda <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	699a      	ldr	r2, [r3, #24]
 8007cbc:	4b28      	ldr	r3, [pc, #160]	; (8007d60 <HAL_RCC_ClockConfig+0x358>)
 8007cbe:	69db      	ldr	r3, [r3, #28]
 8007cc0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007cc4:	429a      	cmp	r2, r3
 8007cc6:	d208      	bcs.n	8007cda <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007cc8:	4b25      	ldr	r3, [pc, #148]	; (8007d60 <HAL_RCC_ClockConfig+0x358>)
 8007cca:	69db      	ldr	r3, [r3, #28]
 8007ccc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	699b      	ldr	r3, [r3, #24]
 8007cd4:	4922      	ldr	r1, [pc, #136]	; (8007d60 <HAL_RCC_ClockConfig+0x358>)
 8007cd6:	4313      	orrs	r3, r2
 8007cd8:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	f003 0320 	and.w	r3, r3, #32
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d010      	beq.n	8007d08 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	69da      	ldr	r2, [r3, #28]
 8007cea:	4b1d      	ldr	r3, [pc, #116]	; (8007d60 <HAL_RCC_ClockConfig+0x358>)
 8007cec:	6a1b      	ldr	r3, [r3, #32]
 8007cee:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007cf2:	429a      	cmp	r2, r3
 8007cf4:	d208      	bcs.n	8007d08 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8007cf6:	4b1a      	ldr	r3, [pc, #104]	; (8007d60 <HAL_RCC_ClockConfig+0x358>)
 8007cf8:	6a1b      	ldr	r3, [r3, #32]
 8007cfa:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	69db      	ldr	r3, [r3, #28]
 8007d02:	4917      	ldr	r1, [pc, #92]	; (8007d60 <HAL_RCC_ClockConfig+0x358>)
 8007d04:	4313      	orrs	r3, r2
 8007d06:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8007d08:	f000 f834 	bl	8007d74 <HAL_RCC_GetSysClockFreq>
 8007d0c:	4602      	mov	r2, r0
 8007d0e:	4b14      	ldr	r3, [pc, #80]	; (8007d60 <HAL_RCC_ClockConfig+0x358>)
 8007d10:	699b      	ldr	r3, [r3, #24]
 8007d12:	0a1b      	lsrs	r3, r3, #8
 8007d14:	f003 030f 	and.w	r3, r3, #15
 8007d18:	4912      	ldr	r1, [pc, #72]	; (8007d64 <HAL_RCC_ClockConfig+0x35c>)
 8007d1a:	5ccb      	ldrb	r3, [r1, r3]
 8007d1c:	f003 031f 	and.w	r3, r3, #31
 8007d20:	fa22 f303 	lsr.w	r3, r2, r3
 8007d24:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007d26:	4b0e      	ldr	r3, [pc, #56]	; (8007d60 <HAL_RCC_ClockConfig+0x358>)
 8007d28:	699b      	ldr	r3, [r3, #24]
 8007d2a:	f003 030f 	and.w	r3, r3, #15
 8007d2e:	4a0d      	ldr	r2, [pc, #52]	; (8007d64 <HAL_RCC_ClockConfig+0x35c>)
 8007d30:	5cd3      	ldrb	r3, [r2, r3]
 8007d32:	f003 031f 	and.w	r3, r3, #31
 8007d36:	693a      	ldr	r2, [r7, #16]
 8007d38:	fa22 f303 	lsr.w	r3, r2, r3
 8007d3c:	4a0a      	ldr	r2, [pc, #40]	; (8007d68 <HAL_RCC_ClockConfig+0x360>)
 8007d3e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8007d40:	4a0a      	ldr	r2, [pc, #40]	; (8007d6c <HAL_RCC_ClockConfig+0x364>)
 8007d42:	693b      	ldr	r3, [r7, #16]
 8007d44:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8007d46:	4b0a      	ldr	r3, [pc, #40]	; (8007d70 <HAL_RCC_ClockConfig+0x368>)
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	4618      	mov	r0, r3
 8007d4c:	f7fe f8cc 	bl	8005ee8 <HAL_InitTick>
 8007d50:	4603      	mov	r3, r0
 8007d52:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8007d54:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d56:	4618      	mov	r0, r3
 8007d58:	3718      	adds	r7, #24
 8007d5a:	46bd      	mov	sp, r7
 8007d5c:	bd80      	pop	{r7, pc}
 8007d5e:	bf00      	nop
 8007d60:	58024400 	.word	0x58024400
 8007d64:	08011450 	.word	0x08011450
 8007d68:	24000070 	.word	0x24000070
 8007d6c:	2400006c 	.word	0x2400006c
 8007d70:	24000074 	.word	0x24000074

08007d74 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007d74:	b480      	push	{r7}
 8007d76:	b089      	sub	sp, #36	; 0x24
 8007d78:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007d7a:	4bb3      	ldr	r3, [pc, #716]	; (8008048 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007d7c:	691b      	ldr	r3, [r3, #16]
 8007d7e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007d82:	2b18      	cmp	r3, #24
 8007d84:	f200 8155 	bhi.w	8008032 <HAL_RCC_GetSysClockFreq+0x2be>
 8007d88:	a201      	add	r2, pc, #4	; (adr r2, 8007d90 <HAL_RCC_GetSysClockFreq+0x1c>)
 8007d8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d8e:	bf00      	nop
 8007d90:	08007df5 	.word	0x08007df5
 8007d94:	08008033 	.word	0x08008033
 8007d98:	08008033 	.word	0x08008033
 8007d9c:	08008033 	.word	0x08008033
 8007da0:	08008033 	.word	0x08008033
 8007da4:	08008033 	.word	0x08008033
 8007da8:	08008033 	.word	0x08008033
 8007dac:	08008033 	.word	0x08008033
 8007db0:	08007e1b 	.word	0x08007e1b
 8007db4:	08008033 	.word	0x08008033
 8007db8:	08008033 	.word	0x08008033
 8007dbc:	08008033 	.word	0x08008033
 8007dc0:	08008033 	.word	0x08008033
 8007dc4:	08008033 	.word	0x08008033
 8007dc8:	08008033 	.word	0x08008033
 8007dcc:	08008033 	.word	0x08008033
 8007dd0:	08007e21 	.word	0x08007e21
 8007dd4:	08008033 	.word	0x08008033
 8007dd8:	08008033 	.word	0x08008033
 8007ddc:	08008033 	.word	0x08008033
 8007de0:	08008033 	.word	0x08008033
 8007de4:	08008033 	.word	0x08008033
 8007de8:	08008033 	.word	0x08008033
 8007dec:	08008033 	.word	0x08008033
 8007df0:	08007e27 	.word	0x08007e27
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007df4:	4b94      	ldr	r3, [pc, #592]	; (8008048 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	f003 0320 	and.w	r3, r3, #32
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d009      	beq.n	8007e14 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007e00:	4b91      	ldr	r3, [pc, #580]	; (8008048 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	08db      	lsrs	r3, r3, #3
 8007e06:	f003 0303 	and.w	r3, r3, #3
 8007e0a:	4a90      	ldr	r2, [pc, #576]	; (800804c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007e0c:	fa22 f303 	lsr.w	r3, r2, r3
 8007e10:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8007e12:	e111      	b.n	8008038 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8007e14:	4b8d      	ldr	r3, [pc, #564]	; (800804c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007e16:	61bb      	str	r3, [r7, #24]
    break;
 8007e18:	e10e      	b.n	8008038 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8007e1a:	4b8d      	ldr	r3, [pc, #564]	; (8008050 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007e1c:	61bb      	str	r3, [r7, #24]
    break;
 8007e1e:	e10b      	b.n	8008038 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8007e20:	4b8c      	ldr	r3, [pc, #560]	; (8008054 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8007e22:	61bb      	str	r3, [r7, #24]
    break;
 8007e24:	e108      	b.n	8008038 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007e26:	4b88      	ldr	r3, [pc, #544]	; (8008048 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007e28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e2a:	f003 0303 	and.w	r3, r3, #3
 8007e2e:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8007e30:	4b85      	ldr	r3, [pc, #532]	; (8008048 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007e32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e34:	091b      	lsrs	r3, r3, #4
 8007e36:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007e3a:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8007e3c:	4b82      	ldr	r3, [pc, #520]	; (8008048 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007e3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e40:	f003 0301 	and.w	r3, r3, #1
 8007e44:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8007e46:	4b80      	ldr	r3, [pc, #512]	; (8008048 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007e48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e4a:	08db      	lsrs	r3, r3, #3
 8007e4c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007e50:	68fa      	ldr	r2, [r7, #12]
 8007e52:	fb02 f303 	mul.w	r3, r2, r3
 8007e56:	ee07 3a90 	vmov	s15, r3
 8007e5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e5e:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8007e62:	693b      	ldr	r3, [r7, #16]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	f000 80e1 	beq.w	800802c <HAL_RCC_GetSysClockFreq+0x2b8>
 8007e6a:	697b      	ldr	r3, [r7, #20]
 8007e6c:	2b02      	cmp	r3, #2
 8007e6e:	f000 8083 	beq.w	8007f78 <HAL_RCC_GetSysClockFreq+0x204>
 8007e72:	697b      	ldr	r3, [r7, #20]
 8007e74:	2b02      	cmp	r3, #2
 8007e76:	f200 80a1 	bhi.w	8007fbc <HAL_RCC_GetSysClockFreq+0x248>
 8007e7a:	697b      	ldr	r3, [r7, #20]
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d003      	beq.n	8007e88 <HAL_RCC_GetSysClockFreq+0x114>
 8007e80:	697b      	ldr	r3, [r7, #20]
 8007e82:	2b01      	cmp	r3, #1
 8007e84:	d056      	beq.n	8007f34 <HAL_RCC_GetSysClockFreq+0x1c0>
 8007e86:	e099      	b.n	8007fbc <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007e88:	4b6f      	ldr	r3, [pc, #444]	; (8008048 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	f003 0320 	and.w	r3, r3, #32
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d02d      	beq.n	8007ef0 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007e94:	4b6c      	ldr	r3, [pc, #432]	; (8008048 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	08db      	lsrs	r3, r3, #3
 8007e9a:	f003 0303 	and.w	r3, r3, #3
 8007e9e:	4a6b      	ldr	r2, [pc, #428]	; (800804c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007ea0:	fa22 f303 	lsr.w	r3, r2, r3
 8007ea4:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	ee07 3a90 	vmov	s15, r3
 8007eac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007eb0:	693b      	ldr	r3, [r7, #16]
 8007eb2:	ee07 3a90 	vmov	s15, r3
 8007eb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007eba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007ebe:	4b62      	ldr	r3, [pc, #392]	; (8008048 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ec2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ec6:	ee07 3a90 	vmov	s15, r3
 8007eca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ece:	ed97 6a02 	vldr	s12, [r7, #8]
 8007ed2:	eddf 5a61 	vldr	s11, [pc, #388]	; 8008058 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007ed6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007eda:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007ede:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007ee2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007ee6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007eea:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8007eee:	e087      	b.n	8008000 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007ef0:	693b      	ldr	r3, [r7, #16]
 8007ef2:	ee07 3a90 	vmov	s15, r3
 8007ef6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007efa:	eddf 6a58 	vldr	s13, [pc, #352]	; 800805c <HAL_RCC_GetSysClockFreq+0x2e8>
 8007efe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f02:	4b51      	ldr	r3, [pc, #324]	; (8008048 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f0a:	ee07 3a90 	vmov	s15, r3
 8007f0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f12:	ed97 6a02 	vldr	s12, [r7, #8]
 8007f16:	eddf 5a50 	vldr	s11, [pc, #320]	; 8008058 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007f1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007f1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f22:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007f26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f2e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007f32:	e065      	b.n	8008000 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007f34:	693b      	ldr	r3, [r7, #16]
 8007f36:	ee07 3a90 	vmov	s15, r3
 8007f3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f3e:	eddf 6a48 	vldr	s13, [pc, #288]	; 8008060 <HAL_RCC_GetSysClockFreq+0x2ec>
 8007f42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f46:	4b40      	ldr	r3, [pc, #256]	; (8008048 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f4e:	ee07 3a90 	vmov	s15, r3
 8007f52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f56:	ed97 6a02 	vldr	s12, [r7, #8]
 8007f5a:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8008058 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007f5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007f62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f66:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007f6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f72:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007f76:	e043      	b.n	8008000 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007f78:	693b      	ldr	r3, [r7, #16]
 8007f7a:	ee07 3a90 	vmov	s15, r3
 8007f7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f82:	eddf 6a38 	vldr	s13, [pc, #224]	; 8008064 <HAL_RCC_GetSysClockFreq+0x2f0>
 8007f86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f8a:	4b2f      	ldr	r3, [pc, #188]	; (8008048 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f92:	ee07 3a90 	vmov	s15, r3
 8007f96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f9a:	ed97 6a02 	vldr	s12, [r7, #8]
 8007f9e:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8008058 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007fa2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007fa6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007faa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007fae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007fb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007fb6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007fba:	e021      	b.n	8008000 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007fbc:	693b      	ldr	r3, [r7, #16]
 8007fbe:	ee07 3a90 	vmov	s15, r3
 8007fc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007fc6:	eddf 6a26 	vldr	s13, [pc, #152]	; 8008060 <HAL_RCC_GetSysClockFreq+0x2ec>
 8007fca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007fce:	4b1e      	ldr	r3, [pc, #120]	; (8008048 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007fd6:	ee07 3a90 	vmov	s15, r3
 8007fda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007fde:	ed97 6a02 	vldr	s12, [r7, #8]
 8007fe2:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8008058 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007fe6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007fea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007fee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007ff2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007ff6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ffa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007ffe:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8008000:	4b11      	ldr	r3, [pc, #68]	; (8008048 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008002:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008004:	0a5b      	lsrs	r3, r3, #9
 8008006:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800800a:	3301      	adds	r3, #1
 800800c:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 800800e:	683b      	ldr	r3, [r7, #0]
 8008010:	ee07 3a90 	vmov	s15, r3
 8008014:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008018:	edd7 6a07 	vldr	s13, [r7, #28]
 800801c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008020:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008024:	ee17 3a90 	vmov	r3, s15
 8008028:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 800802a:	e005      	b.n	8008038 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 800802c:	2300      	movs	r3, #0
 800802e:	61bb      	str	r3, [r7, #24]
    break;
 8008030:	e002      	b.n	8008038 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8008032:	4b07      	ldr	r3, [pc, #28]	; (8008050 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8008034:	61bb      	str	r3, [r7, #24]
    break;
 8008036:	bf00      	nop
  }

  return sysclockfreq;
 8008038:	69bb      	ldr	r3, [r7, #24]
}
 800803a:	4618      	mov	r0, r3
 800803c:	3724      	adds	r7, #36	; 0x24
 800803e:	46bd      	mov	sp, r7
 8008040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008044:	4770      	bx	lr
 8008046:	bf00      	nop
 8008048:	58024400 	.word	0x58024400
 800804c:	03d09000 	.word	0x03d09000
 8008050:	003d0900 	.word	0x003d0900
 8008054:	017d7840 	.word	0x017d7840
 8008058:	46000000 	.word	0x46000000
 800805c:	4c742400 	.word	0x4c742400
 8008060:	4a742400 	.word	0x4a742400
 8008064:	4bbebc20 	.word	0x4bbebc20

08008068 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008068:	b580      	push	{r7, lr}
 800806a:	b082      	sub	sp, #8
 800806c:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800806e:	f7ff fe81 	bl	8007d74 <HAL_RCC_GetSysClockFreq>
 8008072:	4602      	mov	r2, r0
 8008074:	4b10      	ldr	r3, [pc, #64]	; (80080b8 <HAL_RCC_GetHCLKFreq+0x50>)
 8008076:	699b      	ldr	r3, [r3, #24]
 8008078:	0a1b      	lsrs	r3, r3, #8
 800807a:	f003 030f 	and.w	r3, r3, #15
 800807e:	490f      	ldr	r1, [pc, #60]	; (80080bc <HAL_RCC_GetHCLKFreq+0x54>)
 8008080:	5ccb      	ldrb	r3, [r1, r3]
 8008082:	f003 031f 	and.w	r3, r3, #31
 8008086:	fa22 f303 	lsr.w	r3, r2, r3
 800808a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800808c:	4b0a      	ldr	r3, [pc, #40]	; (80080b8 <HAL_RCC_GetHCLKFreq+0x50>)
 800808e:	699b      	ldr	r3, [r3, #24]
 8008090:	f003 030f 	and.w	r3, r3, #15
 8008094:	4a09      	ldr	r2, [pc, #36]	; (80080bc <HAL_RCC_GetHCLKFreq+0x54>)
 8008096:	5cd3      	ldrb	r3, [r2, r3]
 8008098:	f003 031f 	and.w	r3, r3, #31
 800809c:	687a      	ldr	r2, [r7, #4]
 800809e:	fa22 f303 	lsr.w	r3, r2, r3
 80080a2:	4a07      	ldr	r2, [pc, #28]	; (80080c0 <HAL_RCC_GetHCLKFreq+0x58>)
 80080a4:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80080a6:	4a07      	ldr	r2, [pc, #28]	; (80080c4 <HAL_RCC_GetHCLKFreq+0x5c>)
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80080ac:	4b04      	ldr	r3, [pc, #16]	; (80080c0 <HAL_RCC_GetHCLKFreq+0x58>)
 80080ae:	681b      	ldr	r3, [r3, #0]
}
 80080b0:	4618      	mov	r0, r3
 80080b2:	3708      	adds	r7, #8
 80080b4:	46bd      	mov	sp, r7
 80080b6:	bd80      	pop	{r7, pc}
 80080b8:	58024400 	.word	0x58024400
 80080bc:	08011450 	.word	0x08011450
 80080c0:	24000070 	.word	0x24000070
 80080c4:	2400006c 	.word	0x2400006c

080080c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80080c8:	b580      	push	{r7, lr}
 80080ca:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80080cc:	f7ff ffcc 	bl	8008068 <HAL_RCC_GetHCLKFreq>
 80080d0:	4602      	mov	r2, r0
 80080d2:	4b06      	ldr	r3, [pc, #24]	; (80080ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80080d4:	69db      	ldr	r3, [r3, #28]
 80080d6:	091b      	lsrs	r3, r3, #4
 80080d8:	f003 0307 	and.w	r3, r3, #7
 80080dc:	4904      	ldr	r1, [pc, #16]	; (80080f0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80080de:	5ccb      	ldrb	r3, [r1, r3]
 80080e0:	f003 031f 	and.w	r3, r3, #31
 80080e4:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80080e8:	4618      	mov	r0, r3
 80080ea:	bd80      	pop	{r7, pc}
 80080ec:	58024400 	.word	0x58024400
 80080f0:	08011450 	.word	0x08011450

080080f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80080f4:	b580      	push	{r7, lr}
 80080f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80080f8:	f7ff ffb6 	bl	8008068 <HAL_RCC_GetHCLKFreq>
 80080fc:	4602      	mov	r2, r0
 80080fe:	4b06      	ldr	r3, [pc, #24]	; (8008118 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008100:	69db      	ldr	r3, [r3, #28]
 8008102:	0a1b      	lsrs	r3, r3, #8
 8008104:	f003 0307 	and.w	r3, r3, #7
 8008108:	4904      	ldr	r1, [pc, #16]	; (800811c <HAL_RCC_GetPCLK2Freq+0x28>)
 800810a:	5ccb      	ldrb	r3, [r1, r3]
 800810c:	f003 031f 	and.w	r3, r3, #31
 8008110:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8008114:	4618      	mov	r0, r3
 8008116:	bd80      	pop	{r7, pc}
 8008118:	58024400 	.word	0x58024400
 800811c:	08011450 	.word	0x08011450

08008120 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008120:	b580      	push	{r7, lr}
 8008122:	b086      	sub	sp, #24
 8008124:	af00      	add	r7, sp, #0
 8008126:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008128:	2300      	movs	r3, #0
 800812a:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800812c:	2300      	movs	r3, #0
 800812e:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008138:	2b00      	cmp	r3, #0
 800813a:	d03f      	beq.n	80081bc <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008140:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008144:	d02a      	beq.n	800819c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8008146:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800814a:	d824      	bhi.n	8008196 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800814c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008150:	d018      	beq.n	8008184 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8008152:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008156:	d81e      	bhi.n	8008196 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8008158:	2b00      	cmp	r3, #0
 800815a:	d003      	beq.n	8008164 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800815c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008160:	d007      	beq.n	8008172 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8008162:	e018      	b.n	8008196 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008164:	4ba3      	ldr	r3, [pc, #652]	; (80083f4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8008166:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008168:	4aa2      	ldr	r2, [pc, #648]	; (80083f4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800816a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800816e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8008170:	e015      	b.n	800819e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	3304      	adds	r3, #4
 8008176:	2102      	movs	r1, #2
 8008178:	4618      	mov	r0, r3
 800817a:	f001 f9d5 	bl	8009528 <RCCEx_PLL2_Config>
 800817e:	4603      	mov	r3, r0
 8008180:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8008182:	e00c      	b.n	800819e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	3324      	adds	r3, #36	; 0x24
 8008188:	2102      	movs	r1, #2
 800818a:	4618      	mov	r0, r3
 800818c:	f001 fa7e 	bl	800968c <RCCEx_PLL3_Config>
 8008190:	4603      	mov	r3, r0
 8008192:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8008194:	e003      	b.n	800819e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008196:	2301      	movs	r3, #1
 8008198:	75fb      	strb	r3, [r7, #23]
      break;
 800819a:	e000      	b.n	800819e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800819c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800819e:	7dfb      	ldrb	r3, [r7, #23]
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d109      	bne.n	80081b8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80081a4:	4b93      	ldr	r3, [pc, #588]	; (80083f4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80081a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80081a8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80081b0:	4990      	ldr	r1, [pc, #576]	; (80083f4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80081b2:	4313      	orrs	r3, r2
 80081b4:	650b      	str	r3, [r1, #80]	; 0x50
 80081b6:	e001      	b.n	80081bc <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80081b8:	7dfb      	ldrb	r3, [r7, #23]
 80081ba:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d03d      	beq.n	8008244 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80081cc:	2b04      	cmp	r3, #4
 80081ce:	d826      	bhi.n	800821e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80081d0:	a201      	add	r2, pc, #4	; (adr r2, 80081d8 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 80081d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081d6:	bf00      	nop
 80081d8:	080081ed 	.word	0x080081ed
 80081dc:	080081fb 	.word	0x080081fb
 80081e0:	0800820d 	.word	0x0800820d
 80081e4:	08008225 	.word	0x08008225
 80081e8:	08008225 	.word	0x08008225
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80081ec:	4b81      	ldr	r3, [pc, #516]	; (80083f4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80081ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081f0:	4a80      	ldr	r2, [pc, #512]	; (80083f4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80081f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80081f6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80081f8:	e015      	b.n	8008226 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	3304      	adds	r3, #4
 80081fe:	2100      	movs	r1, #0
 8008200:	4618      	mov	r0, r3
 8008202:	f001 f991 	bl	8009528 <RCCEx_PLL2_Config>
 8008206:	4603      	mov	r3, r0
 8008208:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800820a:	e00c      	b.n	8008226 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	3324      	adds	r3, #36	; 0x24
 8008210:	2100      	movs	r1, #0
 8008212:	4618      	mov	r0, r3
 8008214:	f001 fa3a 	bl	800968c <RCCEx_PLL3_Config>
 8008218:	4603      	mov	r3, r0
 800821a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800821c:	e003      	b.n	8008226 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800821e:	2301      	movs	r3, #1
 8008220:	75fb      	strb	r3, [r7, #23]
      break;
 8008222:	e000      	b.n	8008226 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8008224:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008226:	7dfb      	ldrb	r3, [r7, #23]
 8008228:	2b00      	cmp	r3, #0
 800822a:	d109      	bne.n	8008240 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800822c:	4b71      	ldr	r3, [pc, #452]	; (80083f4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800822e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008230:	f023 0207 	bic.w	r2, r3, #7
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008238:	496e      	ldr	r1, [pc, #440]	; (80083f4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800823a:	4313      	orrs	r3, r2
 800823c:	650b      	str	r3, [r1, #80]	; 0x50
 800823e:	e001      	b.n	8008244 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008240:	7dfb      	ldrb	r3, [r7, #23]
 8008242:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800824c:	2b00      	cmp	r3, #0
 800824e:	d042      	beq.n	80082d6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008254:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008258:	d02b      	beq.n	80082b2 <HAL_RCCEx_PeriphCLKConfig+0x192>
 800825a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800825e:	d825      	bhi.n	80082ac <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8008260:	2bc0      	cmp	r3, #192	; 0xc0
 8008262:	d028      	beq.n	80082b6 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8008264:	2bc0      	cmp	r3, #192	; 0xc0
 8008266:	d821      	bhi.n	80082ac <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8008268:	2b80      	cmp	r3, #128	; 0x80
 800826a:	d016      	beq.n	800829a <HAL_RCCEx_PeriphCLKConfig+0x17a>
 800826c:	2b80      	cmp	r3, #128	; 0x80
 800826e:	d81d      	bhi.n	80082ac <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8008270:	2b00      	cmp	r3, #0
 8008272:	d002      	beq.n	800827a <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8008274:	2b40      	cmp	r3, #64	; 0x40
 8008276:	d007      	beq.n	8008288 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8008278:	e018      	b.n	80082ac <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800827a:	4b5e      	ldr	r3, [pc, #376]	; (80083f4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800827c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800827e:	4a5d      	ldr	r2, [pc, #372]	; (80083f4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8008280:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008284:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8008286:	e017      	b.n	80082b8 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	3304      	adds	r3, #4
 800828c:	2100      	movs	r1, #0
 800828e:	4618      	mov	r0, r3
 8008290:	f001 f94a 	bl	8009528 <RCCEx_PLL2_Config>
 8008294:	4603      	mov	r3, r0
 8008296:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8008298:	e00e      	b.n	80082b8 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	3324      	adds	r3, #36	; 0x24
 800829e:	2100      	movs	r1, #0
 80082a0:	4618      	mov	r0, r3
 80082a2:	f001 f9f3 	bl	800968c <RCCEx_PLL3_Config>
 80082a6:	4603      	mov	r3, r0
 80082a8:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80082aa:	e005      	b.n	80082b8 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80082ac:	2301      	movs	r3, #1
 80082ae:	75fb      	strb	r3, [r7, #23]
      break;
 80082b0:	e002      	b.n	80082b8 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 80082b2:	bf00      	nop
 80082b4:	e000      	b.n	80082b8 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 80082b6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80082b8:	7dfb      	ldrb	r3, [r7, #23]
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d109      	bne.n	80082d2 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80082be:	4b4d      	ldr	r3, [pc, #308]	; (80083f4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80082c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80082c2:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80082ca:	494a      	ldr	r1, [pc, #296]	; (80083f4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80082cc:	4313      	orrs	r3, r2
 80082ce:	650b      	str	r3, [r1, #80]	; 0x50
 80082d0:	e001      	b.n	80082d6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082d2:	7dfb      	ldrb	r3, [r7, #23]
 80082d4:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d049      	beq.n	8008376 <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80082e8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80082ec:	d030      	beq.n	8008350 <HAL_RCCEx_PeriphCLKConfig+0x230>
 80082ee:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80082f2:	d82a      	bhi.n	800834a <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80082f4:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80082f8:	d02c      	beq.n	8008354 <HAL_RCCEx_PeriphCLKConfig+0x234>
 80082fa:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80082fe:	d824      	bhi.n	800834a <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8008300:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008304:	d018      	beq.n	8008338 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8008306:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800830a:	d81e      	bhi.n	800834a <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800830c:	2b00      	cmp	r3, #0
 800830e:	d003      	beq.n	8008318 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8008310:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008314:	d007      	beq.n	8008326 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8008316:	e018      	b.n	800834a <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008318:	4b36      	ldr	r3, [pc, #216]	; (80083f4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800831a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800831c:	4a35      	ldr	r2, [pc, #212]	; (80083f4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800831e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008322:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8008324:	e017      	b.n	8008356 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	3304      	adds	r3, #4
 800832a:	2100      	movs	r1, #0
 800832c:	4618      	mov	r0, r3
 800832e:	f001 f8fb 	bl	8009528 <RCCEx_PLL2_Config>
 8008332:	4603      	mov	r3, r0
 8008334:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8008336:	e00e      	b.n	8008356 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	3324      	adds	r3, #36	; 0x24
 800833c:	2100      	movs	r1, #0
 800833e:	4618      	mov	r0, r3
 8008340:	f001 f9a4 	bl	800968c <RCCEx_PLL3_Config>
 8008344:	4603      	mov	r3, r0
 8008346:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8008348:	e005      	b.n	8008356 <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800834a:	2301      	movs	r3, #1
 800834c:	75fb      	strb	r3, [r7, #23]
      break;
 800834e:	e002      	b.n	8008356 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8008350:	bf00      	nop
 8008352:	e000      	b.n	8008356 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8008354:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008356:	7dfb      	ldrb	r3, [r7, #23]
 8008358:	2b00      	cmp	r3, #0
 800835a:	d10a      	bne.n	8008372 <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800835c:	4b25      	ldr	r3, [pc, #148]	; (80083f4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800835e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008360:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800836a:	4922      	ldr	r1, [pc, #136]	; (80083f4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800836c:	4313      	orrs	r3, r2
 800836e:	658b      	str	r3, [r1, #88]	; 0x58
 8008370:	e001      	b.n	8008376 <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008372:	7dfb      	ldrb	r3, [r7, #23]
 8008374:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800837e:	2b00      	cmp	r3, #0
 8008380:	d04b      	beq.n	800841a <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8008388:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800838c:	d030      	beq.n	80083f0 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 800838e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008392:	d82a      	bhi.n	80083ea <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8008394:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8008398:	d02e      	beq.n	80083f8 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 800839a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800839e:	d824      	bhi.n	80083ea <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80083a0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80083a4:	d018      	beq.n	80083d8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 80083a6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80083aa:	d81e      	bhi.n	80083ea <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d003      	beq.n	80083b8 <HAL_RCCEx_PeriphCLKConfig+0x298>
 80083b0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80083b4:	d007      	beq.n	80083c6 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 80083b6:	e018      	b.n	80083ea <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80083b8:	4b0e      	ldr	r3, [pc, #56]	; (80083f4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80083ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083bc:	4a0d      	ldr	r2, [pc, #52]	; (80083f4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80083be:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80083c2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80083c4:	e019      	b.n	80083fa <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	3304      	adds	r3, #4
 80083ca:	2100      	movs	r1, #0
 80083cc:	4618      	mov	r0, r3
 80083ce:	f001 f8ab 	bl	8009528 <RCCEx_PLL2_Config>
 80083d2:	4603      	mov	r3, r0
 80083d4:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80083d6:	e010      	b.n	80083fa <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	3324      	adds	r3, #36	; 0x24
 80083dc:	2100      	movs	r1, #0
 80083de:	4618      	mov	r0, r3
 80083e0:	f001 f954 	bl	800968c <RCCEx_PLL3_Config>
 80083e4:	4603      	mov	r3, r0
 80083e6:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80083e8:	e007      	b.n	80083fa <HAL_RCCEx_PeriphCLKConfig+0x2da>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80083ea:	2301      	movs	r3, #1
 80083ec:	75fb      	strb	r3, [r7, #23]
      break;
 80083ee:	e004      	b.n	80083fa <HAL_RCCEx_PeriphCLKConfig+0x2da>
      break;
 80083f0:	bf00      	nop
 80083f2:	e002      	b.n	80083fa <HAL_RCCEx_PeriphCLKConfig+0x2da>
 80083f4:	58024400 	.word	0x58024400
      break;
 80083f8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80083fa:	7dfb      	ldrb	r3, [r7, #23]
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d10a      	bne.n	8008416 <HAL_RCCEx_PeriphCLKConfig+0x2f6>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8008400:	4b99      	ldr	r3, [pc, #612]	; (8008668 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8008402:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008404:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800840e:	4996      	ldr	r1, [pc, #600]	; (8008668 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8008410:	4313      	orrs	r3, r2
 8008412:	658b      	str	r3, [r1, #88]	; 0x58
 8008414:	e001      	b.n	800841a <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008416:	7dfb      	ldrb	r3, [r7, #23]
 8008418:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008422:	2b00      	cmp	r3, #0
 8008424:	d032      	beq.n	800848c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800842a:	2b30      	cmp	r3, #48	; 0x30
 800842c:	d01c      	beq.n	8008468 <HAL_RCCEx_PeriphCLKConfig+0x348>
 800842e:	2b30      	cmp	r3, #48	; 0x30
 8008430:	d817      	bhi.n	8008462 <HAL_RCCEx_PeriphCLKConfig+0x342>
 8008432:	2b20      	cmp	r3, #32
 8008434:	d00c      	beq.n	8008450 <HAL_RCCEx_PeriphCLKConfig+0x330>
 8008436:	2b20      	cmp	r3, #32
 8008438:	d813      	bhi.n	8008462 <HAL_RCCEx_PeriphCLKConfig+0x342>
 800843a:	2b00      	cmp	r3, #0
 800843c:	d016      	beq.n	800846c <HAL_RCCEx_PeriphCLKConfig+0x34c>
 800843e:	2b10      	cmp	r3, #16
 8008440:	d10f      	bne.n	8008462 <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008442:	4b89      	ldr	r3, [pc, #548]	; (8008668 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8008444:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008446:	4a88      	ldr	r2, [pc, #544]	; (8008668 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8008448:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800844c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 800844e:	e00e      	b.n	800846e <HAL_RCCEx_PeriphCLKConfig+0x34e>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	3304      	adds	r3, #4
 8008454:	2102      	movs	r1, #2
 8008456:	4618      	mov	r0, r3
 8008458:	f001 f866 	bl	8009528 <RCCEx_PLL2_Config>
 800845c:	4603      	mov	r3, r0
 800845e:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8008460:	e005      	b.n	800846e <HAL_RCCEx_PeriphCLKConfig+0x34e>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8008462:	2301      	movs	r3, #1
 8008464:	75fb      	strb	r3, [r7, #23]
      break;
 8008466:	e002      	b.n	800846e <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8008468:	bf00      	nop
 800846a:	e000      	b.n	800846e <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 800846c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800846e:	7dfb      	ldrb	r3, [r7, #23]
 8008470:	2b00      	cmp	r3, #0
 8008472:	d109      	bne.n	8008488 <HAL_RCCEx_PeriphCLKConfig+0x368>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8008474:	4b7c      	ldr	r3, [pc, #496]	; (8008668 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8008476:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008478:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008480:	4979      	ldr	r1, [pc, #484]	; (8008668 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8008482:	4313      	orrs	r3, r2
 8008484:	64cb      	str	r3, [r1, #76]	; 0x4c
 8008486:	e001      	b.n	800848c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008488:	7dfb      	ldrb	r3, [r7, #23]
 800848a:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008494:	2b00      	cmp	r3, #0
 8008496:	d047      	beq.n	8008528 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800849c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80084a0:	d030      	beq.n	8008504 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80084a2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80084a6:	d82a      	bhi.n	80084fe <HAL_RCCEx_PeriphCLKConfig+0x3de>
 80084a8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80084ac:	d02c      	beq.n	8008508 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 80084ae:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80084b2:	d824      	bhi.n	80084fe <HAL_RCCEx_PeriphCLKConfig+0x3de>
 80084b4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80084b8:	d018      	beq.n	80084ec <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 80084ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80084be:	d81e      	bhi.n	80084fe <HAL_RCCEx_PeriphCLKConfig+0x3de>
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d003      	beq.n	80084cc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 80084c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80084c8:	d007      	beq.n	80084da <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 80084ca:	e018      	b.n	80084fe <HAL_RCCEx_PeriphCLKConfig+0x3de>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80084cc:	4b66      	ldr	r3, [pc, #408]	; (8008668 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80084ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084d0:	4a65      	ldr	r2, [pc, #404]	; (8008668 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80084d2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80084d6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80084d8:	e017      	b.n	800850a <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	3304      	adds	r3, #4
 80084de:	2100      	movs	r1, #0
 80084e0:	4618      	mov	r0, r3
 80084e2:	f001 f821 	bl	8009528 <RCCEx_PLL2_Config>
 80084e6:	4603      	mov	r3, r0
 80084e8:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80084ea:	e00e      	b.n	800850a <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	3324      	adds	r3, #36	; 0x24
 80084f0:	2100      	movs	r1, #0
 80084f2:	4618      	mov	r0, r3
 80084f4:	f001 f8ca 	bl	800968c <RCCEx_PLL3_Config>
 80084f8:	4603      	mov	r3, r0
 80084fa:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80084fc:	e005      	b.n	800850a <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80084fe:	2301      	movs	r3, #1
 8008500:	75fb      	strb	r3, [r7, #23]
      break;
 8008502:	e002      	b.n	800850a <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8008504:	bf00      	nop
 8008506:	e000      	b.n	800850a <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8008508:	bf00      	nop
    }

    if(ret == HAL_OK)
 800850a:	7dfb      	ldrb	r3, [r7, #23]
 800850c:	2b00      	cmp	r3, #0
 800850e:	d109      	bne.n	8008524 <HAL_RCCEx_PeriphCLKConfig+0x404>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8008510:	4b55      	ldr	r3, [pc, #340]	; (8008668 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8008512:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008514:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800851c:	4952      	ldr	r1, [pc, #328]	; (8008668 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800851e:	4313      	orrs	r3, r2
 8008520:	650b      	str	r3, [r1, #80]	; 0x50
 8008522:	e001      	b.n	8008528 <HAL_RCCEx_PeriphCLKConfig+0x408>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008524:	7dfb      	ldrb	r3, [r7, #23]
 8008526:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008530:	2b00      	cmp	r3, #0
 8008532:	d049      	beq.n	80085c8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008538:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800853c:	d02e      	beq.n	800859c <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800853e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008542:	d828      	bhi.n	8008596 <HAL_RCCEx_PeriphCLKConfig+0x476>
 8008544:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008548:	d02a      	beq.n	80085a0 <HAL_RCCEx_PeriphCLKConfig+0x480>
 800854a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800854e:	d822      	bhi.n	8008596 <HAL_RCCEx_PeriphCLKConfig+0x476>
 8008550:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8008554:	d026      	beq.n	80085a4 <HAL_RCCEx_PeriphCLKConfig+0x484>
 8008556:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800855a:	d81c      	bhi.n	8008596 <HAL_RCCEx_PeriphCLKConfig+0x476>
 800855c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008560:	d010      	beq.n	8008584 <HAL_RCCEx_PeriphCLKConfig+0x464>
 8008562:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008566:	d816      	bhi.n	8008596 <HAL_RCCEx_PeriphCLKConfig+0x476>
 8008568:	2b00      	cmp	r3, #0
 800856a:	d01d      	beq.n	80085a8 <HAL_RCCEx_PeriphCLKConfig+0x488>
 800856c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008570:	d111      	bne.n	8008596 <HAL_RCCEx_PeriphCLKConfig+0x476>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	3304      	adds	r3, #4
 8008576:	2101      	movs	r1, #1
 8008578:	4618      	mov	r0, r3
 800857a:	f000 ffd5 	bl	8009528 <RCCEx_PLL2_Config>
 800857e:	4603      	mov	r3, r0
 8008580:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8008582:	e012      	b.n	80085aa <HAL_RCCEx_PeriphCLKConfig+0x48a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	3324      	adds	r3, #36	; 0x24
 8008588:	2101      	movs	r1, #1
 800858a:	4618      	mov	r0, r3
 800858c:	f001 f87e 	bl	800968c <RCCEx_PLL3_Config>
 8008590:	4603      	mov	r3, r0
 8008592:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8008594:	e009      	b.n	80085aa <HAL_RCCEx_PeriphCLKConfig+0x48a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008596:	2301      	movs	r3, #1
 8008598:	75fb      	strb	r3, [r7, #23]
      break;
 800859a:	e006      	b.n	80085aa <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 800859c:	bf00      	nop
 800859e:	e004      	b.n	80085aa <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 80085a0:	bf00      	nop
 80085a2:	e002      	b.n	80085aa <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 80085a4:	bf00      	nop
 80085a6:	e000      	b.n	80085aa <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 80085a8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80085aa:	7dfb      	ldrb	r3, [r7, #23]
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d109      	bne.n	80085c4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80085b0:	4b2d      	ldr	r3, [pc, #180]	; (8008668 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80085b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80085b4:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80085bc:	492a      	ldr	r1, [pc, #168]	; (8008668 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80085be:	4313      	orrs	r3, r2
 80085c0:	650b      	str	r3, [r1, #80]	; 0x50
 80085c2:	e001      	b.n	80085c8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80085c4:	7dfb      	ldrb	r3, [r7, #23]
 80085c6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d04d      	beq.n	8008670 <HAL_RCCEx_PeriphCLKConfig+0x550>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80085da:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80085de:	d02e      	beq.n	800863e <HAL_RCCEx_PeriphCLKConfig+0x51e>
 80085e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80085e4:	d828      	bhi.n	8008638 <HAL_RCCEx_PeriphCLKConfig+0x518>
 80085e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80085ea:	d02a      	beq.n	8008642 <HAL_RCCEx_PeriphCLKConfig+0x522>
 80085ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80085f0:	d822      	bhi.n	8008638 <HAL_RCCEx_PeriphCLKConfig+0x518>
 80085f2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80085f6:	d026      	beq.n	8008646 <HAL_RCCEx_PeriphCLKConfig+0x526>
 80085f8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80085fc:	d81c      	bhi.n	8008638 <HAL_RCCEx_PeriphCLKConfig+0x518>
 80085fe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008602:	d010      	beq.n	8008626 <HAL_RCCEx_PeriphCLKConfig+0x506>
 8008604:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008608:	d816      	bhi.n	8008638 <HAL_RCCEx_PeriphCLKConfig+0x518>
 800860a:	2b00      	cmp	r3, #0
 800860c:	d01d      	beq.n	800864a <HAL_RCCEx_PeriphCLKConfig+0x52a>
 800860e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008612:	d111      	bne.n	8008638 <HAL_RCCEx_PeriphCLKConfig+0x518>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	3304      	adds	r3, #4
 8008618:	2101      	movs	r1, #1
 800861a:	4618      	mov	r0, r3
 800861c:	f000 ff84 	bl	8009528 <RCCEx_PLL2_Config>
 8008620:	4603      	mov	r3, r0
 8008622:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8008624:	e012      	b.n	800864c <HAL_RCCEx_PeriphCLKConfig+0x52c>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	3324      	adds	r3, #36	; 0x24
 800862a:	2101      	movs	r1, #1
 800862c:	4618      	mov	r0, r3
 800862e:	f001 f82d 	bl	800968c <RCCEx_PLL3_Config>
 8008632:	4603      	mov	r3, r0
 8008634:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8008636:	e009      	b.n	800864c <HAL_RCCEx_PeriphCLKConfig+0x52c>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8008638:	2301      	movs	r3, #1
 800863a:	75fb      	strb	r3, [r7, #23]
      break;
 800863c:	e006      	b.n	800864c <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 800863e:	bf00      	nop
 8008640:	e004      	b.n	800864c <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8008642:	bf00      	nop
 8008644:	e002      	b.n	800864c <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8008646:	bf00      	nop
 8008648:	e000      	b.n	800864c <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 800864a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800864c:	7dfb      	ldrb	r3, [r7, #23]
 800864e:	2b00      	cmp	r3, #0
 8008650:	d10c      	bne.n	800866c <HAL_RCCEx_PeriphCLKConfig+0x54c>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8008652:	4b05      	ldr	r3, [pc, #20]	; (8008668 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8008654:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008656:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8008660:	4901      	ldr	r1, [pc, #4]	; (8008668 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8008662:	4313      	orrs	r3, r2
 8008664:	658b      	str	r3, [r1, #88]	; 0x58
 8008666:	e003      	b.n	8008670 <HAL_RCCEx_PeriphCLKConfig+0x550>
 8008668:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800866c:	7dfb      	ldrb	r3, [r7, #23]
 800866e:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008678:	2b00      	cmp	r3, #0
 800867a:	d02f      	beq.n	80086dc <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008680:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008684:	d00e      	beq.n	80086a4 <HAL_RCCEx_PeriphCLKConfig+0x584>
 8008686:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800868a:	d814      	bhi.n	80086b6 <HAL_RCCEx_PeriphCLKConfig+0x596>
 800868c:	2b00      	cmp	r3, #0
 800868e:	d015      	beq.n	80086bc <HAL_RCCEx_PeriphCLKConfig+0x59c>
 8008690:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008694:	d10f      	bne.n	80086b6 <HAL_RCCEx_PeriphCLKConfig+0x596>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008696:	4baf      	ldr	r3, [pc, #700]	; (8008954 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8008698:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800869a:	4aae      	ldr	r2, [pc, #696]	; (8008954 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800869c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80086a0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80086a2:	e00c      	b.n	80086be <HAL_RCCEx_PeriphCLKConfig+0x59e>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	3304      	adds	r3, #4
 80086a8:	2101      	movs	r1, #1
 80086aa:	4618      	mov	r0, r3
 80086ac:	f000 ff3c 	bl	8009528 <RCCEx_PLL2_Config>
 80086b0:	4603      	mov	r3, r0
 80086b2:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80086b4:	e003      	b.n	80086be <HAL_RCCEx_PeriphCLKConfig+0x59e>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80086b6:	2301      	movs	r3, #1
 80086b8:	75fb      	strb	r3, [r7, #23]
      break;
 80086ba:	e000      	b.n	80086be <HAL_RCCEx_PeriphCLKConfig+0x59e>
      break;
 80086bc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80086be:	7dfb      	ldrb	r3, [r7, #23]
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d109      	bne.n	80086d8 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80086c4:	4ba3      	ldr	r3, [pc, #652]	; (8008954 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80086c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80086c8:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80086d0:	49a0      	ldr	r1, [pc, #640]	; (8008954 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80086d2:	4313      	orrs	r3, r2
 80086d4:	650b      	str	r3, [r1, #80]	; 0x50
 80086d6:	e001      	b.n	80086dc <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80086d8:	7dfb      	ldrb	r3, [r7, #23]
 80086da:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d032      	beq.n	800874e <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80086ec:	2b03      	cmp	r3, #3
 80086ee:	d81b      	bhi.n	8008728 <HAL_RCCEx_PeriphCLKConfig+0x608>
 80086f0:	a201      	add	r2, pc, #4	; (adr r2, 80086f8 <HAL_RCCEx_PeriphCLKConfig+0x5d8>)
 80086f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086f6:	bf00      	nop
 80086f8:	0800872f 	.word	0x0800872f
 80086fc:	08008709 	.word	0x08008709
 8008700:	08008717 	.word	0x08008717
 8008704:	0800872f 	.word	0x0800872f
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008708:	4b92      	ldr	r3, [pc, #584]	; (8008954 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800870a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800870c:	4a91      	ldr	r2, [pc, #580]	; (8008954 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800870e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008712:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8008714:	e00c      	b.n	8008730 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	3304      	adds	r3, #4
 800871a:	2102      	movs	r1, #2
 800871c:	4618      	mov	r0, r3
 800871e:	f000 ff03 	bl	8009528 <RCCEx_PLL2_Config>
 8008722:	4603      	mov	r3, r0
 8008724:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8008726:	e003      	b.n	8008730 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8008728:	2301      	movs	r3, #1
 800872a:	75fb      	strb	r3, [r7, #23]
      break;
 800872c:	e000      	b.n	8008730 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 800872e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008730:	7dfb      	ldrb	r3, [r7, #23]
 8008732:	2b00      	cmp	r3, #0
 8008734:	d109      	bne.n	800874a <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8008736:	4b87      	ldr	r3, [pc, #540]	; (8008954 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8008738:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800873a:	f023 0203 	bic.w	r2, r3, #3
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008742:	4984      	ldr	r1, [pc, #528]	; (8008954 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8008744:	4313      	orrs	r3, r2
 8008746:	64cb      	str	r3, [r1, #76]	; 0x4c
 8008748:	e001      	b.n	800874e <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800874a:	7dfb      	ldrb	r3, [r7, #23]
 800874c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008756:	2b00      	cmp	r3, #0
 8008758:	f000 8086 	beq.w	8008868 <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800875c:	4b7e      	ldr	r3, [pc, #504]	; (8008958 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	4a7d      	ldr	r2, [pc, #500]	; (8008958 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8008762:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008766:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008768:	f7fd fc08 	bl	8005f7c <HAL_GetTick>
 800876c:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800876e:	e009      	b.n	8008784 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008770:	f7fd fc04 	bl	8005f7c <HAL_GetTick>
 8008774:	4602      	mov	r2, r0
 8008776:	693b      	ldr	r3, [r7, #16]
 8008778:	1ad3      	subs	r3, r2, r3
 800877a:	2b64      	cmp	r3, #100	; 0x64
 800877c:	d902      	bls.n	8008784 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 800877e:	2303      	movs	r3, #3
 8008780:	75fb      	strb	r3, [r7, #23]
        break;
 8008782:	e005      	b.n	8008790 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008784:	4b74      	ldr	r3, [pc, #464]	; (8008958 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800878c:	2b00      	cmp	r3, #0
 800878e:	d0ef      	beq.n	8008770 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8008790:	7dfb      	ldrb	r3, [r7, #23]
 8008792:	2b00      	cmp	r3, #0
 8008794:	d166      	bne.n	8008864 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8008796:	4b6f      	ldr	r3, [pc, #444]	; (8008954 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8008798:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80087a0:	4053      	eors	r3, r2
 80087a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d013      	beq.n	80087d2 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80087aa:	4b6a      	ldr	r3, [pc, #424]	; (8008954 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80087ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80087ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80087b2:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80087b4:	4b67      	ldr	r3, [pc, #412]	; (8008954 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80087b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80087b8:	4a66      	ldr	r2, [pc, #408]	; (8008954 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80087ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80087be:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80087c0:	4b64      	ldr	r3, [pc, #400]	; (8008954 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80087c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80087c4:	4a63      	ldr	r2, [pc, #396]	; (8008954 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80087c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80087ca:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80087cc:	4a61      	ldr	r2, [pc, #388]	; (8008954 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80087d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80087dc:	d115      	bne.n	800880a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80087de:	f7fd fbcd 	bl	8005f7c <HAL_GetTick>
 80087e2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80087e4:	e00b      	b.n	80087fe <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80087e6:	f7fd fbc9 	bl	8005f7c <HAL_GetTick>
 80087ea:	4602      	mov	r2, r0
 80087ec:	693b      	ldr	r3, [r7, #16]
 80087ee:	1ad3      	subs	r3, r2, r3
 80087f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80087f4:	4293      	cmp	r3, r2
 80087f6:	d902      	bls.n	80087fe <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 80087f8:	2303      	movs	r3, #3
 80087fa:	75fb      	strb	r3, [r7, #23]
            break;
 80087fc:	e005      	b.n	800880a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80087fe:	4b55      	ldr	r3, [pc, #340]	; (8008954 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8008800:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008802:	f003 0302 	and.w	r3, r3, #2
 8008806:	2b00      	cmp	r3, #0
 8008808:	d0ed      	beq.n	80087e6 <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 800880a:	7dfb      	ldrb	r3, [r7, #23]
 800880c:	2b00      	cmp	r3, #0
 800880e:	d126      	bne.n	800885e <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8008816:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800881a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800881e:	d10d      	bne.n	800883c <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8008820:	4b4c      	ldr	r3, [pc, #304]	; (8008954 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8008822:	691b      	ldr	r3, [r3, #16]
 8008824:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800882e:	0919      	lsrs	r1, r3, #4
 8008830:	4b4a      	ldr	r3, [pc, #296]	; (800895c <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 8008832:	400b      	ands	r3, r1
 8008834:	4947      	ldr	r1, [pc, #284]	; (8008954 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8008836:	4313      	orrs	r3, r2
 8008838:	610b      	str	r3, [r1, #16]
 800883a:	e005      	b.n	8008848 <HAL_RCCEx_PeriphCLKConfig+0x728>
 800883c:	4b45      	ldr	r3, [pc, #276]	; (8008954 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800883e:	691b      	ldr	r3, [r3, #16]
 8008840:	4a44      	ldr	r2, [pc, #272]	; (8008954 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8008842:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8008846:	6113      	str	r3, [r2, #16]
 8008848:	4b42      	ldr	r3, [pc, #264]	; (8008954 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800884a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8008852:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008856:	493f      	ldr	r1, [pc, #252]	; (8008954 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8008858:	4313      	orrs	r3, r2
 800885a:	670b      	str	r3, [r1, #112]	; 0x70
 800885c:	e004      	b.n	8008868 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800885e:	7dfb      	ldrb	r3, [r7, #23]
 8008860:	75bb      	strb	r3, [r7, #22]
 8008862:	e001      	b.n	8008868 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008864:	7dfb      	ldrb	r3, [r7, #23]
 8008866:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	f003 0301 	and.w	r3, r3, #1
 8008870:	2b00      	cmp	r3, #0
 8008872:	f000 8085 	beq.w	8008980 <HAL_RCCEx_PeriphCLKConfig+0x860>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800887a:	2b28      	cmp	r3, #40	; 0x28
 800887c:	d866      	bhi.n	800894c <HAL_RCCEx_PeriphCLKConfig+0x82c>
 800887e:	a201      	add	r2, pc, #4	; (adr r2, 8008884 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 8008880:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008884:	08008961 	.word	0x08008961
 8008888:	0800894d 	.word	0x0800894d
 800888c:	0800894d 	.word	0x0800894d
 8008890:	0800894d 	.word	0x0800894d
 8008894:	0800894d 	.word	0x0800894d
 8008898:	0800894d 	.word	0x0800894d
 800889c:	0800894d 	.word	0x0800894d
 80088a0:	0800894d 	.word	0x0800894d
 80088a4:	08008929 	.word	0x08008929
 80088a8:	0800894d 	.word	0x0800894d
 80088ac:	0800894d 	.word	0x0800894d
 80088b0:	0800894d 	.word	0x0800894d
 80088b4:	0800894d 	.word	0x0800894d
 80088b8:	0800894d 	.word	0x0800894d
 80088bc:	0800894d 	.word	0x0800894d
 80088c0:	0800894d 	.word	0x0800894d
 80088c4:	0800893b 	.word	0x0800893b
 80088c8:	0800894d 	.word	0x0800894d
 80088cc:	0800894d 	.word	0x0800894d
 80088d0:	0800894d 	.word	0x0800894d
 80088d4:	0800894d 	.word	0x0800894d
 80088d8:	0800894d 	.word	0x0800894d
 80088dc:	0800894d 	.word	0x0800894d
 80088e0:	0800894d 	.word	0x0800894d
 80088e4:	08008961 	.word	0x08008961
 80088e8:	0800894d 	.word	0x0800894d
 80088ec:	0800894d 	.word	0x0800894d
 80088f0:	0800894d 	.word	0x0800894d
 80088f4:	0800894d 	.word	0x0800894d
 80088f8:	0800894d 	.word	0x0800894d
 80088fc:	0800894d 	.word	0x0800894d
 8008900:	0800894d 	.word	0x0800894d
 8008904:	08008961 	.word	0x08008961
 8008908:	0800894d 	.word	0x0800894d
 800890c:	0800894d 	.word	0x0800894d
 8008910:	0800894d 	.word	0x0800894d
 8008914:	0800894d 	.word	0x0800894d
 8008918:	0800894d 	.word	0x0800894d
 800891c:	0800894d 	.word	0x0800894d
 8008920:	0800894d 	.word	0x0800894d
 8008924:	08008961 	.word	0x08008961
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	3304      	adds	r3, #4
 800892c:	2101      	movs	r1, #1
 800892e:	4618      	mov	r0, r3
 8008930:	f000 fdfa 	bl	8009528 <RCCEx_PLL2_Config>
 8008934:	4603      	mov	r3, r0
 8008936:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8008938:	e013      	b.n	8008962 <HAL_RCCEx_PeriphCLKConfig+0x842>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	3324      	adds	r3, #36	; 0x24
 800893e:	2101      	movs	r1, #1
 8008940:	4618      	mov	r0, r3
 8008942:	f000 fea3 	bl	800968c <RCCEx_PLL3_Config>
 8008946:	4603      	mov	r3, r0
 8008948:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800894a:	e00a      	b.n	8008962 <HAL_RCCEx_PeriphCLKConfig+0x842>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800894c:	2301      	movs	r3, #1
 800894e:	75fb      	strb	r3, [r7, #23]
      break;
 8008950:	e007      	b.n	8008962 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8008952:	bf00      	nop
 8008954:	58024400 	.word	0x58024400
 8008958:	58024800 	.word	0x58024800
 800895c:	00ffffcf 	.word	0x00ffffcf
      break;
 8008960:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008962:	7dfb      	ldrb	r3, [r7, #23]
 8008964:	2b00      	cmp	r3, #0
 8008966:	d109      	bne.n	800897c <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8008968:	4b96      	ldr	r3, [pc, #600]	; (8008bc4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800896a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800896c:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008974:	4993      	ldr	r1, [pc, #588]	; (8008bc4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8008976:	4313      	orrs	r3, r2
 8008978:	654b      	str	r3, [r1, #84]	; 0x54
 800897a:	e001      	b.n	8008980 <HAL_RCCEx_PeriphCLKConfig+0x860>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800897c:	7dfb      	ldrb	r3, [r7, #23]
 800897e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	f003 0302 	and.w	r3, r3, #2
 8008988:	2b00      	cmp	r3, #0
 800898a:	d038      	beq.n	80089fe <HAL_RCCEx_PeriphCLKConfig+0x8de>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008990:	2b05      	cmp	r3, #5
 8008992:	d821      	bhi.n	80089d8 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 8008994:	a201      	add	r2, pc, #4	; (adr r2, 800899c <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 8008996:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800899a:	bf00      	nop
 800899c:	080089df 	.word	0x080089df
 80089a0:	080089b5 	.word	0x080089b5
 80089a4:	080089c7 	.word	0x080089c7
 80089a8:	080089df 	.word	0x080089df
 80089ac:	080089df 	.word	0x080089df
 80089b0:	080089df 	.word	0x080089df
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	3304      	adds	r3, #4
 80089b8:	2101      	movs	r1, #1
 80089ba:	4618      	mov	r0, r3
 80089bc:	f000 fdb4 	bl	8009528 <RCCEx_PLL2_Config>
 80089c0:	4603      	mov	r3, r0
 80089c2:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80089c4:	e00c      	b.n	80089e0 <HAL_RCCEx_PeriphCLKConfig+0x8c0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	3324      	adds	r3, #36	; 0x24
 80089ca:	2101      	movs	r1, #1
 80089cc:	4618      	mov	r0, r3
 80089ce:	f000 fe5d 	bl	800968c <RCCEx_PLL3_Config>
 80089d2:	4603      	mov	r3, r0
 80089d4:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80089d6:	e003      	b.n	80089e0 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80089d8:	2301      	movs	r3, #1
 80089da:	75fb      	strb	r3, [r7, #23]
      break;
 80089dc:	e000      	b.n	80089e0 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      break;
 80089de:	bf00      	nop
    }

    if(ret == HAL_OK)
 80089e0:	7dfb      	ldrb	r3, [r7, #23]
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d109      	bne.n	80089fa <HAL_RCCEx_PeriphCLKConfig+0x8da>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80089e6:	4b77      	ldr	r3, [pc, #476]	; (8008bc4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80089e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80089ea:	f023 0207 	bic.w	r2, r3, #7
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80089f2:	4974      	ldr	r1, [pc, #464]	; (8008bc4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80089f4:	4313      	orrs	r3, r2
 80089f6:	654b      	str	r3, [r1, #84]	; 0x54
 80089f8:	e001      	b.n	80089fe <HAL_RCCEx_PeriphCLKConfig+0x8de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80089fa:	7dfb      	ldrb	r3, [r7, #23]
 80089fc:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	f003 0304 	and.w	r3, r3, #4
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d03a      	beq.n	8008a80 <HAL_RCCEx_PeriphCLKConfig+0x960>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008a10:	2b05      	cmp	r3, #5
 8008a12:	d821      	bhi.n	8008a58 <HAL_RCCEx_PeriphCLKConfig+0x938>
 8008a14:	a201      	add	r2, pc, #4	; (adr r2, 8008a1c <HAL_RCCEx_PeriphCLKConfig+0x8fc>)
 8008a16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a1a:	bf00      	nop
 8008a1c:	08008a5f 	.word	0x08008a5f
 8008a20:	08008a35 	.word	0x08008a35
 8008a24:	08008a47 	.word	0x08008a47
 8008a28:	08008a5f 	.word	0x08008a5f
 8008a2c:	08008a5f 	.word	0x08008a5f
 8008a30:	08008a5f 	.word	0x08008a5f
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	3304      	adds	r3, #4
 8008a38:	2101      	movs	r1, #1
 8008a3a:	4618      	mov	r0, r3
 8008a3c:	f000 fd74 	bl	8009528 <RCCEx_PLL2_Config>
 8008a40:	4603      	mov	r3, r0
 8008a42:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8008a44:	e00c      	b.n	8008a60 <HAL_RCCEx_PeriphCLKConfig+0x940>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	3324      	adds	r3, #36	; 0x24
 8008a4a:	2101      	movs	r1, #1
 8008a4c:	4618      	mov	r0, r3
 8008a4e:	f000 fe1d 	bl	800968c <RCCEx_PLL3_Config>
 8008a52:	4603      	mov	r3, r0
 8008a54:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8008a56:	e003      	b.n	8008a60 <HAL_RCCEx_PeriphCLKConfig+0x940>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008a58:	2301      	movs	r3, #1
 8008a5a:	75fb      	strb	r3, [r7, #23]
      break;
 8008a5c:	e000      	b.n	8008a60 <HAL_RCCEx_PeriphCLKConfig+0x940>
      break;
 8008a5e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008a60:	7dfb      	ldrb	r3, [r7, #23]
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d10a      	bne.n	8008a7c <HAL_RCCEx_PeriphCLKConfig+0x95c>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008a66:	4b57      	ldr	r3, [pc, #348]	; (8008bc4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8008a68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008a6a:	f023 0207 	bic.w	r2, r3, #7
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008a74:	4953      	ldr	r1, [pc, #332]	; (8008bc4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8008a76:	4313      	orrs	r3, r2
 8008a78:	658b      	str	r3, [r1, #88]	; 0x58
 8008a7a:	e001      	b.n	8008a80 <HAL_RCCEx_PeriphCLKConfig+0x960>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008a7c:	7dfb      	ldrb	r3, [r7, #23]
 8008a7e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	f003 0320 	and.w	r3, r3, #32
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d04b      	beq.n	8008b24 <HAL_RCCEx_PeriphCLKConfig+0xa04>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008a92:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008a96:	d02e      	beq.n	8008af6 <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8008a98:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008a9c:	d828      	bhi.n	8008af0 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8008a9e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008aa2:	d02a      	beq.n	8008afa <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8008aa4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008aa8:	d822      	bhi.n	8008af0 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8008aaa:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8008aae:	d026      	beq.n	8008afe <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8008ab0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8008ab4:	d81c      	bhi.n	8008af0 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8008ab6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008aba:	d010      	beq.n	8008ade <HAL_RCCEx_PeriphCLKConfig+0x9be>
 8008abc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008ac0:	d816      	bhi.n	8008af0 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d01d      	beq.n	8008b02 <HAL_RCCEx_PeriphCLKConfig+0x9e2>
 8008ac6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008aca:	d111      	bne.n	8008af0 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	3304      	adds	r3, #4
 8008ad0:	2100      	movs	r1, #0
 8008ad2:	4618      	mov	r0, r3
 8008ad4:	f000 fd28 	bl	8009528 <RCCEx_PLL2_Config>
 8008ad8:	4603      	mov	r3, r0
 8008ada:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8008adc:	e012      	b.n	8008b04 <HAL_RCCEx_PeriphCLKConfig+0x9e4>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	3324      	adds	r3, #36	; 0x24
 8008ae2:	2102      	movs	r1, #2
 8008ae4:	4618      	mov	r0, r3
 8008ae6:	f000 fdd1 	bl	800968c <RCCEx_PLL3_Config>
 8008aea:	4603      	mov	r3, r0
 8008aec:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8008aee:	e009      	b.n	8008b04 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008af0:	2301      	movs	r3, #1
 8008af2:	75fb      	strb	r3, [r7, #23]
      break;
 8008af4:	e006      	b.n	8008b04 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8008af6:	bf00      	nop
 8008af8:	e004      	b.n	8008b04 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8008afa:	bf00      	nop
 8008afc:	e002      	b.n	8008b04 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8008afe:	bf00      	nop
 8008b00:	e000      	b.n	8008b04 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8008b02:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008b04:	7dfb      	ldrb	r3, [r7, #23]
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d10a      	bne.n	8008b20 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008b0a:	4b2e      	ldr	r3, [pc, #184]	; (8008bc4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8008b0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b0e:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008b18:	492a      	ldr	r1, [pc, #168]	; (8008bc4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8008b1a:	4313      	orrs	r3, r2
 8008b1c:	654b      	str	r3, [r1, #84]	; 0x54
 8008b1e:	e001      	b.n	8008b24 <HAL_RCCEx_PeriphCLKConfig+0xa04>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008b20:	7dfb      	ldrb	r3, [r7, #23]
 8008b22:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d04d      	beq.n	8008bcc <HAL_RCCEx_PeriphCLKConfig+0xaac>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008b36:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8008b3a:	d02e      	beq.n	8008b9a <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8008b3c:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8008b40:	d828      	bhi.n	8008b94 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8008b42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008b46:	d02a      	beq.n	8008b9e <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8008b48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008b4c:	d822      	bhi.n	8008b94 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8008b4e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008b52:	d026      	beq.n	8008ba2 <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8008b54:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008b58:	d81c      	bhi.n	8008b94 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8008b5a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008b5e:	d010      	beq.n	8008b82 <HAL_RCCEx_PeriphCLKConfig+0xa62>
 8008b60:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008b64:	d816      	bhi.n	8008b94 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d01d      	beq.n	8008ba6 <HAL_RCCEx_PeriphCLKConfig+0xa86>
 8008b6a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008b6e:	d111      	bne.n	8008b94 <HAL_RCCEx_PeriphCLKConfig+0xa74>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	3304      	adds	r3, #4
 8008b74:	2100      	movs	r1, #0
 8008b76:	4618      	mov	r0, r3
 8008b78:	f000 fcd6 	bl	8009528 <RCCEx_PLL2_Config>
 8008b7c:	4603      	mov	r3, r0
 8008b7e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8008b80:	e012      	b.n	8008ba8 <HAL_RCCEx_PeriphCLKConfig+0xa88>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	3324      	adds	r3, #36	; 0x24
 8008b86:	2102      	movs	r1, #2
 8008b88:	4618      	mov	r0, r3
 8008b8a:	f000 fd7f 	bl	800968c <RCCEx_PLL3_Config>
 8008b8e:	4603      	mov	r3, r0
 8008b90:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8008b92:	e009      	b.n	8008ba8 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008b94:	2301      	movs	r3, #1
 8008b96:	75fb      	strb	r3, [r7, #23]
      break;
 8008b98:	e006      	b.n	8008ba8 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8008b9a:	bf00      	nop
 8008b9c:	e004      	b.n	8008ba8 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8008b9e:	bf00      	nop
 8008ba0:	e002      	b.n	8008ba8 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8008ba2:	bf00      	nop
 8008ba4:	e000      	b.n	8008ba8 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8008ba6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008ba8:	7dfb      	ldrb	r3, [r7, #23]
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d10c      	bne.n	8008bc8 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8008bae:	4b05      	ldr	r3, [pc, #20]	; (8008bc4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8008bb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008bb2:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008bbc:	4901      	ldr	r1, [pc, #4]	; (8008bc4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8008bbe:	4313      	orrs	r3, r2
 8008bc0:	658b      	str	r3, [r1, #88]	; 0x58
 8008bc2:	e003      	b.n	8008bcc <HAL_RCCEx_PeriphCLKConfig+0xaac>
 8008bc4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008bc8:	7dfb      	ldrb	r3, [r7, #23]
 8008bca:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d04b      	beq.n	8008c70 <HAL_RCCEx_PeriphCLKConfig+0xb50>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008bde:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8008be2:	d02e      	beq.n	8008c42 <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8008be4:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8008be8:	d828      	bhi.n	8008c3c <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8008bea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008bee:	d02a      	beq.n	8008c46 <HAL_RCCEx_PeriphCLKConfig+0xb26>
 8008bf0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008bf4:	d822      	bhi.n	8008c3c <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8008bf6:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8008bfa:	d026      	beq.n	8008c4a <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 8008bfc:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8008c00:	d81c      	bhi.n	8008c3c <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8008c02:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008c06:	d010      	beq.n	8008c2a <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 8008c08:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008c0c:	d816      	bhi.n	8008c3c <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d01d      	beq.n	8008c4e <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 8008c12:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008c16:	d111      	bne.n	8008c3c <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	3304      	adds	r3, #4
 8008c1c:	2100      	movs	r1, #0
 8008c1e:	4618      	mov	r0, r3
 8008c20:	f000 fc82 	bl	8009528 <RCCEx_PLL2_Config>
 8008c24:	4603      	mov	r3, r0
 8008c26:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8008c28:	e012      	b.n	8008c50 <HAL_RCCEx_PeriphCLKConfig+0xb30>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	3324      	adds	r3, #36	; 0x24
 8008c2e:	2102      	movs	r1, #2
 8008c30:	4618      	mov	r0, r3
 8008c32:	f000 fd2b 	bl	800968c <RCCEx_PLL3_Config>
 8008c36:	4603      	mov	r3, r0
 8008c38:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8008c3a:	e009      	b.n	8008c50 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008c3c:	2301      	movs	r3, #1
 8008c3e:	75fb      	strb	r3, [r7, #23]
      break;
 8008c40:	e006      	b.n	8008c50 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8008c42:	bf00      	nop
 8008c44:	e004      	b.n	8008c50 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8008c46:	bf00      	nop
 8008c48:	e002      	b.n	8008c50 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8008c4a:	bf00      	nop
 8008c4c:	e000      	b.n	8008c50 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8008c4e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008c50:	7dfb      	ldrb	r3, [r7, #23]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d10a      	bne.n	8008c6c <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8008c56:	4b9d      	ldr	r3, [pc, #628]	; (8008ecc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008c58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008c5a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008c64:	4999      	ldr	r1, [pc, #612]	; (8008ecc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008c66:	4313      	orrs	r3, r2
 8008c68:	658b      	str	r3, [r1, #88]	; 0x58
 8008c6a:	e001      	b.n	8008c70 <HAL_RCCEx_PeriphCLKConfig+0xb50>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008c6c:	7dfb      	ldrb	r3, [r7, #23]
 8008c6e:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	f003 0308 	and.w	r3, r3, #8
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d01a      	beq.n	8008cb2 <HAL_RCCEx_PeriphCLKConfig+0xb92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008c82:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c86:	d10a      	bne.n	8008c9e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	3324      	adds	r3, #36	; 0x24
 8008c8c:	2102      	movs	r1, #2
 8008c8e:	4618      	mov	r0, r3
 8008c90:	f000 fcfc 	bl	800968c <RCCEx_PLL3_Config>
 8008c94:	4603      	mov	r3, r0
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d001      	beq.n	8008c9e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        {
          status = HAL_ERROR;
 8008c9a:	2301      	movs	r3, #1
 8008c9c:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8008c9e:	4b8b      	ldr	r3, [pc, #556]	; (8008ecc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008ca0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ca2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008cac:	4987      	ldr	r1, [pc, #540]	; (8008ecc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008cae:	4313      	orrs	r3, r2
 8008cb0:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	f003 0310 	and.w	r3, r3, #16
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d01a      	beq.n	8008cf4 <HAL_RCCEx_PeriphCLKConfig+0xbd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008cc4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008cc8:	d10a      	bne.n	8008ce0 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	3324      	adds	r3, #36	; 0x24
 8008cce:	2102      	movs	r1, #2
 8008cd0:	4618      	mov	r0, r3
 8008cd2:	f000 fcdb 	bl	800968c <RCCEx_PLL3_Config>
 8008cd6:	4603      	mov	r3, r0
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d001      	beq.n	8008ce0 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
      {
        status = HAL_ERROR;
 8008cdc:	2301      	movs	r3, #1
 8008cde:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008ce0:	4b7a      	ldr	r3, [pc, #488]	; (8008ecc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008ce2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008ce4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008cee:	4977      	ldr	r1, [pc, #476]	; (8008ecc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008cf0:	4313      	orrs	r3, r2
 8008cf2:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d034      	beq.n	8008d6a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8008d06:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008d0a:	d01d      	beq.n	8008d48 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8008d0c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008d10:	d817      	bhi.n	8008d42 <HAL_RCCEx_PeriphCLKConfig+0xc22>
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d003      	beq.n	8008d1e <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8008d16:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008d1a:	d009      	beq.n	8008d30 <HAL_RCCEx_PeriphCLKConfig+0xc10>
 8008d1c:	e011      	b.n	8008d42 <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	3304      	adds	r3, #4
 8008d22:	2100      	movs	r1, #0
 8008d24:	4618      	mov	r0, r3
 8008d26:	f000 fbff 	bl	8009528 <RCCEx_PLL2_Config>
 8008d2a:	4603      	mov	r3, r0
 8008d2c:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8008d2e:	e00c      	b.n	8008d4a <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	3324      	adds	r3, #36	; 0x24
 8008d34:	2102      	movs	r1, #2
 8008d36:	4618      	mov	r0, r3
 8008d38:	f000 fca8 	bl	800968c <RCCEx_PLL3_Config>
 8008d3c:	4603      	mov	r3, r0
 8008d3e:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8008d40:	e003      	b.n	8008d4a <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008d42:	2301      	movs	r3, #1
 8008d44:	75fb      	strb	r3, [r7, #23]
      break;
 8008d46:	e000      	b.n	8008d4a <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 8008d48:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008d4a:	7dfb      	ldrb	r3, [r7, #23]
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d10a      	bne.n	8008d66 <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008d50:	4b5e      	ldr	r3, [pc, #376]	; (8008ecc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008d52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008d54:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8008d5e:	495b      	ldr	r1, [pc, #364]	; (8008ecc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008d60:	4313      	orrs	r3, r2
 8008d62:	658b      	str	r3, [r1, #88]	; 0x58
 8008d64:	e001      	b.n	8008d6a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008d66:	7dfb      	ldrb	r3, [r7, #23]
 8008d68:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d033      	beq.n	8008dde <HAL_RCCEx_PeriphCLKConfig+0xcbe>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008d7c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008d80:	d01c      	beq.n	8008dbc <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 8008d82:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008d86:	d816      	bhi.n	8008db6 <HAL_RCCEx_PeriphCLKConfig+0xc96>
 8008d88:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008d8c:	d003      	beq.n	8008d96 <HAL_RCCEx_PeriphCLKConfig+0xc76>
 8008d8e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008d92:	d007      	beq.n	8008da4 <HAL_RCCEx_PeriphCLKConfig+0xc84>
 8008d94:	e00f      	b.n	8008db6 <HAL_RCCEx_PeriphCLKConfig+0xc96>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008d96:	4b4d      	ldr	r3, [pc, #308]	; (8008ecc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008d98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d9a:	4a4c      	ldr	r2, [pc, #304]	; (8008ecc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008d9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008da0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8008da2:	e00c      	b.n	8008dbe <HAL_RCCEx_PeriphCLKConfig+0xc9e>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	3324      	adds	r3, #36	; 0x24
 8008da8:	2101      	movs	r1, #1
 8008daa:	4618      	mov	r0, r3
 8008dac:	f000 fc6e 	bl	800968c <RCCEx_PLL3_Config>
 8008db0:	4603      	mov	r3, r0
 8008db2:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8008db4:	e003      	b.n	8008dbe <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008db6:	2301      	movs	r3, #1
 8008db8:	75fb      	strb	r3, [r7, #23]
      break;
 8008dba:	e000      	b.n	8008dbe <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      break;
 8008dbc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008dbe:	7dfb      	ldrb	r3, [r7, #23]
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d10a      	bne.n	8008dda <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008dc4:	4b41      	ldr	r3, [pc, #260]	; (8008ecc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008dc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008dc8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008dd2:	493e      	ldr	r1, [pc, #248]	; (8008ecc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008dd4:	4313      	orrs	r3, r2
 8008dd6:	654b      	str	r3, [r1, #84]	; 0x54
 8008dd8:	e001      	b.n	8008dde <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008dda:	7dfb      	ldrb	r3, [r7, #23]
 8008ddc:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d029      	beq.n	8008e3e <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d003      	beq.n	8008dfa <HAL_RCCEx_PeriphCLKConfig+0xcda>
 8008df2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008df6:	d007      	beq.n	8008e08 <HAL_RCCEx_PeriphCLKConfig+0xce8>
 8008df8:	e00f      	b.n	8008e1a <HAL_RCCEx_PeriphCLKConfig+0xcfa>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008dfa:	4b34      	ldr	r3, [pc, #208]	; (8008ecc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008dfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008dfe:	4a33      	ldr	r2, [pc, #204]	; (8008ecc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008e00:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008e04:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8008e06:	e00b      	b.n	8008e20 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	3304      	adds	r3, #4
 8008e0c:	2102      	movs	r1, #2
 8008e0e:	4618      	mov	r0, r3
 8008e10:	f000 fb8a 	bl	8009528 <RCCEx_PLL2_Config>
 8008e14:	4603      	mov	r3, r0
 8008e16:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8008e18:	e002      	b.n	8008e20 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    default:
      ret = HAL_ERROR;
 8008e1a:	2301      	movs	r3, #1
 8008e1c:	75fb      	strb	r3, [r7, #23]
      break;
 8008e1e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008e20:	7dfb      	ldrb	r3, [r7, #23]
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d109      	bne.n	8008e3a <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8008e26:	4b29      	ldr	r3, [pc, #164]	; (8008ecc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008e28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008e2a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008e32:	4926      	ldr	r1, [pc, #152]	; (8008ecc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008e34:	4313      	orrs	r3, r2
 8008e36:	64cb      	str	r3, [r1, #76]	; 0x4c
 8008e38:	e001      	b.n	8008e3e <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008e3a:	7dfb      	ldrb	r3, [r7, #23]
 8008e3c:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d00a      	beq.n	8008e60 <HAL_RCCEx_PeriphCLKConfig+0xd40>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	3324      	adds	r3, #36	; 0x24
 8008e4e:	2102      	movs	r1, #2
 8008e50:	4618      	mov	r0, r3
 8008e52:	f000 fc1b 	bl	800968c <RCCEx_PLL3_Config>
 8008e56:	4603      	mov	r3, r0
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d001      	beq.n	8008e60 <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      status=HAL_ERROR;
 8008e5c:	2301      	movs	r3, #1
 8008e5e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d033      	beq.n	8008ed4 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
  {

    switch(PeriphClkInit->RngClockSelection)
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008e70:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008e74:	d017      	beq.n	8008ea6 <HAL_RCCEx_PeriphCLKConfig+0xd86>
 8008e76:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008e7a:	d811      	bhi.n	8008ea0 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8008e7c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008e80:	d013      	beq.n	8008eaa <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 8008e82:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008e86:	d80b      	bhi.n	8008ea0 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d010      	beq.n	8008eae <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 8008e8c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008e90:	d106      	bne.n	8008ea0 <HAL_RCCEx_PeriphCLKConfig+0xd80>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008e92:	4b0e      	ldr	r3, [pc, #56]	; (8008ecc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008e94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e96:	4a0d      	ldr	r2, [pc, #52]	; (8008ecc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008e98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008e9c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8008e9e:	e007      	b.n	8008eb0 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008ea0:	2301      	movs	r3, #1
 8008ea2:	75fb      	strb	r3, [r7, #23]
      break;
 8008ea4:	e004      	b.n	8008eb0 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8008ea6:	bf00      	nop
 8008ea8:	e002      	b.n	8008eb0 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8008eaa:	bf00      	nop
 8008eac:	e000      	b.n	8008eb0 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8008eae:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008eb0:	7dfb      	ldrb	r3, [r7, #23]
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d10c      	bne.n	8008ed0 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008eb6:	4b05      	ldr	r3, [pc, #20]	; (8008ecc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008eb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008eba:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008ec2:	4902      	ldr	r1, [pc, #8]	; (8008ecc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8008ec4:	4313      	orrs	r3, r2
 8008ec6:	654b      	str	r3, [r1, #84]	; 0x54
 8008ec8:	e004      	b.n	8008ed4 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 8008eca:	bf00      	nop
 8008ecc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008ed0:	7dfb      	ldrb	r3, [r7, #23]
 8008ed2:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d008      	beq.n	8008ef2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8008ee0:	4b31      	ldr	r3, [pc, #196]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8008ee2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008ee4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008eec:	492e      	ldr	r1, [pc, #184]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8008eee:	4313      	orrs	r3, r2
 8008ef0:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d009      	beq.n	8008f12 <HAL_RCCEx_PeriphCLKConfig+0xdf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8008efe:	4b2a      	ldr	r3, [pc, #168]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8008f00:	691b      	ldr	r3, [r3, #16]
 8008f02:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8008f0c:	4926      	ldr	r1, [pc, #152]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8008f0e:	4313      	orrs	r3, r2
 8008f10:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d008      	beq.n	8008f30 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008f1e:	4b22      	ldr	r3, [pc, #136]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8008f20:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008f22:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008f2a:	491f      	ldr	r1, [pc, #124]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8008f2c:	4313      	orrs	r3, r2
 8008f2e:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d00d      	beq.n	8008f58 <HAL_RCCEx_PeriphCLKConfig+0xe38>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008f3c:	4b1a      	ldr	r3, [pc, #104]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8008f3e:	691b      	ldr	r3, [r3, #16]
 8008f40:	4a19      	ldr	r2, [pc, #100]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8008f42:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008f46:	6113      	str	r3, [r2, #16]
 8008f48:	4b17      	ldr	r3, [pc, #92]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8008f4a:	691a      	ldr	r2, [r3, #16]
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8008f52:	4915      	ldr	r1, [pc, #84]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8008f54:	4313      	orrs	r3, r2
 8008f56:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	da08      	bge.n	8008f72 <HAL_RCCEx_PeriphCLKConfig+0xe52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8008f60:	4b11      	ldr	r3, [pc, #68]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8008f62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008f64:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008f6c:	490e      	ldr	r1, [pc, #56]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8008f6e:	4313      	orrs	r3, r2
 8008f70:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d009      	beq.n	8008f92 <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008f7e:	4b0a      	ldr	r3, [pc, #40]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8008f80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008f82:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008f8c:	4906      	ldr	r1, [pc, #24]	; (8008fa8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8008f8e:	4313      	orrs	r3, r2
 8008f90:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8008f92:	7dbb      	ldrb	r3, [r7, #22]
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d101      	bne.n	8008f9c <HAL_RCCEx_PeriphCLKConfig+0xe7c>
  {
    return HAL_OK;
 8008f98:	2300      	movs	r3, #0
 8008f9a:	e000      	b.n	8008f9e <HAL_RCCEx_PeriphCLKConfig+0xe7e>
  }
  return HAL_ERROR;
 8008f9c:	2301      	movs	r3, #1
}
 8008f9e:	4618      	mov	r0, r3
 8008fa0:	3718      	adds	r7, #24
 8008fa2:	46bd      	mov	sp, r7
 8008fa4:	bd80      	pop	{r7, pc}
 8008fa6:	bf00      	nop
 8008fa8:	58024400 	.word	0x58024400

08008fac <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8008fac:	b580      	push	{r7, lr}
 8008fae:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8008fb0:	f7ff f85a 	bl	8008068 <HAL_RCC_GetHCLKFreq>
 8008fb4:	4602      	mov	r2, r0
 8008fb6:	4b06      	ldr	r3, [pc, #24]	; (8008fd0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8008fb8:	6a1b      	ldr	r3, [r3, #32]
 8008fba:	091b      	lsrs	r3, r3, #4
 8008fbc:	f003 0307 	and.w	r3, r3, #7
 8008fc0:	4904      	ldr	r1, [pc, #16]	; (8008fd4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8008fc2:	5ccb      	ldrb	r3, [r1, r3]
 8008fc4:	f003 031f 	and.w	r3, r3, #31
 8008fc8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8008fcc:	4618      	mov	r0, r3
 8008fce:	bd80      	pop	{r7, pc}
 8008fd0:	58024400 	.word	0x58024400
 8008fd4:	08011450 	.word	0x08011450

08008fd8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8008fd8:	b480      	push	{r7}
 8008fda:	b089      	sub	sp, #36	; 0x24
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008fe0:	4ba1      	ldr	r3, [pc, #644]	; (8009268 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008fe2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008fe4:	f003 0303 	and.w	r3, r3, #3
 8008fe8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8008fea:	4b9f      	ldr	r3, [pc, #636]	; (8009268 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008fec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008fee:	0b1b      	lsrs	r3, r3, #12
 8008ff0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008ff4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8008ff6:	4b9c      	ldr	r3, [pc, #624]	; (8009268 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008ff8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ffa:	091b      	lsrs	r3, r3, #4
 8008ffc:	f003 0301 	and.w	r3, r3, #1
 8009000:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8009002:	4b99      	ldr	r3, [pc, #612]	; (8009268 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009004:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009006:	08db      	lsrs	r3, r3, #3
 8009008:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800900c:	693a      	ldr	r2, [r7, #16]
 800900e:	fb02 f303 	mul.w	r3, r2, r3
 8009012:	ee07 3a90 	vmov	s15, r3
 8009016:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800901a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800901e:	697b      	ldr	r3, [r7, #20]
 8009020:	2b00      	cmp	r3, #0
 8009022:	f000 8111 	beq.w	8009248 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8009026:	69bb      	ldr	r3, [r7, #24]
 8009028:	2b02      	cmp	r3, #2
 800902a:	f000 8083 	beq.w	8009134 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800902e:	69bb      	ldr	r3, [r7, #24]
 8009030:	2b02      	cmp	r3, #2
 8009032:	f200 80a1 	bhi.w	8009178 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8009036:	69bb      	ldr	r3, [r7, #24]
 8009038:	2b00      	cmp	r3, #0
 800903a:	d003      	beq.n	8009044 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800903c:	69bb      	ldr	r3, [r7, #24]
 800903e:	2b01      	cmp	r3, #1
 8009040:	d056      	beq.n	80090f0 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8009042:	e099      	b.n	8009178 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009044:	4b88      	ldr	r3, [pc, #544]	; (8009268 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	f003 0320 	and.w	r3, r3, #32
 800904c:	2b00      	cmp	r3, #0
 800904e:	d02d      	beq.n	80090ac <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009050:	4b85      	ldr	r3, [pc, #532]	; (8009268 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	08db      	lsrs	r3, r3, #3
 8009056:	f003 0303 	and.w	r3, r3, #3
 800905a:	4a84      	ldr	r2, [pc, #528]	; (800926c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800905c:	fa22 f303 	lsr.w	r3, r2, r3
 8009060:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009062:	68bb      	ldr	r3, [r7, #8]
 8009064:	ee07 3a90 	vmov	s15, r3
 8009068:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800906c:	697b      	ldr	r3, [r7, #20]
 800906e:	ee07 3a90 	vmov	s15, r3
 8009072:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009076:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800907a:	4b7b      	ldr	r3, [pc, #492]	; (8009268 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800907c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800907e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009082:	ee07 3a90 	vmov	s15, r3
 8009086:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800908a:	ed97 6a03 	vldr	s12, [r7, #12]
 800908e:	eddf 5a78 	vldr	s11, [pc, #480]	; 8009270 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009092:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009096:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800909a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800909e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80090a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80090a6:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 80090aa:	e087      	b.n	80091bc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80090ac:	697b      	ldr	r3, [r7, #20]
 80090ae:	ee07 3a90 	vmov	s15, r3
 80090b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090b6:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8009274 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80090ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80090be:	4b6a      	ldr	r3, [pc, #424]	; (8009268 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80090c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80090c6:	ee07 3a90 	vmov	s15, r3
 80090ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80090ce:	ed97 6a03 	vldr	s12, [r7, #12]
 80090d2:	eddf 5a67 	vldr	s11, [pc, #412]	; 8009270 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80090d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80090da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80090de:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80090e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80090e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80090ea:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80090ee:	e065      	b.n	80091bc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80090f0:	697b      	ldr	r3, [r7, #20]
 80090f2:	ee07 3a90 	vmov	s15, r3
 80090f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090fa:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8009278 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80090fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009102:	4b59      	ldr	r3, [pc, #356]	; (8009268 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009104:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009106:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800910a:	ee07 3a90 	vmov	s15, r3
 800910e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009112:	ed97 6a03 	vldr	s12, [r7, #12]
 8009116:	eddf 5a56 	vldr	s11, [pc, #344]	; 8009270 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800911a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800911e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009122:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009126:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800912a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800912e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009132:	e043      	b.n	80091bc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009134:	697b      	ldr	r3, [r7, #20]
 8009136:	ee07 3a90 	vmov	s15, r3
 800913a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800913e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800927c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8009142:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009146:	4b48      	ldr	r3, [pc, #288]	; (8009268 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009148:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800914a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800914e:	ee07 3a90 	vmov	s15, r3
 8009152:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009156:	ed97 6a03 	vldr	s12, [r7, #12]
 800915a:	eddf 5a45 	vldr	s11, [pc, #276]	; 8009270 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800915e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009162:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009166:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800916a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800916e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009172:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009176:	e021      	b.n	80091bc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009178:	697b      	ldr	r3, [r7, #20]
 800917a:	ee07 3a90 	vmov	s15, r3
 800917e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009182:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8009278 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8009186:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800918a:	4b37      	ldr	r3, [pc, #220]	; (8009268 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800918c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800918e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009192:	ee07 3a90 	vmov	s15, r3
 8009196:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800919a:	ed97 6a03 	vldr	s12, [r7, #12]
 800919e:	eddf 5a34 	vldr	s11, [pc, #208]	; 8009270 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80091a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80091a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80091aa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80091ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80091b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80091b6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80091ba:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 80091bc:	4b2a      	ldr	r3, [pc, #168]	; (8009268 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80091be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80091c0:	0a5b      	lsrs	r3, r3, #9
 80091c2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80091c6:	ee07 3a90 	vmov	s15, r3
 80091ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80091ce:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80091d2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80091d6:	edd7 6a07 	vldr	s13, [r7, #28]
 80091da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80091de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80091e2:	ee17 2a90 	vmov	r2, s15
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 80091ea:	4b1f      	ldr	r3, [pc, #124]	; (8009268 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80091ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80091ee:	0c1b      	lsrs	r3, r3, #16
 80091f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80091f4:	ee07 3a90 	vmov	s15, r3
 80091f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80091fc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009200:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009204:	edd7 6a07 	vldr	s13, [r7, #28]
 8009208:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800920c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009210:	ee17 2a90 	vmov	r2, s15
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8009218:	4b13      	ldr	r3, [pc, #76]	; (8009268 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800921a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800921c:	0e1b      	lsrs	r3, r3, #24
 800921e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009222:	ee07 3a90 	vmov	s15, r3
 8009226:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800922a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800922e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009232:	edd7 6a07 	vldr	s13, [r7, #28]
 8009236:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800923a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800923e:	ee17 2a90 	vmov	r2, s15
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8009246:	e008      	b.n	800925a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	2200      	movs	r2, #0
 800924c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	2200      	movs	r2, #0
 8009252:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	2200      	movs	r2, #0
 8009258:	609a      	str	r2, [r3, #8]
}
 800925a:	bf00      	nop
 800925c:	3724      	adds	r7, #36	; 0x24
 800925e:	46bd      	mov	sp, r7
 8009260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009264:	4770      	bx	lr
 8009266:	bf00      	nop
 8009268:	58024400 	.word	0x58024400
 800926c:	03d09000 	.word	0x03d09000
 8009270:	46000000 	.word	0x46000000
 8009274:	4c742400 	.word	0x4c742400
 8009278:	4a742400 	.word	0x4a742400
 800927c:	4bbebc20 	.word	0x4bbebc20

08009280 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8009280:	b480      	push	{r7}
 8009282:	b089      	sub	sp, #36	; 0x24
 8009284:	af00      	add	r7, sp, #0
 8009286:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009288:	4ba1      	ldr	r3, [pc, #644]	; (8009510 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800928a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800928c:	f003 0303 	and.w	r3, r3, #3
 8009290:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8009292:	4b9f      	ldr	r3, [pc, #636]	; (8009510 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009294:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009296:	0d1b      	lsrs	r3, r3, #20
 8009298:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800929c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800929e:	4b9c      	ldr	r3, [pc, #624]	; (8009510 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80092a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092a2:	0a1b      	lsrs	r3, r3, #8
 80092a4:	f003 0301 	and.w	r3, r3, #1
 80092a8:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80092aa:	4b99      	ldr	r3, [pc, #612]	; (8009510 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80092ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80092ae:	08db      	lsrs	r3, r3, #3
 80092b0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80092b4:	693a      	ldr	r2, [r7, #16]
 80092b6:	fb02 f303 	mul.w	r3, r2, r3
 80092ba:	ee07 3a90 	vmov	s15, r3
 80092be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80092c2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80092c6:	697b      	ldr	r3, [r7, #20]
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	f000 8111 	beq.w	80094f0 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80092ce:	69bb      	ldr	r3, [r7, #24]
 80092d0:	2b02      	cmp	r3, #2
 80092d2:	f000 8083 	beq.w	80093dc <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80092d6:	69bb      	ldr	r3, [r7, #24]
 80092d8:	2b02      	cmp	r3, #2
 80092da:	f200 80a1 	bhi.w	8009420 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80092de:	69bb      	ldr	r3, [r7, #24]
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d003      	beq.n	80092ec <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80092e4:	69bb      	ldr	r3, [r7, #24]
 80092e6:	2b01      	cmp	r3, #1
 80092e8:	d056      	beq.n	8009398 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80092ea:	e099      	b.n	8009420 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80092ec:	4b88      	ldr	r3, [pc, #544]	; (8009510 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	f003 0320 	and.w	r3, r3, #32
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d02d      	beq.n	8009354 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80092f8:	4b85      	ldr	r3, [pc, #532]	; (8009510 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	08db      	lsrs	r3, r3, #3
 80092fe:	f003 0303 	and.w	r3, r3, #3
 8009302:	4a84      	ldr	r2, [pc, #528]	; (8009514 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8009304:	fa22 f303 	lsr.w	r3, r2, r3
 8009308:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800930a:	68bb      	ldr	r3, [r7, #8]
 800930c:	ee07 3a90 	vmov	s15, r3
 8009310:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009314:	697b      	ldr	r3, [r7, #20]
 8009316:	ee07 3a90 	vmov	s15, r3
 800931a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800931e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009322:	4b7b      	ldr	r3, [pc, #492]	; (8009510 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009326:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800932a:	ee07 3a90 	vmov	s15, r3
 800932e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009332:	ed97 6a03 	vldr	s12, [r7, #12]
 8009336:	eddf 5a78 	vldr	s11, [pc, #480]	; 8009518 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800933a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800933e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009342:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009346:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800934a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800934e:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8009352:	e087      	b.n	8009464 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009354:	697b      	ldr	r3, [r7, #20]
 8009356:	ee07 3a90 	vmov	s15, r3
 800935a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800935e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800951c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8009362:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009366:	4b6a      	ldr	r3, [pc, #424]	; (8009510 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800936a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800936e:	ee07 3a90 	vmov	s15, r3
 8009372:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009376:	ed97 6a03 	vldr	s12, [r7, #12]
 800937a:	eddf 5a67 	vldr	s11, [pc, #412]	; 8009518 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800937e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009382:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009386:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800938a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800938e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009392:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009396:	e065      	b.n	8009464 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009398:	697b      	ldr	r3, [r7, #20]
 800939a:	ee07 3a90 	vmov	s15, r3
 800939e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80093a2:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8009520 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80093a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80093aa:	4b59      	ldr	r3, [pc, #356]	; (8009510 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80093ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80093b2:	ee07 3a90 	vmov	s15, r3
 80093b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80093ba:	ed97 6a03 	vldr	s12, [r7, #12]
 80093be:	eddf 5a56 	vldr	s11, [pc, #344]	; 8009518 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80093c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80093c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80093ca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80093ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80093d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80093d6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80093da:	e043      	b.n	8009464 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80093dc:	697b      	ldr	r3, [r7, #20]
 80093de:	ee07 3a90 	vmov	s15, r3
 80093e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80093e6:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8009524 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80093ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80093ee:	4b48      	ldr	r3, [pc, #288]	; (8009510 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80093f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80093f6:	ee07 3a90 	vmov	s15, r3
 80093fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80093fe:	ed97 6a03 	vldr	s12, [r7, #12]
 8009402:	eddf 5a45 	vldr	s11, [pc, #276]	; 8009518 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009406:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800940a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800940e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009412:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009416:	ee67 7a27 	vmul.f32	s15, s14, s15
 800941a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800941e:	e021      	b.n	8009464 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009420:	697b      	ldr	r3, [r7, #20]
 8009422:	ee07 3a90 	vmov	s15, r3
 8009426:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800942a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8009520 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800942e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009432:	4b37      	ldr	r3, [pc, #220]	; (8009510 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009436:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800943a:	ee07 3a90 	vmov	s15, r3
 800943e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009442:	ed97 6a03 	vldr	s12, [r7, #12]
 8009446:	eddf 5a34 	vldr	s11, [pc, #208]	; 8009518 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800944a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800944e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009452:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009456:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800945a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800945e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009462:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8009464:	4b2a      	ldr	r3, [pc, #168]	; (8009510 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009466:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009468:	0a5b      	lsrs	r3, r3, #9
 800946a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800946e:	ee07 3a90 	vmov	s15, r3
 8009472:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009476:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800947a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800947e:	edd7 6a07 	vldr	s13, [r7, #28]
 8009482:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009486:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800948a:	ee17 2a90 	vmov	r2, s15
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8009492:	4b1f      	ldr	r3, [pc, #124]	; (8009510 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009496:	0c1b      	lsrs	r3, r3, #16
 8009498:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800949c:	ee07 3a90 	vmov	s15, r3
 80094a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80094a4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80094a8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80094ac:	edd7 6a07 	vldr	s13, [r7, #28]
 80094b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80094b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80094b8:	ee17 2a90 	vmov	r2, s15
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 80094c0:	4b13      	ldr	r3, [pc, #76]	; (8009510 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80094c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094c4:	0e1b      	lsrs	r3, r3, #24
 80094c6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80094ca:	ee07 3a90 	vmov	s15, r3
 80094ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80094d2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80094d6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80094da:	edd7 6a07 	vldr	s13, [r7, #28]
 80094de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80094e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80094e6:	ee17 2a90 	vmov	r2, s15
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80094ee:	e008      	b.n	8009502 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	2200      	movs	r2, #0
 80094f4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	2200      	movs	r2, #0
 80094fa:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	2200      	movs	r2, #0
 8009500:	609a      	str	r2, [r3, #8]
}
 8009502:	bf00      	nop
 8009504:	3724      	adds	r7, #36	; 0x24
 8009506:	46bd      	mov	sp, r7
 8009508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800950c:	4770      	bx	lr
 800950e:	bf00      	nop
 8009510:	58024400 	.word	0x58024400
 8009514:	03d09000 	.word	0x03d09000
 8009518:	46000000 	.word	0x46000000
 800951c:	4c742400 	.word	0x4c742400
 8009520:	4a742400 	.word	0x4a742400
 8009524:	4bbebc20 	.word	0x4bbebc20

08009528 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8009528:	b580      	push	{r7, lr}
 800952a:	b084      	sub	sp, #16
 800952c:	af00      	add	r7, sp, #0
 800952e:	6078      	str	r0, [r7, #4]
 8009530:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009532:	2300      	movs	r3, #0
 8009534:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009536:	4b53      	ldr	r3, [pc, #332]	; (8009684 <RCCEx_PLL2_Config+0x15c>)
 8009538:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800953a:	f003 0303 	and.w	r3, r3, #3
 800953e:	2b03      	cmp	r3, #3
 8009540:	d101      	bne.n	8009546 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8009542:	2301      	movs	r3, #1
 8009544:	e099      	b.n	800967a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8009546:	4b4f      	ldr	r3, [pc, #316]	; (8009684 <RCCEx_PLL2_Config+0x15c>)
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	4a4e      	ldr	r2, [pc, #312]	; (8009684 <RCCEx_PLL2_Config+0x15c>)
 800954c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8009550:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009552:	f7fc fd13 	bl	8005f7c <HAL_GetTick>
 8009556:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009558:	e008      	b.n	800956c <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800955a:	f7fc fd0f 	bl	8005f7c <HAL_GetTick>
 800955e:	4602      	mov	r2, r0
 8009560:	68bb      	ldr	r3, [r7, #8]
 8009562:	1ad3      	subs	r3, r2, r3
 8009564:	2b02      	cmp	r3, #2
 8009566:	d901      	bls.n	800956c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8009568:	2303      	movs	r3, #3
 800956a:	e086      	b.n	800967a <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800956c:	4b45      	ldr	r3, [pc, #276]	; (8009684 <RCCEx_PLL2_Config+0x15c>)
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009574:	2b00      	cmp	r3, #0
 8009576:	d1f0      	bne.n	800955a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8009578:	4b42      	ldr	r3, [pc, #264]	; (8009684 <RCCEx_PLL2_Config+0x15c>)
 800957a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800957c:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	031b      	lsls	r3, r3, #12
 8009586:	493f      	ldr	r1, [pc, #252]	; (8009684 <RCCEx_PLL2_Config+0x15c>)
 8009588:	4313      	orrs	r3, r2
 800958a:	628b      	str	r3, [r1, #40]	; 0x28
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	685b      	ldr	r3, [r3, #4]
 8009590:	3b01      	subs	r3, #1
 8009592:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	689b      	ldr	r3, [r3, #8]
 800959a:	3b01      	subs	r3, #1
 800959c:	025b      	lsls	r3, r3, #9
 800959e:	b29b      	uxth	r3, r3
 80095a0:	431a      	orrs	r2, r3
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	68db      	ldr	r3, [r3, #12]
 80095a6:	3b01      	subs	r3, #1
 80095a8:	041b      	lsls	r3, r3, #16
 80095aa:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80095ae:	431a      	orrs	r2, r3
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	691b      	ldr	r3, [r3, #16]
 80095b4:	3b01      	subs	r3, #1
 80095b6:	061b      	lsls	r3, r3, #24
 80095b8:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80095bc:	4931      	ldr	r1, [pc, #196]	; (8009684 <RCCEx_PLL2_Config+0x15c>)
 80095be:	4313      	orrs	r3, r2
 80095c0:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80095c2:	4b30      	ldr	r3, [pc, #192]	; (8009684 <RCCEx_PLL2_Config+0x15c>)
 80095c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095c6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	695b      	ldr	r3, [r3, #20]
 80095ce:	492d      	ldr	r1, [pc, #180]	; (8009684 <RCCEx_PLL2_Config+0x15c>)
 80095d0:	4313      	orrs	r3, r2
 80095d2:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80095d4:	4b2b      	ldr	r3, [pc, #172]	; (8009684 <RCCEx_PLL2_Config+0x15c>)
 80095d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095d8:	f023 0220 	bic.w	r2, r3, #32
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	699b      	ldr	r3, [r3, #24]
 80095e0:	4928      	ldr	r1, [pc, #160]	; (8009684 <RCCEx_PLL2_Config+0x15c>)
 80095e2:	4313      	orrs	r3, r2
 80095e4:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80095e6:	4b27      	ldr	r3, [pc, #156]	; (8009684 <RCCEx_PLL2_Config+0x15c>)
 80095e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095ea:	4a26      	ldr	r2, [pc, #152]	; (8009684 <RCCEx_PLL2_Config+0x15c>)
 80095ec:	f023 0310 	bic.w	r3, r3, #16
 80095f0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80095f2:	4b24      	ldr	r3, [pc, #144]	; (8009684 <RCCEx_PLL2_Config+0x15c>)
 80095f4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80095f6:	4b24      	ldr	r3, [pc, #144]	; (8009688 <RCCEx_PLL2_Config+0x160>)
 80095f8:	4013      	ands	r3, r2
 80095fa:	687a      	ldr	r2, [r7, #4]
 80095fc:	69d2      	ldr	r2, [r2, #28]
 80095fe:	00d2      	lsls	r2, r2, #3
 8009600:	4920      	ldr	r1, [pc, #128]	; (8009684 <RCCEx_PLL2_Config+0x15c>)
 8009602:	4313      	orrs	r3, r2
 8009604:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8009606:	4b1f      	ldr	r3, [pc, #124]	; (8009684 <RCCEx_PLL2_Config+0x15c>)
 8009608:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800960a:	4a1e      	ldr	r2, [pc, #120]	; (8009684 <RCCEx_PLL2_Config+0x15c>)
 800960c:	f043 0310 	orr.w	r3, r3, #16
 8009610:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8009612:	683b      	ldr	r3, [r7, #0]
 8009614:	2b00      	cmp	r3, #0
 8009616:	d106      	bne.n	8009626 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8009618:	4b1a      	ldr	r3, [pc, #104]	; (8009684 <RCCEx_PLL2_Config+0x15c>)
 800961a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800961c:	4a19      	ldr	r2, [pc, #100]	; (8009684 <RCCEx_PLL2_Config+0x15c>)
 800961e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009622:	62d3      	str	r3, [r2, #44]	; 0x2c
 8009624:	e00f      	b.n	8009646 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8009626:	683b      	ldr	r3, [r7, #0]
 8009628:	2b01      	cmp	r3, #1
 800962a:	d106      	bne.n	800963a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800962c:	4b15      	ldr	r3, [pc, #84]	; (8009684 <RCCEx_PLL2_Config+0x15c>)
 800962e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009630:	4a14      	ldr	r2, [pc, #80]	; (8009684 <RCCEx_PLL2_Config+0x15c>)
 8009632:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009636:	62d3      	str	r3, [r2, #44]	; 0x2c
 8009638:	e005      	b.n	8009646 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800963a:	4b12      	ldr	r3, [pc, #72]	; (8009684 <RCCEx_PLL2_Config+0x15c>)
 800963c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800963e:	4a11      	ldr	r2, [pc, #68]	; (8009684 <RCCEx_PLL2_Config+0x15c>)
 8009640:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009644:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8009646:	4b0f      	ldr	r3, [pc, #60]	; (8009684 <RCCEx_PLL2_Config+0x15c>)
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	4a0e      	ldr	r2, [pc, #56]	; (8009684 <RCCEx_PLL2_Config+0x15c>)
 800964c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8009650:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009652:	f7fc fc93 	bl	8005f7c <HAL_GetTick>
 8009656:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009658:	e008      	b.n	800966c <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800965a:	f7fc fc8f 	bl	8005f7c <HAL_GetTick>
 800965e:	4602      	mov	r2, r0
 8009660:	68bb      	ldr	r3, [r7, #8]
 8009662:	1ad3      	subs	r3, r2, r3
 8009664:	2b02      	cmp	r3, #2
 8009666:	d901      	bls.n	800966c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8009668:	2303      	movs	r3, #3
 800966a:	e006      	b.n	800967a <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800966c:	4b05      	ldr	r3, [pc, #20]	; (8009684 <RCCEx_PLL2_Config+0x15c>)
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009674:	2b00      	cmp	r3, #0
 8009676:	d0f0      	beq.n	800965a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8009678:	7bfb      	ldrb	r3, [r7, #15]
}
 800967a:	4618      	mov	r0, r3
 800967c:	3710      	adds	r7, #16
 800967e:	46bd      	mov	sp, r7
 8009680:	bd80      	pop	{r7, pc}
 8009682:	bf00      	nop
 8009684:	58024400 	.word	0x58024400
 8009688:	ffff0007 	.word	0xffff0007

0800968c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800968c:	b580      	push	{r7, lr}
 800968e:	b084      	sub	sp, #16
 8009690:	af00      	add	r7, sp, #0
 8009692:	6078      	str	r0, [r7, #4]
 8009694:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009696:	2300      	movs	r3, #0
 8009698:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800969a:	4b53      	ldr	r3, [pc, #332]	; (80097e8 <RCCEx_PLL3_Config+0x15c>)
 800969c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800969e:	f003 0303 	and.w	r3, r3, #3
 80096a2:	2b03      	cmp	r3, #3
 80096a4:	d101      	bne.n	80096aa <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80096a6:	2301      	movs	r3, #1
 80096a8:	e099      	b.n	80097de <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80096aa:	4b4f      	ldr	r3, [pc, #316]	; (80097e8 <RCCEx_PLL3_Config+0x15c>)
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	4a4e      	ldr	r2, [pc, #312]	; (80097e8 <RCCEx_PLL3_Config+0x15c>)
 80096b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80096b4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80096b6:	f7fc fc61 	bl	8005f7c <HAL_GetTick>
 80096ba:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80096bc:	e008      	b.n	80096d0 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80096be:	f7fc fc5d 	bl	8005f7c <HAL_GetTick>
 80096c2:	4602      	mov	r2, r0
 80096c4:	68bb      	ldr	r3, [r7, #8]
 80096c6:	1ad3      	subs	r3, r2, r3
 80096c8:	2b02      	cmp	r3, #2
 80096ca:	d901      	bls.n	80096d0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80096cc:	2303      	movs	r3, #3
 80096ce:	e086      	b.n	80097de <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80096d0:	4b45      	ldr	r3, [pc, #276]	; (80097e8 <RCCEx_PLL3_Config+0x15c>)
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d1f0      	bne.n	80096be <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80096dc:	4b42      	ldr	r3, [pc, #264]	; (80097e8 <RCCEx_PLL3_Config+0x15c>)
 80096de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80096e0:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	051b      	lsls	r3, r3, #20
 80096ea:	493f      	ldr	r1, [pc, #252]	; (80097e8 <RCCEx_PLL3_Config+0x15c>)
 80096ec:	4313      	orrs	r3, r2
 80096ee:	628b      	str	r3, [r1, #40]	; 0x28
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	685b      	ldr	r3, [r3, #4]
 80096f4:	3b01      	subs	r3, #1
 80096f6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	689b      	ldr	r3, [r3, #8]
 80096fe:	3b01      	subs	r3, #1
 8009700:	025b      	lsls	r3, r3, #9
 8009702:	b29b      	uxth	r3, r3
 8009704:	431a      	orrs	r2, r3
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	68db      	ldr	r3, [r3, #12]
 800970a:	3b01      	subs	r3, #1
 800970c:	041b      	lsls	r3, r3, #16
 800970e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8009712:	431a      	orrs	r2, r3
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	691b      	ldr	r3, [r3, #16]
 8009718:	3b01      	subs	r3, #1
 800971a:	061b      	lsls	r3, r3, #24
 800971c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8009720:	4931      	ldr	r1, [pc, #196]	; (80097e8 <RCCEx_PLL3_Config+0x15c>)
 8009722:	4313      	orrs	r3, r2
 8009724:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8009726:	4b30      	ldr	r3, [pc, #192]	; (80097e8 <RCCEx_PLL3_Config+0x15c>)
 8009728:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800972a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	695b      	ldr	r3, [r3, #20]
 8009732:	492d      	ldr	r1, [pc, #180]	; (80097e8 <RCCEx_PLL3_Config+0x15c>)
 8009734:	4313      	orrs	r3, r2
 8009736:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8009738:	4b2b      	ldr	r3, [pc, #172]	; (80097e8 <RCCEx_PLL3_Config+0x15c>)
 800973a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800973c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	699b      	ldr	r3, [r3, #24]
 8009744:	4928      	ldr	r1, [pc, #160]	; (80097e8 <RCCEx_PLL3_Config+0x15c>)
 8009746:	4313      	orrs	r3, r2
 8009748:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800974a:	4b27      	ldr	r3, [pc, #156]	; (80097e8 <RCCEx_PLL3_Config+0x15c>)
 800974c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800974e:	4a26      	ldr	r2, [pc, #152]	; (80097e8 <RCCEx_PLL3_Config+0x15c>)
 8009750:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009754:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8009756:	4b24      	ldr	r3, [pc, #144]	; (80097e8 <RCCEx_PLL3_Config+0x15c>)
 8009758:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800975a:	4b24      	ldr	r3, [pc, #144]	; (80097ec <RCCEx_PLL3_Config+0x160>)
 800975c:	4013      	ands	r3, r2
 800975e:	687a      	ldr	r2, [r7, #4]
 8009760:	69d2      	ldr	r2, [r2, #28]
 8009762:	00d2      	lsls	r2, r2, #3
 8009764:	4920      	ldr	r1, [pc, #128]	; (80097e8 <RCCEx_PLL3_Config+0x15c>)
 8009766:	4313      	orrs	r3, r2
 8009768:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800976a:	4b1f      	ldr	r3, [pc, #124]	; (80097e8 <RCCEx_PLL3_Config+0x15c>)
 800976c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800976e:	4a1e      	ldr	r2, [pc, #120]	; (80097e8 <RCCEx_PLL3_Config+0x15c>)
 8009770:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009774:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8009776:	683b      	ldr	r3, [r7, #0]
 8009778:	2b00      	cmp	r3, #0
 800977a:	d106      	bne.n	800978a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800977c:	4b1a      	ldr	r3, [pc, #104]	; (80097e8 <RCCEx_PLL3_Config+0x15c>)
 800977e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009780:	4a19      	ldr	r2, [pc, #100]	; (80097e8 <RCCEx_PLL3_Config+0x15c>)
 8009782:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8009786:	62d3      	str	r3, [r2, #44]	; 0x2c
 8009788:	e00f      	b.n	80097aa <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800978a:	683b      	ldr	r3, [r7, #0]
 800978c:	2b01      	cmp	r3, #1
 800978e:	d106      	bne.n	800979e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8009790:	4b15      	ldr	r3, [pc, #84]	; (80097e8 <RCCEx_PLL3_Config+0x15c>)
 8009792:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009794:	4a14      	ldr	r2, [pc, #80]	; (80097e8 <RCCEx_PLL3_Config+0x15c>)
 8009796:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800979a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800979c:	e005      	b.n	80097aa <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800979e:	4b12      	ldr	r3, [pc, #72]	; (80097e8 <RCCEx_PLL3_Config+0x15c>)
 80097a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097a2:	4a11      	ldr	r2, [pc, #68]	; (80097e8 <RCCEx_PLL3_Config+0x15c>)
 80097a4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80097a8:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80097aa:	4b0f      	ldr	r3, [pc, #60]	; (80097e8 <RCCEx_PLL3_Config+0x15c>)
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	4a0e      	ldr	r2, [pc, #56]	; (80097e8 <RCCEx_PLL3_Config+0x15c>)
 80097b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80097b4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80097b6:	f7fc fbe1 	bl	8005f7c <HAL_GetTick>
 80097ba:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80097bc:	e008      	b.n	80097d0 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80097be:	f7fc fbdd 	bl	8005f7c <HAL_GetTick>
 80097c2:	4602      	mov	r2, r0
 80097c4:	68bb      	ldr	r3, [r7, #8]
 80097c6:	1ad3      	subs	r3, r2, r3
 80097c8:	2b02      	cmp	r3, #2
 80097ca:	d901      	bls.n	80097d0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80097cc:	2303      	movs	r3, #3
 80097ce:	e006      	b.n	80097de <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80097d0:	4b05      	ldr	r3, [pc, #20]	; (80097e8 <RCCEx_PLL3_Config+0x15c>)
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d0f0      	beq.n	80097be <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80097dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80097de:	4618      	mov	r0, r3
 80097e0:	3710      	adds	r7, #16
 80097e2:	46bd      	mov	sp, r7
 80097e4:	bd80      	pop	{r7, pc}
 80097e6:	bf00      	nop
 80097e8:	58024400 	.word	0x58024400
 80097ec:	ffff0007 	.word	0xffff0007

080097f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80097f0:	b580      	push	{r7, lr}
 80097f2:	b082      	sub	sp, #8
 80097f4:	af00      	add	r7, sp, #0
 80097f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d101      	bne.n	8009802 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80097fe:	2301      	movs	r3, #1
 8009800:	e049      	b.n	8009896 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009808:	b2db      	uxtb	r3, r3
 800980a:	2b00      	cmp	r3, #0
 800980c:	d106      	bne.n	800981c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	2200      	movs	r2, #0
 8009812:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009816:	6878      	ldr	r0, [r7, #4]
 8009818:	f7fa fa1a 	bl	8003c50 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	2202      	movs	r2, #2
 8009820:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	681a      	ldr	r2, [r3, #0]
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	3304      	adds	r3, #4
 800982c:	4619      	mov	r1, r3
 800982e:	4610      	mov	r0, r2
 8009830:	f001 f982 	bl	800ab38 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	2201      	movs	r2, #1
 8009838:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	2201      	movs	r2, #1
 8009840:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	2201      	movs	r2, #1
 8009848:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	2201      	movs	r2, #1
 8009850:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	2201      	movs	r2, #1
 8009858:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	2201      	movs	r2, #1
 8009860:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	2201      	movs	r2, #1
 8009868:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	2201      	movs	r2, #1
 8009870:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	2201      	movs	r2, #1
 8009878:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	2201      	movs	r2, #1
 8009880:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	2201      	movs	r2, #1
 8009888:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	2201      	movs	r2, #1
 8009890:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009894:	2300      	movs	r3, #0
}
 8009896:	4618      	mov	r0, r3
 8009898:	3708      	adds	r7, #8
 800989a:	46bd      	mov	sp, r7
 800989c:	bd80      	pop	{r7, pc}
	...

080098a0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80098a0:	b480      	push	{r7}
 80098a2:	b085      	sub	sp, #20
 80098a4:	af00      	add	r7, sp, #0
 80098a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80098ae:	b2db      	uxtb	r3, r3
 80098b0:	2b01      	cmp	r3, #1
 80098b2:	d001      	beq.n	80098b8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80098b4:	2301      	movs	r3, #1
 80098b6:	e04c      	b.n	8009952 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	2202      	movs	r2, #2
 80098bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	4a26      	ldr	r2, [pc, #152]	; (8009960 <HAL_TIM_Base_Start+0xc0>)
 80098c6:	4293      	cmp	r3, r2
 80098c8:	d022      	beq.n	8009910 <HAL_TIM_Base_Start+0x70>
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80098d2:	d01d      	beq.n	8009910 <HAL_TIM_Base_Start+0x70>
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	4a22      	ldr	r2, [pc, #136]	; (8009964 <HAL_TIM_Base_Start+0xc4>)
 80098da:	4293      	cmp	r3, r2
 80098dc:	d018      	beq.n	8009910 <HAL_TIM_Base_Start+0x70>
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	4a21      	ldr	r2, [pc, #132]	; (8009968 <HAL_TIM_Base_Start+0xc8>)
 80098e4:	4293      	cmp	r3, r2
 80098e6:	d013      	beq.n	8009910 <HAL_TIM_Base_Start+0x70>
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	4a1f      	ldr	r2, [pc, #124]	; (800996c <HAL_TIM_Base_Start+0xcc>)
 80098ee:	4293      	cmp	r3, r2
 80098f0:	d00e      	beq.n	8009910 <HAL_TIM_Base_Start+0x70>
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	4a1e      	ldr	r2, [pc, #120]	; (8009970 <HAL_TIM_Base_Start+0xd0>)
 80098f8:	4293      	cmp	r3, r2
 80098fa:	d009      	beq.n	8009910 <HAL_TIM_Base_Start+0x70>
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	4a1c      	ldr	r2, [pc, #112]	; (8009974 <HAL_TIM_Base_Start+0xd4>)
 8009902:	4293      	cmp	r3, r2
 8009904:	d004      	beq.n	8009910 <HAL_TIM_Base_Start+0x70>
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	4a1b      	ldr	r2, [pc, #108]	; (8009978 <HAL_TIM_Base_Start+0xd8>)
 800990c:	4293      	cmp	r3, r2
 800990e:	d115      	bne.n	800993c <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	689a      	ldr	r2, [r3, #8]
 8009916:	4b19      	ldr	r3, [pc, #100]	; (800997c <HAL_TIM_Base_Start+0xdc>)
 8009918:	4013      	ands	r3, r2
 800991a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	2b06      	cmp	r3, #6
 8009920:	d015      	beq.n	800994e <HAL_TIM_Base_Start+0xae>
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009928:	d011      	beq.n	800994e <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	681a      	ldr	r2, [r3, #0]
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	f042 0201 	orr.w	r2, r2, #1
 8009938:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800993a:	e008      	b.n	800994e <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	681a      	ldr	r2, [r3, #0]
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	f042 0201 	orr.w	r2, r2, #1
 800994a:	601a      	str	r2, [r3, #0]
 800994c:	e000      	b.n	8009950 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800994e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009950:	2300      	movs	r3, #0
}
 8009952:	4618      	mov	r0, r3
 8009954:	3714      	adds	r7, #20
 8009956:	46bd      	mov	sp, r7
 8009958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800995c:	4770      	bx	lr
 800995e:	bf00      	nop
 8009960:	40010000 	.word	0x40010000
 8009964:	40000400 	.word	0x40000400
 8009968:	40000800 	.word	0x40000800
 800996c:	40000c00 	.word	0x40000c00
 8009970:	40010400 	.word	0x40010400
 8009974:	40001800 	.word	0x40001800
 8009978:	40014000 	.word	0x40014000
 800997c:	00010007 	.word	0x00010007

08009980 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8009980:	b480      	push	{r7}
 8009982:	b083      	sub	sp, #12
 8009984:	af00      	add	r7, sp, #0
 8009986:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	6a1a      	ldr	r2, [r3, #32]
 800998e:	f241 1311 	movw	r3, #4369	; 0x1111
 8009992:	4013      	ands	r3, r2
 8009994:	2b00      	cmp	r3, #0
 8009996:	d10f      	bne.n	80099b8 <HAL_TIM_Base_Stop+0x38>
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	6a1a      	ldr	r2, [r3, #32]
 800999e:	f240 4344 	movw	r3, #1092	; 0x444
 80099a2:	4013      	ands	r3, r2
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d107      	bne.n	80099b8 <HAL_TIM_Base_Stop+0x38>
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	681a      	ldr	r2, [r3, #0]
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	f022 0201 	bic.w	r2, r2, #1
 80099b6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	2201      	movs	r2, #1
 80099bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80099c0:	2300      	movs	r3, #0
}
 80099c2:	4618      	mov	r0, r3
 80099c4:	370c      	adds	r7, #12
 80099c6:	46bd      	mov	sp, r7
 80099c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099cc:	4770      	bx	lr
	...

080099d0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80099d0:	b480      	push	{r7}
 80099d2:	b085      	sub	sp, #20
 80099d4:	af00      	add	r7, sp, #0
 80099d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80099de:	b2db      	uxtb	r3, r3
 80099e0:	2b01      	cmp	r3, #1
 80099e2:	d001      	beq.n	80099e8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80099e4:	2301      	movs	r3, #1
 80099e6:	e054      	b.n	8009a92 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	2202      	movs	r2, #2
 80099ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	68da      	ldr	r2, [r3, #12]
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	f042 0201 	orr.w	r2, r2, #1
 80099fe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	4a26      	ldr	r2, [pc, #152]	; (8009aa0 <HAL_TIM_Base_Start_IT+0xd0>)
 8009a06:	4293      	cmp	r3, r2
 8009a08:	d022      	beq.n	8009a50 <HAL_TIM_Base_Start_IT+0x80>
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009a12:	d01d      	beq.n	8009a50 <HAL_TIM_Base_Start_IT+0x80>
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	4a22      	ldr	r2, [pc, #136]	; (8009aa4 <HAL_TIM_Base_Start_IT+0xd4>)
 8009a1a:	4293      	cmp	r3, r2
 8009a1c:	d018      	beq.n	8009a50 <HAL_TIM_Base_Start_IT+0x80>
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	4a21      	ldr	r2, [pc, #132]	; (8009aa8 <HAL_TIM_Base_Start_IT+0xd8>)
 8009a24:	4293      	cmp	r3, r2
 8009a26:	d013      	beq.n	8009a50 <HAL_TIM_Base_Start_IT+0x80>
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	4a1f      	ldr	r2, [pc, #124]	; (8009aac <HAL_TIM_Base_Start_IT+0xdc>)
 8009a2e:	4293      	cmp	r3, r2
 8009a30:	d00e      	beq.n	8009a50 <HAL_TIM_Base_Start_IT+0x80>
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	4a1e      	ldr	r2, [pc, #120]	; (8009ab0 <HAL_TIM_Base_Start_IT+0xe0>)
 8009a38:	4293      	cmp	r3, r2
 8009a3a:	d009      	beq.n	8009a50 <HAL_TIM_Base_Start_IT+0x80>
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	4a1c      	ldr	r2, [pc, #112]	; (8009ab4 <HAL_TIM_Base_Start_IT+0xe4>)
 8009a42:	4293      	cmp	r3, r2
 8009a44:	d004      	beq.n	8009a50 <HAL_TIM_Base_Start_IT+0x80>
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	4a1b      	ldr	r2, [pc, #108]	; (8009ab8 <HAL_TIM_Base_Start_IT+0xe8>)
 8009a4c:	4293      	cmp	r3, r2
 8009a4e:	d115      	bne.n	8009a7c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	689a      	ldr	r2, [r3, #8]
 8009a56:	4b19      	ldr	r3, [pc, #100]	; (8009abc <HAL_TIM_Base_Start_IT+0xec>)
 8009a58:	4013      	ands	r3, r2
 8009a5a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	2b06      	cmp	r3, #6
 8009a60:	d015      	beq.n	8009a8e <HAL_TIM_Base_Start_IT+0xbe>
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009a68:	d011      	beq.n	8009a8e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	681a      	ldr	r2, [r3, #0]
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	f042 0201 	orr.w	r2, r2, #1
 8009a78:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009a7a:	e008      	b.n	8009a8e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	681a      	ldr	r2, [r3, #0]
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	f042 0201 	orr.w	r2, r2, #1
 8009a8a:	601a      	str	r2, [r3, #0]
 8009a8c:	e000      	b.n	8009a90 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009a8e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009a90:	2300      	movs	r3, #0
}
 8009a92:	4618      	mov	r0, r3
 8009a94:	3714      	adds	r7, #20
 8009a96:	46bd      	mov	sp, r7
 8009a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a9c:	4770      	bx	lr
 8009a9e:	bf00      	nop
 8009aa0:	40010000 	.word	0x40010000
 8009aa4:	40000400 	.word	0x40000400
 8009aa8:	40000800 	.word	0x40000800
 8009aac:	40000c00 	.word	0x40000c00
 8009ab0:	40010400 	.word	0x40010400
 8009ab4:	40001800 	.word	0x40001800
 8009ab8:	40014000 	.word	0x40014000
 8009abc:	00010007 	.word	0x00010007

08009ac0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8009ac0:	b480      	push	{r7}
 8009ac2:	b083      	sub	sp, #12
 8009ac4:	af00      	add	r7, sp, #0
 8009ac6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	68da      	ldr	r2, [r3, #12]
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	f022 0201 	bic.w	r2, r2, #1
 8009ad6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	6a1a      	ldr	r2, [r3, #32]
 8009ade:	f241 1311 	movw	r3, #4369	; 0x1111
 8009ae2:	4013      	ands	r3, r2
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d10f      	bne.n	8009b08 <HAL_TIM_Base_Stop_IT+0x48>
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	6a1a      	ldr	r2, [r3, #32]
 8009aee:	f240 4344 	movw	r3, #1092	; 0x444
 8009af2:	4013      	ands	r3, r2
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d107      	bne.n	8009b08 <HAL_TIM_Base_Stop_IT+0x48>
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	681a      	ldr	r2, [r3, #0]
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	f022 0201 	bic.w	r2, r2, #1
 8009b06:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	2201      	movs	r2, #1
 8009b0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8009b10:	2300      	movs	r3, #0
}
 8009b12:	4618      	mov	r0, r3
 8009b14:	370c      	adds	r7, #12
 8009b16:	46bd      	mov	sp, r7
 8009b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b1c:	4770      	bx	lr

08009b1e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009b1e:	b580      	push	{r7, lr}
 8009b20:	b082      	sub	sp, #8
 8009b22:	af00      	add	r7, sp, #0
 8009b24:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d101      	bne.n	8009b30 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009b2c:	2301      	movs	r3, #1
 8009b2e:	e049      	b.n	8009bc4 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009b36:	b2db      	uxtb	r3, r3
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d106      	bne.n	8009b4a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	2200      	movs	r2, #0
 8009b40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009b44:	6878      	ldr	r0, [r7, #4]
 8009b46:	f000 f841 	bl	8009bcc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	2202      	movs	r2, #2
 8009b4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	681a      	ldr	r2, [r3, #0]
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	3304      	adds	r3, #4
 8009b5a:	4619      	mov	r1, r3
 8009b5c:	4610      	mov	r0, r2
 8009b5e:	f000 ffeb 	bl	800ab38 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	2201      	movs	r2, #1
 8009b66:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	2201      	movs	r2, #1
 8009b6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	2201      	movs	r2, #1
 8009b76:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	2201      	movs	r2, #1
 8009b7e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	2201      	movs	r2, #1
 8009b86:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	2201      	movs	r2, #1
 8009b8e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	2201      	movs	r2, #1
 8009b96:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	2201      	movs	r2, #1
 8009b9e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	2201      	movs	r2, #1
 8009ba6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	2201      	movs	r2, #1
 8009bae:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	2201      	movs	r2, #1
 8009bb6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	2201      	movs	r2, #1
 8009bbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009bc2:	2300      	movs	r3, #0
}
 8009bc4:	4618      	mov	r0, r3
 8009bc6:	3708      	adds	r7, #8
 8009bc8:	46bd      	mov	sp, r7
 8009bca:	bd80      	pop	{r7, pc}

08009bcc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8009bcc:	b480      	push	{r7}
 8009bce:	b083      	sub	sp, #12
 8009bd0:	af00      	add	r7, sp, #0
 8009bd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8009bd4:	bf00      	nop
 8009bd6:	370c      	adds	r7, #12
 8009bd8:	46bd      	mov	sp, r7
 8009bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bde:	4770      	bx	lr

08009be0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009be0:	b580      	push	{r7, lr}
 8009be2:	b084      	sub	sp, #16
 8009be4:	af00      	add	r7, sp, #0
 8009be6:	6078      	str	r0, [r7, #4]
 8009be8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009bea:	683b      	ldr	r3, [r7, #0]
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d109      	bne.n	8009c04 <HAL_TIM_PWM_Start+0x24>
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009bf6:	b2db      	uxtb	r3, r3
 8009bf8:	2b01      	cmp	r3, #1
 8009bfa:	bf14      	ite	ne
 8009bfc:	2301      	movne	r3, #1
 8009bfe:	2300      	moveq	r3, #0
 8009c00:	b2db      	uxtb	r3, r3
 8009c02:	e03c      	b.n	8009c7e <HAL_TIM_PWM_Start+0x9e>
 8009c04:	683b      	ldr	r3, [r7, #0]
 8009c06:	2b04      	cmp	r3, #4
 8009c08:	d109      	bne.n	8009c1e <HAL_TIM_PWM_Start+0x3e>
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8009c10:	b2db      	uxtb	r3, r3
 8009c12:	2b01      	cmp	r3, #1
 8009c14:	bf14      	ite	ne
 8009c16:	2301      	movne	r3, #1
 8009c18:	2300      	moveq	r3, #0
 8009c1a:	b2db      	uxtb	r3, r3
 8009c1c:	e02f      	b.n	8009c7e <HAL_TIM_PWM_Start+0x9e>
 8009c1e:	683b      	ldr	r3, [r7, #0]
 8009c20:	2b08      	cmp	r3, #8
 8009c22:	d109      	bne.n	8009c38 <HAL_TIM_PWM_Start+0x58>
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009c2a:	b2db      	uxtb	r3, r3
 8009c2c:	2b01      	cmp	r3, #1
 8009c2e:	bf14      	ite	ne
 8009c30:	2301      	movne	r3, #1
 8009c32:	2300      	moveq	r3, #0
 8009c34:	b2db      	uxtb	r3, r3
 8009c36:	e022      	b.n	8009c7e <HAL_TIM_PWM_Start+0x9e>
 8009c38:	683b      	ldr	r3, [r7, #0]
 8009c3a:	2b0c      	cmp	r3, #12
 8009c3c:	d109      	bne.n	8009c52 <HAL_TIM_PWM_Start+0x72>
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009c44:	b2db      	uxtb	r3, r3
 8009c46:	2b01      	cmp	r3, #1
 8009c48:	bf14      	ite	ne
 8009c4a:	2301      	movne	r3, #1
 8009c4c:	2300      	moveq	r3, #0
 8009c4e:	b2db      	uxtb	r3, r3
 8009c50:	e015      	b.n	8009c7e <HAL_TIM_PWM_Start+0x9e>
 8009c52:	683b      	ldr	r3, [r7, #0]
 8009c54:	2b10      	cmp	r3, #16
 8009c56:	d109      	bne.n	8009c6c <HAL_TIM_PWM_Start+0x8c>
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009c5e:	b2db      	uxtb	r3, r3
 8009c60:	2b01      	cmp	r3, #1
 8009c62:	bf14      	ite	ne
 8009c64:	2301      	movne	r3, #1
 8009c66:	2300      	moveq	r3, #0
 8009c68:	b2db      	uxtb	r3, r3
 8009c6a:	e008      	b.n	8009c7e <HAL_TIM_PWM_Start+0x9e>
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8009c72:	b2db      	uxtb	r3, r3
 8009c74:	2b01      	cmp	r3, #1
 8009c76:	bf14      	ite	ne
 8009c78:	2301      	movne	r3, #1
 8009c7a:	2300      	moveq	r3, #0
 8009c7c:	b2db      	uxtb	r3, r3
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d001      	beq.n	8009c86 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8009c82:	2301      	movs	r3, #1
 8009c84:	e0a1      	b.n	8009dca <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c86:	683b      	ldr	r3, [r7, #0]
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d104      	bne.n	8009c96 <HAL_TIM_PWM_Start+0xb6>
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	2202      	movs	r2, #2
 8009c90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009c94:	e023      	b.n	8009cde <HAL_TIM_PWM_Start+0xfe>
 8009c96:	683b      	ldr	r3, [r7, #0]
 8009c98:	2b04      	cmp	r3, #4
 8009c9a:	d104      	bne.n	8009ca6 <HAL_TIM_PWM_Start+0xc6>
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	2202      	movs	r2, #2
 8009ca0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009ca4:	e01b      	b.n	8009cde <HAL_TIM_PWM_Start+0xfe>
 8009ca6:	683b      	ldr	r3, [r7, #0]
 8009ca8:	2b08      	cmp	r3, #8
 8009caa:	d104      	bne.n	8009cb6 <HAL_TIM_PWM_Start+0xd6>
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	2202      	movs	r2, #2
 8009cb0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009cb4:	e013      	b.n	8009cde <HAL_TIM_PWM_Start+0xfe>
 8009cb6:	683b      	ldr	r3, [r7, #0]
 8009cb8:	2b0c      	cmp	r3, #12
 8009cba:	d104      	bne.n	8009cc6 <HAL_TIM_PWM_Start+0xe6>
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	2202      	movs	r2, #2
 8009cc0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009cc4:	e00b      	b.n	8009cde <HAL_TIM_PWM_Start+0xfe>
 8009cc6:	683b      	ldr	r3, [r7, #0]
 8009cc8:	2b10      	cmp	r3, #16
 8009cca:	d104      	bne.n	8009cd6 <HAL_TIM_PWM_Start+0xf6>
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	2202      	movs	r2, #2
 8009cd0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009cd4:	e003      	b.n	8009cde <HAL_TIM_PWM_Start+0xfe>
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	2202      	movs	r2, #2
 8009cda:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	2201      	movs	r2, #1
 8009ce4:	6839      	ldr	r1, [r7, #0]
 8009ce6:	4618      	mov	r0, r3
 8009ce8:	f001 fc5e 	bl	800b5a8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	4a38      	ldr	r2, [pc, #224]	; (8009dd4 <HAL_TIM_PWM_Start+0x1f4>)
 8009cf2:	4293      	cmp	r3, r2
 8009cf4:	d013      	beq.n	8009d1e <HAL_TIM_PWM_Start+0x13e>
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	4a37      	ldr	r2, [pc, #220]	; (8009dd8 <HAL_TIM_PWM_Start+0x1f8>)
 8009cfc:	4293      	cmp	r3, r2
 8009cfe:	d00e      	beq.n	8009d1e <HAL_TIM_PWM_Start+0x13e>
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	4a35      	ldr	r2, [pc, #212]	; (8009ddc <HAL_TIM_PWM_Start+0x1fc>)
 8009d06:	4293      	cmp	r3, r2
 8009d08:	d009      	beq.n	8009d1e <HAL_TIM_PWM_Start+0x13e>
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	4a34      	ldr	r2, [pc, #208]	; (8009de0 <HAL_TIM_PWM_Start+0x200>)
 8009d10:	4293      	cmp	r3, r2
 8009d12:	d004      	beq.n	8009d1e <HAL_TIM_PWM_Start+0x13e>
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	4a32      	ldr	r2, [pc, #200]	; (8009de4 <HAL_TIM_PWM_Start+0x204>)
 8009d1a:	4293      	cmp	r3, r2
 8009d1c:	d101      	bne.n	8009d22 <HAL_TIM_PWM_Start+0x142>
 8009d1e:	2301      	movs	r3, #1
 8009d20:	e000      	b.n	8009d24 <HAL_TIM_PWM_Start+0x144>
 8009d22:	2300      	movs	r3, #0
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d007      	beq.n	8009d38 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009d36:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	4a25      	ldr	r2, [pc, #148]	; (8009dd4 <HAL_TIM_PWM_Start+0x1f4>)
 8009d3e:	4293      	cmp	r3, r2
 8009d40:	d022      	beq.n	8009d88 <HAL_TIM_PWM_Start+0x1a8>
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009d4a:	d01d      	beq.n	8009d88 <HAL_TIM_PWM_Start+0x1a8>
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	4a25      	ldr	r2, [pc, #148]	; (8009de8 <HAL_TIM_PWM_Start+0x208>)
 8009d52:	4293      	cmp	r3, r2
 8009d54:	d018      	beq.n	8009d88 <HAL_TIM_PWM_Start+0x1a8>
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	4a24      	ldr	r2, [pc, #144]	; (8009dec <HAL_TIM_PWM_Start+0x20c>)
 8009d5c:	4293      	cmp	r3, r2
 8009d5e:	d013      	beq.n	8009d88 <HAL_TIM_PWM_Start+0x1a8>
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	4a22      	ldr	r2, [pc, #136]	; (8009df0 <HAL_TIM_PWM_Start+0x210>)
 8009d66:	4293      	cmp	r3, r2
 8009d68:	d00e      	beq.n	8009d88 <HAL_TIM_PWM_Start+0x1a8>
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	4a1a      	ldr	r2, [pc, #104]	; (8009dd8 <HAL_TIM_PWM_Start+0x1f8>)
 8009d70:	4293      	cmp	r3, r2
 8009d72:	d009      	beq.n	8009d88 <HAL_TIM_PWM_Start+0x1a8>
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	4a1e      	ldr	r2, [pc, #120]	; (8009df4 <HAL_TIM_PWM_Start+0x214>)
 8009d7a:	4293      	cmp	r3, r2
 8009d7c:	d004      	beq.n	8009d88 <HAL_TIM_PWM_Start+0x1a8>
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	4a16      	ldr	r2, [pc, #88]	; (8009ddc <HAL_TIM_PWM_Start+0x1fc>)
 8009d84:	4293      	cmp	r3, r2
 8009d86:	d115      	bne.n	8009db4 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	689a      	ldr	r2, [r3, #8]
 8009d8e:	4b1a      	ldr	r3, [pc, #104]	; (8009df8 <HAL_TIM_PWM_Start+0x218>)
 8009d90:	4013      	ands	r3, r2
 8009d92:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	2b06      	cmp	r3, #6
 8009d98:	d015      	beq.n	8009dc6 <HAL_TIM_PWM_Start+0x1e6>
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009da0:	d011      	beq.n	8009dc6 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	681a      	ldr	r2, [r3, #0]
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	f042 0201 	orr.w	r2, r2, #1
 8009db0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009db2:	e008      	b.n	8009dc6 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	681a      	ldr	r2, [r3, #0]
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	f042 0201 	orr.w	r2, r2, #1
 8009dc2:	601a      	str	r2, [r3, #0]
 8009dc4:	e000      	b.n	8009dc8 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009dc6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009dc8:	2300      	movs	r3, #0
}
 8009dca:	4618      	mov	r0, r3
 8009dcc:	3710      	adds	r7, #16
 8009dce:	46bd      	mov	sp, r7
 8009dd0:	bd80      	pop	{r7, pc}
 8009dd2:	bf00      	nop
 8009dd4:	40010000 	.word	0x40010000
 8009dd8:	40010400 	.word	0x40010400
 8009ddc:	40014000 	.word	0x40014000
 8009de0:	40014400 	.word	0x40014400
 8009de4:	40014800 	.word	0x40014800
 8009de8:	40000400 	.word	0x40000400
 8009dec:	40000800 	.word	0x40000800
 8009df0:	40000c00 	.word	0x40000c00
 8009df4:	40001800 	.word	0x40001800
 8009df8:	00010007 	.word	0x00010007

08009dfc <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009dfc:	b580      	push	{r7, lr}
 8009dfe:	b082      	sub	sp, #8
 8009e00:	af00      	add	r7, sp, #0
 8009e02:	6078      	str	r0, [r7, #4]
 8009e04:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	2200      	movs	r2, #0
 8009e0c:	6839      	ldr	r1, [r7, #0]
 8009e0e:	4618      	mov	r0, r3
 8009e10:	f001 fbca 	bl	800b5a8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	4a3e      	ldr	r2, [pc, #248]	; (8009f14 <HAL_TIM_PWM_Stop+0x118>)
 8009e1a:	4293      	cmp	r3, r2
 8009e1c:	d013      	beq.n	8009e46 <HAL_TIM_PWM_Stop+0x4a>
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	4a3d      	ldr	r2, [pc, #244]	; (8009f18 <HAL_TIM_PWM_Stop+0x11c>)
 8009e24:	4293      	cmp	r3, r2
 8009e26:	d00e      	beq.n	8009e46 <HAL_TIM_PWM_Stop+0x4a>
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	4a3b      	ldr	r2, [pc, #236]	; (8009f1c <HAL_TIM_PWM_Stop+0x120>)
 8009e2e:	4293      	cmp	r3, r2
 8009e30:	d009      	beq.n	8009e46 <HAL_TIM_PWM_Stop+0x4a>
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	4a3a      	ldr	r2, [pc, #232]	; (8009f20 <HAL_TIM_PWM_Stop+0x124>)
 8009e38:	4293      	cmp	r3, r2
 8009e3a:	d004      	beq.n	8009e46 <HAL_TIM_PWM_Stop+0x4a>
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	4a38      	ldr	r2, [pc, #224]	; (8009f24 <HAL_TIM_PWM_Stop+0x128>)
 8009e42:	4293      	cmp	r3, r2
 8009e44:	d101      	bne.n	8009e4a <HAL_TIM_PWM_Stop+0x4e>
 8009e46:	2301      	movs	r3, #1
 8009e48:	e000      	b.n	8009e4c <HAL_TIM_PWM_Stop+0x50>
 8009e4a:	2300      	movs	r3, #0
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d017      	beq.n	8009e80 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	6a1a      	ldr	r2, [r3, #32]
 8009e56:	f241 1311 	movw	r3, #4369	; 0x1111
 8009e5a:	4013      	ands	r3, r2
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d10f      	bne.n	8009e80 <HAL_TIM_PWM_Stop+0x84>
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	6a1a      	ldr	r2, [r3, #32]
 8009e66:	f240 4344 	movw	r3, #1092	; 0x444
 8009e6a:	4013      	ands	r3, r2
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d107      	bne.n	8009e80 <HAL_TIM_PWM_Stop+0x84>
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009e7e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	6a1a      	ldr	r2, [r3, #32]
 8009e86:	f241 1311 	movw	r3, #4369	; 0x1111
 8009e8a:	4013      	ands	r3, r2
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d10f      	bne.n	8009eb0 <HAL_TIM_PWM_Stop+0xb4>
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	6a1a      	ldr	r2, [r3, #32]
 8009e96:	f240 4344 	movw	r3, #1092	; 0x444
 8009e9a:	4013      	ands	r3, r2
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d107      	bne.n	8009eb0 <HAL_TIM_PWM_Stop+0xb4>
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	681a      	ldr	r2, [r3, #0]
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	f022 0201 	bic.w	r2, r2, #1
 8009eae:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8009eb0:	683b      	ldr	r3, [r7, #0]
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d104      	bne.n	8009ec0 <HAL_TIM_PWM_Stop+0xc4>
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	2201      	movs	r2, #1
 8009eba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009ebe:	e023      	b.n	8009f08 <HAL_TIM_PWM_Stop+0x10c>
 8009ec0:	683b      	ldr	r3, [r7, #0]
 8009ec2:	2b04      	cmp	r3, #4
 8009ec4:	d104      	bne.n	8009ed0 <HAL_TIM_PWM_Stop+0xd4>
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	2201      	movs	r2, #1
 8009eca:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009ece:	e01b      	b.n	8009f08 <HAL_TIM_PWM_Stop+0x10c>
 8009ed0:	683b      	ldr	r3, [r7, #0]
 8009ed2:	2b08      	cmp	r3, #8
 8009ed4:	d104      	bne.n	8009ee0 <HAL_TIM_PWM_Stop+0xe4>
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	2201      	movs	r2, #1
 8009eda:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009ede:	e013      	b.n	8009f08 <HAL_TIM_PWM_Stop+0x10c>
 8009ee0:	683b      	ldr	r3, [r7, #0]
 8009ee2:	2b0c      	cmp	r3, #12
 8009ee4:	d104      	bne.n	8009ef0 <HAL_TIM_PWM_Stop+0xf4>
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	2201      	movs	r2, #1
 8009eea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009eee:	e00b      	b.n	8009f08 <HAL_TIM_PWM_Stop+0x10c>
 8009ef0:	683b      	ldr	r3, [r7, #0]
 8009ef2:	2b10      	cmp	r3, #16
 8009ef4:	d104      	bne.n	8009f00 <HAL_TIM_PWM_Stop+0x104>
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	2201      	movs	r2, #1
 8009efa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009efe:	e003      	b.n	8009f08 <HAL_TIM_PWM_Stop+0x10c>
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	2201      	movs	r2, #1
 8009f04:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 8009f08:	2300      	movs	r3, #0
}
 8009f0a:	4618      	mov	r0, r3
 8009f0c:	3708      	adds	r7, #8
 8009f0e:	46bd      	mov	sp, r7
 8009f10:	bd80      	pop	{r7, pc}
 8009f12:	bf00      	nop
 8009f14:	40010000 	.word	0x40010000
 8009f18:	40010400 	.word	0x40010400
 8009f1c:	40014000 	.word	0x40014000
 8009f20:	40014400 	.word	0x40014400
 8009f24:	40014800 	.word	0x40014800

08009f28 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8009f28:	b580      	push	{r7, lr}
 8009f2a:	b082      	sub	sp, #8
 8009f2c:	af00      	add	r7, sp, #0
 8009f2e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d101      	bne.n	8009f3a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8009f36:	2301      	movs	r3, #1
 8009f38:	e049      	b.n	8009fce <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009f40:	b2db      	uxtb	r3, r3
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d106      	bne.n	8009f54 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	2200      	movs	r2, #0
 8009f4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8009f4e:	6878      	ldr	r0, [r7, #4]
 8009f50:	f000 f841 	bl	8009fd6 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	2202      	movs	r2, #2
 8009f58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	681a      	ldr	r2, [r3, #0]
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	3304      	adds	r3, #4
 8009f64:	4619      	mov	r1, r3
 8009f66:	4610      	mov	r0, r2
 8009f68:	f000 fde6 	bl	800ab38 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	2201      	movs	r2, #1
 8009f70:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	2201      	movs	r2, #1
 8009f78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	2201      	movs	r2, #1
 8009f80:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	2201      	movs	r2, #1
 8009f88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	2201      	movs	r2, #1
 8009f90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	2201      	movs	r2, #1
 8009f98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	2201      	movs	r2, #1
 8009fa0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	2201      	movs	r2, #1
 8009fa8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	2201      	movs	r2, #1
 8009fb0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	2201      	movs	r2, #1
 8009fb8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	2201      	movs	r2, #1
 8009fc0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	2201      	movs	r2, #1
 8009fc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009fcc:	2300      	movs	r3, #0
}
 8009fce:	4618      	mov	r0, r3
 8009fd0:	3708      	adds	r7, #8
 8009fd2:	46bd      	mov	sp, r7
 8009fd4:	bd80      	pop	{r7, pc}

08009fd6 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8009fd6:	b480      	push	{r7}
 8009fd8:	b083      	sub	sp, #12
 8009fda:	af00      	add	r7, sp, #0
 8009fdc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8009fde:	bf00      	nop
 8009fe0:	370c      	adds	r7, #12
 8009fe2:	46bd      	mov	sp, r7
 8009fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fe8:	4770      	bx	lr

08009fea <HAL_TIM_IC_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009fea:	b580      	push	{r7, lr}
 8009fec:	b082      	sub	sp, #8
 8009fee:	af00      	add	r7, sp, #0
 8009ff0:	6078      	str	r0, [r7, #4]
 8009ff2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	2200      	movs	r2, #0
 8009ffa:	6839      	ldr	r1, [r7, #0]
 8009ffc:	4618      	mov	r0, r3
 8009ffe:	f001 fad3 	bl	800b5a8 <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	6a1a      	ldr	r2, [r3, #32]
 800a008:	f241 1311 	movw	r3, #4369	; 0x1111
 800a00c:	4013      	ands	r3, r2
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d10f      	bne.n	800a032 <HAL_TIM_IC_Stop+0x48>
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	6a1a      	ldr	r2, [r3, #32]
 800a018:	f240 4344 	movw	r3, #1092	; 0x444
 800a01c:	4013      	ands	r3, r2
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d107      	bne.n	800a032 <HAL_TIM_IC_Stop+0x48>
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	681a      	ldr	r2, [r3, #0]
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	f022 0201 	bic.w	r2, r2, #1
 800a030:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a032:	683b      	ldr	r3, [r7, #0]
 800a034:	2b00      	cmp	r3, #0
 800a036:	d104      	bne.n	800a042 <HAL_TIM_IC_Stop+0x58>
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	2201      	movs	r2, #1
 800a03c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a040:	e023      	b.n	800a08a <HAL_TIM_IC_Stop+0xa0>
 800a042:	683b      	ldr	r3, [r7, #0]
 800a044:	2b04      	cmp	r3, #4
 800a046:	d104      	bne.n	800a052 <HAL_TIM_IC_Stop+0x68>
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	2201      	movs	r2, #1
 800a04c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a050:	e01b      	b.n	800a08a <HAL_TIM_IC_Stop+0xa0>
 800a052:	683b      	ldr	r3, [r7, #0]
 800a054:	2b08      	cmp	r3, #8
 800a056:	d104      	bne.n	800a062 <HAL_TIM_IC_Stop+0x78>
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	2201      	movs	r2, #1
 800a05c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a060:	e013      	b.n	800a08a <HAL_TIM_IC_Stop+0xa0>
 800a062:	683b      	ldr	r3, [r7, #0]
 800a064:	2b0c      	cmp	r3, #12
 800a066:	d104      	bne.n	800a072 <HAL_TIM_IC_Stop+0x88>
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	2201      	movs	r2, #1
 800a06c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a070:	e00b      	b.n	800a08a <HAL_TIM_IC_Stop+0xa0>
 800a072:	683b      	ldr	r3, [r7, #0]
 800a074:	2b10      	cmp	r3, #16
 800a076:	d104      	bne.n	800a082 <HAL_TIM_IC_Stop+0x98>
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	2201      	movs	r2, #1
 800a07c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a080:	e003      	b.n	800a08a <HAL_TIM_IC_Stop+0xa0>
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	2201      	movs	r2, #1
 800a086:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a08a:	683b      	ldr	r3, [r7, #0]
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d104      	bne.n	800a09a <HAL_TIM_IC_Stop+0xb0>
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	2201      	movs	r2, #1
 800a094:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a098:	e013      	b.n	800a0c2 <HAL_TIM_IC_Stop+0xd8>
 800a09a:	683b      	ldr	r3, [r7, #0]
 800a09c:	2b04      	cmp	r3, #4
 800a09e:	d104      	bne.n	800a0aa <HAL_TIM_IC_Stop+0xc0>
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	2201      	movs	r2, #1
 800a0a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a0a8:	e00b      	b.n	800a0c2 <HAL_TIM_IC_Stop+0xd8>
 800a0aa:	683b      	ldr	r3, [r7, #0]
 800a0ac:	2b08      	cmp	r3, #8
 800a0ae:	d104      	bne.n	800a0ba <HAL_TIM_IC_Stop+0xd0>
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	2201      	movs	r2, #1
 800a0b4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800a0b8:	e003      	b.n	800a0c2 <HAL_TIM_IC_Stop+0xd8>
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	2201      	movs	r2, #1
 800a0be:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Return function status */
  return HAL_OK;
 800a0c2:	2300      	movs	r3, #0
}
 800a0c4:	4618      	mov	r0, r3
 800a0c6:	3708      	adds	r7, #8
 800a0c8:	46bd      	mov	sp, r7
 800a0ca:	bd80      	pop	{r7, pc}

0800a0cc <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a0cc:	b580      	push	{r7, lr}
 800a0ce:	b084      	sub	sp, #16
 800a0d0:	af00      	add	r7, sp, #0
 800a0d2:	6078      	str	r0, [r7, #4]
 800a0d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a0d6:	2300      	movs	r3, #0
 800a0d8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800a0da:	683b      	ldr	r3, [r7, #0]
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	d104      	bne.n	800a0ea <HAL_TIM_IC_Start_IT+0x1e>
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a0e6:	b2db      	uxtb	r3, r3
 800a0e8:	e023      	b.n	800a132 <HAL_TIM_IC_Start_IT+0x66>
 800a0ea:	683b      	ldr	r3, [r7, #0]
 800a0ec:	2b04      	cmp	r3, #4
 800a0ee:	d104      	bne.n	800a0fa <HAL_TIM_IC_Start_IT+0x2e>
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800a0f6:	b2db      	uxtb	r3, r3
 800a0f8:	e01b      	b.n	800a132 <HAL_TIM_IC_Start_IT+0x66>
 800a0fa:	683b      	ldr	r3, [r7, #0]
 800a0fc:	2b08      	cmp	r3, #8
 800a0fe:	d104      	bne.n	800a10a <HAL_TIM_IC_Start_IT+0x3e>
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800a106:	b2db      	uxtb	r3, r3
 800a108:	e013      	b.n	800a132 <HAL_TIM_IC_Start_IT+0x66>
 800a10a:	683b      	ldr	r3, [r7, #0]
 800a10c:	2b0c      	cmp	r3, #12
 800a10e:	d104      	bne.n	800a11a <HAL_TIM_IC_Start_IT+0x4e>
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a116:	b2db      	uxtb	r3, r3
 800a118:	e00b      	b.n	800a132 <HAL_TIM_IC_Start_IT+0x66>
 800a11a:	683b      	ldr	r3, [r7, #0]
 800a11c:	2b10      	cmp	r3, #16
 800a11e:	d104      	bne.n	800a12a <HAL_TIM_IC_Start_IT+0x5e>
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800a126:	b2db      	uxtb	r3, r3
 800a128:	e003      	b.n	800a132 <HAL_TIM_IC_Start_IT+0x66>
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800a130:	b2db      	uxtb	r3, r3
 800a132:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800a134:	683b      	ldr	r3, [r7, #0]
 800a136:	2b00      	cmp	r3, #0
 800a138:	d104      	bne.n	800a144 <HAL_TIM_IC_Start_IT+0x78>
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a140:	b2db      	uxtb	r3, r3
 800a142:	e013      	b.n	800a16c <HAL_TIM_IC_Start_IT+0xa0>
 800a144:	683b      	ldr	r3, [r7, #0]
 800a146:	2b04      	cmp	r3, #4
 800a148:	d104      	bne.n	800a154 <HAL_TIM_IC_Start_IT+0x88>
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a150:	b2db      	uxtb	r3, r3
 800a152:	e00b      	b.n	800a16c <HAL_TIM_IC_Start_IT+0xa0>
 800a154:	683b      	ldr	r3, [r7, #0]
 800a156:	2b08      	cmp	r3, #8
 800a158:	d104      	bne.n	800a164 <HAL_TIM_IC_Start_IT+0x98>
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800a160:	b2db      	uxtb	r3, r3
 800a162:	e003      	b.n	800a16c <HAL_TIM_IC_Start_IT+0xa0>
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800a16a:	b2db      	uxtb	r3, r3
 800a16c:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800a16e:	7bbb      	ldrb	r3, [r7, #14]
 800a170:	2b01      	cmp	r3, #1
 800a172:	d102      	bne.n	800a17a <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800a174:	7b7b      	ldrb	r3, [r7, #13]
 800a176:	2b01      	cmp	r3, #1
 800a178:	d001      	beq.n	800a17e <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 800a17a:	2301      	movs	r3, #1
 800a17c:	e0e2      	b.n	800a344 <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a17e:	683b      	ldr	r3, [r7, #0]
 800a180:	2b00      	cmp	r3, #0
 800a182:	d104      	bne.n	800a18e <HAL_TIM_IC_Start_IT+0xc2>
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	2202      	movs	r2, #2
 800a188:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a18c:	e023      	b.n	800a1d6 <HAL_TIM_IC_Start_IT+0x10a>
 800a18e:	683b      	ldr	r3, [r7, #0]
 800a190:	2b04      	cmp	r3, #4
 800a192:	d104      	bne.n	800a19e <HAL_TIM_IC_Start_IT+0xd2>
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	2202      	movs	r2, #2
 800a198:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a19c:	e01b      	b.n	800a1d6 <HAL_TIM_IC_Start_IT+0x10a>
 800a19e:	683b      	ldr	r3, [r7, #0]
 800a1a0:	2b08      	cmp	r3, #8
 800a1a2:	d104      	bne.n	800a1ae <HAL_TIM_IC_Start_IT+0xe2>
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	2202      	movs	r2, #2
 800a1a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a1ac:	e013      	b.n	800a1d6 <HAL_TIM_IC_Start_IT+0x10a>
 800a1ae:	683b      	ldr	r3, [r7, #0]
 800a1b0:	2b0c      	cmp	r3, #12
 800a1b2:	d104      	bne.n	800a1be <HAL_TIM_IC_Start_IT+0xf2>
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	2202      	movs	r2, #2
 800a1b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a1bc:	e00b      	b.n	800a1d6 <HAL_TIM_IC_Start_IT+0x10a>
 800a1be:	683b      	ldr	r3, [r7, #0]
 800a1c0:	2b10      	cmp	r3, #16
 800a1c2:	d104      	bne.n	800a1ce <HAL_TIM_IC_Start_IT+0x102>
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	2202      	movs	r2, #2
 800a1c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a1cc:	e003      	b.n	800a1d6 <HAL_TIM_IC_Start_IT+0x10a>
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	2202      	movs	r2, #2
 800a1d2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a1d6:	683b      	ldr	r3, [r7, #0]
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d104      	bne.n	800a1e6 <HAL_TIM_IC_Start_IT+0x11a>
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	2202      	movs	r2, #2
 800a1e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a1e4:	e013      	b.n	800a20e <HAL_TIM_IC_Start_IT+0x142>
 800a1e6:	683b      	ldr	r3, [r7, #0]
 800a1e8:	2b04      	cmp	r3, #4
 800a1ea:	d104      	bne.n	800a1f6 <HAL_TIM_IC_Start_IT+0x12a>
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	2202      	movs	r2, #2
 800a1f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a1f4:	e00b      	b.n	800a20e <HAL_TIM_IC_Start_IT+0x142>
 800a1f6:	683b      	ldr	r3, [r7, #0]
 800a1f8:	2b08      	cmp	r3, #8
 800a1fa:	d104      	bne.n	800a206 <HAL_TIM_IC_Start_IT+0x13a>
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	2202      	movs	r2, #2
 800a200:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800a204:	e003      	b.n	800a20e <HAL_TIM_IC_Start_IT+0x142>
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	2202      	movs	r2, #2
 800a20a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 800a20e:	683b      	ldr	r3, [r7, #0]
 800a210:	2b0c      	cmp	r3, #12
 800a212:	d841      	bhi.n	800a298 <HAL_TIM_IC_Start_IT+0x1cc>
 800a214:	a201      	add	r2, pc, #4	; (adr r2, 800a21c <HAL_TIM_IC_Start_IT+0x150>)
 800a216:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a21a:	bf00      	nop
 800a21c:	0800a251 	.word	0x0800a251
 800a220:	0800a299 	.word	0x0800a299
 800a224:	0800a299 	.word	0x0800a299
 800a228:	0800a299 	.word	0x0800a299
 800a22c:	0800a263 	.word	0x0800a263
 800a230:	0800a299 	.word	0x0800a299
 800a234:	0800a299 	.word	0x0800a299
 800a238:	0800a299 	.word	0x0800a299
 800a23c:	0800a275 	.word	0x0800a275
 800a240:	0800a299 	.word	0x0800a299
 800a244:	0800a299 	.word	0x0800a299
 800a248:	0800a299 	.word	0x0800a299
 800a24c:	0800a287 	.word	0x0800a287
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	68da      	ldr	r2, [r3, #12]
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	f042 0202 	orr.w	r2, r2, #2
 800a25e:	60da      	str	r2, [r3, #12]
      break;
 800a260:	e01d      	b.n	800a29e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	68da      	ldr	r2, [r3, #12]
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	f042 0204 	orr.w	r2, r2, #4
 800a270:	60da      	str	r2, [r3, #12]
      break;
 800a272:	e014      	b.n	800a29e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	68da      	ldr	r2, [r3, #12]
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	f042 0208 	orr.w	r2, r2, #8
 800a282:	60da      	str	r2, [r3, #12]
      break;
 800a284:	e00b      	b.n	800a29e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	68da      	ldr	r2, [r3, #12]
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	f042 0210 	orr.w	r2, r2, #16
 800a294:	60da      	str	r2, [r3, #12]
      break;
 800a296:	e002      	b.n	800a29e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 800a298:	2301      	movs	r3, #1
 800a29a:	73fb      	strb	r3, [r7, #15]
      break;
 800a29c:	bf00      	nop
  }

  if (status == HAL_OK)
 800a29e:	7bfb      	ldrb	r3, [r7, #15]
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d14e      	bne.n	800a342 <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	2201      	movs	r2, #1
 800a2aa:	6839      	ldr	r1, [r7, #0]
 800a2ac:	4618      	mov	r0, r3
 800a2ae:	f001 f97b 	bl	800b5a8 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	4a25      	ldr	r2, [pc, #148]	; (800a34c <HAL_TIM_IC_Start_IT+0x280>)
 800a2b8:	4293      	cmp	r3, r2
 800a2ba:	d022      	beq.n	800a302 <HAL_TIM_IC_Start_IT+0x236>
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a2c4:	d01d      	beq.n	800a302 <HAL_TIM_IC_Start_IT+0x236>
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	4a21      	ldr	r2, [pc, #132]	; (800a350 <HAL_TIM_IC_Start_IT+0x284>)
 800a2cc:	4293      	cmp	r3, r2
 800a2ce:	d018      	beq.n	800a302 <HAL_TIM_IC_Start_IT+0x236>
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	4a1f      	ldr	r2, [pc, #124]	; (800a354 <HAL_TIM_IC_Start_IT+0x288>)
 800a2d6:	4293      	cmp	r3, r2
 800a2d8:	d013      	beq.n	800a302 <HAL_TIM_IC_Start_IT+0x236>
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	4a1e      	ldr	r2, [pc, #120]	; (800a358 <HAL_TIM_IC_Start_IT+0x28c>)
 800a2e0:	4293      	cmp	r3, r2
 800a2e2:	d00e      	beq.n	800a302 <HAL_TIM_IC_Start_IT+0x236>
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	4a1c      	ldr	r2, [pc, #112]	; (800a35c <HAL_TIM_IC_Start_IT+0x290>)
 800a2ea:	4293      	cmp	r3, r2
 800a2ec:	d009      	beq.n	800a302 <HAL_TIM_IC_Start_IT+0x236>
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	4a1b      	ldr	r2, [pc, #108]	; (800a360 <HAL_TIM_IC_Start_IT+0x294>)
 800a2f4:	4293      	cmp	r3, r2
 800a2f6:	d004      	beq.n	800a302 <HAL_TIM_IC_Start_IT+0x236>
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	4a19      	ldr	r2, [pc, #100]	; (800a364 <HAL_TIM_IC_Start_IT+0x298>)
 800a2fe:	4293      	cmp	r3, r2
 800a300:	d115      	bne.n	800a32e <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	689a      	ldr	r2, [r3, #8]
 800a308:	4b17      	ldr	r3, [pc, #92]	; (800a368 <HAL_TIM_IC_Start_IT+0x29c>)
 800a30a:	4013      	ands	r3, r2
 800a30c:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a30e:	68bb      	ldr	r3, [r7, #8]
 800a310:	2b06      	cmp	r3, #6
 800a312:	d015      	beq.n	800a340 <HAL_TIM_IC_Start_IT+0x274>
 800a314:	68bb      	ldr	r3, [r7, #8]
 800a316:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a31a:	d011      	beq.n	800a340 <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	681a      	ldr	r2, [r3, #0]
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	f042 0201 	orr.w	r2, r2, #1
 800a32a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a32c:	e008      	b.n	800a340 <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	681a      	ldr	r2, [r3, #0]
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	f042 0201 	orr.w	r2, r2, #1
 800a33c:	601a      	str	r2, [r3, #0]
 800a33e:	e000      	b.n	800a342 <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a340:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800a342:	7bfb      	ldrb	r3, [r7, #15]
}
 800a344:	4618      	mov	r0, r3
 800a346:	3710      	adds	r7, #16
 800a348:	46bd      	mov	sp, r7
 800a34a:	bd80      	pop	{r7, pc}
 800a34c:	40010000 	.word	0x40010000
 800a350:	40000400 	.word	0x40000400
 800a354:	40000800 	.word	0x40000800
 800a358:	40000c00 	.word	0x40000c00
 800a35c:	40010400 	.word	0x40010400
 800a360:	40001800 	.word	0x40001800
 800a364:	40014000 	.word	0x40014000
 800a368:	00010007 	.word	0x00010007

0800a36c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a36c:	b580      	push	{r7, lr}
 800a36e:	b082      	sub	sp, #8
 800a370:	af00      	add	r7, sp, #0
 800a372:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	691b      	ldr	r3, [r3, #16]
 800a37a:	f003 0302 	and.w	r3, r3, #2
 800a37e:	2b02      	cmp	r3, #2
 800a380:	d122      	bne.n	800a3c8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	68db      	ldr	r3, [r3, #12]
 800a388:	f003 0302 	and.w	r3, r3, #2
 800a38c:	2b02      	cmp	r3, #2
 800a38e:	d11b      	bne.n	800a3c8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	f06f 0202 	mvn.w	r2, #2
 800a398:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	2201      	movs	r2, #1
 800a39e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	699b      	ldr	r3, [r3, #24]
 800a3a6:	f003 0303 	and.w	r3, r3, #3
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	d003      	beq.n	800a3b6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a3ae:	6878      	ldr	r0, [r7, #4]
 800a3b0:	f7f8 fdf0 	bl	8002f94 <HAL_TIM_IC_CaptureCallback>
 800a3b4:	e005      	b.n	800a3c2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a3b6:	6878      	ldr	r0, [r7, #4]
 800a3b8:	f000 fba0 	bl	800aafc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a3bc:	6878      	ldr	r0, [r7, #4]
 800a3be:	f000 fba7 	bl	800ab10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	2200      	movs	r2, #0
 800a3c6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	691b      	ldr	r3, [r3, #16]
 800a3ce:	f003 0304 	and.w	r3, r3, #4
 800a3d2:	2b04      	cmp	r3, #4
 800a3d4:	d122      	bne.n	800a41c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	68db      	ldr	r3, [r3, #12]
 800a3dc:	f003 0304 	and.w	r3, r3, #4
 800a3e0:	2b04      	cmp	r3, #4
 800a3e2:	d11b      	bne.n	800a41c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	f06f 0204 	mvn.w	r2, #4
 800a3ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	2202      	movs	r2, #2
 800a3f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	699b      	ldr	r3, [r3, #24]
 800a3fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d003      	beq.n	800a40a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a402:	6878      	ldr	r0, [r7, #4]
 800a404:	f7f8 fdc6 	bl	8002f94 <HAL_TIM_IC_CaptureCallback>
 800a408:	e005      	b.n	800a416 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a40a:	6878      	ldr	r0, [r7, #4]
 800a40c:	f000 fb76 	bl	800aafc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a410:	6878      	ldr	r0, [r7, #4]
 800a412:	f000 fb7d 	bl	800ab10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	2200      	movs	r2, #0
 800a41a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	691b      	ldr	r3, [r3, #16]
 800a422:	f003 0308 	and.w	r3, r3, #8
 800a426:	2b08      	cmp	r3, #8
 800a428:	d122      	bne.n	800a470 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	68db      	ldr	r3, [r3, #12]
 800a430:	f003 0308 	and.w	r3, r3, #8
 800a434:	2b08      	cmp	r3, #8
 800a436:	d11b      	bne.n	800a470 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	f06f 0208 	mvn.w	r2, #8
 800a440:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	2204      	movs	r2, #4
 800a446:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	69db      	ldr	r3, [r3, #28]
 800a44e:	f003 0303 	and.w	r3, r3, #3
 800a452:	2b00      	cmp	r3, #0
 800a454:	d003      	beq.n	800a45e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a456:	6878      	ldr	r0, [r7, #4]
 800a458:	f7f8 fd9c 	bl	8002f94 <HAL_TIM_IC_CaptureCallback>
 800a45c:	e005      	b.n	800a46a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a45e:	6878      	ldr	r0, [r7, #4]
 800a460:	f000 fb4c 	bl	800aafc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a464:	6878      	ldr	r0, [r7, #4]
 800a466:	f000 fb53 	bl	800ab10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	2200      	movs	r2, #0
 800a46e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	691b      	ldr	r3, [r3, #16]
 800a476:	f003 0310 	and.w	r3, r3, #16
 800a47a:	2b10      	cmp	r3, #16
 800a47c:	d122      	bne.n	800a4c4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	68db      	ldr	r3, [r3, #12]
 800a484:	f003 0310 	and.w	r3, r3, #16
 800a488:	2b10      	cmp	r3, #16
 800a48a:	d11b      	bne.n	800a4c4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	f06f 0210 	mvn.w	r2, #16
 800a494:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	2208      	movs	r2, #8
 800a49a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	69db      	ldr	r3, [r3, #28]
 800a4a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d003      	beq.n	800a4b2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a4aa:	6878      	ldr	r0, [r7, #4]
 800a4ac:	f7f8 fd72 	bl	8002f94 <HAL_TIM_IC_CaptureCallback>
 800a4b0:	e005      	b.n	800a4be <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a4b2:	6878      	ldr	r0, [r7, #4]
 800a4b4:	f000 fb22 	bl	800aafc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a4b8:	6878      	ldr	r0, [r7, #4]
 800a4ba:	f000 fb29 	bl	800ab10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	2200      	movs	r2, #0
 800a4c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	691b      	ldr	r3, [r3, #16]
 800a4ca:	f003 0301 	and.w	r3, r3, #1
 800a4ce:	2b01      	cmp	r3, #1
 800a4d0:	d10e      	bne.n	800a4f0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	68db      	ldr	r3, [r3, #12]
 800a4d8:	f003 0301 	and.w	r3, r3, #1
 800a4dc:	2b01      	cmp	r3, #1
 800a4de:	d107      	bne.n	800a4f0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	f06f 0201 	mvn.w	r2, #1
 800a4e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a4ea:	6878      	ldr	r0, [r7, #4]
 800a4ec:	f7f8 fda8 	bl	8003040 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	691b      	ldr	r3, [r3, #16]
 800a4f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a4fa:	2b80      	cmp	r3, #128	; 0x80
 800a4fc:	d10e      	bne.n	800a51c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	68db      	ldr	r3, [r3, #12]
 800a504:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a508:	2b80      	cmp	r3, #128	; 0x80
 800a50a:	d107      	bne.n	800a51c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800a514:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a516:	6878      	ldr	r0, [r7, #4]
 800a518:	f001 f904 	bl	800b724 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	691b      	ldr	r3, [r3, #16]
 800a522:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a526:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a52a:	d10e      	bne.n	800a54a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	68db      	ldr	r3, [r3, #12]
 800a532:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a536:	2b80      	cmp	r3, #128	; 0x80
 800a538:	d107      	bne.n	800a54a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800a542:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800a544:	6878      	ldr	r0, [r7, #4]
 800a546:	f001 f8f7 	bl	800b738 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	691b      	ldr	r3, [r3, #16]
 800a550:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a554:	2b40      	cmp	r3, #64	; 0x40
 800a556:	d10e      	bne.n	800a576 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	68db      	ldr	r3, [r3, #12]
 800a55e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a562:	2b40      	cmp	r3, #64	; 0x40
 800a564:	d107      	bne.n	800a576 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a56e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a570:	6878      	ldr	r0, [r7, #4]
 800a572:	f000 fad7 	bl	800ab24 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	691b      	ldr	r3, [r3, #16]
 800a57c:	f003 0320 	and.w	r3, r3, #32
 800a580:	2b20      	cmp	r3, #32
 800a582:	d10e      	bne.n	800a5a2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	68db      	ldr	r3, [r3, #12]
 800a58a:	f003 0320 	and.w	r3, r3, #32
 800a58e:	2b20      	cmp	r3, #32
 800a590:	d107      	bne.n	800a5a2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	f06f 0220 	mvn.w	r2, #32
 800a59a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a59c:	6878      	ldr	r0, [r7, #4]
 800a59e:	f001 f8b7 	bl	800b710 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a5a2:	bf00      	nop
 800a5a4:	3708      	adds	r7, #8
 800a5a6:	46bd      	mov	sp, r7
 800a5a8:	bd80      	pop	{r7, pc}

0800a5aa <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800a5aa:	b580      	push	{r7, lr}
 800a5ac:	b086      	sub	sp, #24
 800a5ae:	af00      	add	r7, sp, #0
 800a5b0:	60f8      	str	r0, [r7, #12]
 800a5b2:	60b9      	str	r1, [r7, #8]
 800a5b4:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a5b6:	2300      	movs	r3, #0
 800a5b8:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a5c0:	2b01      	cmp	r3, #1
 800a5c2:	d101      	bne.n	800a5c8 <HAL_TIM_IC_ConfigChannel+0x1e>
 800a5c4:	2302      	movs	r3, #2
 800a5c6:	e088      	b.n	800a6da <HAL_TIM_IC_ConfigChannel+0x130>
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	2201      	movs	r2, #1
 800a5cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	d11b      	bne.n	800a60e <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800a5d6:	68fb      	ldr	r3, [r7, #12]
 800a5d8:	6818      	ldr	r0, [r3, #0]
 800a5da:	68bb      	ldr	r3, [r7, #8]
 800a5dc:	6819      	ldr	r1, [r3, #0]
 800a5de:	68bb      	ldr	r3, [r7, #8]
 800a5e0:	685a      	ldr	r2, [r3, #4]
 800a5e2:	68bb      	ldr	r3, [r7, #8]
 800a5e4:	68db      	ldr	r3, [r3, #12]
 800a5e6:	f000 fe17 	bl	800b218 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	699a      	ldr	r2, [r3, #24]
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	f022 020c 	bic.w	r2, r2, #12
 800a5f8:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	6999      	ldr	r1, [r3, #24]
 800a600:	68bb      	ldr	r3, [r7, #8]
 800a602:	689a      	ldr	r2, [r3, #8]
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	430a      	orrs	r2, r1
 800a60a:	619a      	str	r2, [r3, #24]
 800a60c:	e060      	b.n	800a6d0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	2b04      	cmp	r3, #4
 800a612:	d11c      	bne.n	800a64e <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	6818      	ldr	r0, [r3, #0]
 800a618:	68bb      	ldr	r3, [r7, #8]
 800a61a:	6819      	ldr	r1, [r3, #0]
 800a61c:	68bb      	ldr	r3, [r7, #8]
 800a61e:	685a      	ldr	r2, [r3, #4]
 800a620:	68bb      	ldr	r3, [r7, #8]
 800a622:	68db      	ldr	r3, [r3, #12]
 800a624:	f000 fe9b 	bl	800b35e <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	699a      	ldr	r2, [r3, #24]
 800a62e:	68fb      	ldr	r3, [r7, #12]
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800a636:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	6999      	ldr	r1, [r3, #24]
 800a63e:	68bb      	ldr	r3, [r7, #8]
 800a640:	689b      	ldr	r3, [r3, #8]
 800a642:	021a      	lsls	r2, r3, #8
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	430a      	orrs	r2, r1
 800a64a:	619a      	str	r2, [r3, #24]
 800a64c:	e040      	b.n	800a6d0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	2b08      	cmp	r3, #8
 800a652:	d11b      	bne.n	800a68c <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	6818      	ldr	r0, [r3, #0]
 800a658:	68bb      	ldr	r3, [r7, #8]
 800a65a:	6819      	ldr	r1, [r3, #0]
 800a65c:	68bb      	ldr	r3, [r7, #8]
 800a65e:	685a      	ldr	r2, [r3, #4]
 800a660:	68bb      	ldr	r3, [r7, #8]
 800a662:	68db      	ldr	r3, [r3, #12]
 800a664:	f000 fee8 	bl	800b438 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	69da      	ldr	r2, [r3, #28]
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	f022 020c 	bic.w	r2, r2, #12
 800a676:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	69d9      	ldr	r1, [r3, #28]
 800a67e:	68bb      	ldr	r3, [r7, #8]
 800a680:	689a      	ldr	r2, [r3, #8]
 800a682:	68fb      	ldr	r3, [r7, #12]
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	430a      	orrs	r2, r1
 800a688:	61da      	str	r2, [r3, #28]
 800a68a:	e021      	b.n	800a6d0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	2b0c      	cmp	r3, #12
 800a690:	d11c      	bne.n	800a6cc <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	6818      	ldr	r0, [r3, #0]
 800a696:	68bb      	ldr	r3, [r7, #8]
 800a698:	6819      	ldr	r1, [r3, #0]
 800a69a:	68bb      	ldr	r3, [r7, #8]
 800a69c:	685a      	ldr	r2, [r3, #4]
 800a69e:	68bb      	ldr	r3, [r7, #8]
 800a6a0:	68db      	ldr	r3, [r3, #12]
 800a6a2:	f000 ff05 	bl	800b4b0 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	69da      	ldr	r2, [r3, #28]
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800a6b4:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	69d9      	ldr	r1, [r3, #28]
 800a6bc:	68bb      	ldr	r3, [r7, #8]
 800a6be:	689b      	ldr	r3, [r3, #8]
 800a6c0:	021a      	lsls	r2, r3, #8
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	430a      	orrs	r2, r1
 800a6c8:	61da      	str	r2, [r3, #28]
 800a6ca:	e001      	b.n	800a6d0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800a6cc:	2301      	movs	r3, #1
 800a6ce:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800a6d0:	68fb      	ldr	r3, [r7, #12]
 800a6d2:	2200      	movs	r2, #0
 800a6d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a6d8:	7dfb      	ldrb	r3, [r7, #23]
}
 800a6da:	4618      	mov	r0, r3
 800a6dc:	3718      	adds	r7, #24
 800a6de:	46bd      	mov	sp, r7
 800a6e0:	bd80      	pop	{r7, pc}
	...

0800a6e4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a6e4:	b580      	push	{r7, lr}
 800a6e6:	b086      	sub	sp, #24
 800a6e8:	af00      	add	r7, sp, #0
 800a6ea:	60f8      	str	r0, [r7, #12]
 800a6ec:	60b9      	str	r1, [r7, #8]
 800a6ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a6f0:	2300      	movs	r3, #0
 800a6f2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a6fa:	2b01      	cmp	r3, #1
 800a6fc:	d101      	bne.n	800a702 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a6fe:	2302      	movs	r3, #2
 800a700:	e0ff      	b.n	800a902 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800a702:	68fb      	ldr	r3, [r7, #12]
 800a704:	2201      	movs	r2, #1
 800a706:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	2b14      	cmp	r3, #20
 800a70e:	f200 80f0 	bhi.w	800a8f2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800a712:	a201      	add	r2, pc, #4	; (adr r2, 800a718 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a714:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a718:	0800a76d 	.word	0x0800a76d
 800a71c:	0800a8f3 	.word	0x0800a8f3
 800a720:	0800a8f3 	.word	0x0800a8f3
 800a724:	0800a8f3 	.word	0x0800a8f3
 800a728:	0800a7ad 	.word	0x0800a7ad
 800a72c:	0800a8f3 	.word	0x0800a8f3
 800a730:	0800a8f3 	.word	0x0800a8f3
 800a734:	0800a8f3 	.word	0x0800a8f3
 800a738:	0800a7ef 	.word	0x0800a7ef
 800a73c:	0800a8f3 	.word	0x0800a8f3
 800a740:	0800a8f3 	.word	0x0800a8f3
 800a744:	0800a8f3 	.word	0x0800a8f3
 800a748:	0800a82f 	.word	0x0800a82f
 800a74c:	0800a8f3 	.word	0x0800a8f3
 800a750:	0800a8f3 	.word	0x0800a8f3
 800a754:	0800a8f3 	.word	0x0800a8f3
 800a758:	0800a871 	.word	0x0800a871
 800a75c:	0800a8f3 	.word	0x0800a8f3
 800a760:	0800a8f3 	.word	0x0800a8f3
 800a764:	0800a8f3 	.word	0x0800a8f3
 800a768:	0800a8b1 	.word	0x0800a8b1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	68b9      	ldr	r1, [r7, #8]
 800a772:	4618      	mov	r0, r3
 800a774:	f000 fa7a 	bl	800ac6c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a778:	68fb      	ldr	r3, [r7, #12]
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	699a      	ldr	r2, [r3, #24]
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	f042 0208 	orr.w	r2, r2, #8
 800a786:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a788:	68fb      	ldr	r3, [r7, #12]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	699a      	ldr	r2, [r3, #24]
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	f022 0204 	bic.w	r2, r2, #4
 800a796:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	6999      	ldr	r1, [r3, #24]
 800a79e:	68bb      	ldr	r3, [r7, #8]
 800a7a0:	691a      	ldr	r2, [r3, #16]
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	430a      	orrs	r2, r1
 800a7a8:	619a      	str	r2, [r3, #24]
      break;
 800a7aa:	e0a5      	b.n	800a8f8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	68b9      	ldr	r1, [r7, #8]
 800a7b2:	4618      	mov	r0, r3
 800a7b4:	f000 faea 	bl	800ad8c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	699a      	ldr	r2, [r3, #24]
 800a7be:	68fb      	ldr	r3, [r7, #12]
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a7c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	699a      	ldr	r2, [r3, #24]
 800a7ce:	68fb      	ldr	r3, [r7, #12]
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a7d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	6999      	ldr	r1, [r3, #24]
 800a7de:	68bb      	ldr	r3, [r7, #8]
 800a7e0:	691b      	ldr	r3, [r3, #16]
 800a7e2:	021a      	lsls	r2, r3, #8
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	430a      	orrs	r2, r1
 800a7ea:	619a      	str	r2, [r3, #24]
      break;
 800a7ec:	e084      	b.n	800a8f8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	68b9      	ldr	r1, [r7, #8]
 800a7f4:	4618      	mov	r0, r3
 800a7f6:	f000 fb53 	bl	800aea0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	69da      	ldr	r2, [r3, #28]
 800a800:	68fb      	ldr	r3, [r7, #12]
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	f042 0208 	orr.w	r2, r2, #8
 800a808:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a80a:	68fb      	ldr	r3, [r7, #12]
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	69da      	ldr	r2, [r3, #28]
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	f022 0204 	bic.w	r2, r2, #4
 800a818:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	69d9      	ldr	r1, [r3, #28]
 800a820:	68bb      	ldr	r3, [r7, #8]
 800a822:	691a      	ldr	r2, [r3, #16]
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	430a      	orrs	r2, r1
 800a82a:	61da      	str	r2, [r3, #28]
      break;
 800a82c:	e064      	b.n	800a8f8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	68b9      	ldr	r1, [r7, #8]
 800a834:	4618      	mov	r0, r3
 800a836:	f000 fbbb 	bl	800afb0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	69da      	ldr	r2, [r3, #28]
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a848:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	69da      	ldr	r2, [r3, #28]
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a858:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	69d9      	ldr	r1, [r3, #28]
 800a860:	68bb      	ldr	r3, [r7, #8]
 800a862:	691b      	ldr	r3, [r3, #16]
 800a864:	021a      	lsls	r2, r3, #8
 800a866:	68fb      	ldr	r3, [r7, #12]
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	430a      	orrs	r2, r1
 800a86c:	61da      	str	r2, [r3, #28]
      break;
 800a86e:	e043      	b.n	800a8f8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	68b9      	ldr	r1, [r7, #8]
 800a876:	4618      	mov	r0, r3
 800a878:	f000 fc04 	bl	800b084 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	f042 0208 	orr.w	r2, r2, #8
 800a88a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a892:	68fb      	ldr	r3, [r7, #12]
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	f022 0204 	bic.w	r2, r2, #4
 800a89a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800a8a2:	68bb      	ldr	r3, [r7, #8]
 800a8a4:	691a      	ldr	r2, [r3, #16]
 800a8a6:	68fb      	ldr	r3, [r7, #12]
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	430a      	orrs	r2, r1
 800a8ac:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800a8ae:	e023      	b.n	800a8f8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	68b9      	ldr	r1, [r7, #8]
 800a8b6:	4618      	mov	r0, r3
 800a8b8:	f000 fc48 	bl	800b14c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a8c2:	68fb      	ldr	r3, [r7, #12]
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a8ca:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a8da:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800a8e2:	68bb      	ldr	r3, [r7, #8]
 800a8e4:	691b      	ldr	r3, [r3, #16]
 800a8e6:	021a      	lsls	r2, r3, #8
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	430a      	orrs	r2, r1
 800a8ee:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800a8f0:	e002      	b.n	800a8f8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800a8f2:	2301      	movs	r3, #1
 800a8f4:	75fb      	strb	r3, [r7, #23]
      break;
 800a8f6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	2200      	movs	r2, #0
 800a8fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a900:	7dfb      	ldrb	r3, [r7, #23]
}
 800a902:	4618      	mov	r0, r3
 800a904:	3718      	adds	r7, #24
 800a906:	46bd      	mov	sp, r7
 800a908:	bd80      	pop	{r7, pc}
 800a90a:	bf00      	nop

0800a90c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a90c:	b580      	push	{r7, lr}
 800a90e:	b084      	sub	sp, #16
 800a910:	af00      	add	r7, sp, #0
 800a912:	6078      	str	r0, [r7, #4]
 800a914:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a916:	2300      	movs	r3, #0
 800a918:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a920:	2b01      	cmp	r3, #1
 800a922:	d101      	bne.n	800a928 <HAL_TIM_ConfigClockSource+0x1c>
 800a924:	2302      	movs	r3, #2
 800a926:	e0dc      	b.n	800aae2 <HAL_TIM_ConfigClockSource+0x1d6>
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	2201      	movs	r2, #1
 800a92c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	2202      	movs	r2, #2
 800a934:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	689b      	ldr	r3, [r3, #8]
 800a93e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a940:	68ba      	ldr	r2, [r7, #8]
 800a942:	4b6a      	ldr	r3, [pc, #424]	; (800aaec <HAL_TIM_ConfigClockSource+0x1e0>)
 800a944:	4013      	ands	r3, r2
 800a946:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a948:	68bb      	ldr	r3, [r7, #8]
 800a94a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a94e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	68ba      	ldr	r2, [r7, #8]
 800a956:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a958:	683b      	ldr	r3, [r7, #0]
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	4a64      	ldr	r2, [pc, #400]	; (800aaf0 <HAL_TIM_ConfigClockSource+0x1e4>)
 800a95e:	4293      	cmp	r3, r2
 800a960:	f000 80a9 	beq.w	800aab6 <HAL_TIM_ConfigClockSource+0x1aa>
 800a964:	4a62      	ldr	r2, [pc, #392]	; (800aaf0 <HAL_TIM_ConfigClockSource+0x1e4>)
 800a966:	4293      	cmp	r3, r2
 800a968:	f200 80ae 	bhi.w	800aac8 <HAL_TIM_ConfigClockSource+0x1bc>
 800a96c:	4a61      	ldr	r2, [pc, #388]	; (800aaf4 <HAL_TIM_ConfigClockSource+0x1e8>)
 800a96e:	4293      	cmp	r3, r2
 800a970:	f000 80a1 	beq.w	800aab6 <HAL_TIM_ConfigClockSource+0x1aa>
 800a974:	4a5f      	ldr	r2, [pc, #380]	; (800aaf4 <HAL_TIM_ConfigClockSource+0x1e8>)
 800a976:	4293      	cmp	r3, r2
 800a978:	f200 80a6 	bhi.w	800aac8 <HAL_TIM_ConfigClockSource+0x1bc>
 800a97c:	4a5e      	ldr	r2, [pc, #376]	; (800aaf8 <HAL_TIM_ConfigClockSource+0x1ec>)
 800a97e:	4293      	cmp	r3, r2
 800a980:	f000 8099 	beq.w	800aab6 <HAL_TIM_ConfigClockSource+0x1aa>
 800a984:	4a5c      	ldr	r2, [pc, #368]	; (800aaf8 <HAL_TIM_ConfigClockSource+0x1ec>)
 800a986:	4293      	cmp	r3, r2
 800a988:	f200 809e 	bhi.w	800aac8 <HAL_TIM_ConfigClockSource+0x1bc>
 800a98c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800a990:	f000 8091 	beq.w	800aab6 <HAL_TIM_ConfigClockSource+0x1aa>
 800a994:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800a998:	f200 8096 	bhi.w	800aac8 <HAL_TIM_ConfigClockSource+0x1bc>
 800a99c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a9a0:	f000 8089 	beq.w	800aab6 <HAL_TIM_ConfigClockSource+0x1aa>
 800a9a4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a9a8:	f200 808e 	bhi.w	800aac8 <HAL_TIM_ConfigClockSource+0x1bc>
 800a9ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a9b0:	d03e      	beq.n	800aa30 <HAL_TIM_ConfigClockSource+0x124>
 800a9b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a9b6:	f200 8087 	bhi.w	800aac8 <HAL_TIM_ConfigClockSource+0x1bc>
 800a9ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a9be:	f000 8086 	beq.w	800aace <HAL_TIM_ConfigClockSource+0x1c2>
 800a9c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a9c6:	d87f      	bhi.n	800aac8 <HAL_TIM_ConfigClockSource+0x1bc>
 800a9c8:	2b70      	cmp	r3, #112	; 0x70
 800a9ca:	d01a      	beq.n	800aa02 <HAL_TIM_ConfigClockSource+0xf6>
 800a9cc:	2b70      	cmp	r3, #112	; 0x70
 800a9ce:	d87b      	bhi.n	800aac8 <HAL_TIM_ConfigClockSource+0x1bc>
 800a9d0:	2b60      	cmp	r3, #96	; 0x60
 800a9d2:	d050      	beq.n	800aa76 <HAL_TIM_ConfigClockSource+0x16a>
 800a9d4:	2b60      	cmp	r3, #96	; 0x60
 800a9d6:	d877      	bhi.n	800aac8 <HAL_TIM_ConfigClockSource+0x1bc>
 800a9d8:	2b50      	cmp	r3, #80	; 0x50
 800a9da:	d03c      	beq.n	800aa56 <HAL_TIM_ConfigClockSource+0x14a>
 800a9dc:	2b50      	cmp	r3, #80	; 0x50
 800a9de:	d873      	bhi.n	800aac8 <HAL_TIM_ConfigClockSource+0x1bc>
 800a9e0:	2b40      	cmp	r3, #64	; 0x40
 800a9e2:	d058      	beq.n	800aa96 <HAL_TIM_ConfigClockSource+0x18a>
 800a9e4:	2b40      	cmp	r3, #64	; 0x40
 800a9e6:	d86f      	bhi.n	800aac8 <HAL_TIM_ConfigClockSource+0x1bc>
 800a9e8:	2b30      	cmp	r3, #48	; 0x30
 800a9ea:	d064      	beq.n	800aab6 <HAL_TIM_ConfigClockSource+0x1aa>
 800a9ec:	2b30      	cmp	r3, #48	; 0x30
 800a9ee:	d86b      	bhi.n	800aac8 <HAL_TIM_ConfigClockSource+0x1bc>
 800a9f0:	2b20      	cmp	r3, #32
 800a9f2:	d060      	beq.n	800aab6 <HAL_TIM_ConfigClockSource+0x1aa>
 800a9f4:	2b20      	cmp	r3, #32
 800a9f6:	d867      	bhi.n	800aac8 <HAL_TIM_ConfigClockSource+0x1bc>
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	d05c      	beq.n	800aab6 <HAL_TIM_ConfigClockSource+0x1aa>
 800a9fc:	2b10      	cmp	r3, #16
 800a9fe:	d05a      	beq.n	800aab6 <HAL_TIM_ConfigClockSource+0x1aa>
 800aa00:	e062      	b.n	800aac8 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	6818      	ldr	r0, [r3, #0]
 800aa06:	683b      	ldr	r3, [r7, #0]
 800aa08:	6899      	ldr	r1, [r3, #8]
 800aa0a:	683b      	ldr	r3, [r7, #0]
 800aa0c:	685a      	ldr	r2, [r3, #4]
 800aa0e:	683b      	ldr	r3, [r7, #0]
 800aa10:	68db      	ldr	r3, [r3, #12]
 800aa12:	f000 fda9 	bl	800b568 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	689b      	ldr	r3, [r3, #8]
 800aa1c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800aa1e:	68bb      	ldr	r3, [r7, #8]
 800aa20:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800aa24:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	68ba      	ldr	r2, [r7, #8]
 800aa2c:	609a      	str	r2, [r3, #8]
      break;
 800aa2e:	e04f      	b.n	800aad0 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	6818      	ldr	r0, [r3, #0]
 800aa34:	683b      	ldr	r3, [r7, #0]
 800aa36:	6899      	ldr	r1, [r3, #8]
 800aa38:	683b      	ldr	r3, [r7, #0]
 800aa3a:	685a      	ldr	r2, [r3, #4]
 800aa3c:	683b      	ldr	r3, [r7, #0]
 800aa3e:	68db      	ldr	r3, [r3, #12]
 800aa40:	f000 fd92 	bl	800b568 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	689a      	ldr	r2, [r3, #8]
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800aa52:	609a      	str	r2, [r3, #8]
      break;
 800aa54:	e03c      	b.n	800aad0 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	6818      	ldr	r0, [r3, #0]
 800aa5a:	683b      	ldr	r3, [r7, #0]
 800aa5c:	6859      	ldr	r1, [r3, #4]
 800aa5e:	683b      	ldr	r3, [r7, #0]
 800aa60:	68db      	ldr	r3, [r3, #12]
 800aa62:	461a      	mov	r2, r3
 800aa64:	f000 fc4c 	bl	800b300 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	2150      	movs	r1, #80	; 0x50
 800aa6e:	4618      	mov	r0, r3
 800aa70:	f000 fd5c 	bl	800b52c <TIM_ITRx_SetConfig>
      break;
 800aa74:	e02c      	b.n	800aad0 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	6818      	ldr	r0, [r3, #0]
 800aa7a:	683b      	ldr	r3, [r7, #0]
 800aa7c:	6859      	ldr	r1, [r3, #4]
 800aa7e:	683b      	ldr	r3, [r7, #0]
 800aa80:	68db      	ldr	r3, [r3, #12]
 800aa82:	461a      	mov	r2, r3
 800aa84:	f000 fca8 	bl	800b3d8 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	2160      	movs	r1, #96	; 0x60
 800aa8e:	4618      	mov	r0, r3
 800aa90:	f000 fd4c 	bl	800b52c <TIM_ITRx_SetConfig>
      break;
 800aa94:	e01c      	b.n	800aad0 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	6818      	ldr	r0, [r3, #0]
 800aa9a:	683b      	ldr	r3, [r7, #0]
 800aa9c:	6859      	ldr	r1, [r3, #4]
 800aa9e:	683b      	ldr	r3, [r7, #0]
 800aaa0:	68db      	ldr	r3, [r3, #12]
 800aaa2:	461a      	mov	r2, r3
 800aaa4:	f000 fc2c 	bl	800b300 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	2140      	movs	r1, #64	; 0x40
 800aaae:	4618      	mov	r0, r3
 800aab0:	f000 fd3c 	bl	800b52c <TIM_ITRx_SetConfig>
      break;
 800aab4:	e00c      	b.n	800aad0 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	681a      	ldr	r2, [r3, #0]
 800aaba:	683b      	ldr	r3, [r7, #0]
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	4619      	mov	r1, r3
 800aac0:	4610      	mov	r0, r2
 800aac2:	f000 fd33 	bl	800b52c <TIM_ITRx_SetConfig>
      break;
 800aac6:	e003      	b.n	800aad0 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800aac8:	2301      	movs	r3, #1
 800aaca:	73fb      	strb	r3, [r7, #15]
      break;
 800aacc:	e000      	b.n	800aad0 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800aace:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	2201      	movs	r2, #1
 800aad4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	2200      	movs	r2, #0
 800aadc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800aae0:	7bfb      	ldrb	r3, [r7, #15]
}
 800aae2:	4618      	mov	r0, r3
 800aae4:	3710      	adds	r7, #16
 800aae6:	46bd      	mov	sp, r7
 800aae8:	bd80      	pop	{r7, pc}
 800aaea:	bf00      	nop
 800aaec:	ffceff88 	.word	0xffceff88
 800aaf0:	00100040 	.word	0x00100040
 800aaf4:	00100030 	.word	0x00100030
 800aaf8:	00100020 	.word	0x00100020

0800aafc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800aafc:	b480      	push	{r7}
 800aafe:	b083      	sub	sp, #12
 800ab00:	af00      	add	r7, sp, #0
 800ab02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ab04:	bf00      	nop
 800ab06:	370c      	adds	r7, #12
 800ab08:	46bd      	mov	sp, r7
 800ab0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab0e:	4770      	bx	lr

0800ab10 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ab10:	b480      	push	{r7}
 800ab12:	b083      	sub	sp, #12
 800ab14:	af00      	add	r7, sp, #0
 800ab16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ab18:	bf00      	nop
 800ab1a:	370c      	adds	r7, #12
 800ab1c:	46bd      	mov	sp, r7
 800ab1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab22:	4770      	bx	lr

0800ab24 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ab24:	b480      	push	{r7}
 800ab26:	b083      	sub	sp, #12
 800ab28:	af00      	add	r7, sp, #0
 800ab2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ab2c:	bf00      	nop
 800ab2e:	370c      	adds	r7, #12
 800ab30:	46bd      	mov	sp, r7
 800ab32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab36:	4770      	bx	lr

0800ab38 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800ab38:	b480      	push	{r7}
 800ab3a:	b085      	sub	sp, #20
 800ab3c:	af00      	add	r7, sp, #0
 800ab3e:	6078      	str	r0, [r7, #4]
 800ab40:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	4a40      	ldr	r2, [pc, #256]	; (800ac4c <TIM_Base_SetConfig+0x114>)
 800ab4c:	4293      	cmp	r3, r2
 800ab4e:	d013      	beq.n	800ab78 <TIM_Base_SetConfig+0x40>
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ab56:	d00f      	beq.n	800ab78 <TIM_Base_SetConfig+0x40>
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	4a3d      	ldr	r2, [pc, #244]	; (800ac50 <TIM_Base_SetConfig+0x118>)
 800ab5c:	4293      	cmp	r3, r2
 800ab5e:	d00b      	beq.n	800ab78 <TIM_Base_SetConfig+0x40>
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	4a3c      	ldr	r2, [pc, #240]	; (800ac54 <TIM_Base_SetConfig+0x11c>)
 800ab64:	4293      	cmp	r3, r2
 800ab66:	d007      	beq.n	800ab78 <TIM_Base_SetConfig+0x40>
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	4a3b      	ldr	r2, [pc, #236]	; (800ac58 <TIM_Base_SetConfig+0x120>)
 800ab6c:	4293      	cmp	r3, r2
 800ab6e:	d003      	beq.n	800ab78 <TIM_Base_SetConfig+0x40>
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	4a3a      	ldr	r2, [pc, #232]	; (800ac5c <TIM_Base_SetConfig+0x124>)
 800ab74:	4293      	cmp	r3, r2
 800ab76:	d108      	bne.n	800ab8a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ab7e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ab80:	683b      	ldr	r3, [r7, #0]
 800ab82:	685b      	ldr	r3, [r3, #4]
 800ab84:	68fa      	ldr	r2, [r7, #12]
 800ab86:	4313      	orrs	r3, r2
 800ab88:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	4a2f      	ldr	r2, [pc, #188]	; (800ac4c <TIM_Base_SetConfig+0x114>)
 800ab8e:	4293      	cmp	r3, r2
 800ab90:	d01f      	beq.n	800abd2 <TIM_Base_SetConfig+0x9a>
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ab98:	d01b      	beq.n	800abd2 <TIM_Base_SetConfig+0x9a>
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	4a2c      	ldr	r2, [pc, #176]	; (800ac50 <TIM_Base_SetConfig+0x118>)
 800ab9e:	4293      	cmp	r3, r2
 800aba0:	d017      	beq.n	800abd2 <TIM_Base_SetConfig+0x9a>
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	4a2b      	ldr	r2, [pc, #172]	; (800ac54 <TIM_Base_SetConfig+0x11c>)
 800aba6:	4293      	cmp	r3, r2
 800aba8:	d013      	beq.n	800abd2 <TIM_Base_SetConfig+0x9a>
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	4a2a      	ldr	r2, [pc, #168]	; (800ac58 <TIM_Base_SetConfig+0x120>)
 800abae:	4293      	cmp	r3, r2
 800abb0:	d00f      	beq.n	800abd2 <TIM_Base_SetConfig+0x9a>
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	4a29      	ldr	r2, [pc, #164]	; (800ac5c <TIM_Base_SetConfig+0x124>)
 800abb6:	4293      	cmp	r3, r2
 800abb8:	d00b      	beq.n	800abd2 <TIM_Base_SetConfig+0x9a>
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	4a28      	ldr	r2, [pc, #160]	; (800ac60 <TIM_Base_SetConfig+0x128>)
 800abbe:	4293      	cmp	r3, r2
 800abc0:	d007      	beq.n	800abd2 <TIM_Base_SetConfig+0x9a>
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	4a27      	ldr	r2, [pc, #156]	; (800ac64 <TIM_Base_SetConfig+0x12c>)
 800abc6:	4293      	cmp	r3, r2
 800abc8:	d003      	beq.n	800abd2 <TIM_Base_SetConfig+0x9a>
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	4a26      	ldr	r2, [pc, #152]	; (800ac68 <TIM_Base_SetConfig+0x130>)
 800abce:	4293      	cmp	r3, r2
 800abd0:	d108      	bne.n	800abe4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800abd8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800abda:	683b      	ldr	r3, [r7, #0]
 800abdc:	68db      	ldr	r3, [r3, #12]
 800abde:	68fa      	ldr	r2, [r7, #12]
 800abe0:	4313      	orrs	r3, r2
 800abe2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800abea:	683b      	ldr	r3, [r7, #0]
 800abec:	695b      	ldr	r3, [r3, #20]
 800abee:	4313      	orrs	r3, r2
 800abf0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	68fa      	ldr	r2, [r7, #12]
 800abf6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800abf8:	683b      	ldr	r3, [r7, #0]
 800abfa:	689a      	ldr	r2, [r3, #8]
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ac00:	683b      	ldr	r3, [r7, #0]
 800ac02:	681a      	ldr	r2, [r3, #0]
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	4a10      	ldr	r2, [pc, #64]	; (800ac4c <TIM_Base_SetConfig+0x114>)
 800ac0c:	4293      	cmp	r3, r2
 800ac0e:	d00f      	beq.n	800ac30 <TIM_Base_SetConfig+0xf8>
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	4a12      	ldr	r2, [pc, #72]	; (800ac5c <TIM_Base_SetConfig+0x124>)
 800ac14:	4293      	cmp	r3, r2
 800ac16:	d00b      	beq.n	800ac30 <TIM_Base_SetConfig+0xf8>
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	4a11      	ldr	r2, [pc, #68]	; (800ac60 <TIM_Base_SetConfig+0x128>)
 800ac1c:	4293      	cmp	r3, r2
 800ac1e:	d007      	beq.n	800ac30 <TIM_Base_SetConfig+0xf8>
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	4a10      	ldr	r2, [pc, #64]	; (800ac64 <TIM_Base_SetConfig+0x12c>)
 800ac24:	4293      	cmp	r3, r2
 800ac26:	d003      	beq.n	800ac30 <TIM_Base_SetConfig+0xf8>
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	4a0f      	ldr	r2, [pc, #60]	; (800ac68 <TIM_Base_SetConfig+0x130>)
 800ac2c:	4293      	cmp	r3, r2
 800ac2e:	d103      	bne.n	800ac38 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ac30:	683b      	ldr	r3, [r7, #0]
 800ac32:	691a      	ldr	r2, [r3, #16]
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	2201      	movs	r2, #1
 800ac3c:	615a      	str	r2, [r3, #20]
}
 800ac3e:	bf00      	nop
 800ac40:	3714      	adds	r7, #20
 800ac42:	46bd      	mov	sp, r7
 800ac44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac48:	4770      	bx	lr
 800ac4a:	bf00      	nop
 800ac4c:	40010000 	.word	0x40010000
 800ac50:	40000400 	.word	0x40000400
 800ac54:	40000800 	.word	0x40000800
 800ac58:	40000c00 	.word	0x40000c00
 800ac5c:	40010400 	.word	0x40010400
 800ac60:	40014000 	.word	0x40014000
 800ac64:	40014400 	.word	0x40014400
 800ac68:	40014800 	.word	0x40014800

0800ac6c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ac6c:	b480      	push	{r7}
 800ac6e:	b087      	sub	sp, #28
 800ac70:	af00      	add	r7, sp, #0
 800ac72:	6078      	str	r0, [r7, #4]
 800ac74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	6a1b      	ldr	r3, [r3, #32]
 800ac7a:	f023 0201 	bic.w	r2, r3, #1
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	6a1b      	ldr	r3, [r3, #32]
 800ac86:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	685b      	ldr	r3, [r3, #4]
 800ac8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	699b      	ldr	r3, [r3, #24]
 800ac92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800ac94:	68fa      	ldr	r2, [r7, #12]
 800ac96:	4b37      	ldr	r3, [pc, #220]	; (800ad74 <TIM_OC1_SetConfig+0x108>)
 800ac98:	4013      	ands	r3, r2
 800ac9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	f023 0303 	bic.w	r3, r3, #3
 800aca2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800aca4:	683b      	ldr	r3, [r7, #0]
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	68fa      	ldr	r2, [r7, #12]
 800acaa:	4313      	orrs	r3, r2
 800acac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800acae:	697b      	ldr	r3, [r7, #20]
 800acb0:	f023 0302 	bic.w	r3, r3, #2
 800acb4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800acb6:	683b      	ldr	r3, [r7, #0]
 800acb8:	689b      	ldr	r3, [r3, #8]
 800acba:	697a      	ldr	r2, [r7, #20]
 800acbc:	4313      	orrs	r3, r2
 800acbe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	4a2d      	ldr	r2, [pc, #180]	; (800ad78 <TIM_OC1_SetConfig+0x10c>)
 800acc4:	4293      	cmp	r3, r2
 800acc6:	d00f      	beq.n	800ace8 <TIM_OC1_SetConfig+0x7c>
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	4a2c      	ldr	r2, [pc, #176]	; (800ad7c <TIM_OC1_SetConfig+0x110>)
 800accc:	4293      	cmp	r3, r2
 800acce:	d00b      	beq.n	800ace8 <TIM_OC1_SetConfig+0x7c>
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	4a2b      	ldr	r2, [pc, #172]	; (800ad80 <TIM_OC1_SetConfig+0x114>)
 800acd4:	4293      	cmp	r3, r2
 800acd6:	d007      	beq.n	800ace8 <TIM_OC1_SetConfig+0x7c>
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	4a2a      	ldr	r2, [pc, #168]	; (800ad84 <TIM_OC1_SetConfig+0x118>)
 800acdc:	4293      	cmp	r3, r2
 800acde:	d003      	beq.n	800ace8 <TIM_OC1_SetConfig+0x7c>
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	4a29      	ldr	r2, [pc, #164]	; (800ad88 <TIM_OC1_SetConfig+0x11c>)
 800ace4:	4293      	cmp	r3, r2
 800ace6:	d10c      	bne.n	800ad02 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800ace8:	697b      	ldr	r3, [r7, #20]
 800acea:	f023 0308 	bic.w	r3, r3, #8
 800acee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800acf0:	683b      	ldr	r3, [r7, #0]
 800acf2:	68db      	ldr	r3, [r3, #12]
 800acf4:	697a      	ldr	r2, [r7, #20]
 800acf6:	4313      	orrs	r3, r2
 800acf8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800acfa:	697b      	ldr	r3, [r7, #20]
 800acfc:	f023 0304 	bic.w	r3, r3, #4
 800ad00:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	4a1c      	ldr	r2, [pc, #112]	; (800ad78 <TIM_OC1_SetConfig+0x10c>)
 800ad06:	4293      	cmp	r3, r2
 800ad08:	d00f      	beq.n	800ad2a <TIM_OC1_SetConfig+0xbe>
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	4a1b      	ldr	r2, [pc, #108]	; (800ad7c <TIM_OC1_SetConfig+0x110>)
 800ad0e:	4293      	cmp	r3, r2
 800ad10:	d00b      	beq.n	800ad2a <TIM_OC1_SetConfig+0xbe>
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	4a1a      	ldr	r2, [pc, #104]	; (800ad80 <TIM_OC1_SetConfig+0x114>)
 800ad16:	4293      	cmp	r3, r2
 800ad18:	d007      	beq.n	800ad2a <TIM_OC1_SetConfig+0xbe>
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	4a19      	ldr	r2, [pc, #100]	; (800ad84 <TIM_OC1_SetConfig+0x118>)
 800ad1e:	4293      	cmp	r3, r2
 800ad20:	d003      	beq.n	800ad2a <TIM_OC1_SetConfig+0xbe>
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	4a18      	ldr	r2, [pc, #96]	; (800ad88 <TIM_OC1_SetConfig+0x11c>)
 800ad26:	4293      	cmp	r3, r2
 800ad28:	d111      	bne.n	800ad4e <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800ad2a:	693b      	ldr	r3, [r7, #16]
 800ad2c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ad30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800ad32:	693b      	ldr	r3, [r7, #16]
 800ad34:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800ad38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800ad3a:	683b      	ldr	r3, [r7, #0]
 800ad3c:	695b      	ldr	r3, [r3, #20]
 800ad3e:	693a      	ldr	r2, [r7, #16]
 800ad40:	4313      	orrs	r3, r2
 800ad42:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800ad44:	683b      	ldr	r3, [r7, #0]
 800ad46:	699b      	ldr	r3, [r3, #24]
 800ad48:	693a      	ldr	r2, [r7, #16]
 800ad4a:	4313      	orrs	r3, r2
 800ad4c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	693a      	ldr	r2, [r7, #16]
 800ad52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	68fa      	ldr	r2, [r7, #12]
 800ad58:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800ad5a:	683b      	ldr	r3, [r7, #0]
 800ad5c:	685a      	ldr	r2, [r3, #4]
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	697a      	ldr	r2, [r7, #20]
 800ad66:	621a      	str	r2, [r3, #32]
}
 800ad68:	bf00      	nop
 800ad6a:	371c      	adds	r7, #28
 800ad6c:	46bd      	mov	sp, r7
 800ad6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad72:	4770      	bx	lr
 800ad74:	fffeff8f 	.word	0xfffeff8f
 800ad78:	40010000 	.word	0x40010000
 800ad7c:	40010400 	.word	0x40010400
 800ad80:	40014000 	.word	0x40014000
 800ad84:	40014400 	.word	0x40014400
 800ad88:	40014800 	.word	0x40014800

0800ad8c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ad8c:	b480      	push	{r7}
 800ad8e:	b087      	sub	sp, #28
 800ad90:	af00      	add	r7, sp, #0
 800ad92:	6078      	str	r0, [r7, #4]
 800ad94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	6a1b      	ldr	r3, [r3, #32]
 800ad9a:	f023 0210 	bic.w	r2, r3, #16
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	6a1b      	ldr	r3, [r3, #32]
 800ada6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	685b      	ldr	r3, [r3, #4]
 800adac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	699b      	ldr	r3, [r3, #24]
 800adb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800adb4:	68fa      	ldr	r2, [r7, #12]
 800adb6:	4b34      	ldr	r3, [pc, #208]	; (800ae88 <TIM_OC2_SetConfig+0xfc>)
 800adb8:	4013      	ands	r3, r2
 800adba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800adbc:	68fb      	ldr	r3, [r7, #12]
 800adbe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800adc2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800adc4:	683b      	ldr	r3, [r7, #0]
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	021b      	lsls	r3, r3, #8
 800adca:	68fa      	ldr	r2, [r7, #12]
 800adcc:	4313      	orrs	r3, r2
 800adce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800add0:	697b      	ldr	r3, [r7, #20]
 800add2:	f023 0320 	bic.w	r3, r3, #32
 800add6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800add8:	683b      	ldr	r3, [r7, #0]
 800adda:	689b      	ldr	r3, [r3, #8]
 800addc:	011b      	lsls	r3, r3, #4
 800adde:	697a      	ldr	r2, [r7, #20]
 800ade0:	4313      	orrs	r3, r2
 800ade2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	4a29      	ldr	r2, [pc, #164]	; (800ae8c <TIM_OC2_SetConfig+0x100>)
 800ade8:	4293      	cmp	r3, r2
 800adea:	d003      	beq.n	800adf4 <TIM_OC2_SetConfig+0x68>
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	4a28      	ldr	r2, [pc, #160]	; (800ae90 <TIM_OC2_SetConfig+0x104>)
 800adf0:	4293      	cmp	r3, r2
 800adf2:	d10d      	bne.n	800ae10 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800adf4:	697b      	ldr	r3, [r7, #20]
 800adf6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800adfa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800adfc:	683b      	ldr	r3, [r7, #0]
 800adfe:	68db      	ldr	r3, [r3, #12]
 800ae00:	011b      	lsls	r3, r3, #4
 800ae02:	697a      	ldr	r2, [r7, #20]
 800ae04:	4313      	orrs	r3, r2
 800ae06:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800ae08:	697b      	ldr	r3, [r7, #20]
 800ae0a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ae0e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	4a1e      	ldr	r2, [pc, #120]	; (800ae8c <TIM_OC2_SetConfig+0x100>)
 800ae14:	4293      	cmp	r3, r2
 800ae16:	d00f      	beq.n	800ae38 <TIM_OC2_SetConfig+0xac>
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	4a1d      	ldr	r2, [pc, #116]	; (800ae90 <TIM_OC2_SetConfig+0x104>)
 800ae1c:	4293      	cmp	r3, r2
 800ae1e:	d00b      	beq.n	800ae38 <TIM_OC2_SetConfig+0xac>
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	4a1c      	ldr	r2, [pc, #112]	; (800ae94 <TIM_OC2_SetConfig+0x108>)
 800ae24:	4293      	cmp	r3, r2
 800ae26:	d007      	beq.n	800ae38 <TIM_OC2_SetConfig+0xac>
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	4a1b      	ldr	r2, [pc, #108]	; (800ae98 <TIM_OC2_SetConfig+0x10c>)
 800ae2c:	4293      	cmp	r3, r2
 800ae2e:	d003      	beq.n	800ae38 <TIM_OC2_SetConfig+0xac>
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	4a1a      	ldr	r2, [pc, #104]	; (800ae9c <TIM_OC2_SetConfig+0x110>)
 800ae34:	4293      	cmp	r3, r2
 800ae36:	d113      	bne.n	800ae60 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800ae38:	693b      	ldr	r3, [r7, #16]
 800ae3a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800ae3e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800ae40:	693b      	ldr	r3, [r7, #16]
 800ae42:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800ae46:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800ae48:	683b      	ldr	r3, [r7, #0]
 800ae4a:	695b      	ldr	r3, [r3, #20]
 800ae4c:	009b      	lsls	r3, r3, #2
 800ae4e:	693a      	ldr	r2, [r7, #16]
 800ae50:	4313      	orrs	r3, r2
 800ae52:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800ae54:	683b      	ldr	r3, [r7, #0]
 800ae56:	699b      	ldr	r3, [r3, #24]
 800ae58:	009b      	lsls	r3, r3, #2
 800ae5a:	693a      	ldr	r2, [r7, #16]
 800ae5c:	4313      	orrs	r3, r2
 800ae5e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	693a      	ldr	r2, [r7, #16]
 800ae64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	68fa      	ldr	r2, [r7, #12]
 800ae6a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800ae6c:	683b      	ldr	r3, [r7, #0]
 800ae6e:	685a      	ldr	r2, [r3, #4]
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	697a      	ldr	r2, [r7, #20]
 800ae78:	621a      	str	r2, [r3, #32]
}
 800ae7a:	bf00      	nop
 800ae7c:	371c      	adds	r7, #28
 800ae7e:	46bd      	mov	sp, r7
 800ae80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae84:	4770      	bx	lr
 800ae86:	bf00      	nop
 800ae88:	feff8fff 	.word	0xfeff8fff
 800ae8c:	40010000 	.word	0x40010000
 800ae90:	40010400 	.word	0x40010400
 800ae94:	40014000 	.word	0x40014000
 800ae98:	40014400 	.word	0x40014400
 800ae9c:	40014800 	.word	0x40014800

0800aea0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800aea0:	b480      	push	{r7}
 800aea2:	b087      	sub	sp, #28
 800aea4:	af00      	add	r7, sp, #0
 800aea6:	6078      	str	r0, [r7, #4]
 800aea8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	6a1b      	ldr	r3, [r3, #32]
 800aeae:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	6a1b      	ldr	r3, [r3, #32]
 800aeba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	685b      	ldr	r3, [r3, #4]
 800aec0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	69db      	ldr	r3, [r3, #28]
 800aec6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800aec8:	68fa      	ldr	r2, [r7, #12]
 800aeca:	4b33      	ldr	r3, [pc, #204]	; (800af98 <TIM_OC3_SetConfig+0xf8>)
 800aecc:	4013      	ands	r3, r2
 800aece:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	f023 0303 	bic.w	r3, r3, #3
 800aed6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800aed8:	683b      	ldr	r3, [r7, #0]
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	68fa      	ldr	r2, [r7, #12]
 800aede:	4313      	orrs	r3, r2
 800aee0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800aee2:	697b      	ldr	r3, [r7, #20]
 800aee4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800aee8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800aeea:	683b      	ldr	r3, [r7, #0]
 800aeec:	689b      	ldr	r3, [r3, #8]
 800aeee:	021b      	lsls	r3, r3, #8
 800aef0:	697a      	ldr	r2, [r7, #20]
 800aef2:	4313      	orrs	r3, r2
 800aef4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	4a28      	ldr	r2, [pc, #160]	; (800af9c <TIM_OC3_SetConfig+0xfc>)
 800aefa:	4293      	cmp	r3, r2
 800aefc:	d003      	beq.n	800af06 <TIM_OC3_SetConfig+0x66>
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	4a27      	ldr	r2, [pc, #156]	; (800afa0 <TIM_OC3_SetConfig+0x100>)
 800af02:	4293      	cmp	r3, r2
 800af04:	d10d      	bne.n	800af22 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800af06:	697b      	ldr	r3, [r7, #20]
 800af08:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800af0c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800af0e:	683b      	ldr	r3, [r7, #0]
 800af10:	68db      	ldr	r3, [r3, #12]
 800af12:	021b      	lsls	r3, r3, #8
 800af14:	697a      	ldr	r2, [r7, #20]
 800af16:	4313      	orrs	r3, r2
 800af18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800af1a:	697b      	ldr	r3, [r7, #20]
 800af1c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800af20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	4a1d      	ldr	r2, [pc, #116]	; (800af9c <TIM_OC3_SetConfig+0xfc>)
 800af26:	4293      	cmp	r3, r2
 800af28:	d00f      	beq.n	800af4a <TIM_OC3_SetConfig+0xaa>
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	4a1c      	ldr	r2, [pc, #112]	; (800afa0 <TIM_OC3_SetConfig+0x100>)
 800af2e:	4293      	cmp	r3, r2
 800af30:	d00b      	beq.n	800af4a <TIM_OC3_SetConfig+0xaa>
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	4a1b      	ldr	r2, [pc, #108]	; (800afa4 <TIM_OC3_SetConfig+0x104>)
 800af36:	4293      	cmp	r3, r2
 800af38:	d007      	beq.n	800af4a <TIM_OC3_SetConfig+0xaa>
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	4a1a      	ldr	r2, [pc, #104]	; (800afa8 <TIM_OC3_SetConfig+0x108>)
 800af3e:	4293      	cmp	r3, r2
 800af40:	d003      	beq.n	800af4a <TIM_OC3_SetConfig+0xaa>
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	4a19      	ldr	r2, [pc, #100]	; (800afac <TIM_OC3_SetConfig+0x10c>)
 800af46:	4293      	cmp	r3, r2
 800af48:	d113      	bne.n	800af72 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800af4a:	693b      	ldr	r3, [r7, #16]
 800af4c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800af50:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800af52:	693b      	ldr	r3, [r7, #16]
 800af54:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800af58:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800af5a:	683b      	ldr	r3, [r7, #0]
 800af5c:	695b      	ldr	r3, [r3, #20]
 800af5e:	011b      	lsls	r3, r3, #4
 800af60:	693a      	ldr	r2, [r7, #16]
 800af62:	4313      	orrs	r3, r2
 800af64:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800af66:	683b      	ldr	r3, [r7, #0]
 800af68:	699b      	ldr	r3, [r3, #24]
 800af6a:	011b      	lsls	r3, r3, #4
 800af6c:	693a      	ldr	r2, [r7, #16]
 800af6e:	4313      	orrs	r3, r2
 800af70:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	693a      	ldr	r2, [r7, #16]
 800af76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	68fa      	ldr	r2, [r7, #12]
 800af7c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800af7e:	683b      	ldr	r3, [r7, #0]
 800af80:	685a      	ldr	r2, [r3, #4]
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	697a      	ldr	r2, [r7, #20]
 800af8a:	621a      	str	r2, [r3, #32]
}
 800af8c:	bf00      	nop
 800af8e:	371c      	adds	r7, #28
 800af90:	46bd      	mov	sp, r7
 800af92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af96:	4770      	bx	lr
 800af98:	fffeff8f 	.word	0xfffeff8f
 800af9c:	40010000 	.word	0x40010000
 800afa0:	40010400 	.word	0x40010400
 800afa4:	40014000 	.word	0x40014000
 800afa8:	40014400 	.word	0x40014400
 800afac:	40014800 	.word	0x40014800

0800afb0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800afb0:	b480      	push	{r7}
 800afb2:	b087      	sub	sp, #28
 800afb4:	af00      	add	r7, sp, #0
 800afb6:	6078      	str	r0, [r7, #4]
 800afb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	6a1b      	ldr	r3, [r3, #32]
 800afbe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	6a1b      	ldr	r3, [r3, #32]
 800afca:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	685b      	ldr	r3, [r3, #4]
 800afd0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	69db      	ldr	r3, [r3, #28]
 800afd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800afd8:	68fa      	ldr	r2, [r7, #12]
 800afda:	4b24      	ldr	r3, [pc, #144]	; (800b06c <TIM_OC4_SetConfig+0xbc>)
 800afdc:	4013      	ands	r3, r2
 800afde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800afe0:	68fb      	ldr	r3, [r7, #12]
 800afe2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800afe6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800afe8:	683b      	ldr	r3, [r7, #0]
 800afea:	681b      	ldr	r3, [r3, #0]
 800afec:	021b      	lsls	r3, r3, #8
 800afee:	68fa      	ldr	r2, [r7, #12]
 800aff0:	4313      	orrs	r3, r2
 800aff2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800aff4:	693b      	ldr	r3, [r7, #16]
 800aff6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800affa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800affc:	683b      	ldr	r3, [r7, #0]
 800affe:	689b      	ldr	r3, [r3, #8]
 800b000:	031b      	lsls	r3, r3, #12
 800b002:	693a      	ldr	r2, [r7, #16]
 800b004:	4313      	orrs	r3, r2
 800b006:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	4a19      	ldr	r2, [pc, #100]	; (800b070 <TIM_OC4_SetConfig+0xc0>)
 800b00c:	4293      	cmp	r3, r2
 800b00e:	d00f      	beq.n	800b030 <TIM_OC4_SetConfig+0x80>
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	4a18      	ldr	r2, [pc, #96]	; (800b074 <TIM_OC4_SetConfig+0xc4>)
 800b014:	4293      	cmp	r3, r2
 800b016:	d00b      	beq.n	800b030 <TIM_OC4_SetConfig+0x80>
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	4a17      	ldr	r2, [pc, #92]	; (800b078 <TIM_OC4_SetConfig+0xc8>)
 800b01c:	4293      	cmp	r3, r2
 800b01e:	d007      	beq.n	800b030 <TIM_OC4_SetConfig+0x80>
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	4a16      	ldr	r2, [pc, #88]	; (800b07c <TIM_OC4_SetConfig+0xcc>)
 800b024:	4293      	cmp	r3, r2
 800b026:	d003      	beq.n	800b030 <TIM_OC4_SetConfig+0x80>
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	4a15      	ldr	r2, [pc, #84]	; (800b080 <TIM_OC4_SetConfig+0xd0>)
 800b02c:	4293      	cmp	r3, r2
 800b02e:	d109      	bne.n	800b044 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b030:	697b      	ldr	r3, [r7, #20]
 800b032:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b036:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b038:	683b      	ldr	r3, [r7, #0]
 800b03a:	695b      	ldr	r3, [r3, #20]
 800b03c:	019b      	lsls	r3, r3, #6
 800b03e:	697a      	ldr	r2, [r7, #20]
 800b040:	4313      	orrs	r3, r2
 800b042:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	697a      	ldr	r2, [r7, #20]
 800b048:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	68fa      	ldr	r2, [r7, #12]
 800b04e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b050:	683b      	ldr	r3, [r7, #0]
 800b052:	685a      	ldr	r2, [r3, #4]
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	693a      	ldr	r2, [r7, #16]
 800b05c:	621a      	str	r2, [r3, #32]
}
 800b05e:	bf00      	nop
 800b060:	371c      	adds	r7, #28
 800b062:	46bd      	mov	sp, r7
 800b064:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b068:	4770      	bx	lr
 800b06a:	bf00      	nop
 800b06c:	feff8fff 	.word	0xfeff8fff
 800b070:	40010000 	.word	0x40010000
 800b074:	40010400 	.word	0x40010400
 800b078:	40014000 	.word	0x40014000
 800b07c:	40014400 	.word	0x40014400
 800b080:	40014800 	.word	0x40014800

0800b084 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800b084:	b480      	push	{r7}
 800b086:	b087      	sub	sp, #28
 800b088:	af00      	add	r7, sp, #0
 800b08a:	6078      	str	r0, [r7, #4]
 800b08c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	6a1b      	ldr	r3, [r3, #32]
 800b092:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	6a1b      	ldr	r3, [r3, #32]
 800b09e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	685b      	ldr	r3, [r3, #4]
 800b0a4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b0aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b0ac:	68fa      	ldr	r2, [r7, #12]
 800b0ae:	4b21      	ldr	r3, [pc, #132]	; (800b134 <TIM_OC5_SetConfig+0xb0>)
 800b0b0:	4013      	ands	r3, r2
 800b0b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b0b4:	683b      	ldr	r3, [r7, #0]
 800b0b6:	681b      	ldr	r3, [r3, #0]
 800b0b8:	68fa      	ldr	r2, [r7, #12]
 800b0ba:	4313      	orrs	r3, r2
 800b0bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800b0be:	693b      	ldr	r3, [r7, #16]
 800b0c0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800b0c4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b0c6:	683b      	ldr	r3, [r7, #0]
 800b0c8:	689b      	ldr	r3, [r3, #8]
 800b0ca:	041b      	lsls	r3, r3, #16
 800b0cc:	693a      	ldr	r2, [r7, #16]
 800b0ce:	4313      	orrs	r3, r2
 800b0d0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	4a18      	ldr	r2, [pc, #96]	; (800b138 <TIM_OC5_SetConfig+0xb4>)
 800b0d6:	4293      	cmp	r3, r2
 800b0d8:	d00f      	beq.n	800b0fa <TIM_OC5_SetConfig+0x76>
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	4a17      	ldr	r2, [pc, #92]	; (800b13c <TIM_OC5_SetConfig+0xb8>)
 800b0de:	4293      	cmp	r3, r2
 800b0e0:	d00b      	beq.n	800b0fa <TIM_OC5_SetConfig+0x76>
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	4a16      	ldr	r2, [pc, #88]	; (800b140 <TIM_OC5_SetConfig+0xbc>)
 800b0e6:	4293      	cmp	r3, r2
 800b0e8:	d007      	beq.n	800b0fa <TIM_OC5_SetConfig+0x76>
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	4a15      	ldr	r2, [pc, #84]	; (800b144 <TIM_OC5_SetConfig+0xc0>)
 800b0ee:	4293      	cmp	r3, r2
 800b0f0:	d003      	beq.n	800b0fa <TIM_OC5_SetConfig+0x76>
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	4a14      	ldr	r2, [pc, #80]	; (800b148 <TIM_OC5_SetConfig+0xc4>)
 800b0f6:	4293      	cmp	r3, r2
 800b0f8:	d109      	bne.n	800b10e <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800b0fa:	697b      	ldr	r3, [r7, #20]
 800b0fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b100:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b102:	683b      	ldr	r3, [r7, #0]
 800b104:	695b      	ldr	r3, [r3, #20]
 800b106:	021b      	lsls	r3, r3, #8
 800b108:	697a      	ldr	r2, [r7, #20]
 800b10a:	4313      	orrs	r3, r2
 800b10c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	697a      	ldr	r2, [r7, #20]
 800b112:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	68fa      	ldr	r2, [r7, #12]
 800b118:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800b11a:	683b      	ldr	r3, [r7, #0]
 800b11c:	685a      	ldr	r2, [r3, #4]
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	693a      	ldr	r2, [r7, #16]
 800b126:	621a      	str	r2, [r3, #32]
}
 800b128:	bf00      	nop
 800b12a:	371c      	adds	r7, #28
 800b12c:	46bd      	mov	sp, r7
 800b12e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b132:	4770      	bx	lr
 800b134:	fffeff8f 	.word	0xfffeff8f
 800b138:	40010000 	.word	0x40010000
 800b13c:	40010400 	.word	0x40010400
 800b140:	40014000 	.word	0x40014000
 800b144:	40014400 	.word	0x40014400
 800b148:	40014800 	.word	0x40014800

0800b14c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800b14c:	b480      	push	{r7}
 800b14e:	b087      	sub	sp, #28
 800b150:	af00      	add	r7, sp, #0
 800b152:	6078      	str	r0, [r7, #4]
 800b154:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	6a1b      	ldr	r3, [r3, #32]
 800b15a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	6a1b      	ldr	r3, [r3, #32]
 800b166:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	685b      	ldr	r3, [r3, #4]
 800b16c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b172:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b174:	68fa      	ldr	r2, [r7, #12]
 800b176:	4b22      	ldr	r3, [pc, #136]	; (800b200 <TIM_OC6_SetConfig+0xb4>)
 800b178:	4013      	ands	r3, r2
 800b17a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b17c:	683b      	ldr	r3, [r7, #0]
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	021b      	lsls	r3, r3, #8
 800b182:	68fa      	ldr	r2, [r7, #12]
 800b184:	4313      	orrs	r3, r2
 800b186:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b188:	693b      	ldr	r3, [r7, #16]
 800b18a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b18e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b190:	683b      	ldr	r3, [r7, #0]
 800b192:	689b      	ldr	r3, [r3, #8]
 800b194:	051b      	lsls	r3, r3, #20
 800b196:	693a      	ldr	r2, [r7, #16]
 800b198:	4313      	orrs	r3, r2
 800b19a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	4a19      	ldr	r2, [pc, #100]	; (800b204 <TIM_OC6_SetConfig+0xb8>)
 800b1a0:	4293      	cmp	r3, r2
 800b1a2:	d00f      	beq.n	800b1c4 <TIM_OC6_SetConfig+0x78>
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	4a18      	ldr	r2, [pc, #96]	; (800b208 <TIM_OC6_SetConfig+0xbc>)
 800b1a8:	4293      	cmp	r3, r2
 800b1aa:	d00b      	beq.n	800b1c4 <TIM_OC6_SetConfig+0x78>
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	4a17      	ldr	r2, [pc, #92]	; (800b20c <TIM_OC6_SetConfig+0xc0>)
 800b1b0:	4293      	cmp	r3, r2
 800b1b2:	d007      	beq.n	800b1c4 <TIM_OC6_SetConfig+0x78>
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	4a16      	ldr	r2, [pc, #88]	; (800b210 <TIM_OC6_SetConfig+0xc4>)
 800b1b8:	4293      	cmp	r3, r2
 800b1ba:	d003      	beq.n	800b1c4 <TIM_OC6_SetConfig+0x78>
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	4a15      	ldr	r2, [pc, #84]	; (800b214 <TIM_OC6_SetConfig+0xc8>)
 800b1c0:	4293      	cmp	r3, r2
 800b1c2:	d109      	bne.n	800b1d8 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b1c4:	697b      	ldr	r3, [r7, #20]
 800b1c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b1ca:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b1cc:	683b      	ldr	r3, [r7, #0]
 800b1ce:	695b      	ldr	r3, [r3, #20]
 800b1d0:	029b      	lsls	r3, r3, #10
 800b1d2:	697a      	ldr	r2, [r7, #20]
 800b1d4:	4313      	orrs	r3, r2
 800b1d6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	697a      	ldr	r2, [r7, #20]
 800b1dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	68fa      	ldr	r2, [r7, #12]
 800b1e2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800b1e4:	683b      	ldr	r3, [r7, #0]
 800b1e6:	685a      	ldr	r2, [r3, #4]
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	693a      	ldr	r2, [r7, #16]
 800b1f0:	621a      	str	r2, [r3, #32]
}
 800b1f2:	bf00      	nop
 800b1f4:	371c      	adds	r7, #28
 800b1f6:	46bd      	mov	sp, r7
 800b1f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1fc:	4770      	bx	lr
 800b1fe:	bf00      	nop
 800b200:	feff8fff 	.word	0xfeff8fff
 800b204:	40010000 	.word	0x40010000
 800b208:	40010400 	.word	0x40010400
 800b20c:	40014000 	.word	0x40014000
 800b210:	40014400 	.word	0x40014400
 800b214:	40014800 	.word	0x40014800

0800b218 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800b218:	b480      	push	{r7}
 800b21a:	b087      	sub	sp, #28
 800b21c:	af00      	add	r7, sp, #0
 800b21e:	60f8      	str	r0, [r7, #12]
 800b220:	60b9      	str	r1, [r7, #8]
 800b222:	607a      	str	r2, [r7, #4]
 800b224:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b226:	68fb      	ldr	r3, [r7, #12]
 800b228:	6a1b      	ldr	r3, [r3, #32]
 800b22a:	f023 0201 	bic.w	r2, r3, #1
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b232:	68fb      	ldr	r3, [r7, #12]
 800b234:	699b      	ldr	r3, [r3, #24]
 800b236:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	6a1b      	ldr	r3, [r3, #32]
 800b23c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	4a28      	ldr	r2, [pc, #160]	; (800b2e4 <TIM_TI1_SetConfig+0xcc>)
 800b242:	4293      	cmp	r3, r2
 800b244:	d01b      	beq.n	800b27e <TIM_TI1_SetConfig+0x66>
 800b246:	68fb      	ldr	r3, [r7, #12]
 800b248:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b24c:	d017      	beq.n	800b27e <TIM_TI1_SetConfig+0x66>
 800b24e:	68fb      	ldr	r3, [r7, #12]
 800b250:	4a25      	ldr	r2, [pc, #148]	; (800b2e8 <TIM_TI1_SetConfig+0xd0>)
 800b252:	4293      	cmp	r3, r2
 800b254:	d013      	beq.n	800b27e <TIM_TI1_SetConfig+0x66>
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	4a24      	ldr	r2, [pc, #144]	; (800b2ec <TIM_TI1_SetConfig+0xd4>)
 800b25a:	4293      	cmp	r3, r2
 800b25c:	d00f      	beq.n	800b27e <TIM_TI1_SetConfig+0x66>
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	4a23      	ldr	r2, [pc, #140]	; (800b2f0 <TIM_TI1_SetConfig+0xd8>)
 800b262:	4293      	cmp	r3, r2
 800b264:	d00b      	beq.n	800b27e <TIM_TI1_SetConfig+0x66>
 800b266:	68fb      	ldr	r3, [r7, #12]
 800b268:	4a22      	ldr	r2, [pc, #136]	; (800b2f4 <TIM_TI1_SetConfig+0xdc>)
 800b26a:	4293      	cmp	r3, r2
 800b26c:	d007      	beq.n	800b27e <TIM_TI1_SetConfig+0x66>
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	4a21      	ldr	r2, [pc, #132]	; (800b2f8 <TIM_TI1_SetConfig+0xe0>)
 800b272:	4293      	cmp	r3, r2
 800b274:	d003      	beq.n	800b27e <TIM_TI1_SetConfig+0x66>
 800b276:	68fb      	ldr	r3, [r7, #12]
 800b278:	4a20      	ldr	r2, [pc, #128]	; (800b2fc <TIM_TI1_SetConfig+0xe4>)
 800b27a:	4293      	cmp	r3, r2
 800b27c:	d101      	bne.n	800b282 <TIM_TI1_SetConfig+0x6a>
 800b27e:	2301      	movs	r3, #1
 800b280:	e000      	b.n	800b284 <TIM_TI1_SetConfig+0x6c>
 800b282:	2300      	movs	r3, #0
 800b284:	2b00      	cmp	r3, #0
 800b286:	d008      	beq.n	800b29a <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800b288:	697b      	ldr	r3, [r7, #20]
 800b28a:	f023 0303 	bic.w	r3, r3, #3
 800b28e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800b290:	697a      	ldr	r2, [r7, #20]
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	4313      	orrs	r3, r2
 800b296:	617b      	str	r3, [r7, #20]
 800b298:	e003      	b.n	800b2a2 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800b29a:	697b      	ldr	r3, [r7, #20]
 800b29c:	f043 0301 	orr.w	r3, r3, #1
 800b2a0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b2a2:	697b      	ldr	r3, [r7, #20]
 800b2a4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b2a8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800b2aa:	683b      	ldr	r3, [r7, #0]
 800b2ac:	011b      	lsls	r3, r3, #4
 800b2ae:	b2db      	uxtb	r3, r3
 800b2b0:	697a      	ldr	r2, [r7, #20]
 800b2b2:	4313      	orrs	r3, r2
 800b2b4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b2b6:	693b      	ldr	r3, [r7, #16]
 800b2b8:	f023 030a 	bic.w	r3, r3, #10
 800b2bc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800b2be:	68bb      	ldr	r3, [r7, #8]
 800b2c0:	f003 030a 	and.w	r3, r3, #10
 800b2c4:	693a      	ldr	r2, [r7, #16]
 800b2c6:	4313      	orrs	r3, r2
 800b2c8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b2ca:	68fb      	ldr	r3, [r7, #12]
 800b2cc:	697a      	ldr	r2, [r7, #20]
 800b2ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b2d0:	68fb      	ldr	r3, [r7, #12]
 800b2d2:	693a      	ldr	r2, [r7, #16]
 800b2d4:	621a      	str	r2, [r3, #32]
}
 800b2d6:	bf00      	nop
 800b2d8:	371c      	adds	r7, #28
 800b2da:	46bd      	mov	sp, r7
 800b2dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2e0:	4770      	bx	lr
 800b2e2:	bf00      	nop
 800b2e4:	40010000 	.word	0x40010000
 800b2e8:	40000400 	.word	0x40000400
 800b2ec:	40000800 	.word	0x40000800
 800b2f0:	40000c00 	.word	0x40000c00
 800b2f4:	40010400 	.word	0x40010400
 800b2f8:	40001800 	.word	0x40001800
 800b2fc:	40014000 	.word	0x40014000

0800b300 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b300:	b480      	push	{r7}
 800b302:	b087      	sub	sp, #28
 800b304:	af00      	add	r7, sp, #0
 800b306:	60f8      	str	r0, [r7, #12]
 800b308:	60b9      	str	r1, [r7, #8]
 800b30a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	6a1b      	ldr	r3, [r3, #32]
 800b310:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b312:	68fb      	ldr	r3, [r7, #12]
 800b314:	6a1b      	ldr	r3, [r3, #32]
 800b316:	f023 0201 	bic.w	r2, r3, #1
 800b31a:	68fb      	ldr	r3, [r7, #12]
 800b31c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b31e:	68fb      	ldr	r3, [r7, #12]
 800b320:	699b      	ldr	r3, [r3, #24]
 800b322:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b324:	693b      	ldr	r3, [r7, #16]
 800b326:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b32a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	011b      	lsls	r3, r3, #4
 800b330:	693a      	ldr	r2, [r7, #16]
 800b332:	4313      	orrs	r3, r2
 800b334:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b336:	697b      	ldr	r3, [r7, #20]
 800b338:	f023 030a 	bic.w	r3, r3, #10
 800b33c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b33e:	697a      	ldr	r2, [r7, #20]
 800b340:	68bb      	ldr	r3, [r7, #8]
 800b342:	4313      	orrs	r3, r2
 800b344:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b346:	68fb      	ldr	r3, [r7, #12]
 800b348:	693a      	ldr	r2, [r7, #16]
 800b34a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b34c:	68fb      	ldr	r3, [r7, #12]
 800b34e:	697a      	ldr	r2, [r7, #20]
 800b350:	621a      	str	r2, [r3, #32]
}
 800b352:	bf00      	nop
 800b354:	371c      	adds	r7, #28
 800b356:	46bd      	mov	sp, r7
 800b358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b35c:	4770      	bx	lr

0800b35e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800b35e:	b480      	push	{r7}
 800b360:	b087      	sub	sp, #28
 800b362:	af00      	add	r7, sp, #0
 800b364:	60f8      	str	r0, [r7, #12]
 800b366:	60b9      	str	r1, [r7, #8]
 800b368:	607a      	str	r2, [r7, #4]
 800b36a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	6a1b      	ldr	r3, [r3, #32]
 800b370:	f023 0210 	bic.w	r2, r3, #16
 800b374:	68fb      	ldr	r3, [r7, #12]
 800b376:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b378:	68fb      	ldr	r3, [r7, #12]
 800b37a:	699b      	ldr	r3, [r3, #24]
 800b37c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b37e:	68fb      	ldr	r3, [r7, #12]
 800b380:	6a1b      	ldr	r3, [r3, #32]
 800b382:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800b384:	697b      	ldr	r3, [r7, #20]
 800b386:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b38a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	021b      	lsls	r3, r3, #8
 800b390:	697a      	ldr	r2, [r7, #20]
 800b392:	4313      	orrs	r3, r2
 800b394:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b396:	697b      	ldr	r3, [r7, #20]
 800b398:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800b39c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800b39e:	683b      	ldr	r3, [r7, #0]
 800b3a0:	031b      	lsls	r3, r3, #12
 800b3a2:	b29b      	uxth	r3, r3
 800b3a4:	697a      	ldr	r2, [r7, #20]
 800b3a6:	4313      	orrs	r3, r2
 800b3a8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b3aa:	693b      	ldr	r3, [r7, #16]
 800b3ac:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800b3b0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800b3b2:	68bb      	ldr	r3, [r7, #8]
 800b3b4:	011b      	lsls	r3, r3, #4
 800b3b6:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800b3ba:	693a      	ldr	r2, [r7, #16]
 800b3bc:	4313      	orrs	r3, r2
 800b3be:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b3c0:	68fb      	ldr	r3, [r7, #12]
 800b3c2:	697a      	ldr	r2, [r7, #20]
 800b3c4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b3c6:	68fb      	ldr	r3, [r7, #12]
 800b3c8:	693a      	ldr	r2, [r7, #16]
 800b3ca:	621a      	str	r2, [r3, #32]
}
 800b3cc:	bf00      	nop
 800b3ce:	371c      	adds	r7, #28
 800b3d0:	46bd      	mov	sp, r7
 800b3d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3d6:	4770      	bx	lr

0800b3d8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b3d8:	b480      	push	{r7}
 800b3da:	b087      	sub	sp, #28
 800b3dc:	af00      	add	r7, sp, #0
 800b3de:	60f8      	str	r0, [r7, #12]
 800b3e0:	60b9      	str	r1, [r7, #8]
 800b3e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b3e4:	68fb      	ldr	r3, [r7, #12]
 800b3e6:	6a1b      	ldr	r3, [r3, #32]
 800b3e8:	f023 0210 	bic.w	r2, r3, #16
 800b3ec:	68fb      	ldr	r3, [r7, #12]
 800b3ee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	699b      	ldr	r3, [r3, #24]
 800b3f4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b3f6:	68fb      	ldr	r3, [r7, #12]
 800b3f8:	6a1b      	ldr	r3, [r3, #32]
 800b3fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b3fc:	697b      	ldr	r3, [r7, #20]
 800b3fe:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800b402:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	031b      	lsls	r3, r3, #12
 800b408:	697a      	ldr	r2, [r7, #20]
 800b40a:	4313      	orrs	r3, r2
 800b40c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b40e:	693b      	ldr	r3, [r7, #16]
 800b410:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800b414:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b416:	68bb      	ldr	r3, [r7, #8]
 800b418:	011b      	lsls	r3, r3, #4
 800b41a:	693a      	ldr	r2, [r7, #16]
 800b41c:	4313      	orrs	r3, r2
 800b41e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b420:	68fb      	ldr	r3, [r7, #12]
 800b422:	697a      	ldr	r2, [r7, #20]
 800b424:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b426:	68fb      	ldr	r3, [r7, #12]
 800b428:	693a      	ldr	r2, [r7, #16]
 800b42a:	621a      	str	r2, [r3, #32]
}
 800b42c:	bf00      	nop
 800b42e:	371c      	adds	r7, #28
 800b430:	46bd      	mov	sp, r7
 800b432:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b436:	4770      	bx	lr

0800b438 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800b438:	b480      	push	{r7}
 800b43a:	b087      	sub	sp, #28
 800b43c:	af00      	add	r7, sp, #0
 800b43e:	60f8      	str	r0, [r7, #12]
 800b440:	60b9      	str	r1, [r7, #8]
 800b442:	607a      	str	r2, [r7, #4]
 800b444:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b446:	68fb      	ldr	r3, [r7, #12]
 800b448:	6a1b      	ldr	r3, [r3, #32]
 800b44a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800b44e:	68fb      	ldr	r3, [r7, #12]
 800b450:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	69db      	ldr	r3, [r3, #28]
 800b456:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	6a1b      	ldr	r3, [r3, #32]
 800b45c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800b45e:	697b      	ldr	r3, [r7, #20]
 800b460:	f023 0303 	bic.w	r3, r3, #3
 800b464:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800b466:	697a      	ldr	r2, [r7, #20]
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	4313      	orrs	r3, r2
 800b46c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800b46e:	697b      	ldr	r3, [r7, #20]
 800b470:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b474:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800b476:	683b      	ldr	r3, [r7, #0]
 800b478:	011b      	lsls	r3, r3, #4
 800b47a:	b2db      	uxtb	r3, r3
 800b47c:	697a      	ldr	r2, [r7, #20]
 800b47e:	4313      	orrs	r3, r2
 800b480:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800b482:	693b      	ldr	r3, [r7, #16]
 800b484:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800b488:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800b48a:	68bb      	ldr	r3, [r7, #8]
 800b48c:	021b      	lsls	r3, r3, #8
 800b48e:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800b492:	693a      	ldr	r2, [r7, #16]
 800b494:	4313      	orrs	r3, r2
 800b496:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	697a      	ldr	r2, [r7, #20]
 800b49c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800b49e:	68fb      	ldr	r3, [r7, #12]
 800b4a0:	693a      	ldr	r2, [r7, #16]
 800b4a2:	621a      	str	r2, [r3, #32]
}
 800b4a4:	bf00      	nop
 800b4a6:	371c      	adds	r7, #28
 800b4a8:	46bd      	mov	sp, r7
 800b4aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ae:	4770      	bx	lr

0800b4b0 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800b4b0:	b480      	push	{r7}
 800b4b2:	b087      	sub	sp, #28
 800b4b4:	af00      	add	r7, sp, #0
 800b4b6:	60f8      	str	r0, [r7, #12]
 800b4b8:	60b9      	str	r1, [r7, #8]
 800b4ba:	607a      	str	r2, [r7, #4]
 800b4bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b4be:	68fb      	ldr	r3, [r7, #12]
 800b4c0:	6a1b      	ldr	r3, [r3, #32]
 800b4c2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b4c6:	68fb      	ldr	r3, [r7, #12]
 800b4c8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	69db      	ldr	r3, [r3, #28]
 800b4ce:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b4d0:	68fb      	ldr	r3, [r7, #12]
 800b4d2:	6a1b      	ldr	r3, [r3, #32]
 800b4d4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800b4d6:	697b      	ldr	r3, [r7, #20]
 800b4d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b4dc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	021b      	lsls	r3, r3, #8
 800b4e2:	697a      	ldr	r2, [r7, #20]
 800b4e4:	4313      	orrs	r3, r2
 800b4e6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800b4e8:	697b      	ldr	r3, [r7, #20]
 800b4ea:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800b4ee:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800b4f0:	683b      	ldr	r3, [r7, #0]
 800b4f2:	031b      	lsls	r3, r3, #12
 800b4f4:	b29b      	uxth	r3, r3
 800b4f6:	697a      	ldr	r2, [r7, #20]
 800b4f8:	4313      	orrs	r3, r2
 800b4fa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800b4fc:	693b      	ldr	r3, [r7, #16]
 800b4fe:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800b502:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800b504:	68bb      	ldr	r3, [r7, #8]
 800b506:	031b      	lsls	r3, r3, #12
 800b508:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800b50c:	693a      	ldr	r2, [r7, #16]
 800b50e:	4313      	orrs	r3, r2
 800b510:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800b512:	68fb      	ldr	r3, [r7, #12]
 800b514:	697a      	ldr	r2, [r7, #20]
 800b516:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800b518:	68fb      	ldr	r3, [r7, #12]
 800b51a:	693a      	ldr	r2, [r7, #16]
 800b51c:	621a      	str	r2, [r3, #32]
}
 800b51e:	bf00      	nop
 800b520:	371c      	adds	r7, #28
 800b522:	46bd      	mov	sp, r7
 800b524:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b528:	4770      	bx	lr
	...

0800b52c <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b52c:	b480      	push	{r7}
 800b52e:	b085      	sub	sp, #20
 800b530:	af00      	add	r7, sp, #0
 800b532:	6078      	str	r0, [r7, #4]
 800b534:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	689b      	ldr	r3, [r3, #8]
 800b53a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b53c:	68fa      	ldr	r2, [r7, #12]
 800b53e:	4b09      	ldr	r3, [pc, #36]	; (800b564 <TIM_ITRx_SetConfig+0x38>)
 800b540:	4013      	ands	r3, r2
 800b542:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b544:	683a      	ldr	r2, [r7, #0]
 800b546:	68fb      	ldr	r3, [r7, #12]
 800b548:	4313      	orrs	r3, r2
 800b54a:	f043 0307 	orr.w	r3, r3, #7
 800b54e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	68fa      	ldr	r2, [r7, #12]
 800b554:	609a      	str	r2, [r3, #8]
}
 800b556:	bf00      	nop
 800b558:	3714      	adds	r7, #20
 800b55a:	46bd      	mov	sp, r7
 800b55c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b560:	4770      	bx	lr
 800b562:	bf00      	nop
 800b564:	ffcfff8f 	.word	0xffcfff8f

0800b568 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b568:	b480      	push	{r7}
 800b56a:	b087      	sub	sp, #28
 800b56c:	af00      	add	r7, sp, #0
 800b56e:	60f8      	str	r0, [r7, #12]
 800b570:	60b9      	str	r1, [r7, #8]
 800b572:	607a      	str	r2, [r7, #4]
 800b574:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b576:	68fb      	ldr	r3, [r7, #12]
 800b578:	689b      	ldr	r3, [r3, #8]
 800b57a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b57c:	697b      	ldr	r3, [r7, #20]
 800b57e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b582:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b584:	683b      	ldr	r3, [r7, #0]
 800b586:	021a      	lsls	r2, r3, #8
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	431a      	orrs	r2, r3
 800b58c:	68bb      	ldr	r3, [r7, #8]
 800b58e:	4313      	orrs	r3, r2
 800b590:	697a      	ldr	r2, [r7, #20]
 800b592:	4313      	orrs	r3, r2
 800b594:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b596:	68fb      	ldr	r3, [r7, #12]
 800b598:	697a      	ldr	r2, [r7, #20]
 800b59a:	609a      	str	r2, [r3, #8]
}
 800b59c:	bf00      	nop
 800b59e:	371c      	adds	r7, #28
 800b5a0:	46bd      	mov	sp, r7
 800b5a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5a6:	4770      	bx	lr

0800b5a8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b5a8:	b480      	push	{r7}
 800b5aa:	b087      	sub	sp, #28
 800b5ac:	af00      	add	r7, sp, #0
 800b5ae:	60f8      	str	r0, [r7, #12]
 800b5b0:	60b9      	str	r1, [r7, #8]
 800b5b2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b5b4:	68bb      	ldr	r3, [r7, #8]
 800b5b6:	f003 031f 	and.w	r3, r3, #31
 800b5ba:	2201      	movs	r2, #1
 800b5bc:	fa02 f303 	lsl.w	r3, r2, r3
 800b5c0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b5c2:	68fb      	ldr	r3, [r7, #12]
 800b5c4:	6a1a      	ldr	r2, [r3, #32]
 800b5c6:	697b      	ldr	r3, [r7, #20]
 800b5c8:	43db      	mvns	r3, r3
 800b5ca:	401a      	ands	r2, r3
 800b5cc:	68fb      	ldr	r3, [r7, #12]
 800b5ce:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b5d0:	68fb      	ldr	r3, [r7, #12]
 800b5d2:	6a1a      	ldr	r2, [r3, #32]
 800b5d4:	68bb      	ldr	r3, [r7, #8]
 800b5d6:	f003 031f 	and.w	r3, r3, #31
 800b5da:	6879      	ldr	r1, [r7, #4]
 800b5dc:	fa01 f303 	lsl.w	r3, r1, r3
 800b5e0:	431a      	orrs	r2, r3
 800b5e2:	68fb      	ldr	r3, [r7, #12]
 800b5e4:	621a      	str	r2, [r3, #32]
}
 800b5e6:	bf00      	nop
 800b5e8:	371c      	adds	r7, #28
 800b5ea:	46bd      	mov	sp, r7
 800b5ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5f0:	4770      	bx	lr
	...

0800b5f4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b5f4:	b480      	push	{r7}
 800b5f6:	b085      	sub	sp, #20
 800b5f8:	af00      	add	r7, sp, #0
 800b5fa:	6078      	str	r0, [r7, #4]
 800b5fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b604:	2b01      	cmp	r3, #1
 800b606:	d101      	bne.n	800b60c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b608:	2302      	movs	r3, #2
 800b60a:	e06d      	b.n	800b6e8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	2201      	movs	r2, #1
 800b610:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	2202      	movs	r2, #2
 800b618:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	685b      	ldr	r3, [r3, #4]
 800b622:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	689b      	ldr	r3, [r3, #8]
 800b62a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	4a30      	ldr	r2, [pc, #192]	; (800b6f4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800b632:	4293      	cmp	r3, r2
 800b634:	d004      	beq.n	800b640 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	681b      	ldr	r3, [r3, #0]
 800b63a:	4a2f      	ldr	r2, [pc, #188]	; (800b6f8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800b63c:	4293      	cmp	r3, r2
 800b63e:	d108      	bne.n	800b652 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800b646:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b648:	683b      	ldr	r3, [r7, #0]
 800b64a:	685b      	ldr	r3, [r3, #4]
 800b64c:	68fa      	ldr	r2, [r7, #12]
 800b64e:	4313      	orrs	r3, r2
 800b650:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b652:	68fb      	ldr	r3, [r7, #12]
 800b654:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b658:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b65a:	683b      	ldr	r3, [r7, #0]
 800b65c:	681b      	ldr	r3, [r3, #0]
 800b65e:	68fa      	ldr	r2, [r7, #12]
 800b660:	4313      	orrs	r3, r2
 800b662:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	681b      	ldr	r3, [r3, #0]
 800b668:	68fa      	ldr	r2, [r7, #12]
 800b66a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	681b      	ldr	r3, [r3, #0]
 800b670:	4a20      	ldr	r2, [pc, #128]	; (800b6f4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800b672:	4293      	cmp	r3, r2
 800b674:	d022      	beq.n	800b6bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	681b      	ldr	r3, [r3, #0]
 800b67a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b67e:	d01d      	beq.n	800b6bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	4a1d      	ldr	r2, [pc, #116]	; (800b6fc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800b686:	4293      	cmp	r3, r2
 800b688:	d018      	beq.n	800b6bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	4a1c      	ldr	r2, [pc, #112]	; (800b700 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800b690:	4293      	cmp	r3, r2
 800b692:	d013      	beq.n	800b6bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	4a1a      	ldr	r2, [pc, #104]	; (800b704 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800b69a:	4293      	cmp	r3, r2
 800b69c:	d00e      	beq.n	800b6bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	4a15      	ldr	r2, [pc, #84]	; (800b6f8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800b6a4:	4293      	cmp	r3, r2
 800b6a6:	d009      	beq.n	800b6bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	681b      	ldr	r3, [r3, #0]
 800b6ac:	4a16      	ldr	r2, [pc, #88]	; (800b708 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b6ae:	4293      	cmp	r3, r2
 800b6b0:	d004      	beq.n	800b6bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	681b      	ldr	r3, [r3, #0]
 800b6b6:	4a15      	ldr	r2, [pc, #84]	; (800b70c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b6b8:	4293      	cmp	r3, r2
 800b6ba:	d10c      	bne.n	800b6d6 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b6bc:	68bb      	ldr	r3, [r7, #8]
 800b6be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b6c2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b6c4:	683b      	ldr	r3, [r7, #0]
 800b6c6:	689b      	ldr	r3, [r3, #8]
 800b6c8:	68ba      	ldr	r2, [r7, #8]
 800b6ca:	4313      	orrs	r3, r2
 800b6cc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	681b      	ldr	r3, [r3, #0]
 800b6d2:	68ba      	ldr	r2, [r7, #8]
 800b6d4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	2201      	movs	r2, #1
 800b6da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	2200      	movs	r2, #0
 800b6e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b6e6:	2300      	movs	r3, #0
}
 800b6e8:	4618      	mov	r0, r3
 800b6ea:	3714      	adds	r7, #20
 800b6ec:	46bd      	mov	sp, r7
 800b6ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6f2:	4770      	bx	lr
 800b6f4:	40010000 	.word	0x40010000
 800b6f8:	40010400 	.word	0x40010400
 800b6fc:	40000400 	.word	0x40000400
 800b700:	40000800 	.word	0x40000800
 800b704:	40000c00 	.word	0x40000c00
 800b708:	40001800 	.word	0x40001800
 800b70c:	40014000 	.word	0x40014000

0800b710 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b710:	b480      	push	{r7}
 800b712:	b083      	sub	sp, #12
 800b714:	af00      	add	r7, sp, #0
 800b716:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b718:	bf00      	nop
 800b71a:	370c      	adds	r7, #12
 800b71c:	46bd      	mov	sp, r7
 800b71e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b722:	4770      	bx	lr

0800b724 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b724:	b480      	push	{r7}
 800b726:	b083      	sub	sp, #12
 800b728:	af00      	add	r7, sp, #0
 800b72a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b72c:	bf00      	nop
 800b72e:	370c      	adds	r7, #12
 800b730:	46bd      	mov	sp, r7
 800b732:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b736:	4770      	bx	lr

0800b738 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b738:	b480      	push	{r7}
 800b73a:	b083      	sub	sp, #12
 800b73c:	af00      	add	r7, sp, #0
 800b73e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800b740:	bf00      	nop
 800b742:	370c      	adds	r7, #12
 800b744:	46bd      	mov	sp, r7
 800b746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b74a:	4770      	bx	lr

0800b74c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b74c:	b580      	push	{r7, lr}
 800b74e:	b082      	sub	sp, #8
 800b750:	af00      	add	r7, sp, #0
 800b752:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	2b00      	cmp	r3, #0
 800b758:	d101      	bne.n	800b75e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b75a:	2301      	movs	r3, #1
 800b75c:	e042      	b.n	800b7e4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b764:	2b00      	cmp	r3, #0
 800b766:	d106      	bne.n	800b776 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	2200      	movs	r2, #0
 800b76c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b770:	6878      	ldr	r0, [r7, #4]
 800b772:	f7fa fa27 	bl	8005bc4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	2224      	movs	r2, #36	; 0x24
 800b77a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	681a      	ldr	r2, [r3, #0]
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	f022 0201 	bic.w	r2, r2, #1
 800b78c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b78e:	6878      	ldr	r0, [r7, #4]
 800b790:	f000 fccc 	bl	800c12c <UART_SetConfig>
 800b794:	4603      	mov	r3, r0
 800b796:	2b01      	cmp	r3, #1
 800b798:	d101      	bne.n	800b79e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800b79a:	2301      	movs	r3, #1
 800b79c:	e022      	b.n	800b7e4 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d002      	beq.n	800b7ac <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800b7a6:	6878      	ldr	r0, [r7, #4]
 800b7a8:	f001 fa28 	bl	800cbfc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	681b      	ldr	r3, [r3, #0]
 800b7b0:	685a      	ldr	r2, [r3, #4]
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	681b      	ldr	r3, [r3, #0]
 800b7b6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800b7ba:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	689a      	ldr	r2, [r3, #8]
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	681b      	ldr	r3, [r3, #0]
 800b7c6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800b7ca:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	681b      	ldr	r3, [r3, #0]
 800b7d0:	681a      	ldr	r2, [r3, #0]
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	f042 0201 	orr.w	r2, r2, #1
 800b7da:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b7dc:	6878      	ldr	r0, [r7, #4]
 800b7de:	f001 faaf 	bl	800cd40 <UART_CheckIdleState>
 800b7e2:	4603      	mov	r3, r0
}
 800b7e4:	4618      	mov	r0, r3
 800b7e6:	3708      	adds	r7, #8
 800b7e8:	46bd      	mov	sp, r7
 800b7ea:	bd80      	pop	{r7, pc}

0800b7ec <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b7ec:	b580      	push	{r7, lr}
 800b7ee:	b08a      	sub	sp, #40	; 0x28
 800b7f0:	af02      	add	r7, sp, #8
 800b7f2:	60f8      	str	r0, [r7, #12]
 800b7f4:	60b9      	str	r1, [r7, #8]
 800b7f6:	603b      	str	r3, [r7, #0]
 800b7f8:	4613      	mov	r3, r2
 800b7fa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b7fc:	68fb      	ldr	r3, [r7, #12]
 800b7fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b802:	2b20      	cmp	r3, #32
 800b804:	f040 8083 	bne.w	800b90e <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 800b808:	68bb      	ldr	r3, [r7, #8]
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	d002      	beq.n	800b814 <HAL_UART_Transmit+0x28>
 800b80e:	88fb      	ldrh	r3, [r7, #6]
 800b810:	2b00      	cmp	r3, #0
 800b812:	d101      	bne.n	800b818 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800b814:	2301      	movs	r3, #1
 800b816:	e07b      	b.n	800b910 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 800b818:	68fb      	ldr	r3, [r7, #12]
 800b81a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800b81e:	2b01      	cmp	r3, #1
 800b820:	d101      	bne.n	800b826 <HAL_UART_Transmit+0x3a>
 800b822:	2302      	movs	r3, #2
 800b824:	e074      	b.n	800b910 <HAL_UART_Transmit+0x124>
 800b826:	68fb      	ldr	r3, [r7, #12]
 800b828:	2201      	movs	r2, #1
 800b82a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b82e:	68fb      	ldr	r3, [r7, #12]
 800b830:	2200      	movs	r2, #0
 800b832:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	2221      	movs	r2, #33	; 0x21
 800b83a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800b83e:	f7fa fb9d 	bl	8005f7c <HAL_GetTick>
 800b842:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800b844:	68fb      	ldr	r3, [r7, #12]
 800b846:	88fa      	ldrh	r2, [r7, #6]
 800b848:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800b84c:	68fb      	ldr	r3, [r7, #12]
 800b84e:	88fa      	ldrh	r2, [r7, #6]
 800b850:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b854:	68fb      	ldr	r3, [r7, #12]
 800b856:	689b      	ldr	r3, [r3, #8]
 800b858:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b85c:	d108      	bne.n	800b870 <HAL_UART_Transmit+0x84>
 800b85e:	68fb      	ldr	r3, [r7, #12]
 800b860:	691b      	ldr	r3, [r3, #16]
 800b862:	2b00      	cmp	r3, #0
 800b864:	d104      	bne.n	800b870 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800b866:	2300      	movs	r3, #0
 800b868:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800b86a:	68bb      	ldr	r3, [r7, #8]
 800b86c:	61bb      	str	r3, [r7, #24]
 800b86e:	e003      	b.n	800b878 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800b870:	68bb      	ldr	r3, [r7, #8]
 800b872:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800b874:	2300      	movs	r3, #0
 800b876:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800b878:	68fb      	ldr	r3, [r7, #12]
 800b87a:	2200      	movs	r2, #0
 800b87c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 800b880:	e02c      	b.n	800b8dc <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b882:	683b      	ldr	r3, [r7, #0]
 800b884:	9300      	str	r3, [sp, #0]
 800b886:	697b      	ldr	r3, [r7, #20]
 800b888:	2200      	movs	r2, #0
 800b88a:	2180      	movs	r1, #128	; 0x80
 800b88c:	68f8      	ldr	r0, [r7, #12]
 800b88e:	f001 faa2 	bl	800cdd6 <UART_WaitOnFlagUntilTimeout>
 800b892:	4603      	mov	r3, r0
 800b894:	2b00      	cmp	r3, #0
 800b896:	d001      	beq.n	800b89c <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 800b898:	2303      	movs	r3, #3
 800b89a:	e039      	b.n	800b910 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 800b89c:	69fb      	ldr	r3, [r7, #28]
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	d10b      	bne.n	800b8ba <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800b8a2:	69bb      	ldr	r3, [r7, #24]
 800b8a4:	881b      	ldrh	r3, [r3, #0]
 800b8a6:	461a      	mov	r2, r3
 800b8a8:	68fb      	ldr	r3, [r7, #12]
 800b8aa:	681b      	ldr	r3, [r3, #0]
 800b8ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b8b0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800b8b2:	69bb      	ldr	r3, [r7, #24]
 800b8b4:	3302      	adds	r3, #2
 800b8b6:	61bb      	str	r3, [r7, #24]
 800b8b8:	e007      	b.n	800b8ca <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800b8ba:	69fb      	ldr	r3, [r7, #28]
 800b8bc:	781a      	ldrb	r2, [r3, #0]
 800b8be:	68fb      	ldr	r3, [r7, #12]
 800b8c0:	681b      	ldr	r3, [r3, #0]
 800b8c2:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800b8c4:	69fb      	ldr	r3, [r7, #28]
 800b8c6:	3301      	adds	r3, #1
 800b8c8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800b8ca:	68fb      	ldr	r3, [r7, #12]
 800b8cc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800b8d0:	b29b      	uxth	r3, r3
 800b8d2:	3b01      	subs	r3, #1
 800b8d4:	b29a      	uxth	r2, r3
 800b8d6:	68fb      	ldr	r3, [r7, #12]
 800b8d8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800b8dc:	68fb      	ldr	r3, [r7, #12]
 800b8de:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800b8e2:	b29b      	uxth	r3, r3
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	d1cc      	bne.n	800b882 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b8e8:	683b      	ldr	r3, [r7, #0]
 800b8ea:	9300      	str	r3, [sp, #0]
 800b8ec:	697b      	ldr	r3, [r7, #20]
 800b8ee:	2200      	movs	r2, #0
 800b8f0:	2140      	movs	r1, #64	; 0x40
 800b8f2:	68f8      	ldr	r0, [r7, #12]
 800b8f4:	f001 fa6f 	bl	800cdd6 <UART_WaitOnFlagUntilTimeout>
 800b8f8:	4603      	mov	r3, r0
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	d001      	beq.n	800b902 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 800b8fe:	2303      	movs	r3, #3
 800b900:	e006      	b.n	800b910 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800b902:	68fb      	ldr	r3, [r7, #12]
 800b904:	2220      	movs	r2, #32
 800b906:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 800b90a:	2300      	movs	r3, #0
 800b90c:	e000      	b.n	800b910 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 800b90e:	2302      	movs	r3, #2
  }
}
 800b910:	4618      	mov	r0, r3
 800b912:	3720      	adds	r7, #32
 800b914:	46bd      	mov	sp, r7
 800b916:	bd80      	pop	{r7, pc}

0800b918 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b918:	b580      	push	{r7, lr}
 800b91a:	b08a      	sub	sp, #40	; 0x28
 800b91c:	af00      	add	r7, sp, #0
 800b91e:	60f8      	str	r0, [r7, #12]
 800b920:	60b9      	str	r1, [r7, #8]
 800b922:	4613      	mov	r3, r2
 800b924:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b926:	68fb      	ldr	r3, [r7, #12]
 800b928:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b92c:	2b20      	cmp	r3, #32
 800b92e:	d142      	bne.n	800b9b6 <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800b930:	68bb      	ldr	r3, [r7, #8]
 800b932:	2b00      	cmp	r3, #0
 800b934:	d002      	beq.n	800b93c <HAL_UART_Receive_IT+0x24>
 800b936:	88fb      	ldrh	r3, [r7, #6]
 800b938:	2b00      	cmp	r3, #0
 800b93a:	d101      	bne.n	800b940 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800b93c:	2301      	movs	r3, #1
 800b93e:	e03b      	b.n	800b9b8 <HAL_UART_Receive_IT+0xa0>
    }

    __HAL_LOCK(huart);
 800b940:	68fb      	ldr	r3, [r7, #12]
 800b942:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800b946:	2b01      	cmp	r3, #1
 800b948:	d101      	bne.n	800b94e <HAL_UART_Receive_IT+0x36>
 800b94a:	2302      	movs	r3, #2
 800b94c:	e034      	b.n	800b9b8 <HAL_UART_Receive_IT+0xa0>
 800b94e:	68fb      	ldr	r3, [r7, #12]
 800b950:	2201      	movs	r2, #1
 800b952:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b956:	68fb      	ldr	r3, [r7, #12]
 800b958:	2200      	movs	r2, #0
 800b95a:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	4a17      	ldr	r2, [pc, #92]	; (800b9c0 <HAL_UART_Receive_IT+0xa8>)
 800b962:	4293      	cmp	r3, r2
 800b964:	d01f      	beq.n	800b9a6 <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b966:	68fb      	ldr	r3, [r7, #12]
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	685b      	ldr	r3, [r3, #4]
 800b96c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b970:	2b00      	cmp	r3, #0
 800b972:	d018      	beq.n	800b9a6 <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b974:	68fb      	ldr	r3, [r7, #12]
 800b976:	681b      	ldr	r3, [r3, #0]
 800b978:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b97a:	697b      	ldr	r3, [r7, #20]
 800b97c:	e853 3f00 	ldrex	r3, [r3]
 800b980:	613b      	str	r3, [r7, #16]
   return(result);
 800b982:	693b      	ldr	r3, [r7, #16]
 800b984:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800b988:	627b      	str	r3, [r7, #36]	; 0x24
 800b98a:	68fb      	ldr	r3, [r7, #12]
 800b98c:	681b      	ldr	r3, [r3, #0]
 800b98e:	461a      	mov	r2, r3
 800b990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b992:	623b      	str	r3, [r7, #32]
 800b994:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b996:	69f9      	ldr	r1, [r7, #28]
 800b998:	6a3a      	ldr	r2, [r7, #32]
 800b99a:	e841 2300 	strex	r3, r2, [r1]
 800b99e:	61bb      	str	r3, [r7, #24]
   return(result);
 800b9a0:	69bb      	ldr	r3, [r7, #24]
 800b9a2:	2b00      	cmp	r3, #0
 800b9a4:	d1e6      	bne.n	800b974 <HAL_UART_Receive_IT+0x5c>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800b9a6:	88fb      	ldrh	r3, [r7, #6]
 800b9a8:	461a      	mov	r2, r3
 800b9aa:	68b9      	ldr	r1, [r7, #8]
 800b9ac:	68f8      	ldr	r0, [r7, #12]
 800b9ae:	f001 fadb 	bl	800cf68 <UART_Start_Receive_IT>
 800b9b2:	4603      	mov	r3, r0
 800b9b4:	e000      	b.n	800b9b8 <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800b9b6:	2302      	movs	r3, #2
  }
}
 800b9b8:	4618      	mov	r0, r3
 800b9ba:	3728      	adds	r7, #40	; 0x28
 800b9bc:	46bd      	mov	sp, r7
 800b9be:	bd80      	pop	{r7, pc}
 800b9c0:	58000c00 	.word	0x58000c00

0800b9c4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b9c4:	b580      	push	{r7, lr}
 800b9c6:	b0ba      	sub	sp, #232	; 0xe8
 800b9c8:	af00      	add	r7, sp, #0
 800b9ca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	69db      	ldr	r3, [r3, #28]
 800b9d2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	681b      	ldr	r3, [r3, #0]
 800b9dc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	681b      	ldr	r3, [r3, #0]
 800b9e4:	689b      	ldr	r3, [r3, #8]
 800b9e6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800b9ea:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800b9ee:	f640 030f 	movw	r3, #2063	; 0x80f
 800b9f2:	4013      	ands	r3, r2
 800b9f4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800b9f8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b9fc:	2b00      	cmp	r3, #0
 800b9fe:	d11b      	bne.n	800ba38 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ba00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ba04:	f003 0320 	and.w	r3, r3, #32
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	d015      	beq.n	800ba38 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ba0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ba10:	f003 0320 	and.w	r3, r3, #32
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	d105      	bne.n	800ba24 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800ba18:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ba1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d009      	beq.n	800ba38 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	f000 835a 	beq.w	800c0e2 <HAL_UART_IRQHandler+0x71e>
      {
        huart->RxISR(huart);
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ba32:	6878      	ldr	r0, [r7, #4]
 800ba34:	4798      	blx	r3
      }
      return;
 800ba36:	e354      	b.n	800c0e2 <HAL_UART_IRQHandler+0x71e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800ba38:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800ba3c:	2b00      	cmp	r3, #0
 800ba3e:	f000 811f 	beq.w	800bc80 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800ba42:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800ba46:	4b8b      	ldr	r3, [pc, #556]	; (800bc74 <HAL_UART_IRQHandler+0x2b0>)
 800ba48:	4013      	ands	r3, r2
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d106      	bne.n	800ba5c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800ba4e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800ba52:	4b89      	ldr	r3, [pc, #548]	; (800bc78 <HAL_UART_IRQHandler+0x2b4>)
 800ba54:	4013      	ands	r3, r2
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	f000 8112 	beq.w	800bc80 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ba5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ba60:	f003 0301 	and.w	r3, r3, #1
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	d011      	beq.n	800ba8c <HAL_UART_IRQHandler+0xc8>
 800ba68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ba6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ba70:	2b00      	cmp	r3, #0
 800ba72:	d00b      	beq.n	800ba8c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	681b      	ldr	r3, [r3, #0]
 800ba78:	2201      	movs	r2, #1
 800ba7a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ba82:	f043 0201 	orr.w	r2, r3, #1
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ba8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ba90:	f003 0302 	and.w	r3, r3, #2
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	d011      	beq.n	800babc <HAL_UART_IRQHandler+0xf8>
 800ba98:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ba9c:	f003 0301 	and.w	r3, r3, #1
 800baa0:	2b00      	cmp	r3, #0
 800baa2:	d00b      	beq.n	800babc <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	2202      	movs	r2, #2
 800baaa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bab2:	f043 0204 	orr.w	r2, r3, #4
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800babc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bac0:	f003 0304 	and.w	r3, r3, #4
 800bac4:	2b00      	cmp	r3, #0
 800bac6:	d011      	beq.n	800baec <HAL_UART_IRQHandler+0x128>
 800bac8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800bacc:	f003 0301 	and.w	r3, r3, #1
 800bad0:	2b00      	cmp	r3, #0
 800bad2:	d00b      	beq.n	800baec <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	2204      	movs	r2, #4
 800bada:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bae2:	f043 0202 	orr.w	r2, r3, #2
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800baec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800baf0:	f003 0308 	and.w	r3, r3, #8
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d017      	beq.n	800bb28 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800baf8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bafc:	f003 0320 	and.w	r3, r3, #32
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	d105      	bne.n	800bb10 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800bb04:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800bb08:	4b5a      	ldr	r3, [pc, #360]	; (800bc74 <HAL_UART_IRQHandler+0x2b0>)
 800bb0a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800bb0c:	2b00      	cmp	r3, #0
 800bb0e:	d00b      	beq.n	800bb28 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	2208      	movs	r2, #8
 800bb16:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bb1e:	f043 0208 	orr.w	r2, r3, #8
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800bb28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bb2c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	d012      	beq.n	800bb5a <HAL_UART_IRQHandler+0x196>
 800bb34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bb38:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	d00c      	beq.n	800bb5a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	681b      	ldr	r3, [r3, #0]
 800bb44:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800bb48:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bb50:	f043 0220 	orr.w	r2, r3, #32
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bb60:	2b00      	cmp	r3, #0
 800bb62:	f000 82c0 	beq.w	800c0e6 <HAL_UART_IRQHandler+0x722>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800bb66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bb6a:	f003 0320 	and.w	r3, r3, #32
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	d013      	beq.n	800bb9a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800bb72:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bb76:	f003 0320 	and.w	r3, r3, #32
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	d105      	bne.n	800bb8a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800bb7e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800bb82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d007      	beq.n	800bb9a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bb8e:	2b00      	cmp	r3, #0
 800bb90:	d003      	beq.n	800bb9a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bb96:	6878      	ldr	r0, [r7, #4]
 800bb98:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bba0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	681b      	ldr	r3, [r3, #0]
 800bba8:	689b      	ldr	r3, [r3, #8]
 800bbaa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bbae:	2b40      	cmp	r3, #64	; 0x40
 800bbb0:	d005      	beq.n	800bbbe <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800bbb2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800bbb6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800bbba:	2b00      	cmp	r3, #0
 800bbbc:	d04f      	beq.n	800bc5e <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800bbbe:	6878      	ldr	r0, [r7, #4]
 800bbc0:	f001 fafc 	bl	800d1bc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	681b      	ldr	r3, [r3, #0]
 800bbc8:	689b      	ldr	r3, [r3, #8]
 800bbca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bbce:	2b40      	cmp	r3, #64	; 0x40
 800bbd0:	d141      	bne.n	800bc56 <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	3308      	adds	r3, #8
 800bbd8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbdc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800bbe0:	e853 3f00 	ldrex	r3, [r3]
 800bbe4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800bbe8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800bbec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bbf0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	681b      	ldr	r3, [r3, #0]
 800bbf8:	3308      	adds	r3, #8
 800bbfa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800bbfe:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800bc02:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc06:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800bc0a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800bc0e:	e841 2300 	strex	r3, r2, [r1]
 800bc12:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800bc16:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800bc1a:	2b00      	cmp	r3, #0
 800bc1c:	d1d9      	bne.n	800bbd2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bc22:	2b00      	cmp	r3, #0
 800bc24:	d013      	beq.n	800bc4e <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bc2a:	4a14      	ldr	r2, [pc, #80]	; (800bc7c <HAL_UART_IRQHandler+0x2b8>)
 800bc2c:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bc32:	4618      	mov	r0, r3
 800bc34:	f7fa fe3e 	bl	80068b4 <HAL_DMA_Abort_IT>
 800bc38:	4603      	mov	r3, r0
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d017      	beq.n	800bc6e <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bc42:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bc44:	687a      	ldr	r2, [r7, #4]
 800bc46:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800bc48:	4610      	mov	r0, r2
 800bc4a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bc4c:	e00f      	b.n	800bc6e <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800bc4e:	6878      	ldr	r0, [r7, #4]
 800bc50:	f000 fa56 	bl	800c100 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bc54:	e00b      	b.n	800bc6e <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800bc56:	6878      	ldr	r0, [r7, #4]
 800bc58:	f000 fa52 	bl	800c100 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bc5c:	e007      	b.n	800bc6e <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800bc5e:	6878      	ldr	r0, [r7, #4]
 800bc60:	f000 fa4e 	bl	800c100 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	2200      	movs	r2, #0
 800bc68:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800bc6c:	e23b      	b.n	800c0e6 <HAL_UART_IRQHandler+0x722>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bc6e:	bf00      	nop
    return;
 800bc70:	e239      	b.n	800c0e6 <HAL_UART_IRQHandler+0x722>
 800bc72:	bf00      	nop
 800bc74:	10000001 	.word	0x10000001
 800bc78:	04000120 	.word	0x04000120
 800bc7c:	0800d289 	.word	0x0800d289

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bc84:	2b01      	cmp	r3, #1
 800bc86:	f040 81ce 	bne.w	800c026 <HAL_UART_IRQHandler+0x662>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800bc8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bc8e:	f003 0310 	and.w	r3, r3, #16
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	f000 81c7 	beq.w	800c026 <HAL_UART_IRQHandler+0x662>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800bc98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bc9c:	f003 0310 	and.w	r3, r3, #16
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	f000 81c0 	beq.w	800c026 <HAL_UART_IRQHandler+0x662>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	2210      	movs	r2, #16
 800bcac:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	681b      	ldr	r3, [r3, #0]
 800bcb2:	689b      	ldr	r3, [r3, #8]
 800bcb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bcb8:	2b40      	cmp	r3, #64	; 0x40
 800bcba:	f040 813b 	bne.w	800bf34 <HAL_UART_IRQHandler+0x570>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	4a8b      	ldr	r2, [pc, #556]	; (800bef4 <HAL_UART_IRQHandler+0x530>)
 800bcc6:	4293      	cmp	r3, r2
 800bcc8:	d059      	beq.n	800bd7e <HAL_UART_IRQHandler+0x3ba>
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bcce:	681b      	ldr	r3, [r3, #0]
 800bcd0:	4a89      	ldr	r2, [pc, #548]	; (800bef8 <HAL_UART_IRQHandler+0x534>)
 800bcd2:	4293      	cmp	r3, r2
 800bcd4:	d053      	beq.n	800bd7e <HAL_UART_IRQHandler+0x3ba>
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bcda:	681b      	ldr	r3, [r3, #0]
 800bcdc:	4a87      	ldr	r2, [pc, #540]	; (800befc <HAL_UART_IRQHandler+0x538>)
 800bcde:	4293      	cmp	r3, r2
 800bce0:	d04d      	beq.n	800bd7e <HAL_UART_IRQHandler+0x3ba>
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bce6:	681b      	ldr	r3, [r3, #0]
 800bce8:	4a85      	ldr	r2, [pc, #532]	; (800bf00 <HAL_UART_IRQHandler+0x53c>)
 800bcea:	4293      	cmp	r3, r2
 800bcec:	d047      	beq.n	800bd7e <HAL_UART_IRQHandler+0x3ba>
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bcf2:	681b      	ldr	r3, [r3, #0]
 800bcf4:	4a83      	ldr	r2, [pc, #524]	; (800bf04 <HAL_UART_IRQHandler+0x540>)
 800bcf6:	4293      	cmp	r3, r2
 800bcf8:	d041      	beq.n	800bd7e <HAL_UART_IRQHandler+0x3ba>
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bcfe:	681b      	ldr	r3, [r3, #0]
 800bd00:	4a81      	ldr	r2, [pc, #516]	; (800bf08 <HAL_UART_IRQHandler+0x544>)
 800bd02:	4293      	cmp	r3, r2
 800bd04:	d03b      	beq.n	800bd7e <HAL_UART_IRQHandler+0x3ba>
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bd0a:	681b      	ldr	r3, [r3, #0]
 800bd0c:	4a7f      	ldr	r2, [pc, #508]	; (800bf0c <HAL_UART_IRQHandler+0x548>)
 800bd0e:	4293      	cmp	r3, r2
 800bd10:	d035      	beq.n	800bd7e <HAL_UART_IRQHandler+0x3ba>
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bd16:	681b      	ldr	r3, [r3, #0]
 800bd18:	4a7d      	ldr	r2, [pc, #500]	; (800bf10 <HAL_UART_IRQHandler+0x54c>)
 800bd1a:	4293      	cmp	r3, r2
 800bd1c:	d02f      	beq.n	800bd7e <HAL_UART_IRQHandler+0x3ba>
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bd22:	681b      	ldr	r3, [r3, #0]
 800bd24:	4a7b      	ldr	r2, [pc, #492]	; (800bf14 <HAL_UART_IRQHandler+0x550>)
 800bd26:	4293      	cmp	r3, r2
 800bd28:	d029      	beq.n	800bd7e <HAL_UART_IRQHandler+0x3ba>
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bd2e:	681b      	ldr	r3, [r3, #0]
 800bd30:	4a79      	ldr	r2, [pc, #484]	; (800bf18 <HAL_UART_IRQHandler+0x554>)
 800bd32:	4293      	cmp	r3, r2
 800bd34:	d023      	beq.n	800bd7e <HAL_UART_IRQHandler+0x3ba>
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bd3a:	681b      	ldr	r3, [r3, #0]
 800bd3c:	4a77      	ldr	r2, [pc, #476]	; (800bf1c <HAL_UART_IRQHandler+0x558>)
 800bd3e:	4293      	cmp	r3, r2
 800bd40:	d01d      	beq.n	800bd7e <HAL_UART_IRQHandler+0x3ba>
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bd46:	681b      	ldr	r3, [r3, #0]
 800bd48:	4a75      	ldr	r2, [pc, #468]	; (800bf20 <HAL_UART_IRQHandler+0x55c>)
 800bd4a:	4293      	cmp	r3, r2
 800bd4c:	d017      	beq.n	800bd7e <HAL_UART_IRQHandler+0x3ba>
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bd52:	681b      	ldr	r3, [r3, #0]
 800bd54:	4a73      	ldr	r2, [pc, #460]	; (800bf24 <HAL_UART_IRQHandler+0x560>)
 800bd56:	4293      	cmp	r3, r2
 800bd58:	d011      	beq.n	800bd7e <HAL_UART_IRQHandler+0x3ba>
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	4a71      	ldr	r2, [pc, #452]	; (800bf28 <HAL_UART_IRQHandler+0x564>)
 800bd62:	4293      	cmp	r3, r2
 800bd64:	d00b      	beq.n	800bd7e <HAL_UART_IRQHandler+0x3ba>
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bd6a:	681b      	ldr	r3, [r3, #0]
 800bd6c:	4a6f      	ldr	r2, [pc, #444]	; (800bf2c <HAL_UART_IRQHandler+0x568>)
 800bd6e:	4293      	cmp	r3, r2
 800bd70:	d005      	beq.n	800bd7e <HAL_UART_IRQHandler+0x3ba>
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bd76:	681b      	ldr	r3, [r3, #0]
 800bd78:	4a6d      	ldr	r2, [pc, #436]	; (800bf30 <HAL_UART_IRQHandler+0x56c>)
 800bd7a:	4293      	cmp	r3, r2
 800bd7c:	d105      	bne.n	800bd8a <HAL_UART_IRQHandler+0x3c6>
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bd82:	681b      	ldr	r3, [r3, #0]
 800bd84:	685b      	ldr	r3, [r3, #4]
 800bd86:	b29b      	uxth	r3, r3
 800bd88:	e004      	b.n	800bd94 <HAL_UART_IRQHandler+0x3d0>
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bd8e:	681b      	ldr	r3, [r3, #0]
 800bd90:	685b      	ldr	r3, [r3, #4]
 800bd92:	b29b      	uxth	r3, r3
 800bd94:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800bd98:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	f000 81a4 	beq.w	800c0ea <HAL_UART_IRQHandler+0x726>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800bda8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800bdac:	429a      	cmp	r2, r3
 800bdae:	f080 819c 	bcs.w	800c0ea <HAL_UART_IRQHandler+0x726>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800bdb8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bdc0:	69db      	ldr	r3, [r3, #28]
 800bdc2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bdc6:	f000 8086 	beq.w	800bed6 <HAL_UART_IRQHandler+0x512>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	681b      	ldr	r3, [r3, #0]
 800bdce:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bdd2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800bdd6:	e853 3f00 	ldrex	r3, [r3]
 800bdda:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800bdde:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800bde2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800bde6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	681b      	ldr	r3, [r3, #0]
 800bdee:	461a      	mov	r2, r3
 800bdf0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800bdf4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800bdf8:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bdfc:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800be00:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800be04:	e841 2300 	strex	r3, r2, [r1]
 800be08:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800be0c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800be10:	2b00      	cmp	r3, #0
 800be12:	d1da      	bne.n	800bdca <HAL_UART_IRQHandler+0x406>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	681b      	ldr	r3, [r3, #0]
 800be18:	3308      	adds	r3, #8
 800be1a:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be1c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800be1e:	e853 3f00 	ldrex	r3, [r3]
 800be22:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800be24:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800be26:	f023 0301 	bic.w	r3, r3, #1
 800be2a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	681b      	ldr	r3, [r3, #0]
 800be32:	3308      	adds	r3, #8
 800be34:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800be38:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800be3c:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be3e:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800be40:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800be44:	e841 2300 	strex	r3, r2, [r1]
 800be48:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800be4a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	d1e1      	bne.n	800be14 <HAL_UART_IRQHandler+0x450>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	3308      	adds	r3, #8
 800be56:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be58:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800be5a:	e853 3f00 	ldrex	r3, [r3]
 800be5e:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800be60:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800be62:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800be66:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	681b      	ldr	r3, [r3, #0]
 800be6e:	3308      	adds	r3, #8
 800be70:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800be74:	66fa      	str	r2, [r7, #108]	; 0x6c
 800be76:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be78:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800be7a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800be7c:	e841 2300 	strex	r3, r2, [r1]
 800be80:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800be82:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800be84:	2b00      	cmp	r3, #0
 800be86:	d1e3      	bne.n	800be50 <HAL_UART_IRQHandler+0x48c>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	2220      	movs	r2, #32
 800be8c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	2200      	movs	r2, #0
 800be94:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be9c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800be9e:	e853 3f00 	ldrex	r3, [r3]
 800bea2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800bea4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bea6:	f023 0310 	bic.w	r3, r3, #16
 800beaa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	681b      	ldr	r3, [r3, #0]
 800beb2:	461a      	mov	r2, r3
 800beb4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800beb8:	65bb      	str	r3, [r7, #88]	; 0x58
 800beba:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bebc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800bebe:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800bec0:	e841 2300 	strex	r3, r2, [r1]
 800bec4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800bec6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bec8:	2b00      	cmp	r3, #0
 800beca:	d1e4      	bne.n	800be96 <HAL_UART_IRQHandler+0x4d2>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bed0:	4618      	mov	r0, r3
 800bed2:	f7fa f9d1 	bl	8006278 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800bee2:	b29b      	uxth	r3, r3
 800bee4:	1ad3      	subs	r3, r2, r3
 800bee6:	b29b      	uxth	r3, r3
 800bee8:	4619      	mov	r1, r3
 800beea:	6878      	ldr	r0, [r7, #4]
 800beec:	f000 f912 	bl	800c114 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800bef0:	e0fb      	b.n	800c0ea <HAL_UART_IRQHandler+0x726>
 800bef2:	bf00      	nop
 800bef4:	40020010 	.word	0x40020010
 800bef8:	40020028 	.word	0x40020028
 800befc:	40020040 	.word	0x40020040
 800bf00:	40020058 	.word	0x40020058
 800bf04:	40020070 	.word	0x40020070
 800bf08:	40020088 	.word	0x40020088
 800bf0c:	400200a0 	.word	0x400200a0
 800bf10:	400200b8 	.word	0x400200b8
 800bf14:	40020410 	.word	0x40020410
 800bf18:	40020428 	.word	0x40020428
 800bf1c:	40020440 	.word	0x40020440
 800bf20:	40020458 	.word	0x40020458
 800bf24:	40020470 	.word	0x40020470
 800bf28:	40020488 	.word	0x40020488
 800bf2c:	400204a0 	.word	0x400204a0
 800bf30:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800bf40:	b29b      	uxth	r3, r3
 800bf42:	1ad3      	subs	r3, r2, r3
 800bf44:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800bf4e:	b29b      	uxth	r3, r3
 800bf50:	2b00      	cmp	r3, #0
 800bf52:	f000 80cc 	beq.w	800c0ee <HAL_UART_IRQHandler+0x72a>
          && (nb_rx_data > 0U))
 800bf56:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800bf5a:	2b00      	cmp	r3, #0
 800bf5c:	f000 80c7 	beq.w	800c0ee <HAL_UART_IRQHandler+0x72a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	681b      	ldr	r3, [r3, #0]
 800bf64:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf68:	e853 3f00 	ldrex	r3, [r3]
 800bf6c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800bf6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bf70:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800bf74:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	681b      	ldr	r3, [r3, #0]
 800bf7c:	461a      	mov	r2, r3
 800bf7e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800bf82:	647b      	str	r3, [r7, #68]	; 0x44
 800bf84:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf86:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800bf88:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800bf8a:	e841 2300 	strex	r3, r2, [r1]
 800bf8e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800bf90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bf92:	2b00      	cmp	r3, #0
 800bf94:	d1e4      	bne.n	800bf60 <HAL_UART_IRQHandler+0x59c>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	681b      	ldr	r3, [r3, #0]
 800bf9a:	3308      	adds	r3, #8
 800bf9c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bfa0:	e853 3f00 	ldrex	r3, [r3]
 800bfa4:	623b      	str	r3, [r7, #32]
   return(result);
 800bfa6:	6a3a      	ldr	r2, [r7, #32]
 800bfa8:	4b54      	ldr	r3, [pc, #336]	; (800c0fc <HAL_UART_IRQHandler+0x738>)
 800bfaa:	4013      	ands	r3, r2
 800bfac:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	3308      	adds	r3, #8
 800bfb6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800bfba:	633a      	str	r2, [r7, #48]	; 0x30
 800bfbc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bfbe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800bfc0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bfc2:	e841 2300 	strex	r3, r2, [r1]
 800bfc6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800bfc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bfca:	2b00      	cmp	r3, #0
 800bfcc:	d1e3      	bne.n	800bf96 <HAL_UART_IRQHandler+0x5d2>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	2220      	movs	r2, #32
 800bfd2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	2200      	movs	r2, #0
 800bfda:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	2200      	movs	r2, #0
 800bfe0:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	681b      	ldr	r3, [r3, #0]
 800bfe6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bfe8:	693b      	ldr	r3, [r7, #16]
 800bfea:	e853 3f00 	ldrex	r3, [r3]
 800bfee:	60fb      	str	r3, [r7, #12]
   return(result);
 800bff0:	68fb      	ldr	r3, [r7, #12]
 800bff2:	f023 0310 	bic.w	r3, r3, #16
 800bff6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	681b      	ldr	r3, [r3, #0]
 800bffe:	461a      	mov	r2, r3
 800c000:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800c004:	61fb      	str	r3, [r7, #28]
 800c006:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c008:	69b9      	ldr	r1, [r7, #24]
 800c00a:	69fa      	ldr	r2, [r7, #28]
 800c00c:	e841 2300 	strex	r3, r2, [r1]
 800c010:	617b      	str	r3, [r7, #20]
   return(result);
 800c012:	697b      	ldr	r3, [r7, #20]
 800c014:	2b00      	cmp	r3, #0
 800c016:	d1e4      	bne.n	800bfe2 <HAL_UART_IRQHandler+0x61e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800c018:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800c01c:	4619      	mov	r1, r3
 800c01e:	6878      	ldr	r0, [r7, #4]
 800c020:	f000 f878 	bl	800c114 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800c024:	e063      	b.n	800c0ee <HAL_UART_IRQHandler+0x72a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800c026:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c02a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c02e:	2b00      	cmp	r3, #0
 800c030:	d00e      	beq.n	800c050 <HAL_UART_IRQHandler+0x68c>
 800c032:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c036:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	d008      	beq.n	800c050 <HAL_UART_IRQHandler+0x68c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	681b      	ldr	r3, [r3, #0]
 800c042:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800c046:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800c048:	6878      	ldr	r0, [r7, #4]
 800c04a:	f001 fdbb 	bl	800dbc4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c04e:	e051      	b.n	800c0f4 <HAL_UART_IRQHandler+0x730>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800c050:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c054:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c058:	2b00      	cmp	r3, #0
 800c05a:	d014      	beq.n	800c086 <HAL_UART_IRQHandler+0x6c2>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800c05c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c060:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c064:	2b00      	cmp	r3, #0
 800c066:	d105      	bne.n	800c074 <HAL_UART_IRQHandler+0x6b0>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800c068:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c06c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c070:	2b00      	cmp	r3, #0
 800c072:	d008      	beq.n	800c086 <HAL_UART_IRQHandler+0x6c2>
  {
    if (huart->TxISR != NULL)
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c078:	2b00      	cmp	r3, #0
 800c07a:	d03a      	beq.n	800c0f2 <HAL_UART_IRQHandler+0x72e>
    {
      huart->TxISR(huart);
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c080:	6878      	ldr	r0, [r7, #4]
 800c082:	4798      	blx	r3
    }
    return;
 800c084:	e035      	b.n	800c0f2 <HAL_UART_IRQHandler+0x72e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800c086:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c08a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c08e:	2b00      	cmp	r3, #0
 800c090:	d009      	beq.n	800c0a6 <HAL_UART_IRQHandler+0x6e2>
 800c092:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c096:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c09a:	2b00      	cmp	r3, #0
 800c09c:	d003      	beq.n	800c0a6 <HAL_UART_IRQHandler+0x6e2>
  {
    UART_EndTransmit_IT(huart);
 800c09e:	6878      	ldr	r0, [r7, #4]
 800c0a0:	f001 f908 	bl	800d2b4 <UART_EndTransmit_IT>
    return;
 800c0a4:	e026      	b.n	800c0f4 <HAL_UART_IRQHandler+0x730>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800c0a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c0aa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c0ae:	2b00      	cmp	r3, #0
 800c0b0:	d009      	beq.n	800c0c6 <HAL_UART_IRQHandler+0x702>
 800c0b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c0b6:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	d003      	beq.n	800c0c6 <HAL_UART_IRQHandler+0x702>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800c0be:	6878      	ldr	r0, [r7, #4]
 800c0c0:	f001 fd94 	bl	800dbec <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c0c4:	e016      	b.n	800c0f4 <HAL_UART_IRQHandler+0x730>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800c0c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c0ca:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d010      	beq.n	800c0f4 <HAL_UART_IRQHandler+0x730>
 800c0d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c0d6:	2b00      	cmp	r3, #0
 800c0d8:	da0c      	bge.n	800c0f4 <HAL_UART_IRQHandler+0x730>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800c0da:	6878      	ldr	r0, [r7, #4]
 800c0dc:	f001 fd7c 	bl	800dbd8 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c0e0:	e008      	b.n	800c0f4 <HAL_UART_IRQHandler+0x730>
      return;
 800c0e2:	bf00      	nop
 800c0e4:	e006      	b.n	800c0f4 <HAL_UART_IRQHandler+0x730>
    return;
 800c0e6:	bf00      	nop
 800c0e8:	e004      	b.n	800c0f4 <HAL_UART_IRQHandler+0x730>
      return;
 800c0ea:	bf00      	nop
 800c0ec:	e002      	b.n	800c0f4 <HAL_UART_IRQHandler+0x730>
      return;
 800c0ee:	bf00      	nop
 800c0f0:	e000      	b.n	800c0f4 <HAL_UART_IRQHandler+0x730>
    return;
 800c0f2:	bf00      	nop
  }
}
 800c0f4:	37e8      	adds	r7, #232	; 0xe8
 800c0f6:	46bd      	mov	sp, r7
 800c0f8:	bd80      	pop	{r7, pc}
 800c0fa:	bf00      	nop
 800c0fc:	effffffe 	.word	0xeffffffe

0800c100 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800c100:	b480      	push	{r7}
 800c102:	b083      	sub	sp, #12
 800c104:	af00      	add	r7, sp, #0
 800c106:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800c108:	bf00      	nop
 800c10a:	370c      	adds	r7, #12
 800c10c:	46bd      	mov	sp, r7
 800c10e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c112:	4770      	bx	lr

0800c114 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c114:	b480      	push	{r7}
 800c116:	b083      	sub	sp, #12
 800c118:	af00      	add	r7, sp, #0
 800c11a:	6078      	str	r0, [r7, #4]
 800c11c:	460b      	mov	r3, r1
 800c11e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800c120:	bf00      	nop
 800c122:	370c      	adds	r7, #12
 800c124:	46bd      	mov	sp, r7
 800c126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c12a:	4770      	bx	lr

0800c12c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c12c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c130:	b092      	sub	sp, #72	; 0x48
 800c132:	af00      	add	r7, sp, #0
 800c134:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c136:	2300      	movs	r3, #0
 800c138:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c13c:	697b      	ldr	r3, [r7, #20]
 800c13e:	689a      	ldr	r2, [r3, #8]
 800c140:	697b      	ldr	r3, [r7, #20]
 800c142:	691b      	ldr	r3, [r3, #16]
 800c144:	431a      	orrs	r2, r3
 800c146:	697b      	ldr	r3, [r7, #20]
 800c148:	695b      	ldr	r3, [r3, #20]
 800c14a:	431a      	orrs	r2, r3
 800c14c:	697b      	ldr	r3, [r7, #20]
 800c14e:	69db      	ldr	r3, [r3, #28]
 800c150:	4313      	orrs	r3, r2
 800c152:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c154:	697b      	ldr	r3, [r7, #20]
 800c156:	681b      	ldr	r3, [r3, #0]
 800c158:	681a      	ldr	r2, [r3, #0]
 800c15a:	4bbe      	ldr	r3, [pc, #760]	; (800c454 <UART_SetConfig+0x328>)
 800c15c:	4013      	ands	r3, r2
 800c15e:	697a      	ldr	r2, [r7, #20]
 800c160:	6812      	ldr	r2, [r2, #0]
 800c162:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800c164:	430b      	orrs	r3, r1
 800c166:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c168:	697b      	ldr	r3, [r7, #20]
 800c16a:	681b      	ldr	r3, [r3, #0]
 800c16c:	685b      	ldr	r3, [r3, #4]
 800c16e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800c172:	697b      	ldr	r3, [r7, #20]
 800c174:	68da      	ldr	r2, [r3, #12]
 800c176:	697b      	ldr	r3, [r7, #20]
 800c178:	681b      	ldr	r3, [r3, #0]
 800c17a:	430a      	orrs	r2, r1
 800c17c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c17e:	697b      	ldr	r3, [r7, #20]
 800c180:	699b      	ldr	r3, [r3, #24]
 800c182:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800c184:	697b      	ldr	r3, [r7, #20]
 800c186:	681b      	ldr	r3, [r3, #0]
 800c188:	4ab3      	ldr	r2, [pc, #716]	; (800c458 <UART_SetConfig+0x32c>)
 800c18a:	4293      	cmp	r3, r2
 800c18c:	d004      	beq.n	800c198 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800c18e:	697b      	ldr	r3, [r7, #20]
 800c190:	6a1b      	ldr	r3, [r3, #32]
 800c192:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c194:	4313      	orrs	r3, r2
 800c196:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c198:	697b      	ldr	r3, [r7, #20]
 800c19a:	681b      	ldr	r3, [r3, #0]
 800c19c:	689a      	ldr	r2, [r3, #8]
 800c19e:	4baf      	ldr	r3, [pc, #700]	; (800c45c <UART_SetConfig+0x330>)
 800c1a0:	4013      	ands	r3, r2
 800c1a2:	697a      	ldr	r2, [r7, #20]
 800c1a4:	6812      	ldr	r2, [r2, #0]
 800c1a6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800c1a8:	430b      	orrs	r3, r1
 800c1aa:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800c1ac:	697b      	ldr	r3, [r7, #20]
 800c1ae:	681b      	ldr	r3, [r3, #0]
 800c1b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c1b2:	f023 010f 	bic.w	r1, r3, #15
 800c1b6:	697b      	ldr	r3, [r7, #20]
 800c1b8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c1ba:	697b      	ldr	r3, [r7, #20]
 800c1bc:	681b      	ldr	r3, [r3, #0]
 800c1be:	430a      	orrs	r2, r1
 800c1c0:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c1c2:	697b      	ldr	r3, [r7, #20]
 800c1c4:	681b      	ldr	r3, [r3, #0]
 800c1c6:	4aa6      	ldr	r2, [pc, #664]	; (800c460 <UART_SetConfig+0x334>)
 800c1c8:	4293      	cmp	r3, r2
 800c1ca:	d177      	bne.n	800c2bc <UART_SetConfig+0x190>
 800c1cc:	4ba5      	ldr	r3, [pc, #660]	; (800c464 <UART_SetConfig+0x338>)
 800c1ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c1d0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800c1d4:	2b28      	cmp	r3, #40	; 0x28
 800c1d6:	d86d      	bhi.n	800c2b4 <UART_SetConfig+0x188>
 800c1d8:	a201      	add	r2, pc, #4	; (adr r2, 800c1e0 <UART_SetConfig+0xb4>)
 800c1da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c1de:	bf00      	nop
 800c1e0:	0800c285 	.word	0x0800c285
 800c1e4:	0800c2b5 	.word	0x0800c2b5
 800c1e8:	0800c2b5 	.word	0x0800c2b5
 800c1ec:	0800c2b5 	.word	0x0800c2b5
 800c1f0:	0800c2b5 	.word	0x0800c2b5
 800c1f4:	0800c2b5 	.word	0x0800c2b5
 800c1f8:	0800c2b5 	.word	0x0800c2b5
 800c1fc:	0800c2b5 	.word	0x0800c2b5
 800c200:	0800c28d 	.word	0x0800c28d
 800c204:	0800c2b5 	.word	0x0800c2b5
 800c208:	0800c2b5 	.word	0x0800c2b5
 800c20c:	0800c2b5 	.word	0x0800c2b5
 800c210:	0800c2b5 	.word	0x0800c2b5
 800c214:	0800c2b5 	.word	0x0800c2b5
 800c218:	0800c2b5 	.word	0x0800c2b5
 800c21c:	0800c2b5 	.word	0x0800c2b5
 800c220:	0800c295 	.word	0x0800c295
 800c224:	0800c2b5 	.word	0x0800c2b5
 800c228:	0800c2b5 	.word	0x0800c2b5
 800c22c:	0800c2b5 	.word	0x0800c2b5
 800c230:	0800c2b5 	.word	0x0800c2b5
 800c234:	0800c2b5 	.word	0x0800c2b5
 800c238:	0800c2b5 	.word	0x0800c2b5
 800c23c:	0800c2b5 	.word	0x0800c2b5
 800c240:	0800c29d 	.word	0x0800c29d
 800c244:	0800c2b5 	.word	0x0800c2b5
 800c248:	0800c2b5 	.word	0x0800c2b5
 800c24c:	0800c2b5 	.word	0x0800c2b5
 800c250:	0800c2b5 	.word	0x0800c2b5
 800c254:	0800c2b5 	.word	0x0800c2b5
 800c258:	0800c2b5 	.word	0x0800c2b5
 800c25c:	0800c2b5 	.word	0x0800c2b5
 800c260:	0800c2a5 	.word	0x0800c2a5
 800c264:	0800c2b5 	.word	0x0800c2b5
 800c268:	0800c2b5 	.word	0x0800c2b5
 800c26c:	0800c2b5 	.word	0x0800c2b5
 800c270:	0800c2b5 	.word	0x0800c2b5
 800c274:	0800c2b5 	.word	0x0800c2b5
 800c278:	0800c2b5 	.word	0x0800c2b5
 800c27c:	0800c2b5 	.word	0x0800c2b5
 800c280:	0800c2ad 	.word	0x0800c2ad
 800c284:	2301      	movs	r3, #1
 800c286:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c28a:	e222      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c28c:	2304      	movs	r3, #4
 800c28e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c292:	e21e      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c294:	2308      	movs	r3, #8
 800c296:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c29a:	e21a      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c29c:	2310      	movs	r3, #16
 800c29e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c2a2:	e216      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c2a4:	2320      	movs	r3, #32
 800c2a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c2aa:	e212      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c2ac:	2340      	movs	r3, #64	; 0x40
 800c2ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c2b2:	e20e      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c2b4:	2380      	movs	r3, #128	; 0x80
 800c2b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c2ba:	e20a      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c2bc:	697b      	ldr	r3, [r7, #20]
 800c2be:	681b      	ldr	r3, [r3, #0]
 800c2c0:	4a69      	ldr	r2, [pc, #420]	; (800c468 <UART_SetConfig+0x33c>)
 800c2c2:	4293      	cmp	r3, r2
 800c2c4:	d130      	bne.n	800c328 <UART_SetConfig+0x1fc>
 800c2c6:	4b67      	ldr	r3, [pc, #412]	; (800c464 <UART_SetConfig+0x338>)
 800c2c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c2ca:	f003 0307 	and.w	r3, r3, #7
 800c2ce:	2b05      	cmp	r3, #5
 800c2d0:	d826      	bhi.n	800c320 <UART_SetConfig+0x1f4>
 800c2d2:	a201      	add	r2, pc, #4	; (adr r2, 800c2d8 <UART_SetConfig+0x1ac>)
 800c2d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c2d8:	0800c2f1 	.word	0x0800c2f1
 800c2dc:	0800c2f9 	.word	0x0800c2f9
 800c2e0:	0800c301 	.word	0x0800c301
 800c2e4:	0800c309 	.word	0x0800c309
 800c2e8:	0800c311 	.word	0x0800c311
 800c2ec:	0800c319 	.word	0x0800c319
 800c2f0:	2300      	movs	r3, #0
 800c2f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c2f6:	e1ec      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c2f8:	2304      	movs	r3, #4
 800c2fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c2fe:	e1e8      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c300:	2308      	movs	r3, #8
 800c302:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c306:	e1e4      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c308:	2310      	movs	r3, #16
 800c30a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c30e:	e1e0      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c310:	2320      	movs	r3, #32
 800c312:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c316:	e1dc      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c318:	2340      	movs	r3, #64	; 0x40
 800c31a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c31e:	e1d8      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c320:	2380      	movs	r3, #128	; 0x80
 800c322:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c326:	e1d4      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c328:	697b      	ldr	r3, [r7, #20]
 800c32a:	681b      	ldr	r3, [r3, #0]
 800c32c:	4a4f      	ldr	r2, [pc, #316]	; (800c46c <UART_SetConfig+0x340>)
 800c32e:	4293      	cmp	r3, r2
 800c330:	d130      	bne.n	800c394 <UART_SetConfig+0x268>
 800c332:	4b4c      	ldr	r3, [pc, #304]	; (800c464 <UART_SetConfig+0x338>)
 800c334:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c336:	f003 0307 	and.w	r3, r3, #7
 800c33a:	2b05      	cmp	r3, #5
 800c33c:	d826      	bhi.n	800c38c <UART_SetConfig+0x260>
 800c33e:	a201      	add	r2, pc, #4	; (adr r2, 800c344 <UART_SetConfig+0x218>)
 800c340:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c344:	0800c35d 	.word	0x0800c35d
 800c348:	0800c365 	.word	0x0800c365
 800c34c:	0800c36d 	.word	0x0800c36d
 800c350:	0800c375 	.word	0x0800c375
 800c354:	0800c37d 	.word	0x0800c37d
 800c358:	0800c385 	.word	0x0800c385
 800c35c:	2300      	movs	r3, #0
 800c35e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c362:	e1b6      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c364:	2304      	movs	r3, #4
 800c366:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c36a:	e1b2      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c36c:	2308      	movs	r3, #8
 800c36e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c372:	e1ae      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c374:	2310      	movs	r3, #16
 800c376:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c37a:	e1aa      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c37c:	2320      	movs	r3, #32
 800c37e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c382:	e1a6      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c384:	2340      	movs	r3, #64	; 0x40
 800c386:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c38a:	e1a2      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c38c:	2380      	movs	r3, #128	; 0x80
 800c38e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c392:	e19e      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c394:	697b      	ldr	r3, [r7, #20]
 800c396:	681b      	ldr	r3, [r3, #0]
 800c398:	4a35      	ldr	r2, [pc, #212]	; (800c470 <UART_SetConfig+0x344>)
 800c39a:	4293      	cmp	r3, r2
 800c39c:	d130      	bne.n	800c400 <UART_SetConfig+0x2d4>
 800c39e:	4b31      	ldr	r3, [pc, #196]	; (800c464 <UART_SetConfig+0x338>)
 800c3a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c3a2:	f003 0307 	and.w	r3, r3, #7
 800c3a6:	2b05      	cmp	r3, #5
 800c3a8:	d826      	bhi.n	800c3f8 <UART_SetConfig+0x2cc>
 800c3aa:	a201      	add	r2, pc, #4	; (adr r2, 800c3b0 <UART_SetConfig+0x284>)
 800c3ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c3b0:	0800c3c9 	.word	0x0800c3c9
 800c3b4:	0800c3d1 	.word	0x0800c3d1
 800c3b8:	0800c3d9 	.word	0x0800c3d9
 800c3bc:	0800c3e1 	.word	0x0800c3e1
 800c3c0:	0800c3e9 	.word	0x0800c3e9
 800c3c4:	0800c3f1 	.word	0x0800c3f1
 800c3c8:	2300      	movs	r3, #0
 800c3ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c3ce:	e180      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c3d0:	2304      	movs	r3, #4
 800c3d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c3d6:	e17c      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c3d8:	2308      	movs	r3, #8
 800c3da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c3de:	e178      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c3e0:	2310      	movs	r3, #16
 800c3e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c3e6:	e174      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c3e8:	2320      	movs	r3, #32
 800c3ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c3ee:	e170      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c3f0:	2340      	movs	r3, #64	; 0x40
 800c3f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c3f6:	e16c      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c3f8:	2380      	movs	r3, #128	; 0x80
 800c3fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c3fe:	e168      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c400:	697b      	ldr	r3, [r7, #20]
 800c402:	681b      	ldr	r3, [r3, #0]
 800c404:	4a1b      	ldr	r2, [pc, #108]	; (800c474 <UART_SetConfig+0x348>)
 800c406:	4293      	cmp	r3, r2
 800c408:	d142      	bne.n	800c490 <UART_SetConfig+0x364>
 800c40a:	4b16      	ldr	r3, [pc, #88]	; (800c464 <UART_SetConfig+0x338>)
 800c40c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c40e:	f003 0307 	and.w	r3, r3, #7
 800c412:	2b05      	cmp	r3, #5
 800c414:	d838      	bhi.n	800c488 <UART_SetConfig+0x35c>
 800c416:	a201      	add	r2, pc, #4	; (adr r2, 800c41c <UART_SetConfig+0x2f0>)
 800c418:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c41c:	0800c435 	.word	0x0800c435
 800c420:	0800c43d 	.word	0x0800c43d
 800c424:	0800c445 	.word	0x0800c445
 800c428:	0800c44d 	.word	0x0800c44d
 800c42c:	0800c479 	.word	0x0800c479
 800c430:	0800c481 	.word	0x0800c481
 800c434:	2300      	movs	r3, #0
 800c436:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c43a:	e14a      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c43c:	2304      	movs	r3, #4
 800c43e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c442:	e146      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c444:	2308      	movs	r3, #8
 800c446:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c44a:	e142      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c44c:	2310      	movs	r3, #16
 800c44e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c452:	e13e      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c454:	cfff69f3 	.word	0xcfff69f3
 800c458:	58000c00 	.word	0x58000c00
 800c45c:	11fff4ff 	.word	0x11fff4ff
 800c460:	40011000 	.word	0x40011000
 800c464:	58024400 	.word	0x58024400
 800c468:	40004400 	.word	0x40004400
 800c46c:	40004800 	.word	0x40004800
 800c470:	40004c00 	.word	0x40004c00
 800c474:	40005000 	.word	0x40005000
 800c478:	2320      	movs	r3, #32
 800c47a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c47e:	e128      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c480:	2340      	movs	r3, #64	; 0x40
 800c482:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c486:	e124      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c488:	2380      	movs	r3, #128	; 0x80
 800c48a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c48e:	e120      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c490:	697b      	ldr	r3, [r7, #20]
 800c492:	681b      	ldr	r3, [r3, #0]
 800c494:	4acb      	ldr	r2, [pc, #812]	; (800c7c4 <UART_SetConfig+0x698>)
 800c496:	4293      	cmp	r3, r2
 800c498:	d176      	bne.n	800c588 <UART_SetConfig+0x45c>
 800c49a:	4bcb      	ldr	r3, [pc, #812]	; (800c7c8 <UART_SetConfig+0x69c>)
 800c49c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c49e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800c4a2:	2b28      	cmp	r3, #40	; 0x28
 800c4a4:	d86c      	bhi.n	800c580 <UART_SetConfig+0x454>
 800c4a6:	a201      	add	r2, pc, #4	; (adr r2, 800c4ac <UART_SetConfig+0x380>)
 800c4a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c4ac:	0800c551 	.word	0x0800c551
 800c4b0:	0800c581 	.word	0x0800c581
 800c4b4:	0800c581 	.word	0x0800c581
 800c4b8:	0800c581 	.word	0x0800c581
 800c4bc:	0800c581 	.word	0x0800c581
 800c4c0:	0800c581 	.word	0x0800c581
 800c4c4:	0800c581 	.word	0x0800c581
 800c4c8:	0800c581 	.word	0x0800c581
 800c4cc:	0800c559 	.word	0x0800c559
 800c4d0:	0800c581 	.word	0x0800c581
 800c4d4:	0800c581 	.word	0x0800c581
 800c4d8:	0800c581 	.word	0x0800c581
 800c4dc:	0800c581 	.word	0x0800c581
 800c4e0:	0800c581 	.word	0x0800c581
 800c4e4:	0800c581 	.word	0x0800c581
 800c4e8:	0800c581 	.word	0x0800c581
 800c4ec:	0800c561 	.word	0x0800c561
 800c4f0:	0800c581 	.word	0x0800c581
 800c4f4:	0800c581 	.word	0x0800c581
 800c4f8:	0800c581 	.word	0x0800c581
 800c4fc:	0800c581 	.word	0x0800c581
 800c500:	0800c581 	.word	0x0800c581
 800c504:	0800c581 	.word	0x0800c581
 800c508:	0800c581 	.word	0x0800c581
 800c50c:	0800c569 	.word	0x0800c569
 800c510:	0800c581 	.word	0x0800c581
 800c514:	0800c581 	.word	0x0800c581
 800c518:	0800c581 	.word	0x0800c581
 800c51c:	0800c581 	.word	0x0800c581
 800c520:	0800c581 	.word	0x0800c581
 800c524:	0800c581 	.word	0x0800c581
 800c528:	0800c581 	.word	0x0800c581
 800c52c:	0800c571 	.word	0x0800c571
 800c530:	0800c581 	.word	0x0800c581
 800c534:	0800c581 	.word	0x0800c581
 800c538:	0800c581 	.word	0x0800c581
 800c53c:	0800c581 	.word	0x0800c581
 800c540:	0800c581 	.word	0x0800c581
 800c544:	0800c581 	.word	0x0800c581
 800c548:	0800c581 	.word	0x0800c581
 800c54c:	0800c579 	.word	0x0800c579
 800c550:	2301      	movs	r3, #1
 800c552:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c556:	e0bc      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c558:	2304      	movs	r3, #4
 800c55a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c55e:	e0b8      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c560:	2308      	movs	r3, #8
 800c562:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c566:	e0b4      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c568:	2310      	movs	r3, #16
 800c56a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c56e:	e0b0      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c570:	2320      	movs	r3, #32
 800c572:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c576:	e0ac      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c578:	2340      	movs	r3, #64	; 0x40
 800c57a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c57e:	e0a8      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c580:	2380      	movs	r3, #128	; 0x80
 800c582:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c586:	e0a4      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c588:	697b      	ldr	r3, [r7, #20]
 800c58a:	681b      	ldr	r3, [r3, #0]
 800c58c:	4a8f      	ldr	r2, [pc, #572]	; (800c7cc <UART_SetConfig+0x6a0>)
 800c58e:	4293      	cmp	r3, r2
 800c590:	d130      	bne.n	800c5f4 <UART_SetConfig+0x4c8>
 800c592:	4b8d      	ldr	r3, [pc, #564]	; (800c7c8 <UART_SetConfig+0x69c>)
 800c594:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c596:	f003 0307 	and.w	r3, r3, #7
 800c59a:	2b05      	cmp	r3, #5
 800c59c:	d826      	bhi.n	800c5ec <UART_SetConfig+0x4c0>
 800c59e:	a201      	add	r2, pc, #4	; (adr r2, 800c5a4 <UART_SetConfig+0x478>)
 800c5a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c5a4:	0800c5bd 	.word	0x0800c5bd
 800c5a8:	0800c5c5 	.word	0x0800c5c5
 800c5ac:	0800c5cd 	.word	0x0800c5cd
 800c5b0:	0800c5d5 	.word	0x0800c5d5
 800c5b4:	0800c5dd 	.word	0x0800c5dd
 800c5b8:	0800c5e5 	.word	0x0800c5e5
 800c5bc:	2300      	movs	r3, #0
 800c5be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c5c2:	e086      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c5c4:	2304      	movs	r3, #4
 800c5c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c5ca:	e082      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c5cc:	2308      	movs	r3, #8
 800c5ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c5d2:	e07e      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c5d4:	2310      	movs	r3, #16
 800c5d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c5da:	e07a      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c5dc:	2320      	movs	r3, #32
 800c5de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c5e2:	e076      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c5e4:	2340      	movs	r3, #64	; 0x40
 800c5e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c5ea:	e072      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c5ec:	2380      	movs	r3, #128	; 0x80
 800c5ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c5f2:	e06e      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c5f4:	697b      	ldr	r3, [r7, #20]
 800c5f6:	681b      	ldr	r3, [r3, #0]
 800c5f8:	4a75      	ldr	r2, [pc, #468]	; (800c7d0 <UART_SetConfig+0x6a4>)
 800c5fa:	4293      	cmp	r3, r2
 800c5fc:	d130      	bne.n	800c660 <UART_SetConfig+0x534>
 800c5fe:	4b72      	ldr	r3, [pc, #456]	; (800c7c8 <UART_SetConfig+0x69c>)
 800c600:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c602:	f003 0307 	and.w	r3, r3, #7
 800c606:	2b05      	cmp	r3, #5
 800c608:	d826      	bhi.n	800c658 <UART_SetConfig+0x52c>
 800c60a:	a201      	add	r2, pc, #4	; (adr r2, 800c610 <UART_SetConfig+0x4e4>)
 800c60c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c610:	0800c629 	.word	0x0800c629
 800c614:	0800c631 	.word	0x0800c631
 800c618:	0800c639 	.word	0x0800c639
 800c61c:	0800c641 	.word	0x0800c641
 800c620:	0800c649 	.word	0x0800c649
 800c624:	0800c651 	.word	0x0800c651
 800c628:	2300      	movs	r3, #0
 800c62a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c62e:	e050      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c630:	2304      	movs	r3, #4
 800c632:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c636:	e04c      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c638:	2308      	movs	r3, #8
 800c63a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c63e:	e048      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c640:	2310      	movs	r3, #16
 800c642:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c646:	e044      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c648:	2320      	movs	r3, #32
 800c64a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c64e:	e040      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c650:	2340      	movs	r3, #64	; 0x40
 800c652:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c656:	e03c      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c658:	2380      	movs	r3, #128	; 0x80
 800c65a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c65e:	e038      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c660:	697b      	ldr	r3, [r7, #20]
 800c662:	681b      	ldr	r3, [r3, #0]
 800c664:	4a5b      	ldr	r2, [pc, #364]	; (800c7d4 <UART_SetConfig+0x6a8>)
 800c666:	4293      	cmp	r3, r2
 800c668:	d130      	bne.n	800c6cc <UART_SetConfig+0x5a0>
 800c66a:	4b57      	ldr	r3, [pc, #348]	; (800c7c8 <UART_SetConfig+0x69c>)
 800c66c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c66e:	f003 0307 	and.w	r3, r3, #7
 800c672:	2b05      	cmp	r3, #5
 800c674:	d826      	bhi.n	800c6c4 <UART_SetConfig+0x598>
 800c676:	a201      	add	r2, pc, #4	; (adr r2, 800c67c <UART_SetConfig+0x550>)
 800c678:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c67c:	0800c695 	.word	0x0800c695
 800c680:	0800c69d 	.word	0x0800c69d
 800c684:	0800c6a5 	.word	0x0800c6a5
 800c688:	0800c6ad 	.word	0x0800c6ad
 800c68c:	0800c6b5 	.word	0x0800c6b5
 800c690:	0800c6bd 	.word	0x0800c6bd
 800c694:	2302      	movs	r3, #2
 800c696:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c69a:	e01a      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c69c:	2304      	movs	r3, #4
 800c69e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c6a2:	e016      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c6a4:	2308      	movs	r3, #8
 800c6a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c6aa:	e012      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c6ac:	2310      	movs	r3, #16
 800c6ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c6b2:	e00e      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c6b4:	2320      	movs	r3, #32
 800c6b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c6ba:	e00a      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c6bc:	2340      	movs	r3, #64	; 0x40
 800c6be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c6c2:	e006      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c6c4:	2380      	movs	r3, #128	; 0x80
 800c6c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c6ca:	e002      	b.n	800c6d2 <UART_SetConfig+0x5a6>
 800c6cc:	2380      	movs	r3, #128	; 0x80
 800c6ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800c6d2:	697b      	ldr	r3, [r7, #20]
 800c6d4:	681b      	ldr	r3, [r3, #0]
 800c6d6:	4a3f      	ldr	r2, [pc, #252]	; (800c7d4 <UART_SetConfig+0x6a8>)
 800c6d8:	4293      	cmp	r3, r2
 800c6da:	f040 80f8 	bne.w	800c8ce <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800c6de:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800c6e2:	2b20      	cmp	r3, #32
 800c6e4:	dc46      	bgt.n	800c774 <UART_SetConfig+0x648>
 800c6e6:	2b02      	cmp	r3, #2
 800c6e8:	f2c0 8082 	blt.w	800c7f0 <UART_SetConfig+0x6c4>
 800c6ec:	3b02      	subs	r3, #2
 800c6ee:	2b1e      	cmp	r3, #30
 800c6f0:	d87e      	bhi.n	800c7f0 <UART_SetConfig+0x6c4>
 800c6f2:	a201      	add	r2, pc, #4	; (adr r2, 800c6f8 <UART_SetConfig+0x5cc>)
 800c6f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c6f8:	0800c77b 	.word	0x0800c77b
 800c6fc:	0800c7f1 	.word	0x0800c7f1
 800c700:	0800c783 	.word	0x0800c783
 800c704:	0800c7f1 	.word	0x0800c7f1
 800c708:	0800c7f1 	.word	0x0800c7f1
 800c70c:	0800c7f1 	.word	0x0800c7f1
 800c710:	0800c793 	.word	0x0800c793
 800c714:	0800c7f1 	.word	0x0800c7f1
 800c718:	0800c7f1 	.word	0x0800c7f1
 800c71c:	0800c7f1 	.word	0x0800c7f1
 800c720:	0800c7f1 	.word	0x0800c7f1
 800c724:	0800c7f1 	.word	0x0800c7f1
 800c728:	0800c7f1 	.word	0x0800c7f1
 800c72c:	0800c7f1 	.word	0x0800c7f1
 800c730:	0800c7a3 	.word	0x0800c7a3
 800c734:	0800c7f1 	.word	0x0800c7f1
 800c738:	0800c7f1 	.word	0x0800c7f1
 800c73c:	0800c7f1 	.word	0x0800c7f1
 800c740:	0800c7f1 	.word	0x0800c7f1
 800c744:	0800c7f1 	.word	0x0800c7f1
 800c748:	0800c7f1 	.word	0x0800c7f1
 800c74c:	0800c7f1 	.word	0x0800c7f1
 800c750:	0800c7f1 	.word	0x0800c7f1
 800c754:	0800c7f1 	.word	0x0800c7f1
 800c758:	0800c7f1 	.word	0x0800c7f1
 800c75c:	0800c7f1 	.word	0x0800c7f1
 800c760:	0800c7f1 	.word	0x0800c7f1
 800c764:	0800c7f1 	.word	0x0800c7f1
 800c768:	0800c7f1 	.word	0x0800c7f1
 800c76c:	0800c7f1 	.word	0x0800c7f1
 800c770:	0800c7e3 	.word	0x0800c7e3
 800c774:	2b40      	cmp	r3, #64	; 0x40
 800c776:	d037      	beq.n	800c7e8 <UART_SetConfig+0x6bc>
 800c778:	e03a      	b.n	800c7f0 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800c77a:	f7fc fc17 	bl	8008fac <HAL_RCCEx_GetD3PCLK1Freq>
 800c77e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800c780:	e03c      	b.n	800c7fc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c782:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c786:	4618      	mov	r0, r3
 800c788:	f7fc fc26 	bl	8008fd8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800c78c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c78e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c790:	e034      	b.n	800c7fc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c792:	f107 0318 	add.w	r3, r7, #24
 800c796:	4618      	mov	r0, r3
 800c798:	f7fc fd72 	bl	8009280 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800c79c:	69fb      	ldr	r3, [r7, #28]
 800c79e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c7a0:	e02c      	b.n	800c7fc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c7a2:	4b09      	ldr	r3, [pc, #36]	; (800c7c8 <UART_SetConfig+0x69c>)
 800c7a4:	681b      	ldr	r3, [r3, #0]
 800c7a6:	f003 0320 	and.w	r3, r3, #32
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	d016      	beq.n	800c7dc <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800c7ae:	4b06      	ldr	r3, [pc, #24]	; (800c7c8 <UART_SetConfig+0x69c>)
 800c7b0:	681b      	ldr	r3, [r3, #0]
 800c7b2:	08db      	lsrs	r3, r3, #3
 800c7b4:	f003 0303 	and.w	r3, r3, #3
 800c7b8:	4a07      	ldr	r2, [pc, #28]	; (800c7d8 <UART_SetConfig+0x6ac>)
 800c7ba:	fa22 f303 	lsr.w	r3, r2, r3
 800c7be:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800c7c0:	e01c      	b.n	800c7fc <UART_SetConfig+0x6d0>
 800c7c2:	bf00      	nop
 800c7c4:	40011400 	.word	0x40011400
 800c7c8:	58024400 	.word	0x58024400
 800c7cc:	40007800 	.word	0x40007800
 800c7d0:	40007c00 	.word	0x40007c00
 800c7d4:	58000c00 	.word	0x58000c00
 800c7d8:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800c7dc:	4b9d      	ldr	r3, [pc, #628]	; (800ca54 <UART_SetConfig+0x928>)
 800c7de:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c7e0:	e00c      	b.n	800c7fc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800c7e2:	4b9d      	ldr	r3, [pc, #628]	; (800ca58 <UART_SetConfig+0x92c>)
 800c7e4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c7e6:	e009      	b.n	800c7fc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c7e8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c7ec:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c7ee:	e005      	b.n	800c7fc <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800c7f0:	2300      	movs	r3, #0
 800c7f2:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800c7f4:	2301      	movs	r3, #1
 800c7f6:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800c7fa:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800c7fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	f000 81de 	beq.w	800cbc0 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800c804:	697b      	ldr	r3, [r7, #20]
 800c806:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c808:	4a94      	ldr	r2, [pc, #592]	; (800ca5c <UART_SetConfig+0x930>)
 800c80a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c80e:	461a      	mov	r2, r3
 800c810:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c812:	fbb3 f3f2 	udiv	r3, r3, r2
 800c816:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c818:	697b      	ldr	r3, [r7, #20]
 800c81a:	685a      	ldr	r2, [r3, #4]
 800c81c:	4613      	mov	r3, r2
 800c81e:	005b      	lsls	r3, r3, #1
 800c820:	4413      	add	r3, r2
 800c822:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c824:	429a      	cmp	r2, r3
 800c826:	d305      	bcc.n	800c834 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800c828:	697b      	ldr	r3, [r7, #20]
 800c82a:	685b      	ldr	r3, [r3, #4]
 800c82c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c82e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c830:	429a      	cmp	r2, r3
 800c832:	d903      	bls.n	800c83c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800c834:	2301      	movs	r3, #1
 800c836:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800c83a:	e1c1      	b.n	800cbc0 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c83c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c83e:	2200      	movs	r2, #0
 800c840:	60bb      	str	r3, [r7, #8]
 800c842:	60fa      	str	r2, [r7, #12]
 800c844:	697b      	ldr	r3, [r7, #20]
 800c846:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c848:	4a84      	ldr	r2, [pc, #528]	; (800ca5c <UART_SetConfig+0x930>)
 800c84a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c84e:	b29b      	uxth	r3, r3
 800c850:	2200      	movs	r2, #0
 800c852:	603b      	str	r3, [r7, #0]
 800c854:	607a      	str	r2, [r7, #4]
 800c856:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c85a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800c85e:	f7f3 ff53 	bl	8000708 <__aeabi_uldivmod>
 800c862:	4602      	mov	r2, r0
 800c864:	460b      	mov	r3, r1
 800c866:	4610      	mov	r0, r2
 800c868:	4619      	mov	r1, r3
 800c86a:	f04f 0200 	mov.w	r2, #0
 800c86e:	f04f 0300 	mov.w	r3, #0
 800c872:	020b      	lsls	r3, r1, #8
 800c874:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800c878:	0202      	lsls	r2, r0, #8
 800c87a:	6979      	ldr	r1, [r7, #20]
 800c87c:	6849      	ldr	r1, [r1, #4]
 800c87e:	0849      	lsrs	r1, r1, #1
 800c880:	2000      	movs	r0, #0
 800c882:	460c      	mov	r4, r1
 800c884:	4605      	mov	r5, r0
 800c886:	eb12 0804 	adds.w	r8, r2, r4
 800c88a:	eb43 0905 	adc.w	r9, r3, r5
 800c88e:	697b      	ldr	r3, [r7, #20]
 800c890:	685b      	ldr	r3, [r3, #4]
 800c892:	2200      	movs	r2, #0
 800c894:	469a      	mov	sl, r3
 800c896:	4693      	mov	fp, r2
 800c898:	4652      	mov	r2, sl
 800c89a:	465b      	mov	r3, fp
 800c89c:	4640      	mov	r0, r8
 800c89e:	4649      	mov	r1, r9
 800c8a0:	f7f3 ff32 	bl	8000708 <__aeabi_uldivmod>
 800c8a4:	4602      	mov	r2, r0
 800c8a6:	460b      	mov	r3, r1
 800c8a8:	4613      	mov	r3, r2
 800c8aa:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800c8ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c8ae:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c8b2:	d308      	bcc.n	800c8c6 <UART_SetConfig+0x79a>
 800c8b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c8b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c8ba:	d204      	bcs.n	800c8c6 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800c8bc:	697b      	ldr	r3, [r7, #20]
 800c8be:	681b      	ldr	r3, [r3, #0]
 800c8c0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c8c2:	60da      	str	r2, [r3, #12]
 800c8c4:	e17c      	b.n	800cbc0 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800c8c6:	2301      	movs	r3, #1
 800c8c8:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800c8cc:	e178      	b.n	800cbc0 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c8ce:	697b      	ldr	r3, [r7, #20]
 800c8d0:	69db      	ldr	r3, [r3, #28]
 800c8d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c8d6:	f040 80c5 	bne.w	800ca64 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800c8da:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800c8de:	2b20      	cmp	r3, #32
 800c8e0:	dc48      	bgt.n	800c974 <UART_SetConfig+0x848>
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	db7b      	blt.n	800c9de <UART_SetConfig+0x8b2>
 800c8e6:	2b20      	cmp	r3, #32
 800c8e8:	d879      	bhi.n	800c9de <UART_SetConfig+0x8b2>
 800c8ea:	a201      	add	r2, pc, #4	; (adr r2, 800c8f0 <UART_SetConfig+0x7c4>)
 800c8ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c8f0:	0800c97b 	.word	0x0800c97b
 800c8f4:	0800c983 	.word	0x0800c983
 800c8f8:	0800c9df 	.word	0x0800c9df
 800c8fc:	0800c9df 	.word	0x0800c9df
 800c900:	0800c98b 	.word	0x0800c98b
 800c904:	0800c9df 	.word	0x0800c9df
 800c908:	0800c9df 	.word	0x0800c9df
 800c90c:	0800c9df 	.word	0x0800c9df
 800c910:	0800c99b 	.word	0x0800c99b
 800c914:	0800c9df 	.word	0x0800c9df
 800c918:	0800c9df 	.word	0x0800c9df
 800c91c:	0800c9df 	.word	0x0800c9df
 800c920:	0800c9df 	.word	0x0800c9df
 800c924:	0800c9df 	.word	0x0800c9df
 800c928:	0800c9df 	.word	0x0800c9df
 800c92c:	0800c9df 	.word	0x0800c9df
 800c930:	0800c9ab 	.word	0x0800c9ab
 800c934:	0800c9df 	.word	0x0800c9df
 800c938:	0800c9df 	.word	0x0800c9df
 800c93c:	0800c9df 	.word	0x0800c9df
 800c940:	0800c9df 	.word	0x0800c9df
 800c944:	0800c9df 	.word	0x0800c9df
 800c948:	0800c9df 	.word	0x0800c9df
 800c94c:	0800c9df 	.word	0x0800c9df
 800c950:	0800c9df 	.word	0x0800c9df
 800c954:	0800c9df 	.word	0x0800c9df
 800c958:	0800c9df 	.word	0x0800c9df
 800c95c:	0800c9df 	.word	0x0800c9df
 800c960:	0800c9df 	.word	0x0800c9df
 800c964:	0800c9df 	.word	0x0800c9df
 800c968:	0800c9df 	.word	0x0800c9df
 800c96c:	0800c9df 	.word	0x0800c9df
 800c970:	0800c9d1 	.word	0x0800c9d1
 800c974:	2b40      	cmp	r3, #64	; 0x40
 800c976:	d02e      	beq.n	800c9d6 <UART_SetConfig+0x8aa>
 800c978:	e031      	b.n	800c9de <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c97a:	f7fb fba5 	bl	80080c8 <HAL_RCC_GetPCLK1Freq>
 800c97e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800c980:	e033      	b.n	800c9ea <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c982:	f7fb fbb7 	bl	80080f4 <HAL_RCC_GetPCLK2Freq>
 800c986:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800c988:	e02f      	b.n	800c9ea <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c98a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c98e:	4618      	mov	r0, r3
 800c990:	f7fc fb22 	bl	8008fd8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800c994:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c996:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c998:	e027      	b.n	800c9ea <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c99a:	f107 0318 	add.w	r3, r7, #24
 800c99e:	4618      	mov	r0, r3
 800c9a0:	f7fc fc6e 	bl	8009280 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800c9a4:	69fb      	ldr	r3, [r7, #28]
 800c9a6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c9a8:	e01f      	b.n	800c9ea <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c9aa:	4b2d      	ldr	r3, [pc, #180]	; (800ca60 <UART_SetConfig+0x934>)
 800c9ac:	681b      	ldr	r3, [r3, #0]
 800c9ae:	f003 0320 	and.w	r3, r3, #32
 800c9b2:	2b00      	cmp	r3, #0
 800c9b4:	d009      	beq.n	800c9ca <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800c9b6:	4b2a      	ldr	r3, [pc, #168]	; (800ca60 <UART_SetConfig+0x934>)
 800c9b8:	681b      	ldr	r3, [r3, #0]
 800c9ba:	08db      	lsrs	r3, r3, #3
 800c9bc:	f003 0303 	and.w	r3, r3, #3
 800c9c0:	4a24      	ldr	r2, [pc, #144]	; (800ca54 <UART_SetConfig+0x928>)
 800c9c2:	fa22 f303 	lsr.w	r3, r2, r3
 800c9c6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800c9c8:	e00f      	b.n	800c9ea <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800c9ca:	4b22      	ldr	r3, [pc, #136]	; (800ca54 <UART_SetConfig+0x928>)
 800c9cc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c9ce:	e00c      	b.n	800c9ea <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800c9d0:	4b21      	ldr	r3, [pc, #132]	; (800ca58 <UART_SetConfig+0x92c>)
 800c9d2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c9d4:	e009      	b.n	800c9ea <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c9d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c9da:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c9dc:	e005      	b.n	800c9ea <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800c9de:	2300      	movs	r3, #0
 800c9e0:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800c9e2:	2301      	movs	r3, #1
 800c9e4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800c9e8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c9ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	f000 80e7 	beq.w	800cbc0 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c9f2:	697b      	ldr	r3, [r7, #20]
 800c9f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c9f6:	4a19      	ldr	r2, [pc, #100]	; (800ca5c <UART_SetConfig+0x930>)
 800c9f8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c9fc:	461a      	mov	r2, r3
 800c9fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ca00:	fbb3 f3f2 	udiv	r3, r3, r2
 800ca04:	005a      	lsls	r2, r3, #1
 800ca06:	697b      	ldr	r3, [r7, #20]
 800ca08:	685b      	ldr	r3, [r3, #4]
 800ca0a:	085b      	lsrs	r3, r3, #1
 800ca0c:	441a      	add	r2, r3
 800ca0e:	697b      	ldr	r3, [r7, #20]
 800ca10:	685b      	ldr	r3, [r3, #4]
 800ca12:	fbb2 f3f3 	udiv	r3, r2, r3
 800ca16:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ca18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca1a:	2b0f      	cmp	r3, #15
 800ca1c:	d916      	bls.n	800ca4c <UART_SetConfig+0x920>
 800ca1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ca24:	d212      	bcs.n	800ca4c <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ca26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca28:	b29b      	uxth	r3, r3
 800ca2a:	f023 030f 	bic.w	r3, r3, #15
 800ca2e:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ca30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca32:	085b      	lsrs	r3, r3, #1
 800ca34:	b29b      	uxth	r3, r3
 800ca36:	f003 0307 	and.w	r3, r3, #7
 800ca3a:	b29a      	uxth	r2, r3
 800ca3c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800ca3e:	4313      	orrs	r3, r2
 800ca40:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 800ca42:	697b      	ldr	r3, [r7, #20]
 800ca44:	681b      	ldr	r3, [r3, #0]
 800ca46:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800ca48:	60da      	str	r2, [r3, #12]
 800ca4a:	e0b9      	b.n	800cbc0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800ca4c:	2301      	movs	r3, #1
 800ca4e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800ca52:	e0b5      	b.n	800cbc0 <UART_SetConfig+0xa94>
 800ca54:	03d09000 	.word	0x03d09000
 800ca58:	003d0900 	.word	0x003d0900
 800ca5c:	08011460 	.word	0x08011460
 800ca60:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800ca64:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800ca68:	2b20      	cmp	r3, #32
 800ca6a:	dc49      	bgt.n	800cb00 <UART_SetConfig+0x9d4>
 800ca6c:	2b00      	cmp	r3, #0
 800ca6e:	db7c      	blt.n	800cb6a <UART_SetConfig+0xa3e>
 800ca70:	2b20      	cmp	r3, #32
 800ca72:	d87a      	bhi.n	800cb6a <UART_SetConfig+0xa3e>
 800ca74:	a201      	add	r2, pc, #4	; (adr r2, 800ca7c <UART_SetConfig+0x950>)
 800ca76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca7a:	bf00      	nop
 800ca7c:	0800cb07 	.word	0x0800cb07
 800ca80:	0800cb0f 	.word	0x0800cb0f
 800ca84:	0800cb6b 	.word	0x0800cb6b
 800ca88:	0800cb6b 	.word	0x0800cb6b
 800ca8c:	0800cb17 	.word	0x0800cb17
 800ca90:	0800cb6b 	.word	0x0800cb6b
 800ca94:	0800cb6b 	.word	0x0800cb6b
 800ca98:	0800cb6b 	.word	0x0800cb6b
 800ca9c:	0800cb27 	.word	0x0800cb27
 800caa0:	0800cb6b 	.word	0x0800cb6b
 800caa4:	0800cb6b 	.word	0x0800cb6b
 800caa8:	0800cb6b 	.word	0x0800cb6b
 800caac:	0800cb6b 	.word	0x0800cb6b
 800cab0:	0800cb6b 	.word	0x0800cb6b
 800cab4:	0800cb6b 	.word	0x0800cb6b
 800cab8:	0800cb6b 	.word	0x0800cb6b
 800cabc:	0800cb37 	.word	0x0800cb37
 800cac0:	0800cb6b 	.word	0x0800cb6b
 800cac4:	0800cb6b 	.word	0x0800cb6b
 800cac8:	0800cb6b 	.word	0x0800cb6b
 800cacc:	0800cb6b 	.word	0x0800cb6b
 800cad0:	0800cb6b 	.word	0x0800cb6b
 800cad4:	0800cb6b 	.word	0x0800cb6b
 800cad8:	0800cb6b 	.word	0x0800cb6b
 800cadc:	0800cb6b 	.word	0x0800cb6b
 800cae0:	0800cb6b 	.word	0x0800cb6b
 800cae4:	0800cb6b 	.word	0x0800cb6b
 800cae8:	0800cb6b 	.word	0x0800cb6b
 800caec:	0800cb6b 	.word	0x0800cb6b
 800caf0:	0800cb6b 	.word	0x0800cb6b
 800caf4:	0800cb6b 	.word	0x0800cb6b
 800caf8:	0800cb6b 	.word	0x0800cb6b
 800cafc:	0800cb5d 	.word	0x0800cb5d
 800cb00:	2b40      	cmp	r3, #64	; 0x40
 800cb02:	d02e      	beq.n	800cb62 <UART_SetConfig+0xa36>
 800cb04:	e031      	b.n	800cb6a <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800cb06:	f7fb fadf 	bl	80080c8 <HAL_RCC_GetPCLK1Freq>
 800cb0a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800cb0c:	e033      	b.n	800cb76 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800cb0e:	f7fb faf1 	bl	80080f4 <HAL_RCC_GetPCLK2Freq>
 800cb12:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800cb14:	e02f      	b.n	800cb76 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cb16:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800cb1a:	4618      	mov	r0, r3
 800cb1c:	f7fc fa5c 	bl	8008fd8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800cb20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cb22:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cb24:	e027      	b.n	800cb76 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cb26:	f107 0318 	add.w	r3, r7, #24
 800cb2a:	4618      	mov	r0, r3
 800cb2c:	f7fc fba8 	bl	8009280 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800cb30:	69fb      	ldr	r3, [r7, #28]
 800cb32:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cb34:	e01f      	b.n	800cb76 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800cb36:	4b2d      	ldr	r3, [pc, #180]	; (800cbec <UART_SetConfig+0xac0>)
 800cb38:	681b      	ldr	r3, [r3, #0]
 800cb3a:	f003 0320 	and.w	r3, r3, #32
 800cb3e:	2b00      	cmp	r3, #0
 800cb40:	d009      	beq.n	800cb56 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800cb42:	4b2a      	ldr	r3, [pc, #168]	; (800cbec <UART_SetConfig+0xac0>)
 800cb44:	681b      	ldr	r3, [r3, #0]
 800cb46:	08db      	lsrs	r3, r3, #3
 800cb48:	f003 0303 	and.w	r3, r3, #3
 800cb4c:	4a28      	ldr	r2, [pc, #160]	; (800cbf0 <UART_SetConfig+0xac4>)
 800cb4e:	fa22 f303 	lsr.w	r3, r2, r3
 800cb52:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800cb54:	e00f      	b.n	800cb76 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800cb56:	4b26      	ldr	r3, [pc, #152]	; (800cbf0 <UART_SetConfig+0xac4>)
 800cb58:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cb5a:	e00c      	b.n	800cb76 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800cb5c:	4b25      	ldr	r3, [pc, #148]	; (800cbf4 <UART_SetConfig+0xac8>)
 800cb5e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cb60:	e009      	b.n	800cb76 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800cb62:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800cb66:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cb68:	e005      	b.n	800cb76 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800cb6a:	2300      	movs	r3, #0
 800cb6c:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800cb6e:	2301      	movs	r3, #1
 800cb70:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800cb74:	bf00      	nop
    }

    if (pclk != 0U)
 800cb76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	d021      	beq.n	800cbc0 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800cb7c:	697b      	ldr	r3, [r7, #20]
 800cb7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb80:	4a1d      	ldr	r2, [pc, #116]	; (800cbf8 <UART_SetConfig+0xacc>)
 800cb82:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cb86:	461a      	mov	r2, r3
 800cb88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cb8a:	fbb3 f2f2 	udiv	r2, r3, r2
 800cb8e:	697b      	ldr	r3, [r7, #20]
 800cb90:	685b      	ldr	r3, [r3, #4]
 800cb92:	085b      	lsrs	r3, r3, #1
 800cb94:	441a      	add	r2, r3
 800cb96:	697b      	ldr	r3, [r7, #20]
 800cb98:	685b      	ldr	r3, [r3, #4]
 800cb9a:	fbb2 f3f3 	udiv	r3, r2, r3
 800cb9e:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800cba0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cba2:	2b0f      	cmp	r3, #15
 800cba4:	d909      	bls.n	800cbba <UART_SetConfig+0xa8e>
 800cba6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cba8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cbac:	d205      	bcs.n	800cbba <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800cbae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cbb0:	b29a      	uxth	r2, r3
 800cbb2:	697b      	ldr	r3, [r7, #20]
 800cbb4:	681b      	ldr	r3, [r3, #0]
 800cbb6:	60da      	str	r2, [r3, #12]
 800cbb8:	e002      	b.n	800cbc0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800cbba:	2301      	movs	r3, #1
 800cbbc:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800cbc0:	697b      	ldr	r3, [r7, #20]
 800cbc2:	2201      	movs	r2, #1
 800cbc4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800cbc8:	697b      	ldr	r3, [r7, #20]
 800cbca:	2201      	movs	r2, #1
 800cbcc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800cbd0:	697b      	ldr	r3, [r7, #20]
 800cbd2:	2200      	movs	r2, #0
 800cbd4:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800cbd6:	697b      	ldr	r3, [r7, #20]
 800cbd8:	2200      	movs	r2, #0
 800cbda:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800cbdc:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 800cbe0:	4618      	mov	r0, r3
 800cbe2:	3748      	adds	r7, #72	; 0x48
 800cbe4:	46bd      	mov	sp, r7
 800cbe6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800cbea:	bf00      	nop
 800cbec:	58024400 	.word	0x58024400
 800cbf0:	03d09000 	.word	0x03d09000
 800cbf4:	003d0900 	.word	0x003d0900
 800cbf8:	08011460 	.word	0x08011460

0800cbfc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800cbfc:	b480      	push	{r7}
 800cbfe:	b083      	sub	sp, #12
 800cc00:	af00      	add	r7, sp, #0
 800cc02:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cc08:	f003 0301 	and.w	r3, r3, #1
 800cc0c:	2b00      	cmp	r3, #0
 800cc0e:	d00a      	beq.n	800cc26 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	681b      	ldr	r3, [r3, #0]
 800cc14:	685b      	ldr	r3, [r3, #4]
 800cc16:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	681b      	ldr	r3, [r3, #0]
 800cc22:	430a      	orrs	r2, r1
 800cc24:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cc2a:	f003 0302 	and.w	r3, r3, #2
 800cc2e:	2b00      	cmp	r3, #0
 800cc30:	d00a      	beq.n	800cc48 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	681b      	ldr	r3, [r3, #0]
 800cc36:	685b      	ldr	r3, [r3, #4]
 800cc38:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	681b      	ldr	r3, [r3, #0]
 800cc44:	430a      	orrs	r2, r1
 800cc46:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cc4c:	f003 0304 	and.w	r3, r3, #4
 800cc50:	2b00      	cmp	r3, #0
 800cc52:	d00a      	beq.n	800cc6a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	681b      	ldr	r3, [r3, #0]
 800cc58:	685b      	ldr	r3, [r3, #4]
 800cc5a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	681b      	ldr	r3, [r3, #0]
 800cc66:	430a      	orrs	r2, r1
 800cc68:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cc6e:	f003 0308 	and.w	r3, r3, #8
 800cc72:	2b00      	cmp	r3, #0
 800cc74:	d00a      	beq.n	800cc8c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800cc76:	687b      	ldr	r3, [r7, #4]
 800cc78:	681b      	ldr	r3, [r3, #0]
 800cc7a:	685b      	ldr	r3, [r3, #4]
 800cc7c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	681b      	ldr	r3, [r3, #0]
 800cc88:	430a      	orrs	r2, r1
 800cc8a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cc90:	f003 0310 	and.w	r3, r3, #16
 800cc94:	2b00      	cmp	r3, #0
 800cc96:	d00a      	beq.n	800ccae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	681b      	ldr	r3, [r3, #0]
 800cc9c:	689b      	ldr	r3, [r3, #8]
 800cc9e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	681b      	ldr	r3, [r3, #0]
 800ccaa:	430a      	orrs	r2, r1
 800ccac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ccb2:	f003 0320 	and.w	r3, r3, #32
 800ccb6:	2b00      	cmp	r3, #0
 800ccb8:	d00a      	beq.n	800ccd0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	681b      	ldr	r3, [r3, #0]
 800ccbe:	689b      	ldr	r3, [r3, #8]
 800ccc0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	681b      	ldr	r3, [r3, #0]
 800cccc:	430a      	orrs	r2, r1
 800ccce:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ccd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	d01a      	beq.n	800cd12 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	681b      	ldr	r3, [r3, #0]
 800cce0:	685b      	ldr	r3, [r3, #4]
 800cce2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800cce6:	687b      	ldr	r3, [r7, #4]
 800cce8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	681b      	ldr	r3, [r3, #0]
 800ccee:	430a      	orrs	r2, r1
 800ccf0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ccf6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ccfa:	d10a      	bne.n	800cd12 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	681b      	ldr	r3, [r3, #0]
 800cd00:	685b      	ldr	r3, [r3, #4]
 800cd02:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800cd0a:	687b      	ldr	r3, [r7, #4]
 800cd0c:	681b      	ldr	r3, [r3, #0]
 800cd0e:	430a      	orrs	r2, r1
 800cd10:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cd16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cd1a:	2b00      	cmp	r3, #0
 800cd1c:	d00a      	beq.n	800cd34 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	681b      	ldr	r3, [r3, #0]
 800cd22:	685b      	ldr	r3, [r3, #4]
 800cd24:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800cd2c:	687b      	ldr	r3, [r7, #4]
 800cd2e:	681b      	ldr	r3, [r3, #0]
 800cd30:	430a      	orrs	r2, r1
 800cd32:	605a      	str	r2, [r3, #4]
  }
}
 800cd34:	bf00      	nop
 800cd36:	370c      	adds	r7, #12
 800cd38:	46bd      	mov	sp, r7
 800cd3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd3e:	4770      	bx	lr

0800cd40 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800cd40:	b580      	push	{r7, lr}
 800cd42:	b086      	sub	sp, #24
 800cd44:	af02      	add	r7, sp, #8
 800cd46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	2200      	movs	r2, #0
 800cd4c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800cd50:	f7f9 f914 	bl	8005f7c <HAL_GetTick>
 800cd54:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	681b      	ldr	r3, [r3, #0]
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	f003 0308 	and.w	r3, r3, #8
 800cd60:	2b08      	cmp	r3, #8
 800cd62:	d10e      	bne.n	800cd82 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800cd64:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800cd68:	9300      	str	r3, [sp, #0]
 800cd6a:	68fb      	ldr	r3, [r7, #12]
 800cd6c:	2200      	movs	r2, #0
 800cd6e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800cd72:	6878      	ldr	r0, [r7, #4]
 800cd74:	f000 f82f 	bl	800cdd6 <UART_WaitOnFlagUntilTimeout>
 800cd78:	4603      	mov	r3, r0
 800cd7a:	2b00      	cmp	r3, #0
 800cd7c:	d001      	beq.n	800cd82 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800cd7e:	2303      	movs	r3, #3
 800cd80:	e025      	b.n	800cdce <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	681b      	ldr	r3, [r3, #0]
 800cd86:	681b      	ldr	r3, [r3, #0]
 800cd88:	f003 0304 	and.w	r3, r3, #4
 800cd8c:	2b04      	cmp	r3, #4
 800cd8e:	d10e      	bne.n	800cdae <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800cd90:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800cd94:	9300      	str	r3, [sp, #0]
 800cd96:	68fb      	ldr	r3, [r7, #12]
 800cd98:	2200      	movs	r2, #0
 800cd9a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800cd9e:	6878      	ldr	r0, [r7, #4]
 800cda0:	f000 f819 	bl	800cdd6 <UART_WaitOnFlagUntilTimeout>
 800cda4:	4603      	mov	r3, r0
 800cda6:	2b00      	cmp	r3, #0
 800cda8:	d001      	beq.n	800cdae <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800cdaa:	2303      	movs	r3, #3
 800cdac:	e00f      	b.n	800cdce <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	2220      	movs	r2, #32
 800cdb2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	2220      	movs	r2, #32
 800cdba:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	2200      	movs	r2, #0
 800cdc2:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	2200      	movs	r2, #0
 800cdc8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800cdcc:	2300      	movs	r3, #0
}
 800cdce:	4618      	mov	r0, r3
 800cdd0:	3710      	adds	r7, #16
 800cdd2:	46bd      	mov	sp, r7
 800cdd4:	bd80      	pop	{r7, pc}

0800cdd6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800cdd6:	b580      	push	{r7, lr}
 800cdd8:	b09c      	sub	sp, #112	; 0x70
 800cdda:	af00      	add	r7, sp, #0
 800cddc:	60f8      	str	r0, [r7, #12]
 800cdde:	60b9      	str	r1, [r7, #8]
 800cde0:	603b      	str	r3, [r7, #0]
 800cde2:	4613      	mov	r3, r2
 800cde4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cde6:	e0a9      	b.n	800cf3c <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800cde8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800cdea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cdee:	f000 80a5 	beq.w	800cf3c <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cdf2:	f7f9 f8c3 	bl	8005f7c <HAL_GetTick>
 800cdf6:	4602      	mov	r2, r0
 800cdf8:	683b      	ldr	r3, [r7, #0]
 800cdfa:	1ad3      	subs	r3, r2, r3
 800cdfc:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800cdfe:	429a      	cmp	r2, r3
 800ce00:	d302      	bcc.n	800ce08 <UART_WaitOnFlagUntilTimeout+0x32>
 800ce02:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d140      	bne.n	800ce8a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800ce08:	68fb      	ldr	r3, [r7, #12]
 800ce0a:	681b      	ldr	r3, [r3, #0]
 800ce0c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce0e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ce10:	e853 3f00 	ldrex	r3, [r3]
 800ce14:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800ce16:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ce18:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800ce1c:	667b      	str	r3, [r7, #100]	; 0x64
 800ce1e:	68fb      	ldr	r3, [r7, #12]
 800ce20:	681b      	ldr	r3, [r3, #0]
 800ce22:	461a      	mov	r2, r3
 800ce24:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ce26:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ce28:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce2a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800ce2c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800ce2e:	e841 2300 	strex	r3, r2, [r1]
 800ce32:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800ce34:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ce36:	2b00      	cmp	r3, #0
 800ce38:	d1e6      	bne.n	800ce08 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ce3a:	68fb      	ldr	r3, [r7, #12]
 800ce3c:	681b      	ldr	r3, [r3, #0]
 800ce3e:	3308      	adds	r3, #8
 800ce40:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ce44:	e853 3f00 	ldrex	r3, [r3]
 800ce48:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800ce4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce4c:	f023 0301 	bic.w	r3, r3, #1
 800ce50:	663b      	str	r3, [r7, #96]	; 0x60
 800ce52:	68fb      	ldr	r3, [r7, #12]
 800ce54:	681b      	ldr	r3, [r3, #0]
 800ce56:	3308      	adds	r3, #8
 800ce58:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800ce5a:	64ba      	str	r2, [r7, #72]	; 0x48
 800ce5c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce5e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ce60:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ce62:	e841 2300 	strex	r3, r2, [r1]
 800ce66:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800ce68:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	d1e5      	bne.n	800ce3a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800ce6e:	68fb      	ldr	r3, [r7, #12]
 800ce70:	2220      	movs	r2, #32
 800ce72:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800ce76:	68fb      	ldr	r3, [r7, #12]
 800ce78:	2220      	movs	r2, #32
 800ce7a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800ce7e:	68fb      	ldr	r3, [r7, #12]
 800ce80:	2200      	movs	r2, #0
 800ce82:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800ce86:	2303      	movs	r3, #3
 800ce88:	e069      	b.n	800cf5e <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800ce8a:	68fb      	ldr	r3, [r7, #12]
 800ce8c:	681b      	ldr	r3, [r3, #0]
 800ce8e:	681b      	ldr	r3, [r3, #0]
 800ce90:	f003 0304 	and.w	r3, r3, #4
 800ce94:	2b00      	cmp	r3, #0
 800ce96:	d051      	beq.n	800cf3c <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ce98:	68fb      	ldr	r3, [r7, #12]
 800ce9a:	681b      	ldr	r3, [r3, #0]
 800ce9c:	69db      	ldr	r3, [r3, #28]
 800ce9e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800cea2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800cea6:	d149      	bne.n	800cf3c <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800cea8:	68fb      	ldr	r3, [r7, #12]
 800ceaa:	681b      	ldr	r3, [r3, #0]
 800ceac:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ceb0:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800ceb2:	68fb      	ldr	r3, [r7, #12]
 800ceb4:	681b      	ldr	r3, [r3, #0]
 800ceb6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ceb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ceba:	e853 3f00 	ldrex	r3, [r3]
 800cebe:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800cec0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cec2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800cec6:	66fb      	str	r3, [r7, #108]	; 0x6c
 800cec8:	68fb      	ldr	r3, [r7, #12]
 800ceca:	681b      	ldr	r3, [r3, #0]
 800cecc:	461a      	mov	r2, r3
 800cece:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ced0:	637b      	str	r3, [r7, #52]	; 0x34
 800ced2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ced4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ced6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ced8:	e841 2300 	strex	r3, r2, [r1]
 800cedc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800cede:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cee0:	2b00      	cmp	r3, #0
 800cee2:	d1e6      	bne.n	800ceb2 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cee4:	68fb      	ldr	r3, [r7, #12]
 800cee6:	681b      	ldr	r3, [r3, #0]
 800cee8:	3308      	adds	r3, #8
 800ceea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ceec:	697b      	ldr	r3, [r7, #20]
 800ceee:	e853 3f00 	ldrex	r3, [r3]
 800cef2:	613b      	str	r3, [r7, #16]
   return(result);
 800cef4:	693b      	ldr	r3, [r7, #16]
 800cef6:	f023 0301 	bic.w	r3, r3, #1
 800cefa:	66bb      	str	r3, [r7, #104]	; 0x68
 800cefc:	68fb      	ldr	r3, [r7, #12]
 800cefe:	681b      	ldr	r3, [r3, #0]
 800cf00:	3308      	adds	r3, #8
 800cf02:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800cf04:	623a      	str	r2, [r7, #32]
 800cf06:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf08:	69f9      	ldr	r1, [r7, #28]
 800cf0a:	6a3a      	ldr	r2, [r7, #32]
 800cf0c:	e841 2300 	strex	r3, r2, [r1]
 800cf10:	61bb      	str	r3, [r7, #24]
   return(result);
 800cf12:	69bb      	ldr	r3, [r7, #24]
 800cf14:	2b00      	cmp	r3, #0
 800cf16:	d1e5      	bne.n	800cee4 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800cf18:	68fb      	ldr	r3, [r7, #12]
 800cf1a:	2220      	movs	r2, #32
 800cf1c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800cf20:	68fb      	ldr	r3, [r7, #12]
 800cf22:	2220      	movs	r2, #32
 800cf24:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800cf28:	68fb      	ldr	r3, [r7, #12]
 800cf2a:	2220      	movs	r2, #32
 800cf2c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800cf30:	68fb      	ldr	r3, [r7, #12]
 800cf32:	2200      	movs	r2, #0
 800cf34:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800cf38:	2303      	movs	r3, #3
 800cf3a:	e010      	b.n	800cf5e <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cf3c:	68fb      	ldr	r3, [r7, #12]
 800cf3e:	681b      	ldr	r3, [r3, #0]
 800cf40:	69da      	ldr	r2, [r3, #28]
 800cf42:	68bb      	ldr	r3, [r7, #8]
 800cf44:	4013      	ands	r3, r2
 800cf46:	68ba      	ldr	r2, [r7, #8]
 800cf48:	429a      	cmp	r2, r3
 800cf4a:	bf0c      	ite	eq
 800cf4c:	2301      	moveq	r3, #1
 800cf4e:	2300      	movne	r3, #0
 800cf50:	b2db      	uxtb	r3, r3
 800cf52:	461a      	mov	r2, r3
 800cf54:	79fb      	ldrb	r3, [r7, #7]
 800cf56:	429a      	cmp	r2, r3
 800cf58:	f43f af46 	beq.w	800cde8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800cf5c:	2300      	movs	r3, #0
}
 800cf5e:	4618      	mov	r0, r3
 800cf60:	3770      	adds	r7, #112	; 0x70
 800cf62:	46bd      	mov	sp, r7
 800cf64:	bd80      	pop	{r7, pc}
	...

0800cf68 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800cf68:	b480      	push	{r7}
 800cf6a:	b0a3      	sub	sp, #140	; 0x8c
 800cf6c:	af00      	add	r7, sp, #0
 800cf6e:	60f8      	str	r0, [r7, #12]
 800cf70:	60b9      	str	r1, [r7, #8]
 800cf72:	4613      	mov	r3, r2
 800cf74:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800cf76:	68fb      	ldr	r3, [r7, #12]
 800cf78:	68ba      	ldr	r2, [r7, #8]
 800cf7a:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 800cf7c:	68fb      	ldr	r3, [r7, #12]
 800cf7e:	88fa      	ldrh	r2, [r7, #6]
 800cf80:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 800cf84:	68fb      	ldr	r3, [r7, #12]
 800cf86:	88fa      	ldrh	r2, [r7, #6]
 800cf88:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 800cf8c:	68fb      	ldr	r3, [r7, #12]
 800cf8e:	2200      	movs	r2, #0
 800cf90:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800cf92:	68fb      	ldr	r3, [r7, #12]
 800cf94:	689b      	ldr	r3, [r3, #8]
 800cf96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cf9a:	d10e      	bne.n	800cfba <UART_Start_Receive_IT+0x52>
 800cf9c:	68fb      	ldr	r3, [r7, #12]
 800cf9e:	691b      	ldr	r3, [r3, #16]
 800cfa0:	2b00      	cmp	r3, #0
 800cfa2:	d105      	bne.n	800cfb0 <UART_Start_Receive_IT+0x48>
 800cfa4:	68fb      	ldr	r3, [r7, #12]
 800cfa6:	f240 12ff 	movw	r2, #511	; 0x1ff
 800cfaa:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800cfae:	e02d      	b.n	800d00c <UART_Start_Receive_IT+0xa4>
 800cfb0:	68fb      	ldr	r3, [r7, #12]
 800cfb2:	22ff      	movs	r2, #255	; 0xff
 800cfb4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800cfb8:	e028      	b.n	800d00c <UART_Start_Receive_IT+0xa4>
 800cfba:	68fb      	ldr	r3, [r7, #12]
 800cfbc:	689b      	ldr	r3, [r3, #8]
 800cfbe:	2b00      	cmp	r3, #0
 800cfc0:	d10d      	bne.n	800cfde <UART_Start_Receive_IT+0x76>
 800cfc2:	68fb      	ldr	r3, [r7, #12]
 800cfc4:	691b      	ldr	r3, [r3, #16]
 800cfc6:	2b00      	cmp	r3, #0
 800cfc8:	d104      	bne.n	800cfd4 <UART_Start_Receive_IT+0x6c>
 800cfca:	68fb      	ldr	r3, [r7, #12]
 800cfcc:	22ff      	movs	r2, #255	; 0xff
 800cfce:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800cfd2:	e01b      	b.n	800d00c <UART_Start_Receive_IT+0xa4>
 800cfd4:	68fb      	ldr	r3, [r7, #12]
 800cfd6:	227f      	movs	r2, #127	; 0x7f
 800cfd8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800cfdc:	e016      	b.n	800d00c <UART_Start_Receive_IT+0xa4>
 800cfde:	68fb      	ldr	r3, [r7, #12]
 800cfe0:	689b      	ldr	r3, [r3, #8]
 800cfe2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800cfe6:	d10d      	bne.n	800d004 <UART_Start_Receive_IT+0x9c>
 800cfe8:	68fb      	ldr	r3, [r7, #12]
 800cfea:	691b      	ldr	r3, [r3, #16]
 800cfec:	2b00      	cmp	r3, #0
 800cfee:	d104      	bne.n	800cffa <UART_Start_Receive_IT+0x92>
 800cff0:	68fb      	ldr	r3, [r7, #12]
 800cff2:	227f      	movs	r2, #127	; 0x7f
 800cff4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800cff8:	e008      	b.n	800d00c <UART_Start_Receive_IT+0xa4>
 800cffa:	68fb      	ldr	r3, [r7, #12]
 800cffc:	223f      	movs	r2, #63	; 0x3f
 800cffe:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800d002:	e003      	b.n	800d00c <UART_Start_Receive_IT+0xa4>
 800d004:	68fb      	ldr	r3, [r7, #12]
 800d006:	2200      	movs	r2, #0
 800d008:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d00c:	68fb      	ldr	r3, [r7, #12]
 800d00e:	2200      	movs	r2, #0
 800d010:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d014:	68fb      	ldr	r3, [r7, #12]
 800d016:	2222      	movs	r2, #34	; 0x22
 800d018:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d01c:	68fb      	ldr	r3, [r7, #12]
 800d01e:	681b      	ldr	r3, [r3, #0]
 800d020:	3308      	adds	r3, #8
 800d022:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d024:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d026:	e853 3f00 	ldrex	r3, [r3]
 800d02a:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 800d02c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800d02e:	f043 0301 	orr.w	r3, r3, #1
 800d032:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800d036:	68fb      	ldr	r3, [r7, #12]
 800d038:	681b      	ldr	r3, [r3, #0]
 800d03a:	3308      	adds	r3, #8
 800d03c:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800d040:	673a      	str	r2, [r7, #112]	; 0x70
 800d042:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d044:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800d046:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800d048:	e841 2300 	strex	r3, r2, [r1]
 800d04c:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 800d04e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800d050:	2b00      	cmp	r3, #0
 800d052:	d1e3      	bne.n	800d01c <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800d054:	68fb      	ldr	r3, [r7, #12]
 800d056:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d058:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d05c:	d153      	bne.n	800d106 <UART_Start_Receive_IT+0x19e>
 800d05e:	68fb      	ldr	r3, [r7, #12]
 800d060:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800d064:	88fa      	ldrh	r2, [r7, #6]
 800d066:	429a      	cmp	r2, r3
 800d068:	d34d      	bcc.n	800d106 <UART_Start_Receive_IT+0x19e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d06a:	68fb      	ldr	r3, [r7, #12]
 800d06c:	689b      	ldr	r3, [r3, #8]
 800d06e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d072:	d107      	bne.n	800d084 <UART_Start_Receive_IT+0x11c>
 800d074:	68fb      	ldr	r3, [r7, #12]
 800d076:	691b      	ldr	r3, [r3, #16]
 800d078:	2b00      	cmp	r3, #0
 800d07a:	d103      	bne.n	800d084 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800d07c:	68fb      	ldr	r3, [r7, #12]
 800d07e:	4a4b      	ldr	r2, [pc, #300]	; (800d1ac <UART_Start_Receive_IT+0x244>)
 800d080:	671a      	str	r2, [r3, #112]	; 0x70
 800d082:	e002      	b.n	800d08a <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800d084:	68fb      	ldr	r3, [r7, #12]
 800d086:	4a4a      	ldr	r2, [pc, #296]	; (800d1b0 <UART_Start_Receive_IT+0x248>)
 800d088:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800d08a:	68fb      	ldr	r3, [r7, #12]
 800d08c:	2200      	movs	r2, #0
 800d08e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800d092:	68fb      	ldr	r3, [r7, #12]
 800d094:	691b      	ldr	r3, [r3, #16]
 800d096:	2b00      	cmp	r3, #0
 800d098:	d01a      	beq.n	800d0d0 <UART_Start_Receive_IT+0x168>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d09a:	68fb      	ldr	r3, [r7, #12]
 800d09c:	681b      	ldr	r3, [r3, #0]
 800d09e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d0a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d0a2:	e853 3f00 	ldrex	r3, [r3]
 800d0a6:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800d0a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d0aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d0ae:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800d0b2:	68fb      	ldr	r3, [r7, #12]
 800d0b4:	681b      	ldr	r3, [r3, #0]
 800d0b6:	461a      	mov	r2, r3
 800d0b8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800d0bc:	65fb      	str	r3, [r7, #92]	; 0x5c
 800d0be:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0c0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d0c2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800d0c4:	e841 2300 	strex	r3, r2, [r1]
 800d0c8:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800d0ca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d0cc:	2b00      	cmp	r3, #0
 800d0ce:	d1e4      	bne.n	800d09a <UART_Start_Receive_IT+0x132>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800d0d0:	68fb      	ldr	r3, [r7, #12]
 800d0d2:	681b      	ldr	r3, [r3, #0]
 800d0d4:	3308      	adds	r3, #8
 800d0d6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d0d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d0da:	e853 3f00 	ldrex	r3, [r3]
 800d0de:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800d0e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d0e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d0e6:	67fb      	str	r3, [r7, #124]	; 0x7c
 800d0e8:	68fb      	ldr	r3, [r7, #12]
 800d0ea:	681b      	ldr	r3, [r3, #0]
 800d0ec:	3308      	adds	r3, #8
 800d0ee:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800d0f0:	64ba      	str	r2, [r7, #72]	; 0x48
 800d0f2:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0f4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d0f6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d0f8:	e841 2300 	strex	r3, r2, [r1]
 800d0fc:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800d0fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d100:	2b00      	cmp	r3, #0
 800d102:	d1e5      	bne.n	800d0d0 <UART_Start_Receive_IT+0x168>
 800d104:	e04a      	b.n	800d19c <UART_Start_Receive_IT+0x234>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d106:	68fb      	ldr	r3, [r7, #12]
 800d108:	689b      	ldr	r3, [r3, #8]
 800d10a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d10e:	d107      	bne.n	800d120 <UART_Start_Receive_IT+0x1b8>
 800d110:	68fb      	ldr	r3, [r7, #12]
 800d112:	691b      	ldr	r3, [r3, #16]
 800d114:	2b00      	cmp	r3, #0
 800d116:	d103      	bne.n	800d120 <UART_Start_Receive_IT+0x1b8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800d118:	68fb      	ldr	r3, [r7, #12]
 800d11a:	4a26      	ldr	r2, [pc, #152]	; (800d1b4 <UART_Start_Receive_IT+0x24c>)
 800d11c:	671a      	str	r2, [r3, #112]	; 0x70
 800d11e:	e002      	b.n	800d126 <UART_Start_Receive_IT+0x1be>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800d120:	68fb      	ldr	r3, [r7, #12]
 800d122:	4a25      	ldr	r2, [pc, #148]	; (800d1b8 <UART_Start_Receive_IT+0x250>)
 800d124:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800d126:	68fb      	ldr	r3, [r7, #12]
 800d128:	2200      	movs	r2, #0
 800d12a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800d12e:	68fb      	ldr	r3, [r7, #12]
 800d130:	691b      	ldr	r3, [r3, #16]
 800d132:	2b00      	cmp	r3, #0
 800d134:	d019      	beq.n	800d16a <UART_Start_Receive_IT+0x202>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800d136:	68fb      	ldr	r3, [r7, #12]
 800d138:	681b      	ldr	r3, [r3, #0]
 800d13a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d13c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d13e:	e853 3f00 	ldrex	r3, [r3]
 800d142:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800d144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d146:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800d14a:	677b      	str	r3, [r7, #116]	; 0x74
 800d14c:	68fb      	ldr	r3, [r7, #12]
 800d14e:	681b      	ldr	r3, [r3, #0]
 800d150:	461a      	mov	r2, r3
 800d152:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800d154:	637b      	str	r3, [r7, #52]	; 0x34
 800d156:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d158:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800d15a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d15c:	e841 2300 	strex	r3, r2, [r1]
 800d160:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800d162:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d164:	2b00      	cmp	r3, #0
 800d166:	d1e6      	bne.n	800d136 <UART_Start_Receive_IT+0x1ce>
 800d168:	e018      	b.n	800d19c <UART_Start_Receive_IT+0x234>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800d16a:	68fb      	ldr	r3, [r7, #12]
 800d16c:	681b      	ldr	r3, [r3, #0]
 800d16e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d170:	697b      	ldr	r3, [r7, #20]
 800d172:	e853 3f00 	ldrex	r3, [r3]
 800d176:	613b      	str	r3, [r7, #16]
   return(result);
 800d178:	693b      	ldr	r3, [r7, #16]
 800d17a:	f043 0320 	orr.w	r3, r3, #32
 800d17e:	67bb      	str	r3, [r7, #120]	; 0x78
 800d180:	68fb      	ldr	r3, [r7, #12]
 800d182:	681b      	ldr	r3, [r3, #0]
 800d184:	461a      	mov	r2, r3
 800d186:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d188:	623b      	str	r3, [r7, #32]
 800d18a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d18c:	69f9      	ldr	r1, [r7, #28]
 800d18e:	6a3a      	ldr	r2, [r7, #32]
 800d190:	e841 2300 	strex	r3, r2, [r1]
 800d194:	61bb      	str	r3, [r7, #24]
   return(result);
 800d196:	69bb      	ldr	r3, [r7, #24]
 800d198:	2b00      	cmp	r3, #0
 800d19a:	d1e6      	bne.n	800d16a <UART_Start_Receive_IT+0x202>
    }
  }
  return HAL_OK;
 800d19c:	2300      	movs	r3, #0
}
 800d19e:	4618      	mov	r0, r3
 800d1a0:	378c      	adds	r7, #140	; 0x8c
 800d1a2:	46bd      	mov	sp, r7
 800d1a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1a8:	4770      	bx	lr
 800d1aa:	bf00      	nop
 800d1ac:	0800d8c5 	.word	0x0800d8c5
 800d1b0:	0800d5cd 	.word	0x0800d5cd
 800d1b4:	0800d46b 	.word	0x0800d46b
 800d1b8:	0800d30b 	.word	0x0800d30b

0800d1bc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d1bc:	b480      	push	{r7}
 800d1be:	b095      	sub	sp, #84	; 0x54
 800d1c0:	af00      	add	r7, sp, #0
 800d1c2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	681b      	ldr	r3, [r3, #0]
 800d1c8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d1ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d1cc:	e853 3f00 	ldrex	r3, [r3]
 800d1d0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800d1d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d1d4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800d1d8:	64fb      	str	r3, [r7, #76]	; 0x4c
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	681b      	ldr	r3, [r3, #0]
 800d1de:	461a      	mov	r2, r3
 800d1e0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d1e2:	643b      	str	r3, [r7, #64]	; 0x40
 800d1e4:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d1e6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800d1e8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800d1ea:	e841 2300 	strex	r3, r2, [r1]
 800d1ee:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800d1f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d1f2:	2b00      	cmp	r3, #0
 800d1f4:	d1e6      	bne.n	800d1c4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	681b      	ldr	r3, [r3, #0]
 800d1fa:	3308      	adds	r3, #8
 800d1fc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d1fe:	6a3b      	ldr	r3, [r7, #32]
 800d200:	e853 3f00 	ldrex	r3, [r3]
 800d204:	61fb      	str	r3, [r7, #28]
   return(result);
 800d206:	69fa      	ldr	r2, [r7, #28]
 800d208:	4b1e      	ldr	r3, [pc, #120]	; (800d284 <UART_EndRxTransfer+0xc8>)
 800d20a:	4013      	ands	r3, r2
 800d20c:	64bb      	str	r3, [r7, #72]	; 0x48
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	681b      	ldr	r3, [r3, #0]
 800d212:	3308      	adds	r3, #8
 800d214:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d216:	62fa      	str	r2, [r7, #44]	; 0x2c
 800d218:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d21a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d21c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d21e:	e841 2300 	strex	r3, r2, [r1]
 800d222:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800d224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d226:	2b00      	cmp	r3, #0
 800d228:	d1e5      	bne.n	800d1f6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d22e:	2b01      	cmp	r3, #1
 800d230:	d118      	bne.n	800d264 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	681b      	ldr	r3, [r3, #0]
 800d236:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d238:	68fb      	ldr	r3, [r7, #12]
 800d23a:	e853 3f00 	ldrex	r3, [r3]
 800d23e:	60bb      	str	r3, [r7, #8]
   return(result);
 800d240:	68bb      	ldr	r3, [r7, #8]
 800d242:	f023 0310 	bic.w	r3, r3, #16
 800d246:	647b      	str	r3, [r7, #68]	; 0x44
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	681b      	ldr	r3, [r3, #0]
 800d24c:	461a      	mov	r2, r3
 800d24e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d250:	61bb      	str	r3, [r7, #24]
 800d252:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d254:	6979      	ldr	r1, [r7, #20]
 800d256:	69ba      	ldr	r2, [r7, #24]
 800d258:	e841 2300 	strex	r3, r2, [r1]
 800d25c:	613b      	str	r3, [r7, #16]
   return(result);
 800d25e:	693b      	ldr	r3, [r7, #16]
 800d260:	2b00      	cmp	r3, #0
 800d262:	d1e6      	bne.n	800d232 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	2220      	movs	r2, #32
 800d268:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	2200      	movs	r2, #0
 800d270:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	2200      	movs	r2, #0
 800d276:	671a      	str	r2, [r3, #112]	; 0x70
}
 800d278:	bf00      	nop
 800d27a:	3754      	adds	r7, #84	; 0x54
 800d27c:	46bd      	mov	sp, r7
 800d27e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d282:	4770      	bx	lr
 800d284:	effffffe 	.word	0xeffffffe

0800d288 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d288:	b580      	push	{r7, lr}
 800d28a:	b084      	sub	sp, #16
 800d28c:	af00      	add	r7, sp, #0
 800d28e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d294:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800d296:	68fb      	ldr	r3, [r7, #12]
 800d298:	2200      	movs	r2, #0
 800d29a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800d29e:	68fb      	ldr	r3, [r7, #12]
 800d2a0:	2200      	movs	r2, #0
 800d2a2:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d2a6:	68f8      	ldr	r0, [r7, #12]
 800d2a8:	f7fe ff2a 	bl	800c100 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d2ac:	bf00      	nop
 800d2ae:	3710      	adds	r7, #16
 800d2b0:	46bd      	mov	sp, r7
 800d2b2:	bd80      	pop	{r7, pc}

0800d2b4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800d2b4:	b580      	push	{r7, lr}
 800d2b6:	b088      	sub	sp, #32
 800d2b8:	af00      	add	r7, sp, #0
 800d2ba:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	681b      	ldr	r3, [r3, #0]
 800d2c0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d2c2:	68fb      	ldr	r3, [r7, #12]
 800d2c4:	e853 3f00 	ldrex	r3, [r3]
 800d2c8:	60bb      	str	r3, [r7, #8]
   return(result);
 800d2ca:	68bb      	ldr	r3, [r7, #8]
 800d2cc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d2d0:	61fb      	str	r3, [r7, #28]
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	681b      	ldr	r3, [r3, #0]
 800d2d6:	461a      	mov	r2, r3
 800d2d8:	69fb      	ldr	r3, [r7, #28]
 800d2da:	61bb      	str	r3, [r7, #24]
 800d2dc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d2de:	6979      	ldr	r1, [r7, #20]
 800d2e0:	69ba      	ldr	r2, [r7, #24]
 800d2e2:	e841 2300 	strex	r3, r2, [r1]
 800d2e6:	613b      	str	r3, [r7, #16]
   return(result);
 800d2e8:	693b      	ldr	r3, [r7, #16]
 800d2ea:	2b00      	cmp	r3, #0
 800d2ec:	d1e6      	bne.n	800d2bc <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	2220      	movs	r2, #32
 800d2f2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800d2f6:	687b      	ldr	r3, [r7, #4]
 800d2f8:	2200      	movs	r2, #0
 800d2fa:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800d2fc:	6878      	ldr	r0, [r7, #4]
 800d2fe:	f7f5 fe3d 	bl	8002f7c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d302:	bf00      	nop
 800d304:	3720      	adds	r7, #32
 800d306:	46bd      	mov	sp, r7
 800d308:	bd80      	pop	{r7, pc}

0800d30a <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800d30a:	b580      	push	{r7, lr}
 800d30c:	b096      	sub	sp, #88	; 0x58
 800d30e:	af00      	add	r7, sp, #0
 800d310:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800d318:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d322:	2b22      	cmp	r3, #34	; 0x22
 800d324:	f040 8095 	bne.w	800d452 <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	681b      	ldr	r3, [r3, #0]
 800d32c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d32e:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800d332:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800d336:	b2d9      	uxtb	r1, r3
 800d338:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800d33c:	b2da      	uxtb	r2, r3
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d342:	400a      	ands	r2, r1
 800d344:	b2d2      	uxtb	r2, r2
 800d346:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800d348:	687b      	ldr	r3, [r7, #4]
 800d34a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d34c:	1c5a      	adds	r2, r3, #1
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800d352:	687b      	ldr	r3, [r7, #4]
 800d354:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d358:	b29b      	uxth	r3, r3
 800d35a:	3b01      	subs	r3, #1
 800d35c:	b29a      	uxth	r2, r3
 800d35e:	687b      	ldr	r3, [r7, #4]
 800d360:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d36a:	b29b      	uxth	r3, r3
 800d36c:	2b00      	cmp	r3, #0
 800d36e:	d178      	bne.n	800d462 <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d370:	687b      	ldr	r3, [r7, #4]
 800d372:	681b      	ldr	r3, [r3, #0]
 800d374:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d376:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d378:	e853 3f00 	ldrex	r3, [r3]
 800d37c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800d37e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d380:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800d384:	653b      	str	r3, [r7, #80]	; 0x50
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	681b      	ldr	r3, [r3, #0]
 800d38a:	461a      	mov	r2, r3
 800d38c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d38e:	647b      	str	r3, [r7, #68]	; 0x44
 800d390:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d392:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800d394:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800d396:	e841 2300 	strex	r3, r2, [r1]
 800d39a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800d39c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d39e:	2b00      	cmp	r3, #0
 800d3a0:	d1e6      	bne.n	800d370 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	681b      	ldr	r3, [r3, #0]
 800d3a6:	3308      	adds	r3, #8
 800d3a8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d3aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d3ac:	e853 3f00 	ldrex	r3, [r3]
 800d3b0:	623b      	str	r3, [r7, #32]
   return(result);
 800d3b2:	6a3b      	ldr	r3, [r7, #32]
 800d3b4:	f023 0301 	bic.w	r3, r3, #1
 800d3b8:	64fb      	str	r3, [r7, #76]	; 0x4c
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	681b      	ldr	r3, [r3, #0]
 800d3be:	3308      	adds	r3, #8
 800d3c0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800d3c2:	633a      	str	r2, [r7, #48]	; 0x30
 800d3c4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d3c6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d3c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d3ca:	e841 2300 	strex	r3, r2, [r1]
 800d3ce:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800d3d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d3d2:	2b00      	cmp	r3, #0
 800d3d4:	d1e5      	bne.n	800d3a2 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	2220      	movs	r2, #32
 800d3da:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	2200      	movs	r2, #0
 800d3e2:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d3e8:	2b01      	cmp	r3, #1
 800d3ea:	d12e      	bne.n	800d44a <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	2200      	movs	r2, #0
 800d3f0:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	681b      	ldr	r3, [r3, #0]
 800d3f6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d3f8:	693b      	ldr	r3, [r7, #16]
 800d3fa:	e853 3f00 	ldrex	r3, [r3]
 800d3fe:	60fb      	str	r3, [r7, #12]
   return(result);
 800d400:	68fb      	ldr	r3, [r7, #12]
 800d402:	f023 0310 	bic.w	r3, r3, #16
 800d406:	64bb      	str	r3, [r7, #72]	; 0x48
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	681b      	ldr	r3, [r3, #0]
 800d40c:	461a      	mov	r2, r3
 800d40e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d410:	61fb      	str	r3, [r7, #28]
 800d412:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d414:	69b9      	ldr	r1, [r7, #24]
 800d416:	69fa      	ldr	r2, [r7, #28]
 800d418:	e841 2300 	strex	r3, r2, [r1]
 800d41c:	617b      	str	r3, [r7, #20]
   return(result);
 800d41e:	697b      	ldr	r3, [r7, #20]
 800d420:	2b00      	cmp	r3, #0
 800d422:	d1e6      	bne.n	800d3f2 <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	681b      	ldr	r3, [r3, #0]
 800d428:	69db      	ldr	r3, [r3, #28]
 800d42a:	f003 0310 	and.w	r3, r3, #16
 800d42e:	2b10      	cmp	r3, #16
 800d430:	d103      	bne.n	800d43a <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	681b      	ldr	r3, [r3, #0]
 800d436:	2210      	movs	r2, #16
 800d438:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800d440:	4619      	mov	r1, r3
 800d442:	6878      	ldr	r0, [r7, #4]
 800d444:	f7fe fe66 	bl	800c114 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d448:	e00b      	b.n	800d462 <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800d44a:	6878      	ldr	r0, [r7, #4]
 800d44c:	f7f5 fd22 	bl	8002e94 <HAL_UART_RxCpltCallback>
}
 800d450:	e007      	b.n	800d462 <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	681b      	ldr	r3, [r3, #0]
 800d456:	699a      	ldr	r2, [r3, #24]
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	681b      	ldr	r3, [r3, #0]
 800d45c:	f042 0208 	orr.w	r2, r2, #8
 800d460:	619a      	str	r2, [r3, #24]
}
 800d462:	bf00      	nop
 800d464:	3758      	adds	r7, #88	; 0x58
 800d466:	46bd      	mov	sp, r7
 800d468:	bd80      	pop	{r7, pc}

0800d46a <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800d46a:	b580      	push	{r7, lr}
 800d46c:	b096      	sub	sp, #88	; 0x58
 800d46e:	af00      	add	r7, sp, #0
 800d470:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800d478:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d482:	2b22      	cmp	r3, #34	; 0x22
 800d484:	f040 8095 	bne.w	800d5b2 <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d488:	687b      	ldr	r3, [r7, #4]
 800d48a:	681b      	ldr	r3, [r3, #0]
 800d48c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d48e:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800d492:	687b      	ldr	r3, [r7, #4]
 800d494:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d496:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 800d498:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800d49c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800d4a0:	4013      	ands	r3, r2
 800d4a2:	b29a      	uxth	r2, r3
 800d4a4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d4a6:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d4ac:	1c9a      	adds	r2, r3, #2
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d4b8:	b29b      	uxth	r3, r3
 800d4ba:	3b01      	subs	r3, #1
 800d4bc:	b29a      	uxth	r2, r3
 800d4be:	687b      	ldr	r3, [r7, #4]
 800d4c0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d4ca:	b29b      	uxth	r3, r3
 800d4cc:	2b00      	cmp	r3, #0
 800d4ce:	d178      	bne.n	800d5c2 <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	681b      	ldr	r3, [r3, #0]
 800d4d4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d4d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d4d8:	e853 3f00 	ldrex	r3, [r3]
 800d4dc:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800d4de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d4e0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800d4e4:	64fb      	str	r3, [r7, #76]	; 0x4c
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	681b      	ldr	r3, [r3, #0]
 800d4ea:	461a      	mov	r2, r3
 800d4ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d4ee:	643b      	str	r3, [r7, #64]	; 0x40
 800d4f0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d4f2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800d4f4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800d4f6:	e841 2300 	strex	r3, r2, [r1]
 800d4fa:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800d4fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4fe:	2b00      	cmp	r3, #0
 800d500:	d1e6      	bne.n	800d4d0 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	681b      	ldr	r3, [r3, #0]
 800d506:	3308      	adds	r3, #8
 800d508:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d50a:	6a3b      	ldr	r3, [r7, #32]
 800d50c:	e853 3f00 	ldrex	r3, [r3]
 800d510:	61fb      	str	r3, [r7, #28]
   return(result);
 800d512:	69fb      	ldr	r3, [r7, #28]
 800d514:	f023 0301 	bic.w	r3, r3, #1
 800d518:	64bb      	str	r3, [r7, #72]	; 0x48
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	681b      	ldr	r3, [r3, #0]
 800d51e:	3308      	adds	r3, #8
 800d520:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d522:	62fa      	str	r2, [r7, #44]	; 0x2c
 800d524:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d526:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d528:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d52a:	e841 2300 	strex	r3, r2, [r1]
 800d52e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800d530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d532:	2b00      	cmp	r3, #0
 800d534:	d1e5      	bne.n	800d502 <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	2220      	movs	r2, #32
 800d53a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	2200      	movs	r2, #0
 800d542:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d548:	2b01      	cmp	r3, #1
 800d54a:	d12e      	bne.n	800d5aa <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d54c:	687b      	ldr	r3, [r7, #4]
 800d54e:	2200      	movs	r2, #0
 800d550:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	681b      	ldr	r3, [r3, #0]
 800d556:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d558:	68fb      	ldr	r3, [r7, #12]
 800d55a:	e853 3f00 	ldrex	r3, [r3]
 800d55e:	60bb      	str	r3, [r7, #8]
   return(result);
 800d560:	68bb      	ldr	r3, [r7, #8]
 800d562:	f023 0310 	bic.w	r3, r3, #16
 800d566:	647b      	str	r3, [r7, #68]	; 0x44
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	681b      	ldr	r3, [r3, #0]
 800d56c:	461a      	mov	r2, r3
 800d56e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d570:	61bb      	str	r3, [r7, #24]
 800d572:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d574:	6979      	ldr	r1, [r7, #20]
 800d576:	69ba      	ldr	r2, [r7, #24]
 800d578:	e841 2300 	strex	r3, r2, [r1]
 800d57c:	613b      	str	r3, [r7, #16]
   return(result);
 800d57e:	693b      	ldr	r3, [r7, #16]
 800d580:	2b00      	cmp	r3, #0
 800d582:	d1e6      	bne.n	800d552 <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	681b      	ldr	r3, [r3, #0]
 800d588:	69db      	ldr	r3, [r3, #28]
 800d58a:	f003 0310 	and.w	r3, r3, #16
 800d58e:	2b10      	cmp	r3, #16
 800d590:	d103      	bne.n	800d59a <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d592:	687b      	ldr	r3, [r7, #4]
 800d594:	681b      	ldr	r3, [r3, #0]
 800d596:	2210      	movs	r2, #16
 800d598:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d59a:	687b      	ldr	r3, [r7, #4]
 800d59c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800d5a0:	4619      	mov	r1, r3
 800d5a2:	6878      	ldr	r0, [r7, #4]
 800d5a4:	f7fe fdb6 	bl	800c114 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d5a8:	e00b      	b.n	800d5c2 <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800d5aa:	6878      	ldr	r0, [r7, #4]
 800d5ac:	f7f5 fc72 	bl	8002e94 <HAL_UART_RxCpltCallback>
}
 800d5b0:	e007      	b.n	800d5c2 <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d5b2:	687b      	ldr	r3, [r7, #4]
 800d5b4:	681b      	ldr	r3, [r3, #0]
 800d5b6:	699a      	ldr	r2, [r3, #24]
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	681b      	ldr	r3, [r3, #0]
 800d5bc:	f042 0208 	orr.w	r2, r2, #8
 800d5c0:	619a      	str	r2, [r3, #24]
}
 800d5c2:	bf00      	nop
 800d5c4:	3758      	adds	r7, #88	; 0x58
 800d5c6:	46bd      	mov	sp, r7
 800d5c8:	bd80      	pop	{r7, pc}
	...

0800d5cc <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800d5cc:	b580      	push	{r7, lr}
 800d5ce:	b0a6      	sub	sp, #152	; 0x98
 800d5d0:	af00      	add	r7, sp, #0
 800d5d2:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800d5d4:	687b      	ldr	r3, [r7, #4]
 800d5d6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800d5da:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	681b      	ldr	r3, [r3, #0]
 800d5e2:	69db      	ldr	r3, [r3, #28]
 800d5e4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	681b      	ldr	r3, [r3, #0]
 800d5ec:	681b      	ldr	r3, [r3, #0]
 800d5ee:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	681b      	ldr	r3, [r3, #0]
 800d5f6:	689b      	ldr	r3, [r3, #8]
 800d5f8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d602:	2b22      	cmp	r3, #34	; 0x22
 800d604:	f040 814d 	bne.w	800d8a2 <UART_RxISR_8BIT_FIFOEN+0x2d6>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800d608:	687b      	ldr	r3, [r7, #4]
 800d60a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800d60e:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d612:	e0f4      	b.n	800d7fe <UART_RxISR_8BIT_FIFOEN+0x232>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	681b      	ldr	r3, [r3, #0]
 800d618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d61a:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800d61e:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 800d622:	b2d9      	uxtb	r1, r3
 800d624:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 800d628:	b2da      	uxtb	r2, r3
 800d62a:	687b      	ldr	r3, [r7, #4]
 800d62c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d62e:	400a      	ands	r2, r1
 800d630:	b2d2      	uxtb	r2, r2
 800d632:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800d634:	687b      	ldr	r3, [r7, #4]
 800d636:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d638:	1c5a      	adds	r2, r3, #1
 800d63a:	687b      	ldr	r3, [r7, #4]
 800d63c:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d644:	b29b      	uxth	r3, r3
 800d646:	3b01      	subs	r3, #1
 800d648:	b29a      	uxth	r2, r3
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800d650:	687b      	ldr	r3, [r7, #4]
 800d652:	681b      	ldr	r3, [r3, #0]
 800d654:	69db      	ldr	r3, [r3, #28]
 800d656:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800d65a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800d65e:	f003 0307 	and.w	r3, r3, #7
 800d662:	2b00      	cmp	r3, #0
 800d664:	d053      	beq.n	800d70e <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d666:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800d66a:	f003 0301 	and.w	r3, r3, #1
 800d66e:	2b00      	cmp	r3, #0
 800d670:	d011      	beq.n	800d696 <UART_RxISR_8BIT_FIFOEN+0xca>
 800d672:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800d676:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d67a:	2b00      	cmp	r3, #0
 800d67c:	d00b      	beq.n	800d696 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	681b      	ldr	r3, [r3, #0]
 800d682:	2201      	movs	r2, #1
 800d684:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d686:	687b      	ldr	r3, [r7, #4]
 800d688:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d68c:	f043 0201 	orr.w	r2, r3, #1
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d696:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800d69a:	f003 0302 	and.w	r3, r3, #2
 800d69e:	2b00      	cmp	r3, #0
 800d6a0:	d011      	beq.n	800d6c6 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800d6a2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800d6a6:	f003 0301 	and.w	r3, r3, #1
 800d6aa:	2b00      	cmp	r3, #0
 800d6ac:	d00b      	beq.n	800d6c6 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d6ae:	687b      	ldr	r3, [r7, #4]
 800d6b0:	681b      	ldr	r3, [r3, #0]
 800d6b2:	2202      	movs	r2, #2
 800d6b4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d6b6:	687b      	ldr	r3, [r7, #4]
 800d6b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d6bc:	f043 0204 	orr.w	r2, r3, #4
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d6c6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800d6ca:	f003 0304 	and.w	r3, r3, #4
 800d6ce:	2b00      	cmp	r3, #0
 800d6d0:	d011      	beq.n	800d6f6 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800d6d2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800d6d6:	f003 0301 	and.w	r3, r3, #1
 800d6da:	2b00      	cmp	r3, #0
 800d6dc:	d00b      	beq.n	800d6f6 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800d6de:	687b      	ldr	r3, [r7, #4]
 800d6e0:	681b      	ldr	r3, [r3, #0]
 800d6e2:	2204      	movs	r2, #4
 800d6e4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d6e6:	687b      	ldr	r3, [r7, #4]
 800d6e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d6ec:	f043 0202 	orr.w	r2, r3, #2
 800d6f0:	687b      	ldr	r3, [r7, #4]
 800d6f2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d6f6:	687b      	ldr	r3, [r7, #4]
 800d6f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d6fc:	2b00      	cmp	r3, #0
 800d6fe:	d006      	beq.n	800d70e <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d700:	6878      	ldr	r0, [r7, #4]
 800d702:	f7fe fcfd 	bl	800c100 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	2200      	movs	r2, #0
 800d70a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800d70e:	687b      	ldr	r3, [r7, #4]
 800d710:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d714:	b29b      	uxth	r3, r3
 800d716:	2b00      	cmp	r3, #0
 800d718:	d171      	bne.n	800d7fe <UART_RxISR_8BIT_FIFOEN+0x232>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	681b      	ldr	r3, [r3, #0]
 800d71e:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d720:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d722:	e853 3f00 	ldrex	r3, [r3]
 800d726:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 800d728:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d72a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d72e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	681b      	ldr	r3, [r3, #0]
 800d736:	461a      	mov	r2, r3
 800d738:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800d73c:	66bb      	str	r3, [r7, #104]	; 0x68
 800d73e:	667a      	str	r2, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d740:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800d742:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800d744:	e841 2300 	strex	r3, r2, [r1]
 800d748:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 800d74a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800d74c:	2b00      	cmp	r3, #0
 800d74e:	d1e4      	bne.n	800d71a <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d750:	687b      	ldr	r3, [r7, #4]
 800d752:	681b      	ldr	r3, [r3, #0]
 800d754:	3308      	adds	r3, #8
 800d756:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d758:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d75a:	e853 3f00 	ldrex	r3, [r3]
 800d75e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800d760:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800d762:	4b56      	ldr	r3, [pc, #344]	; (800d8bc <UART_RxISR_8BIT_FIFOEN+0x2f0>)
 800d764:	4013      	ands	r3, r2
 800d766:	67fb      	str	r3, [r7, #124]	; 0x7c
 800d768:	687b      	ldr	r3, [r7, #4]
 800d76a:	681b      	ldr	r3, [r3, #0]
 800d76c:	3308      	adds	r3, #8
 800d76e:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800d770:	657a      	str	r2, [r7, #84]	; 0x54
 800d772:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d774:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d776:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800d778:	e841 2300 	strex	r3, r2, [r1]
 800d77c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800d77e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d780:	2b00      	cmp	r3, #0
 800d782:	d1e5      	bne.n	800d750 <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	2220      	movs	r2, #32
 800d788:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800d78c:	687b      	ldr	r3, [r7, #4]
 800d78e:	2200      	movs	r2, #0
 800d790:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d796:	2b01      	cmp	r3, #1
 800d798:	d12e      	bne.n	800d7f8 <UART_RxISR_8BIT_FIFOEN+0x22c>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	2200      	movs	r2, #0
 800d79e:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d7a0:	687b      	ldr	r3, [r7, #4]
 800d7a2:	681b      	ldr	r3, [r3, #0]
 800d7a4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d7a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d7a8:	e853 3f00 	ldrex	r3, [r3]
 800d7ac:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800d7ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7b0:	f023 0310 	bic.w	r3, r3, #16
 800d7b4:	67bb      	str	r3, [r7, #120]	; 0x78
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	681b      	ldr	r3, [r3, #0]
 800d7ba:	461a      	mov	r2, r3
 800d7bc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d7be:	643b      	str	r3, [r7, #64]	; 0x40
 800d7c0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d7c2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800d7c4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800d7c6:	e841 2300 	strex	r3, r2, [r1]
 800d7ca:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800d7cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d7ce:	2b00      	cmp	r3, #0
 800d7d0:	d1e6      	bne.n	800d7a0 <UART_RxISR_8BIT_FIFOEN+0x1d4>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	681b      	ldr	r3, [r3, #0]
 800d7d6:	69db      	ldr	r3, [r3, #28]
 800d7d8:	f003 0310 	and.w	r3, r3, #16
 800d7dc:	2b10      	cmp	r3, #16
 800d7de:	d103      	bne.n	800d7e8 <UART_RxISR_8BIT_FIFOEN+0x21c>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	681b      	ldr	r3, [r3, #0]
 800d7e4:	2210      	movs	r2, #16
 800d7e6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800d7ee:	4619      	mov	r1, r3
 800d7f0:	6878      	ldr	r0, [r7, #4]
 800d7f2:	f7fe fc8f 	bl	800c114 <HAL_UARTEx_RxEventCallback>
 800d7f6:	e002      	b.n	800d7fe <UART_RxISR_8BIT_FIFOEN+0x232>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800d7f8:	6878      	ldr	r0, [r7, #4]
 800d7fa:	f7f5 fb4b 	bl	8002e94 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d7fe:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800d802:	2b00      	cmp	r3, #0
 800d804:	d006      	beq.n	800d814 <UART_RxISR_8BIT_FIFOEN+0x248>
 800d806:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800d80a:	f003 0320 	and.w	r3, r3, #32
 800d80e:	2b00      	cmp	r3, #0
 800d810:	f47f af00 	bne.w	800d614 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d81a:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800d81e:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 800d822:	2b00      	cmp	r3, #0
 800d824:	d045      	beq.n	800d8b2 <UART_RxISR_8BIT_FIFOEN+0x2e6>
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800d82c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800d830:	429a      	cmp	r2, r3
 800d832:	d23e      	bcs.n	800d8b2 <UART_RxISR_8BIT_FIFOEN+0x2e6>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	681b      	ldr	r3, [r3, #0]
 800d838:	3308      	adds	r3, #8
 800d83a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d83c:	6a3b      	ldr	r3, [r7, #32]
 800d83e:	e853 3f00 	ldrex	r3, [r3]
 800d842:	61fb      	str	r3, [r7, #28]
   return(result);
 800d844:	69fb      	ldr	r3, [r7, #28]
 800d846:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d84a:	673b      	str	r3, [r7, #112]	; 0x70
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	681b      	ldr	r3, [r3, #0]
 800d850:	3308      	adds	r3, #8
 800d852:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800d854:	62fa      	str	r2, [r7, #44]	; 0x2c
 800d856:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d858:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d85a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d85c:	e841 2300 	strex	r3, r2, [r1]
 800d860:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800d862:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d864:	2b00      	cmp	r3, #0
 800d866:	d1e5      	bne.n	800d834 <UART_RxISR_8BIT_FIFOEN+0x268>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	4a15      	ldr	r2, [pc, #84]	; (800d8c0 <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 800d86c:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800d86e:	687b      	ldr	r3, [r7, #4]
 800d870:	681b      	ldr	r3, [r3, #0]
 800d872:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d874:	68fb      	ldr	r3, [r7, #12]
 800d876:	e853 3f00 	ldrex	r3, [r3]
 800d87a:	60bb      	str	r3, [r7, #8]
   return(result);
 800d87c:	68bb      	ldr	r3, [r7, #8]
 800d87e:	f043 0320 	orr.w	r3, r3, #32
 800d882:	66fb      	str	r3, [r7, #108]	; 0x6c
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	681b      	ldr	r3, [r3, #0]
 800d888:	461a      	mov	r2, r3
 800d88a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d88c:	61bb      	str	r3, [r7, #24]
 800d88e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d890:	6979      	ldr	r1, [r7, #20]
 800d892:	69ba      	ldr	r2, [r7, #24]
 800d894:	e841 2300 	strex	r3, r2, [r1]
 800d898:	613b      	str	r3, [r7, #16]
   return(result);
 800d89a:	693b      	ldr	r3, [r7, #16]
 800d89c:	2b00      	cmp	r3, #0
 800d89e:	d1e6      	bne.n	800d86e <UART_RxISR_8BIT_FIFOEN+0x2a2>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d8a0:	e007      	b.n	800d8b2 <UART_RxISR_8BIT_FIFOEN+0x2e6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	681b      	ldr	r3, [r3, #0]
 800d8a6:	699a      	ldr	r2, [r3, #24]
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	681b      	ldr	r3, [r3, #0]
 800d8ac:	f042 0208 	orr.w	r2, r2, #8
 800d8b0:	619a      	str	r2, [r3, #24]
}
 800d8b2:	bf00      	nop
 800d8b4:	3798      	adds	r7, #152	; 0x98
 800d8b6:	46bd      	mov	sp, r7
 800d8b8:	bd80      	pop	{r7, pc}
 800d8ba:	bf00      	nop
 800d8bc:	effffffe 	.word	0xeffffffe
 800d8c0:	0800d30b 	.word	0x0800d30b

0800d8c4 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800d8c4:	b580      	push	{r7, lr}
 800d8c6:	b0a8      	sub	sp, #160	; 0xa0
 800d8c8:	af00      	add	r7, sp, #0
 800d8ca:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800d8d2:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	681b      	ldr	r3, [r3, #0]
 800d8da:	69db      	ldr	r3, [r3, #28]
 800d8dc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	681b      	ldr	r3, [r3, #0]
 800d8e4:	681b      	ldr	r3, [r3, #0]
 800d8e6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	681b      	ldr	r3, [r3, #0]
 800d8ee:	689b      	ldr	r3, [r3, #8]
 800d8f0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d8fa:	2b22      	cmp	r3, #34	; 0x22
 800d8fc:	f040 8151 	bne.w	800dba2 <UART_RxISR_16BIT_FIFOEN+0x2de>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800d900:	687b      	ldr	r3, [r7, #4]
 800d902:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800d906:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d90a:	e0f8      	b.n	800dafe <UART_RxISR_16BIT_FIFOEN+0x23a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	681b      	ldr	r3, [r3, #0]
 800d910:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d912:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d91a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 800d91e:	f8b7 208c 	ldrh.w	r2, [r7, #140]	; 0x8c
 800d922:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 800d926:	4013      	ands	r3, r2
 800d928:	b29a      	uxth	r2, r3
 800d92a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800d92e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d934:	1c9a      	adds	r2, r3, #2
 800d936:	687b      	ldr	r3, [r7, #4]
 800d938:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800d93a:	687b      	ldr	r3, [r7, #4]
 800d93c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d940:	b29b      	uxth	r3, r3
 800d942:	3b01      	subs	r3, #1
 800d944:	b29a      	uxth	r2, r3
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800d94c:	687b      	ldr	r3, [r7, #4]
 800d94e:	681b      	ldr	r3, [r3, #0]
 800d950:	69db      	ldr	r3, [r3, #28]
 800d952:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800d956:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800d95a:	f003 0307 	and.w	r3, r3, #7
 800d95e:	2b00      	cmp	r3, #0
 800d960:	d053      	beq.n	800da0a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d962:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800d966:	f003 0301 	and.w	r3, r3, #1
 800d96a:	2b00      	cmp	r3, #0
 800d96c:	d011      	beq.n	800d992 <UART_RxISR_16BIT_FIFOEN+0xce>
 800d96e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800d972:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d976:	2b00      	cmp	r3, #0
 800d978:	d00b      	beq.n	800d992 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	681b      	ldr	r3, [r3, #0]
 800d97e:	2201      	movs	r2, #1
 800d980:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d988:	f043 0201 	orr.w	r2, r3, #1
 800d98c:	687b      	ldr	r3, [r7, #4]
 800d98e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d992:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800d996:	f003 0302 	and.w	r3, r3, #2
 800d99a:	2b00      	cmp	r3, #0
 800d99c:	d011      	beq.n	800d9c2 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800d99e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800d9a2:	f003 0301 	and.w	r3, r3, #1
 800d9a6:	2b00      	cmp	r3, #0
 800d9a8:	d00b      	beq.n	800d9c2 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	681b      	ldr	r3, [r3, #0]
 800d9ae:	2202      	movs	r2, #2
 800d9b0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d9b8:	f043 0204 	orr.w	r2, r3, #4
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d9c2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800d9c6:	f003 0304 	and.w	r3, r3, #4
 800d9ca:	2b00      	cmp	r3, #0
 800d9cc:	d011      	beq.n	800d9f2 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800d9ce:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800d9d2:	f003 0301 	and.w	r3, r3, #1
 800d9d6:	2b00      	cmp	r3, #0
 800d9d8:	d00b      	beq.n	800d9f2 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800d9da:	687b      	ldr	r3, [r7, #4]
 800d9dc:	681b      	ldr	r3, [r3, #0]
 800d9de:	2204      	movs	r2, #4
 800d9e0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d9e2:	687b      	ldr	r3, [r7, #4]
 800d9e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d9e8:	f043 0202 	orr.w	r2, r3, #2
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d9f2:	687b      	ldr	r3, [r7, #4]
 800d9f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d9f8:	2b00      	cmp	r3, #0
 800d9fa:	d006      	beq.n	800da0a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d9fc:	6878      	ldr	r0, [r7, #4]
 800d9fe:	f7fe fb7f 	bl	800c100 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	2200      	movs	r2, #0
 800da06:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800da10:	b29b      	uxth	r3, r3
 800da12:	2b00      	cmp	r3, #0
 800da14:	d173      	bne.n	800dafe <UART_RxISR_16BIT_FIFOEN+0x23a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	681b      	ldr	r3, [r3, #0]
 800da1a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da1c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800da1e:	e853 3f00 	ldrex	r3, [r3]
 800da22:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800da24:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800da26:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800da2a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	681b      	ldr	r3, [r3, #0]
 800da32:	461a      	mov	r2, r3
 800da34:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800da38:	66fb      	str	r3, [r7, #108]	; 0x6c
 800da3a:	66ba      	str	r2, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da3c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800da3e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800da40:	e841 2300 	strex	r3, r2, [r1]
 800da44:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800da46:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800da48:	2b00      	cmp	r3, #0
 800da4a:	d1e4      	bne.n	800da16 <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	681b      	ldr	r3, [r3, #0]
 800da50:	3308      	adds	r3, #8
 800da52:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da54:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800da56:	e853 3f00 	ldrex	r3, [r3]
 800da5a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800da5c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800da5e:	4b57      	ldr	r3, [pc, #348]	; (800dbbc <UART_RxISR_16BIT_FIFOEN+0x2f8>)
 800da60:	4013      	ands	r3, r2
 800da62:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	681b      	ldr	r3, [r3, #0]
 800da6a:	3308      	adds	r3, #8
 800da6c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800da70:	65ba      	str	r2, [r7, #88]	; 0x58
 800da72:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da74:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800da76:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800da78:	e841 2300 	strex	r3, r2, [r1]
 800da7c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800da7e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800da80:	2b00      	cmp	r3, #0
 800da82:	d1e3      	bne.n	800da4c <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	2220      	movs	r2, #32
 800da88:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	2200      	movs	r2, #0
 800da90:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800da96:	2b01      	cmp	r3, #1
 800da98:	d12e      	bne.n	800daf8 <UART_RxISR_16BIT_FIFOEN+0x234>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800da9a:	687b      	ldr	r3, [r7, #4]
 800da9c:	2200      	movs	r2, #0
 800da9e:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	681b      	ldr	r3, [r3, #0]
 800daa4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800daa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800daa8:	e853 3f00 	ldrex	r3, [r3]
 800daac:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800daae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dab0:	f023 0310 	bic.w	r3, r3, #16
 800dab4:	67fb      	str	r3, [r7, #124]	; 0x7c
 800dab6:	687b      	ldr	r3, [r7, #4]
 800dab8:	681b      	ldr	r3, [r3, #0]
 800daba:	461a      	mov	r2, r3
 800dabc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800dabe:	647b      	str	r3, [r7, #68]	; 0x44
 800dac0:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dac2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800dac4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800dac6:	e841 2300 	strex	r3, r2, [r1]
 800daca:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800dacc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dace:	2b00      	cmp	r3, #0
 800dad0:	d1e6      	bne.n	800daa0 <UART_RxISR_16BIT_FIFOEN+0x1dc>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800dad2:	687b      	ldr	r3, [r7, #4]
 800dad4:	681b      	ldr	r3, [r3, #0]
 800dad6:	69db      	ldr	r3, [r3, #28]
 800dad8:	f003 0310 	and.w	r3, r3, #16
 800dadc:	2b10      	cmp	r3, #16
 800dade:	d103      	bne.n	800dae8 <UART_RxISR_16BIT_FIFOEN+0x224>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	681b      	ldr	r3, [r3, #0]
 800dae4:	2210      	movs	r2, #16
 800dae6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800daee:	4619      	mov	r1, r3
 800daf0:	6878      	ldr	r0, [r7, #4]
 800daf2:	f7fe fb0f 	bl	800c114 <HAL_UARTEx_RxEventCallback>
 800daf6:	e002      	b.n	800dafe <UART_RxISR_16BIT_FIFOEN+0x23a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800daf8:	6878      	ldr	r0, [r7, #4]
 800dafa:	f7f5 f9cb 	bl	8002e94 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800dafe:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 800db02:	2b00      	cmp	r3, #0
 800db04:	d006      	beq.n	800db14 <UART_RxISR_16BIT_FIFOEN+0x250>
 800db06:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800db0a:	f003 0320 	and.w	r3, r3, #32
 800db0e:	2b00      	cmp	r3, #0
 800db10:	f47f aefc 	bne.w	800d90c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800db14:	687b      	ldr	r3, [r7, #4]
 800db16:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800db1a:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800db1e:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800db22:	2b00      	cmp	r3, #0
 800db24:	d045      	beq.n	800dbb2 <UART_RxISR_16BIT_FIFOEN+0x2ee>
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800db2c:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 800db30:	429a      	cmp	r2, r3
 800db32:	d23e      	bcs.n	800dbb2 <UART_RxISR_16BIT_FIFOEN+0x2ee>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	681b      	ldr	r3, [r3, #0]
 800db38:	3308      	adds	r3, #8
 800db3a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db3e:	e853 3f00 	ldrex	r3, [r3]
 800db42:	623b      	str	r3, [r7, #32]
   return(result);
 800db44:	6a3b      	ldr	r3, [r7, #32]
 800db46:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800db4a:	677b      	str	r3, [r7, #116]	; 0x74
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	681b      	ldr	r3, [r3, #0]
 800db50:	3308      	adds	r3, #8
 800db52:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800db54:	633a      	str	r2, [r7, #48]	; 0x30
 800db56:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db58:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800db5a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800db5c:	e841 2300 	strex	r3, r2, [r1]
 800db60:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800db62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db64:	2b00      	cmp	r3, #0
 800db66:	d1e5      	bne.n	800db34 <UART_RxISR_16BIT_FIFOEN+0x270>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800db68:	687b      	ldr	r3, [r7, #4]
 800db6a:	4a15      	ldr	r2, [pc, #84]	; (800dbc0 <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 800db6c:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800db6e:	687b      	ldr	r3, [r7, #4]
 800db70:	681b      	ldr	r3, [r3, #0]
 800db72:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db74:	693b      	ldr	r3, [r7, #16]
 800db76:	e853 3f00 	ldrex	r3, [r3]
 800db7a:	60fb      	str	r3, [r7, #12]
   return(result);
 800db7c:	68fb      	ldr	r3, [r7, #12]
 800db7e:	f043 0320 	orr.w	r3, r3, #32
 800db82:	673b      	str	r3, [r7, #112]	; 0x70
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	681b      	ldr	r3, [r3, #0]
 800db88:	461a      	mov	r2, r3
 800db8a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800db8c:	61fb      	str	r3, [r7, #28]
 800db8e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db90:	69b9      	ldr	r1, [r7, #24]
 800db92:	69fa      	ldr	r2, [r7, #28]
 800db94:	e841 2300 	strex	r3, r2, [r1]
 800db98:	617b      	str	r3, [r7, #20]
   return(result);
 800db9a:	697b      	ldr	r3, [r7, #20]
 800db9c:	2b00      	cmp	r3, #0
 800db9e:	d1e6      	bne.n	800db6e <UART_RxISR_16BIT_FIFOEN+0x2aa>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800dba0:	e007      	b.n	800dbb2 <UART_RxISR_16BIT_FIFOEN+0x2ee>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800dba2:	687b      	ldr	r3, [r7, #4]
 800dba4:	681b      	ldr	r3, [r3, #0]
 800dba6:	699a      	ldr	r2, [r3, #24]
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	681b      	ldr	r3, [r3, #0]
 800dbac:	f042 0208 	orr.w	r2, r2, #8
 800dbb0:	619a      	str	r2, [r3, #24]
}
 800dbb2:	bf00      	nop
 800dbb4:	37a0      	adds	r7, #160	; 0xa0
 800dbb6:	46bd      	mov	sp, r7
 800dbb8:	bd80      	pop	{r7, pc}
 800dbba:	bf00      	nop
 800dbbc:	effffffe 	.word	0xeffffffe
 800dbc0:	0800d46b 	.word	0x0800d46b

0800dbc4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800dbc4:	b480      	push	{r7}
 800dbc6:	b083      	sub	sp, #12
 800dbc8:	af00      	add	r7, sp, #0
 800dbca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800dbcc:	bf00      	nop
 800dbce:	370c      	adds	r7, #12
 800dbd0:	46bd      	mov	sp, r7
 800dbd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbd6:	4770      	bx	lr

0800dbd8 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800dbd8:	b480      	push	{r7}
 800dbda:	b083      	sub	sp, #12
 800dbdc:	af00      	add	r7, sp, #0
 800dbde:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800dbe0:	bf00      	nop
 800dbe2:	370c      	adds	r7, #12
 800dbe4:	46bd      	mov	sp, r7
 800dbe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbea:	4770      	bx	lr

0800dbec <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800dbec:	b480      	push	{r7}
 800dbee:	b083      	sub	sp, #12
 800dbf0:	af00      	add	r7, sp, #0
 800dbf2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800dbf4:	bf00      	nop
 800dbf6:	370c      	adds	r7, #12
 800dbf8:	46bd      	mov	sp, r7
 800dbfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbfe:	4770      	bx	lr

0800dc00 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800dc00:	b480      	push	{r7}
 800dc02:	b085      	sub	sp, #20
 800dc04:	af00      	add	r7, sp, #0
 800dc06:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800dc0e:	2b01      	cmp	r3, #1
 800dc10:	d101      	bne.n	800dc16 <HAL_UARTEx_DisableFifoMode+0x16>
 800dc12:	2302      	movs	r3, #2
 800dc14:	e027      	b.n	800dc66 <HAL_UARTEx_DisableFifoMode+0x66>
 800dc16:	687b      	ldr	r3, [r7, #4]
 800dc18:	2201      	movs	r2, #1
 800dc1a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800dc1e:	687b      	ldr	r3, [r7, #4]
 800dc20:	2224      	movs	r2, #36	; 0x24
 800dc22:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	681b      	ldr	r3, [r3, #0]
 800dc2a:	681b      	ldr	r3, [r3, #0]
 800dc2c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800dc2e:	687b      	ldr	r3, [r7, #4]
 800dc30:	681b      	ldr	r3, [r3, #0]
 800dc32:	681a      	ldr	r2, [r3, #0]
 800dc34:	687b      	ldr	r3, [r7, #4]
 800dc36:	681b      	ldr	r3, [r3, #0]
 800dc38:	f022 0201 	bic.w	r2, r2, #1
 800dc3c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800dc3e:	68fb      	ldr	r3, [r7, #12]
 800dc40:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800dc44:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800dc46:	687b      	ldr	r3, [r7, #4]
 800dc48:	2200      	movs	r2, #0
 800dc4a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800dc4c:	687b      	ldr	r3, [r7, #4]
 800dc4e:	681b      	ldr	r3, [r3, #0]
 800dc50:	68fa      	ldr	r2, [r7, #12]
 800dc52:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800dc54:	687b      	ldr	r3, [r7, #4]
 800dc56:	2220      	movs	r2, #32
 800dc58:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	2200      	movs	r2, #0
 800dc60:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800dc64:	2300      	movs	r3, #0
}
 800dc66:	4618      	mov	r0, r3
 800dc68:	3714      	adds	r7, #20
 800dc6a:	46bd      	mov	sp, r7
 800dc6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc70:	4770      	bx	lr

0800dc72 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800dc72:	b580      	push	{r7, lr}
 800dc74:	b084      	sub	sp, #16
 800dc76:	af00      	add	r7, sp, #0
 800dc78:	6078      	str	r0, [r7, #4]
 800dc7a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800dc7c:	687b      	ldr	r3, [r7, #4]
 800dc7e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800dc82:	2b01      	cmp	r3, #1
 800dc84:	d101      	bne.n	800dc8a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800dc86:	2302      	movs	r3, #2
 800dc88:	e02d      	b.n	800dce6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800dc8a:	687b      	ldr	r3, [r7, #4]
 800dc8c:	2201      	movs	r2, #1
 800dc8e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800dc92:	687b      	ldr	r3, [r7, #4]
 800dc94:	2224      	movs	r2, #36	; 0x24
 800dc96:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	681b      	ldr	r3, [r3, #0]
 800dc9e:	681b      	ldr	r3, [r3, #0]
 800dca0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	681b      	ldr	r3, [r3, #0]
 800dca6:	681a      	ldr	r2, [r3, #0]
 800dca8:	687b      	ldr	r3, [r7, #4]
 800dcaa:	681b      	ldr	r3, [r3, #0]
 800dcac:	f022 0201 	bic.w	r2, r2, #1
 800dcb0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800dcb2:	687b      	ldr	r3, [r7, #4]
 800dcb4:	681b      	ldr	r3, [r3, #0]
 800dcb6:	689b      	ldr	r3, [r3, #8]
 800dcb8:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800dcbc:	687b      	ldr	r3, [r7, #4]
 800dcbe:	681b      	ldr	r3, [r3, #0]
 800dcc0:	683a      	ldr	r2, [r7, #0]
 800dcc2:	430a      	orrs	r2, r1
 800dcc4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800dcc6:	6878      	ldr	r0, [r7, #4]
 800dcc8:	f000 f850 	bl	800dd6c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	681b      	ldr	r3, [r3, #0]
 800dcd0:	68fa      	ldr	r2, [r7, #12]
 800dcd2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800dcd4:	687b      	ldr	r3, [r7, #4]
 800dcd6:	2220      	movs	r2, #32
 800dcd8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	2200      	movs	r2, #0
 800dce0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800dce4:	2300      	movs	r3, #0
}
 800dce6:	4618      	mov	r0, r3
 800dce8:	3710      	adds	r7, #16
 800dcea:	46bd      	mov	sp, r7
 800dcec:	bd80      	pop	{r7, pc}

0800dcee <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800dcee:	b580      	push	{r7, lr}
 800dcf0:	b084      	sub	sp, #16
 800dcf2:	af00      	add	r7, sp, #0
 800dcf4:	6078      	str	r0, [r7, #4]
 800dcf6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800dcf8:	687b      	ldr	r3, [r7, #4]
 800dcfa:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800dcfe:	2b01      	cmp	r3, #1
 800dd00:	d101      	bne.n	800dd06 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800dd02:	2302      	movs	r3, #2
 800dd04:	e02d      	b.n	800dd62 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800dd06:	687b      	ldr	r3, [r7, #4]
 800dd08:	2201      	movs	r2, #1
 800dd0a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800dd0e:	687b      	ldr	r3, [r7, #4]
 800dd10:	2224      	movs	r2, #36	; 0x24
 800dd12:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800dd16:	687b      	ldr	r3, [r7, #4]
 800dd18:	681b      	ldr	r3, [r3, #0]
 800dd1a:	681b      	ldr	r3, [r3, #0]
 800dd1c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800dd1e:	687b      	ldr	r3, [r7, #4]
 800dd20:	681b      	ldr	r3, [r3, #0]
 800dd22:	681a      	ldr	r2, [r3, #0]
 800dd24:	687b      	ldr	r3, [r7, #4]
 800dd26:	681b      	ldr	r3, [r3, #0]
 800dd28:	f022 0201 	bic.w	r2, r2, #1
 800dd2c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800dd2e:	687b      	ldr	r3, [r7, #4]
 800dd30:	681b      	ldr	r3, [r3, #0]
 800dd32:	689b      	ldr	r3, [r3, #8]
 800dd34:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	681b      	ldr	r3, [r3, #0]
 800dd3c:	683a      	ldr	r2, [r7, #0]
 800dd3e:	430a      	orrs	r2, r1
 800dd40:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800dd42:	6878      	ldr	r0, [r7, #4]
 800dd44:	f000 f812 	bl	800dd6c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800dd48:	687b      	ldr	r3, [r7, #4]
 800dd4a:	681b      	ldr	r3, [r3, #0]
 800dd4c:	68fa      	ldr	r2, [r7, #12]
 800dd4e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800dd50:	687b      	ldr	r3, [r7, #4]
 800dd52:	2220      	movs	r2, #32
 800dd54:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	2200      	movs	r2, #0
 800dd5c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800dd60:	2300      	movs	r3, #0
}
 800dd62:	4618      	mov	r0, r3
 800dd64:	3710      	adds	r7, #16
 800dd66:	46bd      	mov	sp, r7
 800dd68:	bd80      	pop	{r7, pc}
	...

0800dd6c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800dd6c:	b480      	push	{r7}
 800dd6e:	b085      	sub	sp, #20
 800dd70:	af00      	add	r7, sp, #0
 800dd72:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800dd78:	2b00      	cmp	r3, #0
 800dd7a:	d108      	bne.n	800dd8e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	2201      	movs	r2, #1
 800dd80:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	2201      	movs	r2, #1
 800dd88:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800dd8c:	e031      	b.n	800ddf2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800dd8e:	2310      	movs	r3, #16
 800dd90:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800dd92:	2310      	movs	r3, #16
 800dd94:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800dd96:	687b      	ldr	r3, [r7, #4]
 800dd98:	681b      	ldr	r3, [r3, #0]
 800dd9a:	689b      	ldr	r3, [r3, #8]
 800dd9c:	0e5b      	lsrs	r3, r3, #25
 800dd9e:	b2db      	uxtb	r3, r3
 800dda0:	f003 0307 	and.w	r3, r3, #7
 800dda4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800dda6:	687b      	ldr	r3, [r7, #4]
 800dda8:	681b      	ldr	r3, [r3, #0]
 800ddaa:	689b      	ldr	r3, [r3, #8]
 800ddac:	0f5b      	lsrs	r3, r3, #29
 800ddae:	b2db      	uxtb	r3, r3
 800ddb0:	f003 0307 	and.w	r3, r3, #7
 800ddb4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ddb6:	7bbb      	ldrb	r3, [r7, #14]
 800ddb8:	7b3a      	ldrb	r2, [r7, #12]
 800ddba:	4911      	ldr	r1, [pc, #68]	; (800de00 <UARTEx_SetNbDataToProcess+0x94>)
 800ddbc:	5c8a      	ldrb	r2, [r1, r2]
 800ddbe:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800ddc2:	7b3a      	ldrb	r2, [r7, #12]
 800ddc4:	490f      	ldr	r1, [pc, #60]	; (800de04 <UARTEx_SetNbDataToProcess+0x98>)
 800ddc6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ddc8:	fb93 f3f2 	sdiv	r3, r3, r2
 800ddcc:	b29a      	uxth	r2, r3
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ddd4:	7bfb      	ldrb	r3, [r7, #15]
 800ddd6:	7b7a      	ldrb	r2, [r7, #13]
 800ddd8:	4909      	ldr	r1, [pc, #36]	; (800de00 <UARTEx_SetNbDataToProcess+0x94>)
 800ddda:	5c8a      	ldrb	r2, [r1, r2]
 800dddc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800dde0:	7b7a      	ldrb	r2, [r7, #13]
 800dde2:	4908      	ldr	r1, [pc, #32]	; (800de04 <UARTEx_SetNbDataToProcess+0x98>)
 800dde4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800dde6:	fb93 f3f2 	sdiv	r3, r3, r2
 800ddea:	b29a      	uxth	r2, r3
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800ddf2:	bf00      	nop
 800ddf4:	3714      	adds	r7, #20
 800ddf6:	46bd      	mov	sp, r7
 800ddf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddfc:	4770      	bx	lr
 800ddfe:	bf00      	nop
 800de00:	08011478 	.word	0x08011478
 800de04:	08011480 	.word	0x08011480

0800de08 <__errno>:
 800de08:	4b01      	ldr	r3, [pc, #4]	; (800de10 <__errno+0x8>)
 800de0a:	6818      	ldr	r0, [r3, #0]
 800de0c:	4770      	bx	lr
 800de0e:	bf00      	nop
 800de10:	2400007c 	.word	0x2400007c

0800de14 <__libc_init_array>:
 800de14:	b570      	push	{r4, r5, r6, lr}
 800de16:	4d0d      	ldr	r5, [pc, #52]	; (800de4c <__libc_init_array+0x38>)
 800de18:	4c0d      	ldr	r4, [pc, #52]	; (800de50 <__libc_init_array+0x3c>)
 800de1a:	1b64      	subs	r4, r4, r5
 800de1c:	10a4      	asrs	r4, r4, #2
 800de1e:	2600      	movs	r6, #0
 800de20:	42a6      	cmp	r6, r4
 800de22:	d109      	bne.n	800de38 <__libc_init_array+0x24>
 800de24:	4d0b      	ldr	r5, [pc, #44]	; (800de54 <__libc_init_array+0x40>)
 800de26:	4c0c      	ldr	r4, [pc, #48]	; (800de58 <__libc_init_array+0x44>)
 800de28:	f003 fae8 	bl	80113fc <_init>
 800de2c:	1b64      	subs	r4, r4, r5
 800de2e:	10a4      	asrs	r4, r4, #2
 800de30:	2600      	movs	r6, #0
 800de32:	42a6      	cmp	r6, r4
 800de34:	d105      	bne.n	800de42 <__libc_init_array+0x2e>
 800de36:	bd70      	pop	{r4, r5, r6, pc}
 800de38:	f855 3b04 	ldr.w	r3, [r5], #4
 800de3c:	4798      	blx	r3
 800de3e:	3601      	adds	r6, #1
 800de40:	e7ee      	b.n	800de20 <__libc_init_array+0xc>
 800de42:	f855 3b04 	ldr.w	r3, [r5], #4
 800de46:	4798      	blx	r3
 800de48:	3601      	adds	r6, #1
 800de4a:	e7f2      	b.n	800de32 <__libc_init_array+0x1e>
 800de4c:	08013178 	.word	0x08013178
 800de50:	08013178 	.word	0x08013178
 800de54:	08013178 	.word	0x08013178
 800de58:	0801317c 	.word	0x0801317c

0800de5c <memset>:
 800de5c:	4402      	add	r2, r0
 800de5e:	4603      	mov	r3, r0
 800de60:	4293      	cmp	r3, r2
 800de62:	d100      	bne.n	800de66 <memset+0xa>
 800de64:	4770      	bx	lr
 800de66:	f803 1b01 	strb.w	r1, [r3], #1
 800de6a:	e7f9      	b.n	800de60 <memset+0x4>

0800de6c <sulp>:
 800de6c:	b570      	push	{r4, r5, r6, lr}
 800de6e:	4604      	mov	r4, r0
 800de70:	460d      	mov	r5, r1
 800de72:	4616      	mov	r6, r2
 800de74:	ec45 4b10 	vmov	d0, r4, r5
 800de78:	f001 fcd6 	bl	800f828 <__ulp>
 800de7c:	b17e      	cbz	r6, 800de9e <sulp+0x32>
 800de7e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800de82:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800de86:	2b00      	cmp	r3, #0
 800de88:	dd09      	ble.n	800de9e <sulp+0x32>
 800de8a:	051b      	lsls	r3, r3, #20
 800de8c:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 800de90:	2000      	movs	r0, #0
 800de92:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 800de96:	ec41 0b17 	vmov	d7, r0, r1
 800de9a:	ee20 0b07 	vmul.f64	d0, d0, d7
 800de9e:	bd70      	pop	{r4, r5, r6, pc}

0800dea0 <_strtod_l>:
 800dea0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dea4:	ed2d 8b0e 	vpush	{d8-d14}
 800dea8:	b097      	sub	sp, #92	; 0x5c
 800deaa:	461f      	mov	r7, r3
 800deac:	2300      	movs	r3, #0
 800deae:	9312      	str	r3, [sp, #72]	; 0x48
 800deb0:	4ba1      	ldr	r3, [pc, #644]	; (800e138 <_strtod_l+0x298>)
 800deb2:	920d      	str	r2, [sp, #52]	; 0x34
 800deb4:	681b      	ldr	r3, [r3, #0]
 800deb6:	9307      	str	r3, [sp, #28]
 800deb8:	4604      	mov	r4, r0
 800deba:	4618      	mov	r0, r3
 800debc:	468b      	mov	fp, r1
 800debe:	f7f2 fa0f 	bl	80002e0 <strlen>
 800dec2:	f04f 0800 	mov.w	r8, #0
 800dec6:	4605      	mov	r5, r0
 800dec8:	f04f 0900 	mov.w	r9, #0
 800decc:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 800ded0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800ded2:	7813      	ldrb	r3, [r2, #0]
 800ded4:	2b2b      	cmp	r3, #43	; 0x2b
 800ded6:	d04d      	beq.n	800df74 <_strtod_l+0xd4>
 800ded8:	d83a      	bhi.n	800df50 <_strtod_l+0xb0>
 800deda:	2b0d      	cmp	r3, #13
 800dedc:	d833      	bhi.n	800df46 <_strtod_l+0xa6>
 800dede:	2b08      	cmp	r3, #8
 800dee0:	d833      	bhi.n	800df4a <_strtod_l+0xaa>
 800dee2:	2b00      	cmp	r3, #0
 800dee4:	d03d      	beq.n	800df62 <_strtod_l+0xc2>
 800dee6:	2300      	movs	r3, #0
 800dee8:	9308      	str	r3, [sp, #32]
 800deea:	9e11      	ldr	r6, [sp, #68]	; 0x44
 800deec:	7833      	ldrb	r3, [r6, #0]
 800deee:	2b30      	cmp	r3, #48	; 0x30
 800def0:	f040 80b0 	bne.w	800e054 <_strtod_l+0x1b4>
 800def4:	7873      	ldrb	r3, [r6, #1]
 800def6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800defa:	2b58      	cmp	r3, #88	; 0x58
 800defc:	d167      	bne.n	800dfce <_strtod_l+0x12e>
 800defe:	9b08      	ldr	r3, [sp, #32]
 800df00:	9301      	str	r3, [sp, #4]
 800df02:	ab12      	add	r3, sp, #72	; 0x48
 800df04:	9702      	str	r7, [sp, #8]
 800df06:	9300      	str	r3, [sp, #0]
 800df08:	4a8c      	ldr	r2, [pc, #560]	; (800e13c <_strtod_l+0x29c>)
 800df0a:	ab13      	add	r3, sp, #76	; 0x4c
 800df0c:	a911      	add	r1, sp, #68	; 0x44
 800df0e:	4620      	mov	r0, r4
 800df10:	f000 fdf0 	bl	800eaf4 <__gethex>
 800df14:	f010 0507 	ands.w	r5, r0, #7
 800df18:	4607      	mov	r7, r0
 800df1a:	d005      	beq.n	800df28 <_strtod_l+0x88>
 800df1c:	2d06      	cmp	r5, #6
 800df1e:	d12b      	bne.n	800df78 <_strtod_l+0xd8>
 800df20:	3601      	adds	r6, #1
 800df22:	2300      	movs	r3, #0
 800df24:	9611      	str	r6, [sp, #68]	; 0x44
 800df26:	9308      	str	r3, [sp, #32]
 800df28:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800df2a:	2b00      	cmp	r3, #0
 800df2c:	f040 854e 	bne.w	800e9cc <_strtod_l+0xb2c>
 800df30:	9b08      	ldr	r3, [sp, #32]
 800df32:	b1e3      	cbz	r3, 800df6e <_strtod_l+0xce>
 800df34:	ec49 8b17 	vmov	d7, r8, r9
 800df38:	eeb1 0b47 	vneg.f64	d0, d7
 800df3c:	b017      	add	sp, #92	; 0x5c
 800df3e:	ecbd 8b0e 	vpop	{d8-d14}
 800df42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df46:	2b20      	cmp	r3, #32
 800df48:	d1cd      	bne.n	800dee6 <_strtod_l+0x46>
 800df4a:	3201      	adds	r2, #1
 800df4c:	9211      	str	r2, [sp, #68]	; 0x44
 800df4e:	e7bf      	b.n	800ded0 <_strtod_l+0x30>
 800df50:	2b2d      	cmp	r3, #45	; 0x2d
 800df52:	d1c8      	bne.n	800dee6 <_strtod_l+0x46>
 800df54:	2301      	movs	r3, #1
 800df56:	9308      	str	r3, [sp, #32]
 800df58:	1c53      	adds	r3, r2, #1
 800df5a:	9311      	str	r3, [sp, #68]	; 0x44
 800df5c:	7853      	ldrb	r3, [r2, #1]
 800df5e:	2b00      	cmp	r3, #0
 800df60:	d1c3      	bne.n	800deea <_strtod_l+0x4a>
 800df62:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800df64:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 800df68:	2b00      	cmp	r3, #0
 800df6a:	f040 852d 	bne.w	800e9c8 <_strtod_l+0xb28>
 800df6e:	ec49 8b10 	vmov	d0, r8, r9
 800df72:	e7e3      	b.n	800df3c <_strtod_l+0x9c>
 800df74:	2300      	movs	r3, #0
 800df76:	e7ee      	b.n	800df56 <_strtod_l+0xb6>
 800df78:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800df7a:	b13a      	cbz	r2, 800df8c <_strtod_l+0xec>
 800df7c:	2135      	movs	r1, #53	; 0x35
 800df7e:	a814      	add	r0, sp, #80	; 0x50
 800df80:	f001 fd5a 	bl	800fa38 <__copybits>
 800df84:	9912      	ldr	r1, [sp, #72]	; 0x48
 800df86:	4620      	mov	r0, r4
 800df88:	f001 f91c 	bl	800f1c4 <_Bfree>
 800df8c:	3d01      	subs	r5, #1
 800df8e:	2d04      	cmp	r5, #4
 800df90:	d806      	bhi.n	800dfa0 <_strtod_l+0x100>
 800df92:	e8df f005 	tbb	[pc, r5]
 800df96:	030a      	.short	0x030a
 800df98:	1714      	.short	0x1714
 800df9a:	0a          	.byte	0x0a
 800df9b:	00          	.byte	0x00
 800df9c:	e9dd 8914 	ldrd	r8, r9, [sp, #80]	; 0x50
 800dfa0:	073f      	lsls	r7, r7, #28
 800dfa2:	d5c1      	bpl.n	800df28 <_strtod_l+0x88>
 800dfa4:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 800dfa8:	e7be      	b.n	800df28 <_strtod_l+0x88>
 800dfaa:	e9dd 8314 	ldrd	r8, r3, [sp, #80]	; 0x50
 800dfae:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800dfb0:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800dfb4:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800dfb8:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800dfbc:	e7f0      	b.n	800dfa0 <_strtod_l+0x100>
 800dfbe:	f8df 9180 	ldr.w	r9, [pc, #384]	; 800e140 <_strtod_l+0x2a0>
 800dfc2:	e7ed      	b.n	800dfa0 <_strtod_l+0x100>
 800dfc4:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800dfc8:	f04f 38ff 	mov.w	r8, #4294967295
 800dfcc:	e7e8      	b.n	800dfa0 <_strtod_l+0x100>
 800dfce:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800dfd0:	1c5a      	adds	r2, r3, #1
 800dfd2:	9211      	str	r2, [sp, #68]	; 0x44
 800dfd4:	785b      	ldrb	r3, [r3, #1]
 800dfd6:	2b30      	cmp	r3, #48	; 0x30
 800dfd8:	d0f9      	beq.n	800dfce <_strtod_l+0x12e>
 800dfda:	2b00      	cmp	r3, #0
 800dfdc:	d0a4      	beq.n	800df28 <_strtod_l+0x88>
 800dfde:	2301      	movs	r3, #1
 800dfe0:	f04f 0a00 	mov.w	sl, #0
 800dfe4:	9304      	str	r3, [sp, #16]
 800dfe6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800dfe8:	930a      	str	r3, [sp, #40]	; 0x28
 800dfea:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800dfee:	f8cd a018 	str.w	sl, [sp, #24]
 800dff2:	220a      	movs	r2, #10
 800dff4:	9811      	ldr	r0, [sp, #68]	; 0x44
 800dff6:	7807      	ldrb	r7, [r0, #0]
 800dff8:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 800dffc:	b2d9      	uxtb	r1, r3
 800dffe:	2909      	cmp	r1, #9
 800e000:	d92a      	bls.n	800e058 <_strtod_l+0x1b8>
 800e002:	9907      	ldr	r1, [sp, #28]
 800e004:	462a      	mov	r2, r5
 800e006:	f001 fe1f 	bl	800fc48 <strncmp>
 800e00a:	2800      	cmp	r0, #0
 800e00c:	d033      	beq.n	800e076 <_strtod_l+0x1d6>
 800e00e:	2000      	movs	r0, #0
 800e010:	9b06      	ldr	r3, [sp, #24]
 800e012:	463a      	mov	r2, r7
 800e014:	4601      	mov	r1, r0
 800e016:	4607      	mov	r7, r0
 800e018:	2a65      	cmp	r2, #101	; 0x65
 800e01a:	d001      	beq.n	800e020 <_strtod_l+0x180>
 800e01c:	2a45      	cmp	r2, #69	; 0x45
 800e01e:	d117      	bne.n	800e050 <_strtod_l+0x1b0>
 800e020:	b91b      	cbnz	r3, 800e02a <_strtod_l+0x18a>
 800e022:	9b04      	ldr	r3, [sp, #16]
 800e024:	4303      	orrs	r3, r0
 800e026:	d09c      	beq.n	800df62 <_strtod_l+0xc2>
 800e028:	2300      	movs	r3, #0
 800e02a:	f8dd b044 	ldr.w	fp, [sp, #68]	; 0x44
 800e02e:	f10b 0201 	add.w	r2, fp, #1
 800e032:	9211      	str	r2, [sp, #68]	; 0x44
 800e034:	f89b 2001 	ldrb.w	r2, [fp, #1]
 800e038:	2a2b      	cmp	r2, #43	; 0x2b
 800e03a:	d071      	beq.n	800e120 <_strtod_l+0x280>
 800e03c:	2a2d      	cmp	r2, #45	; 0x2d
 800e03e:	d077      	beq.n	800e130 <_strtod_l+0x290>
 800e040:	f04f 0e00 	mov.w	lr, #0
 800e044:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 800e048:	2d09      	cmp	r5, #9
 800e04a:	d97f      	bls.n	800e14c <_strtod_l+0x2ac>
 800e04c:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 800e050:	2500      	movs	r5, #0
 800e052:	e09b      	b.n	800e18c <_strtod_l+0x2ec>
 800e054:	2300      	movs	r3, #0
 800e056:	e7c3      	b.n	800dfe0 <_strtod_l+0x140>
 800e058:	9906      	ldr	r1, [sp, #24]
 800e05a:	2908      	cmp	r1, #8
 800e05c:	bfdd      	ittte	le
 800e05e:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800e060:	fb02 3301 	mlale	r3, r2, r1, r3
 800e064:	9309      	strle	r3, [sp, #36]	; 0x24
 800e066:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800e06a:	9b06      	ldr	r3, [sp, #24]
 800e06c:	3001      	adds	r0, #1
 800e06e:	3301      	adds	r3, #1
 800e070:	9306      	str	r3, [sp, #24]
 800e072:	9011      	str	r0, [sp, #68]	; 0x44
 800e074:	e7be      	b.n	800dff4 <_strtod_l+0x154>
 800e076:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e078:	195a      	adds	r2, r3, r5
 800e07a:	9211      	str	r2, [sp, #68]	; 0x44
 800e07c:	5d5a      	ldrb	r2, [r3, r5]
 800e07e:	9b06      	ldr	r3, [sp, #24]
 800e080:	b3a3      	cbz	r3, 800e0ec <_strtod_l+0x24c>
 800e082:	4607      	mov	r7, r0
 800e084:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800e088:	2909      	cmp	r1, #9
 800e08a:	d912      	bls.n	800e0b2 <_strtod_l+0x212>
 800e08c:	2101      	movs	r1, #1
 800e08e:	e7c3      	b.n	800e018 <_strtod_l+0x178>
 800e090:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e092:	1c5a      	adds	r2, r3, #1
 800e094:	9211      	str	r2, [sp, #68]	; 0x44
 800e096:	785a      	ldrb	r2, [r3, #1]
 800e098:	3001      	adds	r0, #1
 800e09a:	2a30      	cmp	r2, #48	; 0x30
 800e09c:	d0f8      	beq.n	800e090 <_strtod_l+0x1f0>
 800e09e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800e0a2:	2b08      	cmp	r3, #8
 800e0a4:	f200 8497 	bhi.w	800e9d6 <_strtod_l+0xb36>
 800e0a8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e0aa:	930a      	str	r3, [sp, #40]	; 0x28
 800e0ac:	4607      	mov	r7, r0
 800e0ae:	2000      	movs	r0, #0
 800e0b0:	4603      	mov	r3, r0
 800e0b2:	3a30      	subs	r2, #48	; 0x30
 800e0b4:	f100 0101 	add.w	r1, r0, #1
 800e0b8:	d012      	beq.n	800e0e0 <_strtod_l+0x240>
 800e0ba:	440f      	add	r7, r1
 800e0bc:	eb00 0c03 	add.w	ip, r0, r3
 800e0c0:	4619      	mov	r1, r3
 800e0c2:	250a      	movs	r5, #10
 800e0c4:	4561      	cmp	r1, ip
 800e0c6:	d113      	bne.n	800e0f0 <_strtod_l+0x250>
 800e0c8:	1819      	adds	r1, r3, r0
 800e0ca:	2908      	cmp	r1, #8
 800e0cc:	f103 0301 	add.w	r3, r3, #1
 800e0d0:	4403      	add	r3, r0
 800e0d2:	dc1c      	bgt.n	800e10e <_strtod_l+0x26e>
 800e0d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e0d6:	210a      	movs	r1, #10
 800e0d8:	fb01 2200 	mla	r2, r1, r0, r2
 800e0dc:	9209      	str	r2, [sp, #36]	; 0x24
 800e0de:	2100      	movs	r1, #0
 800e0e0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800e0e2:	1c50      	adds	r0, r2, #1
 800e0e4:	9011      	str	r0, [sp, #68]	; 0x44
 800e0e6:	7852      	ldrb	r2, [r2, #1]
 800e0e8:	4608      	mov	r0, r1
 800e0ea:	e7cb      	b.n	800e084 <_strtod_l+0x1e4>
 800e0ec:	9806      	ldr	r0, [sp, #24]
 800e0ee:	e7d4      	b.n	800e09a <_strtod_l+0x1fa>
 800e0f0:	2908      	cmp	r1, #8
 800e0f2:	dc04      	bgt.n	800e0fe <_strtod_l+0x25e>
 800e0f4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800e0f6:	436e      	muls	r6, r5
 800e0f8:	9609      	str	r6, [sp, #36]	; 0x24
 800e0fa:	3101      	adds	r1, #1
 800e0fc:	e7e2      	b.n	800e0c4 <_strtod_l+0x224>
 800e0fe:	f101 0e01 	add.w	lr, r1, #1
 800e102:	f1be 0f10 	cmp.w	lr, #16
 800e106:	bfd8      	it	le
 800e108:	fb05 fa0a 	mulle.w	sl, r5, sl
 800e10c:	e7f5      	b.n	800e0fa <_strtod_l+0x25a>
 800e10e:	2b10      	cmp	r3, #16
 800e110:	bfdc      	itt	le
 800e112:	210a      	movle	r1, #10
 800e114:	fb01 2a0a 	mlale	sl, r1, sl, r2
 800e118:	e7e1      	b.n	800e0de <_strtod_l+0x23e>
 800e11a:	2700      	movs	r7, #0
 800e11c:	2101      	movs	r1, #1
 800e11e:	e780      	b.n	800e022 <_strtod_l+0x182>
 800e120:	f04f 0e00 	mov.w	lr, #0
 800e124:	f10b 0202 	add.w	r2, fp, #2
 800e128:	9211      	str	r2, [sp, #68]	; 0x44
 800e12a:	f89b 2002 	ldrb.w	r2, [fp, #2]
 800e12e:	e789      	b.n	800e044 <_strtod_l+0x1a4>
 800e130:	f04f 0e01 	mov.w	lr, #1
 800e134:	e7f6      	b.n	800e124 <_strtod_l+0x284>
 800e136:	bf00      	nop
 800e138:	08011560 	.word	0x08011560
 800e13c:	08011498 	.word	0x08011498
 800e140:	7ff00000 	.word	0x7ff00000
 800e144:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800e146:	1c55      	adds	r5, r2, #1
 800e148:	9511      	str	r5, [sp, #68]	; 0x44
 800e14a:	7852      	ldrb	r2, [r2, #1]
 800e14c:	2a30      	cmp	r2, #48	; 0x30
 800e14e:	d0f9      	beq.n	800e144 <_strtod_l+0x2a4>
 800e150:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 800e154:	2d08      	cmp	r5, #8
 800e156:	f63f af7b 	bhi.w	800e050 <_strtod_l+0x1b0>
 800e15a:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 800e15e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800e160:	9207      	str	r2, [sp, #28]
 800e162:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800e164:	1c55      	adds	r5, r2, #1
 800e166:	9511      	str	r5, [sp, #68]	; 0x44
 800e168:	7852      	ldrb	r2, [r2, #1]
 800e16a:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800e16e:	2e09      	cmp	r6, #9
 800e170:	d937      	bls.n	800e1e2 <_strtod_l+0x342>
 800e172:	9e07      	ldr	r6, [sp, #28]
 800e174:	1bad      	subs	r5, r5, r6
 800e176:	2d08      	cmp	r5, #8
 800e178:	f644 651f 	movw	r5, #19999	; 0x4e1f
 800e17c:	dc02      	bgt.n	800e184 <_strtod_l+0x2e4>
 800e17e:	4565      	cmp	r5, ip
 800e180:	bfa8      	it	ge
 800e182:	4665      	movge	r5, ip
 800e184:	f1be 0f00 	cmp.w	lr, #0
 800e188:	d000      	beq.n	800e18c <_strtod_l+0x2ec>
 800e18a:	426d      	negs	r5, r5
 800e18c:	2b00      	cmp	r3, #0
 800e18e:	d14d      	bne.n	800e22c <_strtod_l+0x38c>
 800e190:	9b04      	ldr	r3, [sp, #16]
 800e192:	4303      	orrs	r3, r0
 800e194:	f47f aec8 	bne.w	800df28 <_strtod_l+0x88>
 800e198:	2900      	cmp	r1, #0
 800e19a:	f47f aee2 	bne.w	800df62 <_strtod_l+0xc2>
 800e19e:	2a69      	cmp	r2, #105	; 0x69
 800e1a0:	d027      	beq.n	800e1f2 <_strtod_l+0x352>
 800e1a2:	dc24      	bgt.n	800e1ee <_strtod_l+0x34e>
 800e1a4:	2a49      	cmp	r2, #73	; 0x49
 800e1a6:	d024      	beq.n	800e1f2 <_strtod_l+0x352>
 800e1a8:	2a4e      	cmp	r2, #78	; 0x4e
 800e1aa:	f47f aeda 	bne.w	800df62 <_strtod_l+0xc2>
 800e1ae:	4996      	ldr	r1, [pc, #600]	; (800e408 <_strtod_l+0x568>)
 800e1b0:	a811      	add	r0, sp, #68	; 0x44
 800e1b2:	f000 fef7 	bl	800efa4 <__match>
 800e1b6:	2800      	cmp	r0, #0
 800e1b8:	f43f aed3 	beq.w	800df62 <_strtod_l+0xc2>
 800e1bc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e1be:	781b      	ldrb	r3, [r3, #0]
 800e1c0:	2b28      	cmp	r3, #40	; 0x28
 800e1c2:	d12d      	bne.n	800e220 <_strtod_l+0x380>
 800e1c4:	4991      	ldr	r1, [pc, #580]	; (800e40c <_strtod_l+0x56c>)
 800e1c6:	aa14      	add	r2, sp, #80	; 0x50
 800e1c8:	a811      	add	r0, sp, #68	; 0x44
 800e1ca:	f000 feff 	bl	800efcc <__hexnan>
 800e1ce:	2805      	cmp	r0, #5
 800e1d0:	d126      	bne.n	800e220 <_strtod_l+0x380>
 800e1d2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e1d4:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800e1d8:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800e1dc:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800e1e0:	e6a2      	b.n	800df28 <_strtod_l+0x88>
 800e1e2:	250a      	movs	r5, #10
 800e1e4:	fb05 250c 	mla	r5, r5, ip, r2
 800e1e8:	f1a5 0c30 	sub.w	ip, r5, #48	; 0x30
 800e1ec:	e7b9      	b.n	800e162 <_strtod_l+0x2c2>
 800e1ee:	2a6e      	cmp	r2, #110	; 0x6e
 800e1f0:	e7db      	b.n	800e1aa <_strtod_l+0x30a>
 800e1f2:	4987      	ldr	r1, [pc, #540]	; (800e410 <_strtod_l+0x570>)
 800e1f4:	a811      	add	r0, sp, #68	; 0x44
 800e1f6:	f000 fed5 	bl	800efa4 <__match>
 800e1fa:	2800      	cmp	r0, #0
 800e1fc:	f43f aeb1 	beq.w	800df62 <_strtod_l+0xc2>
 800e200:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e202:	4984      	ldr	r1, [pc, #528]	; (800e414 <_strtod_l+0x574>)
 800e204:	3b01      	subs	r3, #1
 800e206:	a811      	add	r0, sp, #68	; 0x44
 800e208:	9311      	str	r3, [sp, #68]	; 0x44
 800e20a:	f000 fecb 	bl	800efa4 <__match>
 800e20e:	b910      	cbnz	r0, 800e216 <_strtod_l+0x376>
 800e210:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e212:	3301      	adds	r3, #1
 800e214:	9311      	str	r3, [sp, #68]	; 0x44
 800e216:	f8df 9210 	ldr.w	r9, [pc, #528]	; 800e428 <_strtod_l+0x588>
 800e21a:	f04f 0800 	mov.w	r8, #0
 800e21e:	e683      	b.n	800df28 <_strtod_l+0x88>
 800e220:	487d      	ldr	r0, [pc, #500]	; (800e418 <_strtod_l+0x578>)
 800e222:	f001 fcf9 	bl	800fc18 <nan>
 800e226:	ec59 8b10 	vmov	r8, r9, d0
 800e22a:	e67d      	b.n	800df28 <_strtod_l+0x88>
 800e22c:	1bea      	subs	r2, r5, r7
 800e22e:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
 800e232:	9207      	str	r2, [sp, #28]
 800e234:	9a06      	ldr	r2, [sp, #24]
 800e236:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800e23a:	2a00      	cmp	r2, #0
 800e23c:	bf08      	it	eq
 800e23e:	461a      	moveq	r2, r3
 800e240:	2b10      	cmp	r3, #16
 800e242:	9206      	str	r2, [sp, #24]
 800e244:	461a      	mov	r2, r3
 800e246:	bfa8      	it	ge
 800e248:	2210      	movge	r2, #16
 800e24a:	2b09      	cmp	r3, #9
 800e24c:	ec59 8b17 	vmov	r8, r9, d7
 800e250:	dd0c      	ble.n	800e26c <_strtod_l+0x3cc>
 800e252:	4972      	ldr	r1, [pc, #456]	; (800e41c <_strtod_l+0x57c>)
 800e254:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800e258:	ed11 5b12 	vldr	d5, [r1, #-72]	; 0xffffffb8
 800e25c:	ee06 aa90 	vmov	s13, sl
 800e260:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 800e264:	eea7 6b05 	vfma.f64	d6, d7, d5
 800e268:	ec59 8b16 	vmov	r8, r9, d6
 800e26c:	2b0f      	cmp	r3, #15
 800e26e:	dc36      	bgt.n	800e2de <_strtod_l+0x43e>
 800e270:	9907      	ldr	r1, [sp, #28]
 800e272:	2900      	cmp	r1, #0
 800e274:	f43f ae58 	beq.w	800df28 <_strtod_l+0x88>
 800e278:	dd23      	ble.n	800e2c2 <_strtod_l+0x422>
 800e27a:	2916      	cmp	r1, #22
 800e27c:	dc0b      	bgt.n	800e296 <_strtod_l+0x3f6>
 800e27e:	4b67      	ldr	r3, [pc, #412]	; (800e41c <_strtod_l+0x57c>)
 800e280:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800e284:	ed93 7b00 	vldr	d7, [r3]
 800e288:	ec49 8b16 	vmov	d6, r8, r9
 800e28c:	ee27 7b06 	vmul.f64	d7, d7, d6
 800e290:	ec59 8b17 	vmov	r8, r9, d7
 800e294:	e648      	b.n	800df28 <_strtod_l+0x88>
 800e296:	9807      	ldr	r0, [sp, #28]
 800e298:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 800e29c:	4281      	cmp	r1, r0
 800e29e:	db1e      	blt.n	800e2de <_strtod_l+0x43e>
 800e2a0:	4a5e      	ldr	r2, [pc, #376]	; (800e41c <_strtod_l+0x57c>)
 800e2a2:	f1c3 030f 	rsb	r3, r3, #15
 800e2a6:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800e2aa:	ed91 7b00 	vldr	d7, [r1]
 800e2ae:	ec49 8b16 	vmov	d6, r8, r9
 800e2b2:	1ac3      	subs	r3, r0, r3
 800e2b4:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800e2b8:	ee27 7b06 	vmul.f64	d7, d7, d6
 800e2bc:	ed92 6b00 	vldr	d6, [r2]
 800e2c0:	e7e4      	b.n	800e28c <_strtod_l+0x3ec>
 800e2c2:	9907      	ldr	r1, [sp, #28]
 800e2c4:	3116      	adds	r1, #22
 800e2c6:	db0a      	blt.n	800e2de <_strtod_l+0x43e>
 800e2c8:	4b54      	ldr	r3, [pc, #336]	; (800e41c <_strtod_l+0x57c>)
 800e2ca:	1b7d      	subs	r5, r7, r5
 800e2cc:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800e2d0:	ed95 7b00 	vldr	d7, [r5]
 800e2d4:	ec49 8b16 	vmov	d6, r8, r9
 800e2d8:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800e2dc:	e7d8      	b.n	800e290 <_strtod_l+0x3f0>
 800e2de:	9907      	ldr	r1, [sp, #28]
 800e2e0:	1a9a      	subs	r2, r3, r2
 800e2e2:	440a      	add	r2, r1
 800e2e4:	2a00      	cmp	r2, #0
 800e2e6:	dd6f      	ble.n	800e3c8 <_strtod_l+0x528>
 800e2e8:	f012 000f 	ands.w	r0, r2, #15
 800e2ec:	d00a      	beq.n	800e304 <_strtod_l+0x464>
 800e2ee:	494b      	ldr	r1, [pc, #300]	; (800e41c <_strtod_l+0x57c>)
 800e2f0:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800e2f4:	ed91 7b00 	vldr	d7, [r1]
 800e2f8:	ec49 8b16 	vmov	d6, r8, r9
 800e2fc:	ee27 7b06 	vmul.f64	d7, d7, d6
 800e300:	ec59 8b17 	vmov	r8, r9, d7
 800e304:	f032 020f 	bics.w	r2, r2, #15
 800e308:	d04f      	beq.n	800e3aa <_strtod_l+0x50a>
 800e30a:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 800e30e:	dd22      	ble.n	800e356 <_strtod_l+0x4b6>
 800e310:	2500      	movs	r5, #0
 800e312:	462e      	mov	r6, r5
 800e314:	9506      	str	r5, [sp, #24]
 800e316:	462f      	mov	r7, r5
 800e318:	2322      	movs	r3, #34	; 0x22
 800e31a:	f8df 910c 	ldr.w	r9, [pc, #268]	; 800e428 <_strtod_l+0x588>
 800e31e:	6023      	str	r3, [r4, #0]
 800e320:	f04f 0800 	mov.w	r8, #0
 800e324:	9b06      	ldr	r3, [sp, #24]
 800e326:	2b00      	cmp	r3, #0
 800e328:	f43f adfe 	beq.w	800df28 <_strtod_l+0x88>
 800e32c:	9912      	ldr	r1, [sp, #72]	; 0x48
 800e32e:	4620      	mov	r0, r4
 800e330:	f000 ff48 	bl	800f1c4 <_Bfree>
 800e334:	4639      	mov	r1, r7
 800e336:	4620      	mov	r0, r4
 800e338:	f000 ff44 	bl	800f1c4 <_Bfree>
 800e33c:	4631      	mov	r1, r6
 800e33e:	4620      	mov	r0, r4
 800e340:	f000 ff40 	bl	800f1c4 <_Bfree>
 800e344:	9906      	ldr	r1, [sp, #24]
 800e346:	4620      	mov	r0, r4
 800e348:	f000 ff3c 	bl	800f1c4 <_Bfree>
 800e34c:	4629      	mov	r1, r5
 800e34e:	4620      	mov	r0, r4
 800e350:	f000 ff38 	bl	800f1c4 <_Bfree>
 800e354:	e5e8      	b.n	800df28 <_strtod_l+0x88>
 800e356:	2000      	movs	r0, #0
 800e358:	ec49 8b17 	vmov	d7, r8, r9
 800e35c:	f8df c0c0 	ldr.w	ip, [pc, #192]	; 800e420 <_strtod_l+0x580>
 800e360:	1112      	asrs	r2, r2, #4
 800e362:	4601      	mov	r1, r0
 800e364:	2a01      	cmp	r2, #1
 800e366:	dc23      	bgt.n	800e3b0 <_strtod_l+0x510>
 800e368:	b108      	cbz	r0, 800e36e <_strtod_l+0x4ce>
 800e36a:	ec59 8b17 	vmov	r8, r9, d7
 800e36e:	4a2c      	ldr	r2, [pc, #176]	; (800e420 <_strtod_l+0x580>)
 800e370:	482c      	ldr	r0, [pc, #176]	; (800e424 <_strtod_l+0x584>)
 800e372:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800e376:	ed92 7b00 	vldr	d7, [r2]
 800e37a:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800e37e:	ec49 8b16 	vmov	d6, r8, r9
 800e382:	4a29      	ldr	r2, [pc, #164]	; (800e428 <_strtod_l+0x588>)
 800e384:	ee27 7b06 	vmul.f64	d7, d7, d6
 800e388:	ee17 1a90 	vmov	r1, s15
 800e38c:	400a      	ands	r2, r1
 800e38e:	4282      	cmp	r2, r0
 800e390:	ec59 8b17 	vmov	r8, r9, d7
 800e394:	d8bc      	bhi.n	800e310 <_strtod_l+0x470>
 800e396:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 800e39a:	4282      	cmp	r2, r0
 800e39c:	bf86      	itte	hi
 800e39e:	f8df 908c 	ldrhi.w	r9, [pc, #140]	; 800e42c <_strtod_l+0x58c>
 800e3a2:	f04f 38ff 	movhi.w	r8, #4294967295
 800e3a6:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 800e3aa:	2200      	movs	r2, #0
 800e3ac:	9204      	str	r2, [sp, #16]
 800e3ae:	e078      	b.n	800e4a2 <_strtod_l+0x602>
 800e3b0:	07d6      	lsls	r6, r2, #31
 800e3b2:	d504      	bpl.n	800e3be <_strtod_l+0x51e>
 800e3b4:	ed9c 6b00 	vldr	d6, [ip]
 800e3b8:	2001      	movs	r0, #1
 800e3ba:	ee27 7b06 	vmul.f64	d7, d7, d6
 800e3be:	3101      	adds	r1, #1
 800e3c0:	1052      	asrs	r2, r2, #1
 800e3c2:	f10c 0c08 	add.w	ip, ip, #8
 800e3c6:	e7cd      	b.n	800e364 <_strtod_l+0x4c4>
 800e3c8:	d0ef      	beq.n	800e3aa <_strtod_l+0x50a>
 800e3ca:	4252      	negs	r2, r2
 800e3cc:	f012 000f 	ands.w	r0, r2, #15
 800e3d0:	d00a      	beq.n	800e3e8 <_strtod_l+0x548>
 800e3d2:	4912      	ldr	r1, [pc, #72]	; (800e41c <_strtod_l+0x57c>)
 800e3d4:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800e3d8:	ed91 7b00 	vldr	d7, [r1]
 800e3dc:	ec49 8b16 	vmov	d6, r8, r9
 800e3e0:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800e3e4:	ec59 8b17 	vmov	r8, r9, d7
 800e3e8:	1112      	asrs	r2, r2, #4
 800e3ea:	d0de      	beq.n	800e3aa <_strtod_l+0x50a>
 800e3ec:	2a1f      	cmp	r2, #31
 800e3ee:	dd1f      	ble.n	800e430 <_strtod_l+0x590>
 800e3f0:	2500      	movs	r5, #0
 800e3f2:	462e      	mov	r6, r5
 800e3f4:	9506      	str	r5, [sp, #24]
 800e3f6:	462f      	mov	r7, r5
 800e3f8:	2322      	movs	r3, #34	; 0x22
 800e3fa:	f04f 0800 	mov.w	r8, #0
 800e3fe:	f04f 0900 	mov.w	r9, #0
 800e402:	6023      	str	r3, [r4, #0]
 800e404:	e78e      	b.n	800e324 <_strtod_l+0x484>
 800e406:	bf00      	nop
 800e408:	08011495 	.word	0x08011495
 800e40c:	080114ac 	.word	0x080114ac
 800e410:	0801148c 	.word	0x0801148c
 800e414:	0801148f 	.word	0x0801148f
 800e418:	0801171f 	.word	0x0801171f
 800e41c:	08011610 	.word	0x08011610
 800e420:	080115e8 	.word	0x080115e8
 800e424:	7ca00000 	.word	0x7ca00000
 800e428:	7ff00000 	.word	0x7ff00000
 800e42c:	7fefffff 	.word	0x7fefffff
 800e430:	f012 0110 	ands.w	r1, r2, #16
 800e434:	bf18      	it	ne
 800e436:	216a      	movne	r1, #106	; 0x6a
 800e438:	9104      	str	r1, [sp, #16]
 800e43a:	ec49 8b17 	vmov	d7, r8, r9
 800e43e:	49be      	ldr	r1, [pc, #760]	; (800e738 <_strtod_l+0x898>)
 800e440:	2000      	movs	r0, #0
 800e442:	07d6      	lsls	r6, r2, #31
 800e444:	d504      	bpl.n	800e450 <_strtod_l+0x5b0>
 800e446:	ed91 6b00 	vldr	d6, [r1]
 800e44a:	2001      	movs	r0, #1
 800e44c:	ee27 7b06 	vmul.f64	d7, d7, d6
 800e450:	1052      	asrs	r2, r2, #1
 800e452:	f101 0108 	add.w	r1, r1, #8
 800e456:	d1f4      	bne.n	800e442 <_strtod_l+0x5a2>
 800e458:	b108      	cbz	r0, 800e45e <_strtod_l+0x5be>
 800e45a:	ec59 8b17 	vmov	r8, r9, d7
 800e45e:	9a04      	ldr	r2, [sp, #16]
 800e460:	b1c2      	cbz	r2, 800e494 <_strtod_l+0x5f4>
 800e462:	f3c9 510a 	ubfx	r1, r9, #20, #11
 800e466:	f1c1 026b 	rsb	r2, r1, #107	; 0x6b
 800e46a:	2a00      	cmp	r2, #0
 800e46c:	4648      	mov	r0, r9
 800e46e:	dd11      	ble.n	800e494 <_strtod_l+0x5f4>
 800e470:	2a1f      	cmp	r2, #31
 800e472:	f340 812e 	ble.w	800e6d2 <_strtod_l+0x832>
 800e476:	2a34      	cmp	r2, #52	; 0x34
 800e478:	bfde      	ittt	le
 800e47a:	f1c1 014b 	rsble	r1, r1, #75	; 0x4b
 800e47e:	f04f 32ff 	movle.w	r2, #4294967295
 800e482:	fa02 f101 	lslle.w	r1, r2, r1
 800e486:	f04f 0800 	mov.w	r8, #0
 800e48a:	bfcc      	ite	gt
 800e48c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800e490:	ea01 0900 	andle.w	r9, r1, r0
 800e494:	ec49 8b17 	vmov	d7, r8, r9
 800e498:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800e49c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e4a0:	d0a6      	beq.n	800e3f0 <_strtod_l+0x550>
 800e4a2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e4a4:	9200      	str	r2, [sp, #0]
 800e4a6:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e4a8:	9a06      	ldr	r2, [sp, #24]
 800e4aa:	4620      	mov	r0, r4
 800e4ac:	f000 fef2 	bl	800f294 <__s2b>
 800e4b0:	9006      	str	r0, [sp, #24]
 800e4b2:	2800      	cmp	r0, #0
 800e4b4:	f43f af2c 	beq.w	800e310 <_strtod_l+0x470>
 800e4b8:	9b07      	ldr	r3, [sp, #28]
 800e4ba:	1b7d      	subs	r5, r7, r5
 800e4bc:	2b00      	cmp	r3, #0
 800e4be:	bfb4      	ite	lt
 800e4c0:	462b      	movlt	r3, r5
 800e4c2:	2300      	movge	r3, #0
 800e4c4:	9309      	str	r3, [sp, #36]	; 0x24
 800e4c6:	9b07      	ldr	r3, [sp, #28]
 800e4c8:	ed9f 9b93 	vldr	d9, [pc, #588]	; 800e718 <_strtod_l+0x878>
 800e4cc:	ed9f ab94 	vldr	d10, [pc, #592]	; 800e720 <_strtod_l+0x880>
 800e4d0:	ed9f bb95 	vldr	d11, [pc, #596]	; 800e728 <_strtod_l+0x888>
 800e4d4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800e4d8:	2500      	movs	r5, #0
 800e4da:	930c      	str	r3, [sp, #48]	; 0x30
 800e4dc:	462e      	mov	r6, r5
 800e4de:	9b06      	ldr	r3, [sp, #24]
 800e4e0:	4620      	mov	r0, r4
 800e4e2:	6859      	ldr	r1, [r3, #4]
 800e4e4:	f000 fe2e 	bl	800f144 <_Balloc>
 800e4e8:	4607      	mov	r7, r0
 800e4ea:	2800      	cmp	r0, #0
 800e4ec:	f43f af14 	beq.w	800e318 <_strtod_l+0x478>
 800e4f0:	9b06      	ldr	r3, [sp, #24]
 800e4f2:	691a      	ldr	r2, [r3, #16]
 800e4f4:	3202      	adds	r2, #2
 800e4f6:	f103 010c 	add.w	r1, r3, #12
 800e4fa:	0092      	lsls	r2, r2, #2
 800e4fc:	300c      	adds	r0, #12
 800e4fe:	f000 fe13 	bl	800f128 <memcpy>
 800e502:	ec49 8b10 	vmov	d0, r8, r9
 800e506:	aa14      	add	r2, sp, #80	; 0x50
 800e508:	a913      	add	r1, sp, #76	; 0x4c
 800e50a:	4620      	mov	r0, r4
 800e50c:	f001 fa08 	bl	800f920 <__d2b>
 800e510:	ec49 8b18 	vmov	d8, r8, r9
 800e514:	9012      	str	r0, [sp, #72]	; 0x48
 800e516:	2800      	cmp	r0, #0
 800e518:	f43f aefe 	beq.w	800e318 <_strtod_l+0x478>
 800e51c:	2101      	movs	r1, #1
 800e51e:	4620      	mov	r0, r4
 800e520:	f000 ff52 	bl	800f3c8 <__i2b>
 800e524:	4606      	mov	r6, r0
 800e526:	2800      	cmp	r0, #0
 800e528:	f43f aef6 	beq.w	800e318 <_strtod_l+0x478>
 800e52c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e52e:	9914      	ldr	r1, [sp, #80]	; 0x50
 800e530:	2b00      	cmp	r3, #0
 800e532:	bfab      	itete	ge
 800e534:	9a09      	ldrge	r2, [sp, #36]	; 0x24
 800e536:	9a0c      	ldrlt	r2, [sp, #48]	; 0x30
 800e538:	f8dd a030 	ldrge.w	sl, [sp, #48]	; 0x30
 800e53c:	f8dd b024 	ldrlt.w	fp, [sp, #36]	; 0x24
 800e540:	bfac      	ite	ge
 800e542:	eb03 0b02 	addge.w	fp, r3, r2
 800e546:	eba2 0a03 	sublt.w	sl, r2, r3
 800e54a:	9a04      	ldr	r2, [sp, #16]
 800e54c:	1a9b      	subs	r3, r3, r2
 800e54e:	440b      	add	r3, r1
 800e550:	4a7a      	ldr	r2, [pc, #488]	; (800e73c <_strtod_l+0x89c>)
 800e552:	3b01      	subs	r3, #1
 800e554:	4293      	cmp	r3, r2
 800e556:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 800e55a:	f280 80cd 	bge.w	800e6f8 <_strtod_l+0x858>
 800e55e:	1ad2      	subs	r2, r2, r3
 800e560:	2a1f      	cmp	r2, #31
 800e562:	eba1 0102 	sub.w	r1, r1, r2
 800e566:	f04f 0001 	mov.w	r0, #1
 800e56a:	f300 80b9 	bgt.w	800e6e0 <_strtod_l+0x840>
 800e56e:	fa00 f302 	lsl.w	r3, r0, r2
 800e572:	930b      	str	r3, [sp, #44]	; 0x2c
 800e574:	2300      	movs	r3, #0
 800e576:	930a      	str	r3, [sp, #40]	; 0x28
 800e578:	eb0b 0301 	add.w	r3, fp, r1
 800e57c:	9a04      	ldr	r2, [sp, #16]
 800e57e:	459b      	cmp	fp, r3
 800e580:	448a      	add	sl, r1
 800e582:	4492      	add	sl, r2
 800e584:	465a      	mov	r2, fp
 800e586:	bfa8      	it	ge
 800e588:	461a      	movge	r2, r3
 800e58a:	4552      	cmp	r2, sl
 800e58c:	bfa8      	it	ge
 800e58e:	4652      	movge	r2, sl
 800e590:	2a00      	cmp	r2, #0
 800e592:	bfc2      	ittt	gt
 800e594:	1a9b      	subgt	r3, r3, r2
 800e596:	ebaa 0a02 	subgt.w	sl, sl, r2
 800e59a:	ebab 0b02 	subgt.w	fp, fp, r2
 800e59e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e5a0:	2a00      	cmp	r2, #0
 800e5a2:	dd18      	ble.n	800e5d6 <_strtod_l+0x736>
 800e5a4:	4631      	mov	r1, r6
 800e5a6:	4620      	mov	r0, r4
 800e5a8:	930f      	str	r3, [sp, #60]	; 0x3c
 800e5aa:	f000 ffcd 	bl	800f548 <__pow5mult>
 800e5ae:	4606      	mov	r6, r0
 800e5b0:	2800      	cmp	r0, #0
 800e5b2:	f43f aeb1 	beq.w	800e318 <_strtod_l+0x478>
 800e5b6:	4601      	mov	r1, r0
 800e5b8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e5ba:	4620      	mov	r0, r4
 800e5bc:	f000 ff1a 	bl	800f3f4 <__multiply>
 800e5c0:	900e      	str	r0, [sp, #56]	; 0x38
 800e5c2:	2800      	cmp	r0, #0
 800e5c4:	f43f aea8 	beq.w	800e318 <_strtod_l+0x478>
 800e5c8:	9912      	ldr	r1, [sp, #72]	; 0x48
 800e5ca:	4620      	mov	r0, r4
 800e5cc:	f000 fdfa 	bl	800f1c4 <_Bfree>
 800e5d0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e5d2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e5d4:	9212      	str	r2, [sp, #72]	; 0x48
 800e5d6:	2b00      	cmp	r3, #0
 800e5d8:	f300 8093 	bgt.w	800e702 <_strtod_l+0x862>
 800e5dc:	9b07      	ldr	r3, [sp, #28]
 800e5de:	2b00      	cmp	r3, #0
 800e5e0:	dd08      	ble.n	800e5f4 <_strtod_l+0x754>
 800e5e2:	4639      	mov	r1, r7
 800e5e4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e5e6:	4620      	mov	r0, r4
 800e5e8:	f000 ffae 	bl	800f548 <__pow5mult>
 800e5ec:	4607      	mov	r7, r0
 800e5ee:	2800      	cmp	r0, #0
 800e5f0:	f43f ae92 	beq.w	800e318 <_strtod_l+0x478>
 800e5f4:	f1ba 0f00 	cmp.w	sl, #0
 800e5f8:	dd08      	ble.n	800e60c <_strtod_l+0x76c>
 800e5fa:	4639      	mov	r1, r7
 800e5fc:	4652      	mov	r2, sl
 800e5fe:	4620      	mov	r0, r4
 800e600:	f000 fffc 	bl	800f5fc <__lshift>
 800e604:	4607      	mov	r7, r0
 800e606:	2800      	cmp	r0, #0
 800e608:	f43f ae86 	beq.w	800e318 <_strtod_l+0x478>
 800e60c:	f1bb 0f00 	cmp.w	fp, #0
 800e610:	dd08      	ble.n	800e624 <_strtod_l+0x784>
 800e612:	4631      	mov	r1, r6
 800e614:	465a      	mov	r2, fp
 800e616:	4620      	mov	r0, r4
 800e618:	f000 fff0 	bl	800f5fc <__lshift>
 800e61c:	4606      	mov	r6, r0
 800e61e:	2800      	cmp	r0, #0
 800e620:	f43f ae7a 	beq.w	800e318 <_strtod_l+0x478>
 800e624:	9912      	ldr	r1, [sp, #72]	; 0x48
 800e626:	463a      	mov	r2, r7
 800e628:	4620      	mov	r0, r4
 800e62a:	f001 f873 	bl	800f714 <__mdiff>
 800e62e:	4605      	mov	r5, r0
 800e630:	2800      	cmp	r0, #0
 800e632:	f43f ae71 	beq.w	800e318 <_strtod_l+0x478>
 800e636:	2300      	movs	r3, #0
 800e638:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 800e63c:	60c3      	str	r3, [r0, #12]
 800e63e:	4631      	mov	r1, r6
 800e640:	f001 f84c 	bl	800f6dc <__mcmp>
 800e644:	2800      	cmp	r0, #0
 800e646:	da7d      	bge.n	800e744 <_strtod_l+0x8a4>
 800e648:	ea5a 0308 	orrs.w	r3, sl, r8
 800e64c:	f040 80a3 	bne.w	800e796 <_strtod_l+0x8f6>
 800e650:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e654:	2b00      	cmp	r3, #0
 800e656:	f040 809e 	bne.w	800e796 <_strtod_l+0x8f6>
 800e65a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800e65e:	0d1b      	lsrs	r3, r3, #20
 800e660:	051b      	lsls	r3, r3, #20
 800e662:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800e666:	f240 8096 	bls.w	800e796 <_strtod_l+0x8f6>
 800e66a:	696b      	ldr	r3, [r5, #20]
 800e66c:	b91b      	cbnz	r3, 800e676 <_strtod_l+0x7d6>
 800e66e:	692b      	ldr	r3, [r5, #16]
 800e670:	2b01      	cmp	r3, #1
 800e672:	f340 8090 	ble.w	800e796 <_strtod_l+0x8f6>
 800e676:	4629      	mov	r1, r5
 800e678:	2201      	movs	r2, #1
 800e67a:	4620      	mov	r0, r4
 800e67c:	f000 ffbe 	bl	800f5fc <__lshift>
 800e680:	4631      	mov	r1, r6
 800e682:	4605      	mov	r5, r0
 800e684:	f001 f82a 	bl	800f6dc <__mcmp>
 800e688:	2800      	cmp	r0, #0
 800e68a:	f340 8084 	ble.w	800e796 <_strtod_l+0x8f6>
 800e68e:	9904      	ldr	r1, [sp, #16]
 800e690:	4a2b      	ldr	r2, [pc, #172]	; (800e740 <_strtod_l+0x8a0>)
 800e692:	464b      	mov	r3, r9
 800e694:	2900      	cmp	r1, #0
 800e696:	f000 809d 	beq.w	800e7d4 <_strtod_l+0x934>
 800e69a:	ea02 0109 	and.w	r1, r2, r9
 800e69e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800e6a2:	f300 8097 	bgt.w	800e7d4 <_strtod_l+0x934>
 800e6a6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800e6aa:	f77f aea5 	ble.w	800e3f8 <_strtod_l+0x558>
 800e6ae:	ed9f 7b20 	vldr	d7, [pc, #128]	; 800e730 <_strtod_l+0x890>
 800e6b2:	ec49 8b16 	vmov	d6, r8, r9
 800e6b6:	ee26 7b07 	vmul.f64	d7, d6, d7
 800e6ba:	ed8d 7b04 	vstr	d7, [sp, #16]
 800e6be:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800e6c2:	4313      	orrs	r3, r2
 800e6c4:	bf08      	it	eq
 800e6c6:	2322      	moveq	r3, #34	; 0x22
 800e6c8:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800e6cc:	bf08      	it	eq
 800e6ce:	6023      	streq	r3, [r4, #0]
 800e6d0:	e62c      	b.n	800e32c <_strtod_l+0x48c>
 800e6d2:	f04f 31ff 	mov.w	r1, #4294967295
 800e6d6:	fa01 f202 	lsl.w	r2, r1, r2
 800e6da:	ea02 0808 	and.w	r8, r2, r8
 800e6de:	e6d9      	b.n	800e494 <_strtod_l+0x5f4>
 800e6e0:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 800e6e4:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 800e6e8:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 800e6ec:	33e2      	adds	r3, #226	; 0xe2
 800e6ee:	fa00 f303 	lsl.w	r3, r0, r3
 800e6f2:	e9cd 300a 	strd	r3, r0, [sp, #40]	; 0x28
 800e6f6:	e73f      	b.n	800e578 <_strtod_l+0x6d8>
 800e6f8:	2200      	movs	r2, #0
 800e6fa:	2301      	movs	r3, #1
 800e6fc:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800e700:	e73a      	b.n	800e578 <_strtod_l+0x6d8>
 800e702:	9912      	ldr	r1, [sp, #72]	; 0x48
 800e704:	461a      	mov	r2, r3
 800e706:	4620      	mov	r0, r4
 800e708:	f000 ff78 	bl	800f5fc <__lshift>
 800e70c:	9012      	str	r0, [sp, #72]	; 0x48
 800e70e:	2800      	cmp	r0, #0
 800e710:	f47f af64 	bne.w	800e5dc <_strtod_l+0x73c>
 800e714:	e600      	b.n	800e318 <_strtod_l+0x478>
 800e716:	bf00      	nop
 800e718:	94a03595 	.word	0x94a03595
 800e71c:	3fcfffff 	.word	0x3fcfffff
 800e720:	94a03595 	.word	0x94a03595
 800e724:	3fdfffff 	.word	0x3fdfffff
 800e728:	35afe535 	.word	0x35afe535
 800e72c:	3fe00000 	.word	0x3fe00000
 800e730:	00000000 	.word	0x00000000
 800e734:	39500000 	.word	0x39500000
 800e738:	080114c0 	.word	0x080114c0
 800e73c:	fffffc02 	.word	0xfffffc02
 800e740:	7ff00000 	.word	0x7ff00000
 800e744:	46cb      	mov	fp, r9
 800e746:	d15f      	bne.n	800e808 <_strtod_l+0x968>
 800e748:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e74c:	f1ba 0f00 	cmp.w	sl, #0
 800e750:	d02a      	beq.n	800e7a8 <_strtod_l+0x908>
 800e752:	4aa7      	ldr	r2, [pc, #668]	; (800e9f0 <_strtod_l+0xb50>)
 800e754:	4293      	cmp	r3, r2
 800e756:	d12b      	bne.n	800e7b0 <_strtod_l+0x910>
 800e758:	9b04      	ldr	r3, [sp, #16]
 800e75a:	4642      	mov	r2, r8
 800e75c:	b1fb      	cbz	r3, 800e79e <_strtod_l+0x8fe>
 800e75e:	4ba5      	ldr	r3, [pc, #660]	; (800e9f4 <_strtod_l+0xb54>)
 800e760:	ea09 0303 	and.w	r3, r9, r3
 800e764:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800e768:	f04f 31ff 	mov.w	r1, #4294967295
 800e76c:	d81a      	bhi.n	800e7a4 <_strtod_l+0x904>
 800e76e:	0d1b      	lsrs	r3, r3, #20
 800e770:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800e774:	fa01 f303 	lsl.w	r3, r1, r3
 800e778:	429a      	cmp	r2, r3
 800e77a:	d119      	bne.n	800e7b0 <_strtod_l+0x910>
 800e77c:	4b9e      	ldr	r3, [pc, #632]	; (800e9f8 <_strtod_l+0xb58>)
 800e77e:	459b      	cmp	fp, r3
 800e780:	d102      	bne.n	800e788 <_strtod_l+0x8e8>
 800e782:	3201      	adds	r2, #1
 800e784:	f43f adc8 	beq.w	800e318 <_strtod_l+0x478>
 800e788:	4b9a      	ldr	r3, [pc, #616]	; (800e9f4 <_strtod_l+0xb54>)
 800e78a:	ea0b 0303 	and.w	r3, fp, r3
 800e78e:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800e792:	f04f 0800 	mov.w	r8, #0
 800e796:	9b04      	ldr	r3, [sp, #16]
 800e798:	2b00      	cmp	r3, #0
 800e79a:	d188      	bne.n	800e6ae <_strtod_l+0x80e>
 800e79c:	e5c6      	b.n	800e32c <_strtod_l+0x48c>
 800e79e:	f04f 33ff 	mov.w	r3, #4294967295
 800e7a2:	e7e9      	b.n	800e778 <_strtod_l+0x8d8>
 800e7a4:	460b      	mov	r3, r1
 800e7a6:	e7e7      	b.n	800e778 <_strtod_l+0x8d8>
 800e7a8:	ea53 0308 	orrs.w	r3, r3, r8
 800e7ac:	f43f af6f 	beq.w	800e68e <_strtod_l+0x7ee>
 800e7b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e7b2:	b1cb      	cbz	r3, 800e7e8 <_strtod_l+0x948>
 800e7b4:	ea13 0f0b 	tst.w	r3, fp
 800e7b8:	d0ed      	beq.n	800e796 <_strtod_l+0x8f6>
 800e7ba:	9a04      	ldr	r2, [sp, #16]
 800e7bc:	4640      	mov	r0, r8
 800e7be:	4649      	mov	r1, r9
 800e7c0:	f1ba 0f00 	cmp.w	sl, #0
 800e7c4:	d014      	beq.n	800e7f0 <_strtod_l+0x950>
 800e7c6:	f7ff fb51 	bl	800de6c <sulp>
 800e7ca:	ee38 7b00 	vadd.f64	d7, d8, d0
 800e7ce:	ec59 8b17 	vmov	r8, r9, d7
 800e7d2:	e7e0      	b.n	800e796 <_strtod_l+0x8f6>
 800e7d4:	4013      	ands	r3, r2
 800e7d6:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800e7da:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800e7de:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800e7e2:	f04f 38ff 	mov.w	r8, #4294967295
 800e7e6:	e7d6      	b.n	800e796 <_strtod_l+0x8f6>
 800e7e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e7ea:	ea13 0f08 	tst.w	r3, r8
 800e7ee:	e7e3      	b.n	800e7b8 <_strtod_l+0x918>
 800e7f0:	f7ff fb3c 	bl	800de6c <sulp>
 800e7f4:	ee38 0b40 	vsub.f64	d0, d8, d0
 800e7f8:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800e7fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e800:	ec59 8b10 	vmov	r8, r9, d0
 800e804:	d1c7      	bne.n	800e796 <_strtod_l+0x8f6>
 800e806:	e5f7      	b.n	800e3f8 <_strtod_l+0x558>
 800e808:	4631      	mov	r1, r6
 800e80a:	4628      	mov	r0, r5
 800e80c:	f001 f8e4 	bl	800f9d8 <__ratio>
 800e810:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 800e814:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800e818:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e81c:	d865      	bhi.n	800e8ea <_strtod_l+0xa4a>
 800e81e:	f1ba 0f00 	cmp.w	sl, #0
 800e822:	d042      	beq.n	800e8aa <_strtod_l+0xa0a>
 800e824:	4b75      	ldr	r3, [pc, #468]	; (800e9fc <_strtod_l+0xb5c>)
 800e826:	2200      	movs	r2, #0
 800e828:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 800e82c:	4871      	ldr	r0, [pc, #452]	; (800e9f4 <_strtod_l+0xb54>)
 800e82e:	f8df c1d8 	ldr.w	ip, [pc, #472]	; 800ea08 <_strtod_l+0xb68>
 800e832:	ea0b 0100 	and.w	r1, fp, r0
 800e836:	4561      	cmp	r1, ip
 800e838:	f040 808e 	bne.w	800e958 <_strtod_l+0xab8>
 800e83c:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 800e840:	ec49 8b10 	vmov	d0, r8, r9
 800e844:	ec43 2b1c 	vmov	d12, r2, r3
 800e848:	910a      	str	r1, [sp, #40]	; 0x28
 800e84a:	f000 ffed 	bl	800f828 <__ulp>
 800e84e:	ec49 8b1e 	vmov	d14, r8, r9
 800e852:	4868      	ldr	r0, [pc, #416]	; (800e9f4 <_strtod_l+0xb54>)
 800e854:	eeac eb00 	vfma.f64	d14, d12, d0
 800e858:	ee1e 3a90 	vmov	r3, s29
 800e85c:	4a68      	ldr	r2, [pc, #416]	; (800ea00 <_strtod_l+0xb60>)
 800e85e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e860:	4018      	ands	r0, r3
 800e862:	4290      	cmp	r0, r2
 800e864:	ec59 8b1e 	vmov	r8, r9, d14
 800e868:	d94e      	bls.n	800e908 <_strtod_l+0xa68>
 800e86a:	ee18 3a90 	vmov	r3, s17
 800e86e:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800e872:	4293      	cmp	r3, r2
 800e874:	d104      	bne.n	800e880 <_strtod_l+0x9e0>
 800e876:	ee18 3a10 	vmov	r3, s16
 800e87a:	3301      	adds	r3, #1
 800e87c:	f43f ad4c 	beq.w	800e318 <_strtod_l+0x478>
 800e880:	f8df 9174 	ldr.w	r9, [pc, #372]	; 800e9f8 <_strtod_l+0xb58>
 800e884:	f04f 38ff 	mov.w	r8, #4294967295
 800e888:	9912      	ldr	r1, [sp, #72]	; 0x48
 800e88a:	4620      	mov	r0, r4
 800e88c:	f000 fc9a 	bl	800f1c4 <_Bfree>
 800e890:	4639      	mov	r1, r7
 800e892:	4620      	mov	r0, r4
 800e894:	f000 fc96 	bl	800f1c4 <_Bfree>
 800e898:	4631      	mov	r1, r6
 800e89a:	4620      	mov	r0, r4
 800e89c:	f000 fc92 	bl	800f1c4 <_Bfree>
 800e8a0:	4629      	mov	r1, r5
 800e8a2:	4620      	mov	r0, r4
 800e8a4:	f000 fc8e 	bl	800f1c4 <_Bfree>
 800e8a8:	e619      	b.n	800e4de <_strtod_l+0x63e>
 800e8aa:	f1b8 0f00 	cmp.w	r8, #0
 800e8ae:	d112      	bne.n	800e8d6 <_strtod_l+0xa36>
 800e8b0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e8b4:	b9b3      	cbnz	r3, 800e8e4 <_strtod_l+0xa44>
 800e8b6:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 800e8ba:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800e8be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e8c2:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 800e8c6:	bf58      	it	pl
 800e8c8:	ee20 db0d 	vmulpl.f64	d13, d0, d13
 800e8cc:	eeb1 7b4d 	vneg.f64	d7, d13
 800e8d0:	ec53 2b17 	vmov	r2, r3, d7
 800e8d4:	e7aa      	b.n	800e82c <_strtod_l+0x98c>
 800e8d6:	f1b8 0f01 	cmp.w	r8, #1
 800e8da:	d103      	bne.n	800e8e4 <_strtod_l+0xa44>
 800e8dc:	f1b9 0f00 	cmp.w	r9, #0
 800e8e0:	f43f ad8a 	beq.w	800e3f8 <_strtod_l+0x558>
 800e8e4:	4b47      	ldr	r3, [pc, #284]	; (800ea04 <_strtod_l+0xb64>)
 800e8e6:	2200      	movs	r2, #0
 800e8e8:	e79e      	b.n	800e828 <_strtod_l+0x988>
 800e8ea:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 800e8ee:	ee20 db0d 	vmul.f64	d13, d0, d13
 800e8f2:	f1ba 0f00 	cmp.w	sl, #0
 800e8f6:	d104      	bne.n	800e902 <_strtod_l+0xa62>
 800e8f8:	eeb1 7b4d 	vneg.f64	d7, d13
 800e8fc:	ec53 2b17 	vmov	r2, r3, d7
 800e900:	e794      	b.n	800e82c <_strtod_l+0x98c>
 800e902:	eeb0 7b4d 	vmov.f64	d7, d13
 800e906:	e7f9      	b.n	800e8fc <_strtod_l+0xa5c>
 800e908:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800e90c:	9b04      	ldr	r3, [sp, #16]
 800e90e:	2b00      	cmp	r3, #0
 800e910:	d1ba      	bne.n	800e888 <_strtod_l+0x9e8>
 800e912:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800e916:	0d1b      	lsrs	r3, r3, #20
 800e918:	051b      	lsls	r3, r3, #20
 800e91a:	4299      	cmp	r1, r3
 800e91c:	d1b4      	bne.n	800e888 <_strtod_l+0x9e8>
 800e91e:	ec51 0b1d 	vmov	r0, r1, d13
 800e922:	f7f1 ff09 	bl	8000738 <__aeabi_d2lz>
 800e926:	f7f1 fec1 	bl	80006ac <__aeabi_l2d>
 800e92a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e92e:	ec41 0b17 	vmov	d7, r0, r1
 800e932:	ea43 0308 	orr.w	r3, r3, r8
 800e936:	ea53 030a 	orrs.w	r3, r3, sl
 800e93a:	ee3d db47 	vsub.f64	d13, d13, d7
 800e93e:	d03c      	beq.n	800e9ba <_strtod_l+0xb1a>
 800e940:	eeb4 dbca 	vcmpe.f64	d13, d10
 800e944:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e948:	f53f acf0 	bmi.w	800e32c <_strtod_l+0x48c>
 800e94c:	eeb4 dbcb 	vcmpe.f64	d13, d11
 800e950:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e954:	dd98      	ble.n	800e888 <_strtod_l+0x9e8>
 800e956:	e4e9      	b.n	800e32c <_strtod_l+0x48c>
 800e958:	9804      	ldr	r0, [sp, #16]
 800e95a:	b1f0      	cbz	r0, 800e99a <_strtod_l+0xafa>
 800e95c:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 800e960:	d81b      	bhi.n	800e99a <_strtod_l+0xafa>
 800e962:	ed9f 7b21 	vldr	d7, [pc, #132]	; 800e9e8 <_strtod_l+0xb48>
 800e966:	eeb4 dbc7 	vcmpe.f64	d13, d7
 800e96a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e96e:	d811      	bhi.n	800e994 <_strtod_l+0xaf4>
 800e970:	eebc dbcd 	vcvt.u32.f64	s26, d13
 800e974:	ee1d 3a10 	vmov	r3, s26
 800e978:	2b01      	cmp	r3, #1
 800e97a:	bf38      	it	cc
 800e97c:	2301      	movcc	r3, #1
 800e97e:	ee0d 3a10 	vmov	s26, r3
 800e982:	eeb8 db4d 	vcvt.f64.u32	d13, s26
 800e986:	f1ba 0f00 	cmp.w	sl, #0
 800e98a:	d113      	bne.n	800e9b4 <_strtod_l+0xb14>
 800e98c:	eeb1 7b4d 	vneg.f64	d7, d13
 800e990:	ec53 2b17 	vmov	r2, r3, d7
 800e994:	f103 60d6 	add.w	r0, r3, #112197632	; 0x6b00000
 800e998:	1a43      	subs	r3, r0, r1
 800e99a:	eeb0 0b48 	vmov.f64	d0, d8
 800e99e:	ec43 2b1c 	vmov	d12, r2, r3
 800e9a2:	910a      	str	r1, [sp, #40]	; 0x28
 800e9a4:	f000 ff40 	bl	800f828 <__ulp>
 800e9a8:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e9aa:	eeac 8b00 	vfma.f64	d8, d12, d0
 800e9ae:	ec59 8b18 	vmov	r8, r9, d8
 800e9b2:	e7ab      	b.n	800e90c <_strtod_l+0xa6c>
 800e9b4:	eeb0 7b4d 	vmov.f64	d7, d13
 800e9b8:	e7ea      	b.n	800e990 <_strtod_l+0xaf0>
 800e9ba:	eeb4 dbc9 	vcmpe.f64	d13, d9
 800e9be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e9c2:	f57f af61 	bpl.w	800e888 <_strtod_l+0x9e8>
 800e9c6:	e4b1      	b.n	800e32c <_strtod_l+0x48c>
 800e9c8:	2300      	movs	r3, #0
 800e9ca:	9308      	str	r3, [sp, #32]
 800e9cc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800e9ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e9d0:	6013      	str	r3, [r2, #0]
 800e9d2:	f7ff baad 	b.w	800df30 <_strtod_l+0x90>
 800e9d6:	2a65      	cmp	r2, #101	; 0x65
 800e9d8:	f43f ab9f 	beq.w	800e11a <_strtod_l+0x27a>
 800e9dc:	2a45      	cmp	r2, #69	; 0x45
 800e9de:	f43f ab9c 	beq.w	800e11a <_strtod_l+0x27a>
 800e9e2:	2101      	movs	r1, #1
 800e9e4:	f7ff bbd4 	b.w	800e190 <_strtod_l+0x2f0>
 800e9e8:	ffc00000 	.word	0xffc00000
 800e9ec:	41dfffff 	.word	0x41dfffff
 800e9f0:	000fffff 	.word	0x000fffff
 800e9f4:	7ff00000 	.word	0x7ff00000
 800e9f8:	7fefffff 	.word	0x7fefffff
 800e9fc:	3ff00000 	.word	0x3ff00000
 800ea00:	7c9fffff 	.word	0x7c9fffff
 800ea04:	bff00000 	.word	0xbff00000
 800ea08:	7fe00000 	.word	0x7fe00000

0800ea0c <strtod>:
 800ea0c:	460a      	mov	r2, r1
 800ea0e:	4601      	mov	r1, r0
 800ea10:	4802      	ldr	r0, [pc, #8]	; (800ea1c <strtod+0x10>)
 800ea12:	4b03      	ldr	r3, [pc, #12]	; (800ea20 <strtod+0x14>)
 800ea14:	6800      	ldr	r0, [r0, #0]
 800ea16:	f7ff ba43 	b.w	800dea0 <_strtod_l>
 800ea1a:	bf00      	nop
 800ea1c:	2400007c 	.word	0x2400007c
 800ea20:	240000e4 	.word	0x240000e4

0800ea24 <rshift>:
 800ea24:	6903      	ldr	r3, [r0, #16]
 800ea26:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ea2a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ea2e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ea32:	f100 0414 	add.w	r4, r0, #20
 800ea36:	dd45      	ble.n	800eac4 <rshift+0xa0>
 800ea38:	f011 011f 	ands.w	r1, r1, #31
 800ea3c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800ea40:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800ea44:	d10c      	bne.n	800ea60 <rshift+0x3c>
 800ea46:	f100 0710 	add.w	r7, r0, #16
 800ea4a:	4629      	mov	r1, r5
 800ea4c:	42b1      	cmp	r1, r6
 800ea4e:	d334      	bcc.n	800eaba <rshift+0x96>
 800ea50:	1a9b      	subs	r3, r3, r2
 800ea52:	009b      	lsls	r3, r3, #2
 800ea54:	1eea      	subs	r2, r5, #3
 800ea56:	4296      	cmp	r6, r2
 800ea58:	bf38      	it	cc
 800ea5a:	2300      	movcc	r3, #0
 800ea5c:	4423      	add	r3, r4
 800ea5e:	e015      	b.n	800ea8c <rshift+0x68>
 800ea60:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ea64:	f1c1 0820 	rsb	r8, r1, #32
 800ea68:	40cf      	lsrs	r7, r1
 800ea6a:	f105 0e04 	add.w	lr, r5, #4
 800ea6e:	46a1      	mov	r9, r4
 800ea70:	4576      	cmp	r6, lr
 800ea72:	46f4      	mov	ip, lr
 800ea74:	d815      	bhi.n	800eaa2 <rshift+0x7e>
 800ea76:	1a9a      	subs	r2, r3, r2
 800ea78:	0092      	lsls	r2, r2, #2
 800ea7a:	3a04      	subs	r2, #4
 800ea7c:	3501      	adds	r5, #1
 800ea7e:	42ae      	cmp	r6, r5
 800ea80:	bf38      	it	cc
 800ea82:	2200      	movcc	r2, #0
 800ea84:	18a3      	adds	r3, r4, r2
 800ea86:	50a7      	str	r7, [r4, r2]
 800ea88:	b107      	cbz	r7, 800ea8c <rshift+0x68>
 800ea8a:	3304      	adds	r3, #4
 800ea8c:	1b1a      	subs	r2, r3, r4
 800ea8e:	42a3      	cmp	r3, r4
 800ea90:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ea94:	bf08      	it	eq
 800ea96:	2300      	moveq	r3, #0
 800ea98:	6102      	str	r2, [r0, #16]
 800ea9a:	bf08      	it	eq
 800ea9c:	6143      	streq	r3, [r0, #20]
 800ea9e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800eaa2:	f8dc c000 	ldr.w	ip, [ip]
 800eaa6:	fa0c fc08 	lsl.w	ip, ip, r8
 800eaaa:	ea4c 0707 	orr.w	r7, ip, r7
 800eaae:	f849 7b04 	str.w	r7, [r9], #4
 800eab2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800eab6:	40cf      	lsrs	r7, r1
 800eab8:	e7da      	b.n	800ea70 <rshift+0x4c>
 800eaba:	f851 cb04 	ldr.w	ip, [r1], #4
 800eabe:	f847 cf04 	str.w	ip, [r7, #4]!
 800eac2:	e7c3      	b.n	800ea4c <rshift+0x28>
 800eac4:	4623      	mov	r3, r4
 800eac6:	e7e1      	b.n	800ea8c <rshift+0x68>

0800eac8 <__hexdig_fun>:
 800eac8:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800eacc:	2b09      	cmp	r3, #9
 800eace:	d802      	bhi.n	800ead6 <__hexdig_fun+0xe>
 800ead0:	3820      	subs	r0, #32
 800ead2:	b2c0      	uxtb	r0, r0
 800ead4:	4770      	bx	lr
 800ead6:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800eada:	2b05      	cmp	r3, #5
 800eadc:	d801      	bhi.n	800eae2 <__hexdig_fun+0x1a>
 800eade:	3847      	subs	r0, #71	; 0x47
 800eae0:	e7f7      	b.n	800ead2 <__hexdig_fun+0xa>
 800eae2:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800eae6:	2b05      	cmp	r3, #5
 800eae8:	d801      	bhi.n	800eaee <__hexdig_fun+0x26>
 800eaea:	3827      	subs	r0, #39	; 0x27
 800eaec:	e7f1      	b.n	800ead2 <__hexdig_fun+0xa>
 800eaee:	2000      	movs	r0, #0
 800eaf0:	4770      	bx	lr
	...

0800eaf4 <__gethex>:
 800eaf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eaf8:	ed2d 8b02 	vpush	{d8}
 800eafc:	b089      	sub	sp, #36	; 0x24
 800eafe:	ee08 0a10 	vmov	s16, r0
 800eb02:	9304      	str	r3, [sp, #16]
 800eb04:	4bb4      	ldr	r3, [pc, #720]	; (800edd8 <__gethex+0x2e4>)
 800eb06:	681b      	ldr	r3, [r3, #0]
 800eb08:	9301      	str	r3, [sp, #4]
 800eb0a:	4618      	mov	r0, r3
 800eb0c:	468b      	mov	fp, r1
 800eb0e:	4690      	mov	r8, r2
 800eb10:	f7f1 fbe6 	bl	80002e0 <strlen>
 800eb14:	9b01      	ldr	r3, [sp, #4]
 800eb16:	f8db 2000 	ldr.w	r2, [fp]
 800eb1a:	4403      	add	r3, r0
 800eb1c:	4682      	mov	sl, r0
 800eb1e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800eb22:	9305      	str	r3, [sp, #20]
 800eb24:	1c93      	adds	r3, r2, #2
 800eb26:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800eb2a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800eb2e:	32fe      	adds	r2, #254	; 0xfe
 800eb30:	18d1      	adds	r1, r2, r3
 800eb32:	461f      	mov	r7, r3
 800eb34:	f813 0b01 	ldrb.w	r0, [r3], #1
 800eb38:	9100      	str	r1, [sp, #0]
 800eb3a:	2830      	cmp	r0, #48	; 0x30
 800eb3c:	d0f8      	beq.n	800eb30 <__gethex+0x3c>
 800eb3e:	f7ff ffc3 	bl	800eac8 <__hexdig_fun>
 800eb42:	4604      	mov	r4, r0
 800eb44:	2800      	cmp	r0, #0
 800eb46:	d13a      	bne.n	800ebbe <__gethex+0xca>
 800eb48:	9901      	ldr	r1, [sp, #4]
 800eb4a:	4652      	mov	r2, sl
 800eb4c:	4638      	mov	r0, r7
 800eb4e:	f001 f87b 	bl	800fc48 <strncmp>
 800eb52:	4605      	mov	r5, r0
 800eb54:	2800      	cmp	r0, #0
 800eb56:	d168      	bne.n	800ec2a <__gethex+0x136>
 800eb58:	f817 000a 	ldrb.w	r0, [r7, sl]
 800eb5c:	eb07 060a 	add.w	r6, r7, sl
 800eb60:	f7ff ffb2 	bl	800eac8 <__hexdig_fun>
 800eb64:	2800      	cmp	r0, #0
 800eb66:	d062      	beq.n	800ec2e <__gethex+0x13a>
 800eb68:	4633      	mov	r3, r6
 800eb6a:	7818      	ldrb	r0, [r3, #0]
 800eb6c:	2830      	cmp	r0, #48	; 0x30
 800eb6e:	461f      	mov	r7, r3
 800eb70:	f103 0301 	add.w	r3, r3, #1
 800eb74:	d0f9      	beq.n	800eb6a <__gethex+0x76>
 800eb76:	f7ff ffa7 	bl	800eac8 <__hexdig_fun>
 800eb7a:	2301      	movs	r3, #1
 800eb7c:	fab0 f480 	clz	r4, r0
 800eb80:	0964      	lsrs	r4, r4, #5
 800eb82:	4635      	mov	r5, r6
 800eb84:	9300      	str	r3, [sp, #0]
 800eb86:	463a      	mov	r2, r7
 800eb88:	4616      	mov	r6, r2
 800eb8a:	3201      	adds	r2, #1
 800eb8c:	7830      	ldrb	r0, [r6, #0]
 800eb8e:	f7ff ff9b 	bl	800eac8 <__hexdig_fun>
 800eb92:	2800      	cmp	r0, #0
 800eb94:	d1f8      	bne.n	800eb88 <__gethex+0x94>
 800eb96:	9901      	ldr	r1, [sp, #4]
 800eb98:	4652      	mov	r2, sl
 800eb9a:	4630      	mov	r0, r6
 800eb9c:	f001 f854 	bl	800fc48 <strncmp>
 800eba0:	b980      	cbnz	r0, 800ebc4 <__gethex+0xd0>
 800eba2:	b94d      	cbnz	r5, 800ebb8 <__gethex+0xc4>
 800eba4:	eb06 050a 	add.w	r5, r6, sl
 800eba8:	462a      	mov	r2, r5
 800ebaa:	4616      	mov	r6, r2
 800ebac:	3201      	adds	r2, #1
 800ebae:	7830      	ldrb	r0, [r6, #0]
 800ebb0:	f7ff ff8a 	bl	800eac8 <__hexdig_fun>
 800ebb4:	2800      	cmp	r0, #0
 800ebb6:	d1f8      	bne.n	800ebaa <__gethex+0xb6>
 800ebb8:	1bad      	subs	r5, r5, r6
 800ebba:	00ad      	lsls	r5, r5, #2
 800ebbc:	e004      	b.n	800ebc8 <__gethex+0xd4>
 800ebbe:	2400      	movs	r4, #0
 800ebc0:	4625      	mov	r5, r4
 800ebc2:	e7e0      	b.n	800eb86 <__gethex+0x92>
 800ebc4:	2d00      	cmp	r5, #0
 800ebc6:	d1f7      	bne.n	800ebb8 <__gethex+0xc4>
 800ebc8:	7833      	ldrb	r3, [r6, #0]
 800ebca:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800ebce:	2b50      	cmp	r3, #80	; 0x50
 800ebd0:	d13b      	bne.n	800ec4a <__gethex+0x156>
 800ebd2:	7873      	ldrb	r3, [r6, #1]
 800ebd4:	2b2b      	cmp	r3, #43	; 0x2b
 800ebd6:	d02c      	beq.n	800ec32 <__gethex+0x13e>
 800ebd8:	2b2d      	cmp	r3, #45	; 0x2d
 800ebda:	d02e      	beq.n	800ec3a <__gethex+0x146>
 800ebdc:	1c71      	adds	r1, r6, #1
 800ebde:	f04f 0900 	mov.w	r9, #0
 800ebe2:	7808      	ldrb	r0, [r1, #0]
 800ebe4:	f7ff ff70 	bl	800eac8 <__hexdig_fun>
 800ebe8:	1e43      	subs	r3, r0, #1
 800ebea:	b2db      	uxtb	r3, r3
 800ebec:	2b18      	cmp	r3, #24
 800ebee:	d82c      	bhi.n	800ec4a <__gethex+0x156>
 800ebf0:	f1a0 0210 	sub.w	r2, r0, #16
 800ebf4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ebf8:	f7ff ff66 	bl	800eac8 <__hexdig_fun>
 800ebfc:	1e43      	subs	r3, r0, #1
 800ebfe:	b2db      	uxtb	r3, r3
 800ec00:	2b18      	cmp	r3, #24
 800ec02:	d91d      	bls.n	800ec40 <__gethex+0x14c>
 800ec04:	f1b9 0f00 	cmp.w	r9, #0
 800ec08:	d000      	beq.n	800ec0c <__gethex+0x118>
 800ec0a:	4252      	negs	r2, r2
 800ec0c:	4415      	add	r5, r2
 800ec0e:	f8cb 1000 	str.w	r1, [fp]
 800ec12:	b1e4      	cbz	r4, 800ec4e <__gethex+0x15a>
 800ec14:	9b00      	ldr	r3, [sp, #0]
 800ec16:	2b00      	cmp	r3, #0
 800ec18:	bf14      	ite	ne
 800ec1a:	2700      	movne	r7, #0
 800ec1c:	2706      	moveq	r7, #6
 800ec1e:	4638      	mov	r0, r7
 800ec20:	b009      	add	sp, #36	; 0x24
 800ec22:	ecbd 8b02 	vpop	{d8}
 800ec26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec2a:	463e      	mov	r6, r7
 800ec2c:	4625      	mov	r5, r4
 800ec2e:	2401      	movs	r4, #1
 800ec30:	e7ca      	b.n	800ebc8 <__gethex+0xd4>
 800ec32:	f04f 0900 	mov.w	r9, #0
 800ec36:	1cb1      	adds	r1, r6, #2
 800ec38:	e7d3      	b.n	800ebe2 <__gethex+0xee>
 800ec3a:	f04f 0901 	mov.w	r9, #1
 800ec3e:	e7fa      	b.n	800ec36 <__gethex+0x142>
 800ec40:	230a      	movs	r3, #10
 800ec42:	fb03 0202 	mla	r2, r3, r2, r0
 800ec46:	3a10      	subs	r2, #16
 800ec48:	e7d4      	b.n	800ebf4 <__gethex+0x100>
 800ec4a:	4631      	mov	r1, r6
 800ec4c:	e7df      	b.n	800ec0e <__gethex+0x11a>
 800ec4e:	1bf3      	subs	r3, r6, r7
 800ec50:	3b01      	subs	r3, #1
 800ec52:	4621      	mov	r1, r4
 800ec54:	2b07      	cmp	r3, #7
 800ec56:	dc0b      	bgt.n	800ec70 <__gethex+0x17c>
 800ec58:	ee18 0a10 	vmov	r0, s16
 800ec5c:	f000 fa72 	bl	800f144 <_Balloc>
 800ec60:	4604      	mov	r4, r0
 800ec62:	b940      	cbnz	r0, 800ec76 <__gethex+0x182>
 800ec64:	4b5d      	ldr	r3, [pc, #372]	; (800eddc <__gethex+0x2e8>)
 800ec66:	4602      	mov	r2, r0
 800ec68:	21de      	movs	r1, #222	; 0xde
 800ec6a:	485d      	ldr	r0, [pc, #372]	; (800ede0 <__gethex+0x2ec>)
 800ec6c:	f001 f80e 	bl	800fc8c <__assert_func>
 800ec70:	3101      	adds	r1, #1
 800ec72:	105b      	asrs	r3, r3, #1
 800ec74:	e7ee      	b.n	800ec54 <__gethex+0x160>
 800ec76:	f100 0914 	add.w	r9, r0, #20
 800ec7a:	f04f 0b00 	mov.w	fp, #0
 800ec7e:	f1ca 0301 	rsb	r3, sl, #1
 800ec82:	f8cd 9008 	str.w	r9, [sp, #8]
 800ec86:	f8cd b000 	str.w	fp, [sp]
 800ec8a:	9306      	str	r3, [sp, #24]
 800ec8c:	42b7      	cmp	r7, r6
 800ec8e:	d340      	bcc.n	800ed12 <__gethex+0x21e>
 800ec90:	9802      	ldr	r0, [sp, #8]
 800ec92:	9b00      	ldr	r3, [sp, #0]
 800ec94:	f840 3b04 	str.w	r3, [r0], #4
 800ec98:	eba0 0009 	sub.w	r0, r0, r9
 800ec9c:	1080      	asrs	r0, r0, #2
 800ec9e:	0146      	lsls	r6, r0, #5
 800eca0:	6120      	str	r0, [r4, #16]
 800eca2:	4618      	mov	r0, r3
 800eca4:	f000 fb40 	bl	800f328 <__hi0bits>
 800eca8:	1a30      	subs	r0, r6, r0
 800ecaa:	f8d8 6000 	ldr.w	r6, [r8]
 800ecae:	42b0      	cmp	r0, r6
 800ecb0:	dd63      	ble.n	800ed7a <__gethex+0x286>
 800ecb2:	1b87      	subs	r7, r0, r6
 800ecb4:	4639      	mov	r1, r7
 800ecb6:	4620      	mov	r0, r4
 800ecb8:	f000 fee1 	bl	800fa7e <__any_on>
 800ecbc:	4682      	mov	sl, r0
 800ecbe:	b1a8      	cbz	r0, 800ecec <__gethex+0x1f8>
 800ecc0:	1e7b      	subs	r3, r7, #1
 800ecc2:	1159      	asrs	r1, r3, #5
 800ecc4:	f003 021f 	and.w	r2, r3, #31
 800ecc8:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800eccc:	f04f 0a01 	mov.w	sl, #1
 800ecd0:	fa0a f202 	lsl.w	r2, sl, r2
 800ecd4:	420a      	tst	r2, r1
 800ecd6:	d009      	beq.n	800ecec <__gethex+0x1f8>
 800ecd8:	4553      	cmp	r3, sl
 800ecda:	dd05      	ble.n	800ece8 <__gethex+0x1f4>
 800ecdc:	1eb9      	subs	r1, r7, #2
 800ecde:	4620      	mov	r0, r4
 800ece0:	f000 fecd 	bl	800fa7e <__any_on>
 800ece4:	2800      	cmp	r0, #0
 800ece6:	d145      	bne.n	800ed74 <__gethex+0x280>
 800ece8:	f04f 0a02 	mov.w	sl, #2
 800ecec:	4639      	mov	r1, r7
 800ecee:	4620      	mov	r0, r4
 800ecf0:	f7ff fe98 	bl	800ea24 <rshift>
 800ecf4:	443d      	add	r5, r7
 800ecf6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ecfa:	42ab      	cmp	r3, r5
 800ecfc:	da4c      	bge.n	800ed98 <__gethex+0x2a4>
 800ecfe:	ee18 0a10 	vmov	r0, s16
 800ed02:	4621      	mov	r1, r4
 800ed04:	f000 fa5e 	bl	800f1c4 <_Bfree>
 800ed08:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800ed0a:	2300      	movs	r3, #0
 800ed0c:	6013      	str	r3, [r2, #0]
 800ed0e:	27a3      	movs	r7, #163	; 0xa3
 800ed10:	e785      	b.n	800ec1e <__gethex+0x12a>
 800ed12:	1e73      	subs	r3, r6, #1
 800ed14:	9a05      	ldr	r2, [sp, #20]
 800ed16:	9303      	str	r3, [sp, #12]
 800ed18:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ed1c:	4293      	cmp	r3, r2
 800ed1e:	d019      	beq.n	800ed54 <__gethex+0x260>
 800ed20:	f1bb 0f20 	cmp.w	fp, #32
 800ed24:	d107      	bne.n	800ed36 <__gethex+0x242>
 800ed26:	9b02      	ldr	r3, [sp, #8]
 800ed28:	9a00      	ldr	r2, [sp, #0]
 800ed2a:	f843 2b04 	str.w	r2, [r3], #4
 800ed2e:	9302      	str	r3, [sp, #8]
 800ed30:	2300      	movs	r3, #0
 800ed32:	9300      	str	r3, [sp, #0]
 800ed34:	469b      	mov	fp, r3
 800ed36:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800ed3a:	f7ff fec5 	bl	800eac8 <__hexdig_fun>
 800ed3e:	9b00      	ldr	r3, [sp, #0]
 800ed40:	f000 000f 	and.w	r0, r0, #15
 800ed44:	fa00 f00b 	lsl.w	r0, r0, fp
 800ed48:	4303      	orrs	r3, r0
 800ed4a:	9300      	str	r3, [sp, #0]
 800ed4c:	f10b 0b04 	add.w	fp, fp, #4
 800ed50:	9b03      	ldr	r3, [sp, #12]
 800ed52:	e00d      	b.n	800ed70 <__gethex+0x27c>
 800ed54:	9b03      	ldr	r3, [sp, #12]
 800ed56:	9a06      	ldr	r2, [sp, #24]
 800ed58:	4413      	add	r3, r2
 800ed5a:	42bb      	cmp	r3, r7
 800ed5c:	d3e0      	bcc.n	800ed20 <__gethex+0x22c>
 800ed5e:	4618      	mov	r0, r3
 800ed60:	9901      	ldr	r1, [sp, #4]
 800ed62:	9307      	str	r3, [sp, #28]
 800ed64:	4652      	mov	r2, sl
 800ed66:	f000 ff6f 	bl	800fc48 <strncmp>
 800ed6a:	9b07      	ldr	r3, [sp, #28]
 800ed6c:	2800      	cmp	r0, #0
 800ed6e:	d1d7      	bne.n	800ed20 <__gethex+0x22c>
 800ed70:	461e      	mov	r6, r3
 800ed72:	e78b      	b.n	800ec8c <__gethex+0x198>
 800ed74:	f04f 0a03 	mov.w	sl, #3
 800ed78:	e7b8      	b.n	800ecec <__gethex+0x1f8>
 800ed7a:	da0a      	bge.n	800ed92 <__gethex+0x29e>
 800ed7c:	1a37      	subs	r7, r6, r0
 800ed7e:	4621      	mov	r1, r4
 800ed80:	ee18 0a10 	vmov	r0, s16
 800ed84:	463a      	mov	r2, r7
 800ed86:	f000 fc39 	bl	800f5fc <__lshift>
 800ed8a:	1bed      	subs	r5, r5, r7
 800ed8c:	4604      	mov	r4, r0
 800ed8e:	f100 0914 	add.w	r9, r0, #20
 800ed92:	f04f 0a00 	mov.w	sl, #0
 800ed96:	e7ae      	b.n	800ecf6 <__gethex+0x202>
 800ed98:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800ed9c:	42a8      	cmp	r0, r5
 800ed9e:	dd72      	ble.n	800ee86 <__gethex+0x392>
 800eda0:	1b45      	subs	r5, r0, r5
 800eda2:	42ae      	cmp	r6, r5
 800eda4:	dc36      	bgt.n	800ee14 <__gethex+0x320>
 800eda6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800edaa:	2b02      	cmp	r3, #2
 800edac:	d02a      	beq.n	800ee04 <__gethex+0x310>
 800edae:	2b03      	cmp	r3, #3
 800edb0:	d02c      	beq.n	800ee0c <__gethex+0x318>
 800edb2:	2b01      	cmp	r3, #1
 800edb4:	d11c      	bne.n	800edf0 <__gethex+0x2fc>
 800edb6:	42ae      	cmp	r6, r5
 800edb8:	d11a      	bne.n	800edf0 <__gethex+0x2fc>
 800edba:	2e01      	cmp	r6, #1
 800edbc:	d112      	bne.n	800ede4 <__gethex+0x2f0>
 800edbe:	9a04      	ldr	r2, [sp, #16]
 800edc0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800edc4:	6013      	str	r3, [r2, #0]
 800edc6:	2301      	movs	r3, #1
 800edc8:	6123      	str	r3, [r4, #16]
 800edca:	f8c9 3000 	str.w	r3, [r9]
 800edce:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800edd0:	2762      	movs	r7, #98	; 0x62
 800edd2:	601c      	str	r4, [r3, #0]
 800edd4:	e723      	b.n	800ec1e <__gethex+0x12a>
 800edd6:	bf00      	nop
 800edd8:	08011560 	.word	0x08011560
 800eddc:	080114e8 	.word	0x080114e8
 800ede0:	080114f9 	.word	0x080114f9
 800ede4:	1e71      	subs	r1, r6, #1
 800ede6:	4620      	mov	r0, r4
 800ede8:	f000 fe49 	bl	800fa7e <__any_on>
 800edec:	2800      	cmp	r0, #0
 800edee:	d1e6      	bne.n	800edbe <__gethex+0x2ca>
 800edf0:	ee18 0a10 	vmov	r0, s16
 800edf4:	4621      	mov	r1, r4
 800edf6:	f000 f9e5 	bl	800f1c4 <_Bfree>
 800edfa:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800edfc:	2300      	movs	r3, #0
 800edfe:	6013      	str	r3, [r2, #0]
 800ee00:	2750      	movs	r7, #80	; 0x50
 800ee02:	e70c      	b.n	800ec1e <__gethex+0x12a>
 800ee04:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ee06:	2b00      	cmp	r3, #0
 800ee08:	d1f2      	bne.n	800edf0 <__gethex+0x2fc>
 800ee0a:	e7d8      	b.n	800edbe <__gethex+0x2ca>
 800ee0c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ee0e:	2b00      	cmp	r3, #0
 800ee10:	d1d5      	bne.n	800edbe <__gethex+0x2ca>
 800ee12:	e7ed      	b.n	800edf0 <__gethex+0x2fc>
 800ee14:	1e6f      	subs	r7, r5, #1
 800ee16:	f1ba 0f00 	cmp.w	sl, #0
 800ee1a:	d131      	bne.n	800ee80 <__gethex+0x38c>
 800ee1c:	b127      	cbz	r7, 800ee28 <__gethex+0x334>
 800ee1e:	4639      	mov	r1, r7
 800ee20:	4620      	mov	r0, r4
 800ee22:	f000 fe2c 	bl	800fa7e <__any_on>
 800ee26:	4682      	mov	sl, r0
 800ee28:	117b      	asrs	r3, r7, #5
 800ee2a:	2101      	movs	r1, #1
 800ee2c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800ee30:	f007 071f 	and.w	r7, r7, #31
 800ee34:	fa01 f707 	lsl.w	r7, r1, r7
 800ee38:	421f      	tst	r7, r3
 800ee3a:	4629      	mov	r1, r5
 800ee3c:	4620      	mov	r0, r4
 800ee3e:	bf18      	it	ne
 800ee40:	f04a 0a02 	orrne.w	sl, sl, #2
 800ee44:	1b76      	subs	r6, r6, r5
 800ee46:	f7ff fded 	bl	800ea24 <rshift>
 800ee4a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800ee4e:	2702      	movs	r7, #2
 800ee50:	f1ba 0f00 	cmp.w	sl, #0
 800ee54:	d048      	beq.n	800eee8 <__gethex+0x3f4>
 800ee56:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ee5a:	2b02      	cmp	r3, #2
 800ee5c:	d015      	beq.n	800ee8a <__gethex+0x396>
 800ee5e:	2b03      	cmp	r3, #3
 800ee60:	d017      	beq.n	800ee92 <__gethex+0x39e>
 800ee62:	2b01      	cmp	r3, #1
 800ee64:	d109      	bne.n	800ee7a <__gethex+0x386>
 800ee66:	f01a 0f02 	tst.w	sl, #2
 800ee6a:	d006      	beq.n	800ee7a <__gethex+0x386>
 800ee6c:	f8d9 0000 	ldr.w	r0, [r9]
 800ee70:	ea4a 0a00 	orr.w	sl, sl, r0
 800ee74:	f01a 0f01 	tst.w	sl, #1
 800ee78:	d10e      	bne.n	800ee98 <__gethex+0x3a4>
 800ee7a:	f047 0710 	orr.w	r7, r7, #16
 800ee7e:	e033      	b.n	800eee8 <__gethex+0x3f4>
 800ee80:	f04f 0a01 	mov.w	sl, #1
 800ee84:	e7d0      	b.n	800ee28 <__gethex+0x334>
 800ee86:	2701      	movs	r7, #1
 800ee88:	e7e2      	b.n	800ee50 <__gethex+0x35c>
 800ee8a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ee8c:	f1c3 0301 	rsb	r3, r3, #1
 800ee90:	9315      	str	r3, [sp, #84]	; 0x54
 800ee92:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ee94:	2b00      	cmp	r3, #0
 800ee96:	d0f0      	beq.n	800ee7a <__gethex+0x386>
 800ee98:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ee9c:	f104 0314 	add.w	r3, r4, #20
 800eea0:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800eea4:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800eea8:	f04f 0c00 	mov.w	ip, #0
 800eeac:	4618      	mov	r0, r3
 800eeae:	f853 2b04 	ldr.w	r2, [r3], #4
 800eeb2:	f1b2 3fff 	cmp.w	r2, #4294967295
 800eeb6:	d01c      	beq.n	800eef2 <__gethex+0x3fe>
 800eeb8:	3201      	adds	r2, #1
 800eeba:	6002      	str	r2, [r0, #0]
 800eebc:	2f02      	cmp	r7, #2
 800eebe:	f104 0314 	add.w	r3, r4, #20
 800eec2:	d13f      	bne.n	800ef44 <__gethex+0x450>
 800eec4:	f8d8 2000 	ldr.w	r2, [r8]
 800eec8:	3a01      	subs	r2, #1
 800eeca:	42b2      	cmp	r2, r6
 800eecc:	d10a      	bne.n	800eee4 <__gethex+0x3f0>
 800eece:	1171      	asrs	r1, r6, #5
 800eed0:	2201      	movs	r2, #1
 800eed2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800eed6:	f006 061f 	and.w	r6, r6, #31
 800eeda:	fa02 f606 	lsl.w	r6, r2, r6
 800eede:	421e      	tst	r6, r3
 800eee0:	bf18      	it	ne
 800eee2:	4617      	movne	r7, r2
 800eee4:	f047 0720 	orr.w	r7, r7, #32
 800eee8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800eeea:	601c      	str	r4, [r3, #0]
 800eeec:	9b04      	ldr	r3, [sp, #16]
 800eeee:	601d      	str	r5, [r3, #0]
 800eef0:	e695      	b.n	800ec1e <__gethex+0x12a>
 800eef2:	4299      	cmp	r1, r3
 800eef4:	f843 cc04 	str.w	ip, [r3, #-4]
 800eef8:	d8d8      	bhi.n	800eeac <__gethex+0x3b8>
 800eefa:	68a3      	ldr	r3, [r4, #8]
 800eefc:	459b      	cmp	fp, r3
 800eefe:	db19      	blt.n	800ef34 <__gethex+0x440>
 800ef00:	6861      	ldr	r1, [r4, #4]
 800ef02:	ee18 0a10 	vmov	r0, s16
 800ef06:	3101      	adds	r1, #1
 800ef08:	f000 f91c 	bl	800f144 <_Balloc>
 800ef0c:	4681      	mov	r9, r0
 800ef0e:	b918      	cbnz	r0, 800ef18 <__gethex+0x424>
 800ef10:	4b1a      	ldr	r3, [pc, #104]	; (800ef7c <__gethex+0x488>)
 800ef12:	4602      	mov	r2, r0
 800ef14:	2184      	movs	r1, #132	; 0x84
 800ef16:	e6a8      	b.n	800ec6a <__gethex+0x176>
 800ef18:	6922      	ldr	r2, [r4, #16]
 800ef1a:	3202      	adds	r2, #2
 800ef1c:	f104 010c 	add.w	r1, r4, #12
 800ef20:	0092      	lsls	r2, r2, #2
 800ef22:	300c      	adds	r0, #12
 800ef24:	f000 f900 	bl	800f128 <memcpy>
 800ef28:	4621      	mov	r1, r4
 800ef2a:	ee18 0a10 	vmov	r0, s16
 800ef2e:	f000 f949 	bl	800f1c4 <_Bfree>
 800ef32:	464c      	mov	r4, r9
 800ef34:	6923      	ldr	r3, [r4, #16]
 800ef36:	1c5a      	adds	r2, r3, #1
 800ef38:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ef3c:	6122      	str	r2, [r4, #16]
 800ef3e:	2201      	movs	r2, #1
 800ef40:	615a      	str	r2, [r3, #20]
 800ef42:	e7bb      	b.n	800eebc <__gethex+0x3c8>
 800ef44:	6922      	ldr	r2, [r4, #16]
 800ef46:	455a      	cmp	r2, fp
 800ef48:	dd0b      	ble.n	800ef62 <__gethex+0x46e>
 800ef4a:	2101      	movs	r1, #1
 800ef4c:	4620      	mov	r0, r4
 800ef4e:	f7ff fd69 	bl	800ea24 <rshift>
 800ef52:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ef56:	3501      	adds	r5, #1
 800ef58:	42ab      	cmp	r3, r5
 800ef5a:	f6ff aed0 	blt.w	800ecfe <__gethex+0x20a>
 800ef5e:	2701      	movs	r7, #1
 800ef60:	e7c0      	b.n	800eee4 <__gethex+0x3f0>
 800ef62:	f016 061f 	ands.w	r6, r6, #31
 800ef66:	d0fa      	beq.n	800ef5e <__gethex+0x46a>
 800ef68:	4453      	add	r3, sl
 800ef6a:	f1c6 0620 	rsb	r6, r6, #32
 800ef6e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800ef72:	f000 f9d9 	bl	800f328 <__hi0bits>
 800ef76:	42b0      	cmp	r0, r6
 800ef78:	dbe7      	blt.n	800ef4a <__gethex+0x456>
 800ef7a:	e7f0      	b.n	800ef5e <__gethex+0x46a>
 800ef7c:	080114e8 	.word	0x080114e8

0800ef80 <L_shift>:
 800ef80:	f1c2 0208 	rsb	r2, r2, #8
 800ef84:	0092      	lsls	r2, r2, #2
 800ef86:	b570      	push	{r4, r5, r6, lr}
 800ef88:	f1c2 0620 	rsb	r6, r2, #32
 800ef8c:	6843      	ldr	r3, [r0, #4]
 800ef8e:	6804      	ldr	r4, [r0, #0]
 800ef90:	fa03 f506 	lsl.w	r5, r3, r6
 800ef94:	432c      	orrs	r4, r5
 800ef96:	40d3      	lsrs	r3, r2
 800ef98:	6004      	str	r4, [r0, #0]
 800ef9a:	f840 3f04 	str.w	r3, [r0, #4]!
 800ef9e:	4288      	cmp	r0, r1
 800efa0:	d3f4      	bcc.n	800ef8c <L_shift+0xc>
 800efa2:	bd70      	pop	{r4, r5, r6, pc}

0800efa4 <__match>:
 800efa4:	b530      	push	{r4, r5, lr}
 800efa6:	6803      	ldr	r3, [r0, #0]
 800efa8:	3301      	adds	r3, #1
 800efaa:	f811 4b01 	ldrb.w	r4, [r1], #1
 800efae:	b914      	cbnz	r4, 800efb6 <__match+0x12>
 800efb0:	6003      	str	r3, [r0, #0]
 800efb2:	2001      	movs	r0, #1
 800efb4:	bd30      	pop	{r4, r5, pc}
 800efb6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800efba:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800efbe:	2d19      	cmp	r5, #25
 800efc0:	bf98      	it	ls
 800efc2:	3220      	addls	r2, #32
 800efc4:	42a2      	cmp	r2, r4
 800efc6:	d0f0      	beq.n	800efaa <__match+0x6>
 800efc8:	2000      	movs	r0, #0
 800efca:	e7f3      	b.n	800efb4 <__match+0x10>

0800efcc <__hexnan>:
 800efcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800efd0:	680b      	ldr	r3, [r1, #0]
 800efd2:	115e      	asrs	r6, r3, #5
 800efd4:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800efd8:	f013 031f 	ands.w	r3, r3, #31
 800efdc:	b087      	sub	sp, #28
 800efde:	bf18      	it	ne
 800efe0:	3604      	addne	r6, #4
 800efe2:	2500      	movs	r5, #0
 800efe4:	1f37      	subs	r7, r6, #4
 800efe6:	4690      	mov	r8, r2
 800efe8:	6802      	ldr	r2, [r0, #0]
 800efea:	9301      	str	r3, [sp, #4]
 800efec:	4682      	mov	sl, r0
 800efee:	f846 5c04 	str.w	r5, [r6, #-4]
 800eff2:	46b9      	mov	r9, r7
 800eff4:	463c      	mov	r4, r7
 800eff6:	9502      	str	r5, [sp, #8]
 800eff8:	46ab      	mov	fp, r5
 800effa:	7851      	ldrb	r1, [r2, #1]
 800effc:	1c53      	adds	r3, r2, #1
 800effe:	9303      	str	r3, [sp, #12]
 800f000:	b341      	cbz	r1, 800f054 <__hexnan+0x88>
 800f002:	4608      	mov	r0, r1
 800f004:	9205      	str	r2, [sp, #20]
 800f006:	9104      	str	r1, [sp, #16]
 800f008:	f7ff fd5e 	bl	800eac8 <__hexdig_fun>
 800f00c:	2800      	cmp	r0, #0
 800f00e:	d14f      	bne.n	800f0b0 <__hexnan+0xe4>
 800f010:	9904      	ldr	r1, [sp, #16]
 800f012:	9a05      	ldr	r2, [sp, #20]
 800f014:	2920      	cmp	r1, #32
 800f016:	d818      	bhi.n	800f04a <__hexnan+0x7e>
 800f018:	9b02      	ldr	r3, [sp, #8]
 800f01a:	459b      	cmp	fp, r3
 800f01c:	dd13      	ble.n	800f046 <__hexnan+0x7a>
 800f01e:	454c      	cmp	r4, r9
 800f020:	d206      	bcs.n	800f030 <__hexnan+0x64>
 800f022:	2d07      	cmp	r5, #7
 800f024:	dc04      	bgt.n	800f030 <__hexnan+0x64>
 800f026:	462a      	mov	r2, r5
 800f028:	4649      	mov	r1, r9
 800f02a:	4620      	mov	r0, r4
 800f02c:	f7ff ffa8 	bl	800ef80 <L_shift>
 800f030:	4544      	cmp	r4, r8
 800f032:	d950      	bls.n	800f0d6 <__hexnan+0x10a>
 800f034:	2300      	movs	r3, #0
 800f036:	f1a4 0904 	sub.w	r9, r4, #4
 800f03a:	f844 3c04 	str.w	r3, [r4, #-4]
 800f03e:	f8cd b008 	str.w	fp, [sp, #8]
 800f042:	464c      	mov	r4, r9
 800f044:	461d      	mov	r5, r3
 800f046:	9a03      	ldr	r2, [sp, #12]
 800f048:	e7d7      	b.n	800effa <__hexnan+0x2e>
 800f04a:	2929      	cmp	r1, #41	; 0x29
 800f04c:	d156      	bne.n	800f0fc <__hexnan+0x130>
 800f04e:	3202      	adds	r2, #2
 800f050:	f8ca 2000 	str.w	r2, [sl]
 800f054:	f1bb 0f00 	cmp.w	fp, #0
 800f058:	d050      	beq.n	800f0fc <__hexnan+0x130>
 800f05a:	454c      	cmp	r4, r9
 800f05c:	d206      	bcs.n	800f06c <__hexnan+0xa0>
 800f05e:	2d07      	cmp	r5, #7
 800f060:	dc04      	bgt.n	800f06c <__hexnan+0xa0>
 800f062:	462a      	mov	r2, r5
 800f064:	4649      	mov	r1, r9
 800f066:	4620      	mov	r0, r4
 800f068:	f7ff ff8a 	bl	800ef80 <L_shift>
 800f06c:	4544      	cmp	r4, r8
 800f06e:	d934      	bls.n	800f0da <__hexnan+0x10e>
 800f070:	f1a8 0204 	sub.w	r2, r8, #4
 800f074:	4623      	mov	r3, r4
 800f076:	f853 1b04 	ldr.w	r1, [r3], #4
 800f07a:	f842 1f04 	str.w	r1, [r2, #4]!
 800f07e:	429f      	cmp	r7, r3
 800f080:	d2f9      	bcs.n	800f076 <__hexnan+0xaa>
 800f082:	1b3b      	subs	r3, r7, r4
 800f084:	f023 0303 	bic.w	r3, r3, #3
 800f088:	3304      	adds	r3, #4
 800f08a:	3401      	adds	r4, #1
 800f08c:	3e03      	subs	r6, #3
 800f08e:	42b4      	cmp	r4, r6
 800f090:	bf88      	it	hi
 800f092:	2304      	movhi	r3, #4
 800f094:	4443      	add	r3, r8
 800f096:	2200      	movs	r2, #0
 800f098:	f843 2b04 	str.w	r2, [r3], #4
 800f09c:	429f      	cmp	r7, r3
 800f09e:	d2fb      	bcs.n	800f098 <__hexnan+0xcc>
 800f0a0:	683b      	ldr	r3, [r7, #0]
 800f0a2:	b91b      	cbnz	r3, 800f0ac <__hexnan+0xe0>
 800f0a4:	4547      	cmp	r7, r8
 800f0a6:	d127      	bne.n	800f0f8 <__hexnan+0x12c>
 800f0a8:	2301      	movs	r3, #1
 800f0aa:	603b      	str	r3, [r7, #0]
 800f0ac:	2005      	movs	r0, #5
 800f0ae:	e026      	b.n	800f0fe <__hexnan+0x132>
 800f0b0:	3501      	adds	r5, #1
 800f0b2:	2d08      	cmp	r5, #8
 800f0b4:	f10b 0b01 	add.w	fp, fp, #1
 800f0b8:	dd06      	ble.n	800f0c8 <__hexnan+0xfc>
 800f0ba:	4544      	cmp	r4, r8
 800f0bc:	d9c3      	bls.n	800f046 <__hexnan+0x7a>
 800f0be:	2300      	movs	r3, #0
 800f0c0:	f844 3c04 	str.w	r3, [r4, #-4]
 800f0c4:	2501      	movs	r5, #1
 800f0c6:	3c04      	subs	r4, #4
 800f0c8:	6822      	ldr	r2, [r4, #0]
 800f0ca:	f000 000f 	and.w	r0, r0, #15
 800f0ce:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800f0d2:	6022      	str	r2, [r4, #0]
 800f0d4:	e7b7      	b.n	800f046 <__hexnan+0x7a>
 800f0d6:	2508      	movs	r5, #8
 800f0d8:	e7b5      	b.n	800f046 <__hexnan+0x7a>
 800f0da:	9b01      	ldr	r3, [sp, #4]
 800f0dc:	2b00      	cmp	r3, #0
 800f0de:	d0df      	beq.n	800f0a0 <__hexnan+0xd4>
 800f0e0:	f04f 32ff 	mov.w	r2, #4294967295
 800f0e4:	f1c3 0320 	rsb	r3, r3, #32
 800f0e8:	fa22 f303 	lsr.w	r3, r2, r3
 800f0ec:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800f0f0:	401a      	ands	r2, r3
 800f0f2:	f846 2c04 	str.w	r2, [r6, #-4]
 800f0f6:	e7d3      	b.n	800f0a0 <__hexnan+0xd4>
 800f0f8:	3f04      	subs	r7, #4
 800f0fa:	e7d1      	b.n	800f0a0 <__hexnan+0xd4>
 800f0fc:	2004      	movs	r0, #4
 800f0fe:	b007      	add	sp, #28
 800f100:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f104 <__ascii_mbtowc>:
 800f104:	b082      	sub	sp, #8
 800f106:	b901      	cbnz	r1, 800f10a <__ascii_mbtowc+0x6>
 800f108:	a901      	add	r1, sp, #4
 800f10a:	b142      	cbz	r2, 800f11e <__ascii_mbtowc+0x1a>
 800f10c:	b14b      	cbz	r3, 800f122 <__ascii_mbtowc+0x1e>
 800f10e:	7813      	ldrb	r3, [r2, #0]
 800f110:	600b      	str	r3, [r1, #0]
 800f112:	7812      	ldrb	r2, [r2, #0]
 800f114:	1e10      	subs	r0, r2, #0
 800f116:	bf18      	it	ne
 800f118:	2001      	movne	r0, #1
 800f11a:	b002      	add	sp, #8
 800f11c:	4770      	bx	lr
 800f11e:	4610      	mov	r0, r2
 800f120:	e7fb      	b.n	800f11a <__ascii_mbtowc+0x16>
 800f122:	f06f 0001 	mvn.w	r0, #1
 800f126:	e7f8      	b.n	800f11a <__ascii_mbtowc+0x16>

0800f128 <memcpy>:
 800f128:	440a      	add	r2, r1
 800f12a:	4291      	cmp	r1, r2
 800f12c:	f100 33ff 	add.w	r3, r0, #4294967295
 800f130:	d100      	bne.n	800f134 <memcpy+0xc>
 800f132:	4770      	bx	lr
 800f134:	b510      	push	{r4, lr}
 800f136:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f13a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f13e:	4291      	cmp	r1, r2
 800f140:	d1f9      	bne.n	800f136 <memcpy+0xe>
 800f142:	bd10      	pop	{r4, pc}

0800f144 <_Balloc>:
 800f144:	b570      	push	{r4, r5, r6, lr}
 800f146:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800f148:	4604      	mov	r4, r0
 800f14a:	460d      	mov	r5, r1
 800f14c:	b976      	cbnz	r6, 800f16c <_Balloc+0x28>
 800f14e:	2010      	movs	r0, #16
 800f150:	f000 fdcc 	bl	800fcec <malloc>
 800f154:	4602      	mov	r2, r0
 800f156:	6260      	str	r0, [r4, #36]	; 0x24
 800f158:	b920      	cbnz	r0, 800f164 <_Balloc+0x20>
 800f15a:	4b18      	ldr	r3, [pc, #96]	; (800f1bc <_Balloc+0x78>)
 800f15c:	4818      	ldr	r0, [pc, #96]	; (800f1c0 <_Balloc+0x7c>)
 800f15e:	2166      	movs	r1, #102	; 0x66
 800f160:	f000 fd94 	bl	800fc8c <__assert_func>
 800f164:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f168:	6006      	str	r6, [r0, #0]
 800f16a:	60c6      	str	r6, [r0, #12]
 800f16c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800f16e:	68f3      	ldr	r3, [r6, #12]
 800f170:	b183      	cbz	r3, 800f194 <_Balloc+0x50>
 800f172:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f174:	68db      	ldr	r3, [r3, #12]
 800f176:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f17a:	b9b8      	cbnz	r0, 800f1ac <_Balloc+0x68>
 800f17c:	2101      	movs	r1, #1
 800f17e:	fa01 f605 	lsl.w	r6, r1, r5
 800f182:	1d72      	adds	r2, r6, #5
 800f184:	0092      	lsls	r2, r2, #2
 800f186:	4620      	mov	r0, r4
 800f188:	f000 fc9a 	bl	800fac0 <_calloc_r>
 800f18c:	b160      	cbz	r0, 800f1a8 <_Balloc+0x64>
 800f18e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f192:	e00e      	b.n	800f1b2 <_Balloc+0x6e>
 800f194:	2221      	movs	r2, #33	; 0x21
 800f196:	2104      	movs	r1, #4
 800f198:	4620      	mov	r0, r4
 800f19a:	f000 fc91 	bl	800fac0 <_calloc_r>
 800f19e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f1a0:	60f0      	str	r0, [r6, #12]
 800f1a2:	68db      	ldr	r3, [r3, #12]
 800f1a4:	2b00      	cmp	r3, #0
 800f1a6:	d1e4      	bne.n	800f172 <_Balloc+0x2e>
 800f1a8:	2000      	movs	r0, #0
 800f1aa:	bd70      	pop	{r4, r5, r6, pc}
 800f1ac:	6802      	ldr	r2, [r0, #0]
 800f1ae:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f1b2:	2300      	movs	r3, #0
 800f1b4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f1b8:	e7f7      	b.n	800f1aa <_Balloc+0x66>
 800f1ba:	bf00      	nop
 800f1bc:	08011574 	.word	0x08011574
 800f1c0:	0801158b 	.word	0x0801158b

0800f1c4 <_Bfree>:
 800f1c4:	b570      	push	{r4, r5, r6, lr}
 800f1c6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800f1c8:	4605      	mov	r5, r0
 800f1ca:	460c      	mov	r4, r1
 800f1cc:	b976      	cbnz	r6, 800f1ec <_Bfree+0x28>
 800f1ce:	2010      	movs	r0, #16
 800f1d0:	f000 fd8c 	bl	800fcec <malloc>
 800f1d4:	4602      	mov	r2, r0
 800f1d6:	6268      	str	r0, [r5, #36]	; 0x24
 800f1d8:	b920      	cbnz	r0, 800f1e4 <_Bfree+0x20>
 800f1da:	4b09      	ldr	r3, [pc, #36]	; (800f200 <_Bfree+0x3c>)
 800f1dc:	4809      	ldr	r0, [pc, #36]	; (800f204 <_Bfree+0x40>)
 800f1de:	218a      	movs	r1, #138	; 0x8a
 800f1e0:	f000 fd54 	bl	800fc8c <__assert_func>
 800f1e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f1e8:	6006      	str	r6, [r0, #0]
 800f1ea:	60c6      	str	r6, [r0, #12]
 800f1ec:	b13c      	cbz	r4, 800f1fe <_Bfree+0x3a>
 800f1ee:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800f1f0:	6862      	ldr	r2, [r4, #4]
 800f1f2:	68db      	ldr	r3, [r3, #12]
 800f1f4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f1f8:	6021      	str	r1, [r4, #0]
 800f1fa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f1fe:	bd70      	pop	{r4, r5, r6, pc}
 800f200:	08011574 	.word	0x08011574
 800f204:	0801158b 	.word	0x0801158b

0800f208 <__multadd>:
 800f208:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f20c:	690d      	ldr	r5, [r1, #16]
 800f20e:	4607      	mov	r7, r0
 800f210:	460c      	mov	r4, r1
 800f212:	461e      	mov	r6, r3
 800f214:	f101 0c14 	add.w	ip, r1, #20
 800f218:	2000      	movs	r0, #0
 800f21a:	f8dc 3000 	ldr.w	r3, [ip]
 800f21e:	b299      	uxth	r1, r3
 800f220:	fb02 6101 	mla	r1, r2, r1, r6
 800f224:	0c1e      	lsrs	r6, r3, #16
 800f226:	0c0b      	lsrs	r3, r1, #16
 800f228:	fb02 3306 	mla	r3, r2, r6, r3
 800f22c:	b289      	uxth	r1, r1
 800f22e:	3001      	adds	r0, #1
 800f230:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800f234:	4285      	cmp	r5, r0
 800f236:	f84c 1b04 	str.w	r1, [ip], #4
 800f23a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f23e:	dcec      	bgt.n	800f21a <__multadd+0x12>
 800f240:	b30e      	cbz	r6, 800f286 <__multadd+0x7e>
 800f242:	68a3      	ldr	r3, [r4, #8]
 800f244:	42ab      	cmp	r3, r5
 800f246:	dc19      	bgt.n	800f27c <__multadd+0x74>
 800f248:	6861      	ldr	r1, [r4, #4]
 800f24a:	4638      	mov	r0, r7
 800f24c:	3101      	adds	r1, #1
 800f24e:	f7ff ff79 	bl	800f144 <_Balloc>
 800f252:	4680      	mov	r8, r0
 800f254:	b928      	cbnz	r0, 800f262 <__multadd+0x5a>
 800f256:	4602      	mov	r2, r0
 800f258:	4b0c      	ldr	r3, [pc, #48]	; (800f28c <__multadd+0x84>)
 800f25a:	480d      	ldr	r0, [pc, #52]	; (800f290 <__multadd+0x88>)
 800f25c:	21b5      	movs	r1, #181	; 0xb5
 800f25e:	f000 fd15 	bl	800fc8c <__assert_func>
 800f262:	6922      	ldr	r2, [r4, #16]
 800f264:	3202      	adds	r2, #2
 800f266:	f104 010c 	add.w	r1, r4, #12
 800f26a:	0092      	lsls	r2, r2, #2
 800f26c:	300c      	adds	r0, #12
 800f26e:	f7ff ff5b 	bl	800f128 <memcpy>
 800f272:	4621      	mov	r1, r4
 800f274:	4638      	mov	r0, r7
 800f276:	f7ff ffa5 	bl	800f1c4 <_Bfree>
 800f27a:	4644      	mov	r4, r8
 800f27c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f280:	3501      	adds	r5, #1
 800f282:	615e      	str	r6, [r3, #20]
 800f284:	6125      	str	r5, [r4, #16]
 800f286:	4620      	mov	r0, r4
 800f288:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f28c:	080114e8 	.word	0x080114e8
 800f290:	0801158b 	.word	0x0801158b

0800f294 <__s2b>:
 800f294:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f298:	460c      	mov	r4, r1
 800f29a:	4615      	mov	r5, r2
 800f29c:	461f      	mov	r7, r3
 800f29e:	2209      	movs	r2, #9
 800f2a0:	3308      	adds	r3, #8
 800f2a2:	4606      	mov	r6, r0
 800f2a4:	fb93 f3f2 	sdiv	r3, r3, r2
 800f2a8:	2100      	movs	r1, #0
 800f2aa:	2201      	movs	r2, #1
 800f2ac:	429a      	cmp	r2, r3
 800f2ae:	db09      	blt.n	800f2c4 <__s2b+0x30>
 800f2b0:	4630      	mov	r0, r6
 800f2b2:	f7ff ff47 	bl	800f144 <_Balloc>
 800f2b6:	b940      	cbnz	r0, 800f2ca <__s2b+0x36>
 800f2b8:	4602      	mov	r2, r0
 800f2ba:	4b19      	ldr	r3, [pc, #100]	; (800f320 <__s2b+0x8c>)
 800f2bc:	4819      	ldr	r0, [pc, #100]	; (800f324 <__s2b+0x90>)
 800f2be:	21ce      	movs	r1, #206	; 0xce
 800f2c0:	f000 fce4 	bl	800fc8c <__assert_func>
 800f2c4:	0052      	lsls	r2, r2, #1
 800f2c6:	3101      	adds	r1, #1
 800f2c8:	e7f0      	b.n	800f2ac <__s2b+0x18>
 800f2ca:	9b08      	ldr	r3, [sp, #32]
 800f2cc:	6143      	str	r3, [r0, #20]
 800f2ce:	2d09      	cmp	r5, #9
 800f2d0:	f04f 0301 	mov.w	r3, #1
 800f2d4:	6103      	str	r3, [r0, #16]
 800f2d6:	dd16      	ble.n	800f306 <__s2b+0x72>
 800f2d8:	f104 0909 	add.w	r9, r4, #9
 800f2dc:	46c8      	mov	r8, r9
 800f2de:	442c      	add	r4, r5
 800f2e0:	f818 3b01 	ldrb.w	r3, [r8], #1
 800f2e4:	4601      	mov	r1, r0
 800f2e6:	3b30      	subs	r3, #48	; 0x30
 800f2e8:	220a      	movs	r2, #10
 800f2ea:	4630      	mov	r0, r6
 800f2ec:	f7ff ff8c 	bl	800f208 <__multadd>
 800f2f0:	45a0      	cmp	r8, r4
 800f2f2:	d1f5      	bne.n	800f2e0 <__s2b+0x4c>
 800f2f4:	f1a5 0408 	sub.w	r4, r5, #8
 800f2f8:	444c      	add	r4, r9
 800f2fa:	1b2d      	subs	r5, r5, r4
 800f2fc:	1963      	adds	r3, r4, r5
 800f2fe:	42bb      	cmp	r3, r7
 800f300:	db04      	blt.n	800f30c <__s2b+0x78>
 800f302:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f306:	340a      	adds	r4, #10
 800f308:	2509      	movs	r5, #9
 800f30a:	e7f6      	b.n	800f2fa <__s2b+0x66>
 800f30c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800f310:	4601      	mov	r1, r0
 800f312:	3b30      	subs	r3, #48	; 0x30
 800f314:	220a      	movs	r2, #10
 800f316:	4630      	mov	r0, r6
 800f318:	f7ff ff76 	bl	800f208 <__multadd>
 800f31c:	e7ee      	b.n	800f2fc <__s2b+0x68>
 800f31e:	bf00      	nop
 800f320:	080114e8 	.word	0x080114e8
 800f324:	0801158b 	.word	0x0801158b

0800f328 <__hi0bits>:
 800f328:	0c03      	lsrs	r3, r0, #16
 800f32a:	041b      	lsls	r3, r3, #16
 800f32c:	b9d3      	cbnz	r3, 800f364 <__hi0bits+0x3c>
 800f32e:	0400      	lsls	r0, r0, #16
 800f330:	2310      	movs	r3, #16
 800f332:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800f336:	bf04      	itt	eq
 800f338:	0200      	lsleq	r0, r0, #8
 800f33a:	3308      	addeq	r3, #8
 800f33c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800f340:	bf04      	itt	eq
 800f342:	0100      	lsleq	r0, r0, #4
 800f344:	3304      	addeq	r3, #4
 800f346:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800f34a:	bf04      	itt	eq
 800f34c:	0080      	lsleq	r0, r0, #2
 800f34e:	3302      	addeq	r3, #2
 800f350:	2800      	cmp	r0, #0
 800f352:	db05      	blt.n	800f360 <__hi0bits+0x38>
 800f354:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800f358:	f103 0301 	add.w	r3, r3, #1
 800f35c:	bf08      	it	eq
 800f35e:	2320      	moveq	r3, #32
 800f360:	4618      	mov	r0, r3
 800f362:	4770      	bx	lr
 800f364:	2300      	movs	r3, #0
 800f366:	e7e4      	b.n	800f332 <__hi0bits+0xa>

0800f368 <__lo0bits>:
 800f368:	6803      	ldr	r3, [r0, #0]
 800f36a:	f013 0207 	ands.w	r2, r3, #7
 800f36e:	4601      	mov	r1, r0
 800f370:	d00b      	beq.n	800f38a <__lo0bits+0x22>
 800f372:	07da      	lsls	r2, r3, #31
 800f374:	d423      	bmi.n	800f3be <__lo0bits+0x56>
 800f376:	0798      	lsls	r0, r3, #30
 800f378:	bf49      	itett	mi
 800f37a:	085b      	lsrmi	r3, r3, #1
 800f37c:	089b      	lsrpl	r3, r3, #2
 800f37e:	2001      	movmi	r0, #1
 800f380:	600b      	strmi	r3, [r1, #0]
 800f382:	bf5c      	itt	pl
 800f384:	600b      	strpl	r3, [r1, #0]
 800f386:	2002      	movpl	r0, #2
 800f388:	4770      	bx	lr
 800f38a:	b298      	uxth	r0, r3
 800f38c:	b9a8      	cbnz	r0, 800f3ba <__lo0bits+0x52>
 800f38e:	0c1b      	lsrs	r3, r3, #16
 800f390:	2010      	movs	r0, #16
 800f392:	b2da      	uxtb	r2, r3
 800f394:	b90a      	cbnz	r2, 800f39a <__lo0bits+0x32>
 800f396:	3008      	adds	r0, #8
 800f398:	0a1b      	lsrs	r3, r3, #8
 800f39a:	071a      	lsls	r2, r3, #28
 800f39c:	bf04      	itt	eq
 800f39e:	091b      	lsreq	r3, r3, #4
 800f3a0:	3004      	addeq	r0, #4
 800f3a2:	079a      	lsls	r2, r3, #30
 800f3a4:	bf04      	itt	eq
 800f3a6:	089b      	lsreq	r3, r3, #2
 800f3a8:	3002      	addeq	r0, #2
 800f3aa:	07da      	lsls	r2, r3, #31
 800f3ac:	d403      	bmi.n	800f3b6 <__lo0bits+0x4e>
 800f3ae:	085b      	lsrs	r3, r3, #1
 800f3b0:	f100 0001 	add.w	r0, r0, #1
 800f3b4:	d005      	beq.n	800f3c2 <__lo0bits+0x5a>
 800f3b6:	600b      	str	r3, [r1, #0]
 800f3b8:	4770      	bx	lr
 800f3ba:	4610      	mov	r0, r2
 800f3bc:	e7e9      	b.n	800f392 <__lo0bits+0x2a>
 800f3be:	2000      	movs	r0, #0
 800f3c0:	4770      	bx	lr
 800f3c2:	2020      	movs	r0, #32
 800f3c4:	4770      	bx	lr
	...

0800f3c8 <__i2b>:
 800f3c8:	b510      	push	{r4, lr}
 800f3ca:	460c      	mov	r4, r1
 800f3cc:	2101      	movs	r1, #1
 800f3ce:	f7ff feb9 	bl	800f144 <_Balloc>
 800f3d2:	4602      	mov	r2, r0
 800f3d4:	b928      	cbnz	r0, 800f3e2 <__i2b+0x1a>
 800f3d6:	4b05      	ldr	r3, [pc, #20]	; (800f3ec <__i2b+0x24>)
 800f3d8:	4805      	ldr	r0, [pc, #20]	; (800f3f0 <__i2b+0x28>)
 800f3da:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800f3de:	f000 fc55 	bl	800fc8c <__assert_func>
 800f3e2:	2301      	movs	r3, #1
 800f3e4:	6144      	str	r4, [r0, #20]
 800f3e6:	6103      	str	r3, [r0, #16]
 800f3e8:	bd10      	pop	{r4, pc}
 800f3ea:	bf00      	nop
 800f3ec:	080114e8 	.word	0x080114e8
 800f3f0:	0801158b 	.word	0x0801158b

0800f3f4 <__multiply>:
 800f3f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f3f8:	4691      	mov	r9, r2
 800f3fa:	690a      	ldr	r2, [r1, #16]
 800f3fc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f400:	429a      	cmp	r2, r3
 800f402:	bfb8      	it	lt
 800f404:	460b      	movlt	r3, r1
 800f406:	460c      	mov	r4, r1
 800f408:	bfbc      	itt	lt
 800f40a:	464c      	movlt	r4, r9
 800f40c:	4699      	movlt	r9, r3
 800f40e:	6927      	ldr	r7, [r4, #16]
 800f410:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800f414:	68a3      	ldr	r3, [r4, #8]
 800f416:	6861      	ldr	r1, [r4, #4]
 800f418:	eb07 060a 	add.w	r6, r7, sl
 800f41c:	42b3      	cmp	r3, r6
 800f41e:	b085      	sub	sp, #20
 800f420:	bfb8      	it	lt
 800f422:	3101      	addlt	r1, #1
 800f424:	f7ff fe8e 	bl	800f144 <_Balloc>
 800f428:	b930      	cbnz	r0, 800f438 <__multiply+0x44>
 800f42a:	4602      	mov	r2, r0
 800f42c:	4b44      	ldr	r3, [pc, #272]	; (800f540 <__multiply+0x14c>)
 800f42e:	4845      	ldr	r0, [pc, #276]	; (800f544 <__multiply+0x150>)
 800f430:	f240 115d 	movw	r1, #349	; 0x15d
 800f434:	f000 fc2a 	bl	800fc8c <__assert_func>
 800f438:	f100 0514 	add.w	r5, r0, #20
 800f43c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800f440:	462b      	mov	r3, r5
 800f442:	2200      	movs	r2, #0
 800f444:	4543      	cmp	r3, r8
 800f446:	d321      	bcc.n	800f48c <__multiply+0x98>
 800f448:	f104 0314 	add.w	r3, r4, #20
 800f44c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800f450:	f109 0314 	add.w	r3, r9, #20
 800f454:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800f458:	9202      	str	r2, [sp, #8]
 800f45a:	1b3a      	subs	r2, r7, r4
 800f45c:	3a15      	subs	r2, #21
 800f45e:	f022 0203 	bic.w	r2, r2, #3
 800f462:	3204      	adds	r2, #4
 800f464:	f104 0115 	add.w	r1, r4, #21
 800f468:	428f      	cmp	r7, r1
 800f46a:	bf38      	it	cc
 800f46c:	2204      	movcc	r2, #4
 800f46e:	9201      	str	r2, [sp, #4]
 800f470:	9a02      	ldr	r2, [sp, #8]
 800f472:	9303      	str	r3, [sp, #12]
 800f474:	429a      	cmp	r2, r3
 800f476:	d80c      	bhi.n	800f492 <__multiply+0x9e>
 800f478:	2e00      	cmp	r6, #0
 800f47a:	dd03      	ble.n	800f484 <__multiply+0x90>
 800f47c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800f480:	2b00      	cmp	r3, #0
 800f482:	d05a      	beq.n	800f53a <__multiply+0x146>
 800f484:	6106      	str	r6, [r0, #16]
 800f486:	b005      	add	sp, #20
 800f488:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f48c:	f843 2b04 	str.w	r2, [r3], #4
 800f490:	e7d8      	b.n	800f444 <__multiply+0x50>
 800f492:	f8b3 a000 	ldrh.w	sl, [r3]
 800f496:	f1ba 0f00 	cmp.w	sl, #0
 800f49a:	d024      	beq.n	800f4e6 <__multiply+0xf2>
 800f49c:	f104 0e14 	add.w	lr, r4, #20
 800f4a0:	46a9      	mov	r9, r5
 800f4a2:	f04f 0c00 	mov.w	ip, #0
 800f4a6:	f85e 2b04 	ldr.w	r2, [lr], #4
 800f4aa:	f8d9 1000 	ldr.w	r1, [r9]
 800f4ae:	fa1f fb82 	uxth.w	fp, r2
 800f4b2:	b289      	uxth	r1, r1
 800f4b4:	fb0a 110b 	mla	r1, sl, fp, r1
 800f4b8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800f4bc:	f8d9 2000 	ldr.w	r2, [r9]
 800f4c0:	4461      	add	r1, ip
 800f4c2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800f4c6:	fb0a c20b 	mla	r2, sl, fp, ip
 800f4ca:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800f4ce:	b289      	uxth	r1, r1
 800f4d0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800f4d4:	4577      	cmp	r7, lr
 800f4d6:	f849 1b04 	str.w	r1, [r9], #4
 800f4da:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800f4de:	d8e2      	bhi.n	800f4a6 <__multiply+0xb2>
 800f4e0:	9a01      	ldr	r2, [sp, #4]
 800f4e2:	f845 c002 	str.w	ip, [r5, r2]
 800f4e6:	9a03      	ldr	r2, [sp, #12]
 800f4e8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800f4ec:	3304      	adds	r3, #4
 800f4ee:	f1b9 0f00 	cmp.w	r9, #0
 800f4f2:	d020      	beq.n	800f536 <__multiply+0x142>
 800f4f4:	6829      	ldr	r1, [r5, #0]
 800f4f6:	f104 0c14 	add.w	ip, r4, #20
 800f4fa:	46ae      	mov	lr, r5
 800f4fc:	f04f 0a00 	mov.w	sl, #0
 800f500:	f8bc b000 	ldrh.w	fp, [ip]
 800f504:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800f508:	fb09 220b 	mla	r2, r9, fp, r2
 800f50c:	4492      	add	sl, r2
 800f50e:	b289      	uxth	r1, r1
 800f510:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800f514:	f84e 1b04 	str.w	r1, [lr], #4
 800f518:	f85c 2b04 	ldr.w	r2, [ip], #4
 800f51c:	f8be 1000 	ldrh.w	r1, [lr]
 800f520:	0c12      	lsrs	r2, r2, #16
 800f522:	fb09 1102 	mla	r1, r9, r2, r1
 800f526:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800f52a:	4567      	cmp	r7, ip
 800f52c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800f530:	d8e6      	bhi.n	800f500 <__multiply+0x10c>
 800f532:	9a01      	ldr	r2, [sp, #4]
 800f534:	50a9      	str	r1, [r5, r2]
 800f536:	3504      	adds	r5, #4
 800f538:	e79a      	b.n	800f470 <__multiply+0x7c>
 800f53a:	3e01      	subs	r6, #1
 800f53c:	e79c      	b.n	800f478 <__multiply+0x84>
 800f53e:	bf00      	nop
 800f540:	080114e8 	.word	0x080114e8
 800f544:	0801158b 	.word	0x0801158b

0800f548 <__pow5mult>:
 800f548:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f54c:	4615      	mov	r5, r2
 800f54e:	f012 0203 	ands.w	r2, r2, #3
 800f552:	4606      	mov	r6, r0
 800f554:	460f      	mov	r7, r1
 800f556:	d007      	beq.n	800f568 <__pow5mult+0x20>
 800f558:	4c25      	ldr	r4, [pc, #148]	; (800f5f0 <__pow5mult+0xa8>)
 800f55a:	3a01      	subs	r2, #1
 800f55c:	2300      	movs	r3, #0
 800f55e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f562:	f7ff fe51 	bl	800f208 <__multadd>
 800f566:	4607      	mov	r7, r0
 800f568:	10ad      	asrs	r5, r5, #2
 800f56a:	d03d      	beq.n	800f5e8 <__pow5mult+0xa0>
 800f56c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800f56e:	b97c      	cbnz	r4, 800f590 <__pow5mult+0x48>
 800f570:	2010      	movs	r0, #16
 800f572:	f000 fbbb 	bl	800fcec <malloc>
 800f576:	4602      	mov	r2, r0
 800f578:	6270      	str	r0, [r6, #36]	; 0x24
 800f57a:	b928      	cbnz	r0, 800f588 <__pow5mult+0x40>
 800f57c:	4b1d      	ldr	r3, [pc, #116]	; (800f5f4 <__pow5mult+0xac>)
 800f57e:	481e      	ldr	r0, [pc, #120]	; (800f5f8 <__pow5mult+0xb0>)
 800f580:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800f584:	f000 fb82 	bl	800fc8c <__assert_func>
 800f588:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f58c:	6004      	str	r4, [r0, #0]
 800f58e:	60c4      	str	r4, [r0, #12]
 800f590:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800f594:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f598:	b94c      	cbnz	r4, 800f5ae <__pow5mult+0x66>
 800f59a:	f240 2171 	movw	r1, #625	; 0x271
 800f59e:	4630      	mov	r0, r6
 800f5a0:	f7ff ff12 	bl	800f3c8 <__i2b>
 800f5a4:	2300      	movs	r3, #0
 800f5a6:	f8c8 0008 	str.w	r0, [r8, #8]
 800f5aa:	4604      	mov	r4, r0
 800f5ac:	6003      	str	r3, [r0, #0]
 800f5ae:	f04f 0900 	mov.w	r9, #0
 800f5b2:	07eb      	lsls	r3, r5, #31
 800f5b4:	d50a      	bpl.n	800f5cc <__pow5mult+0x84>
 800f5b6:	4639      	mov	r1, r7
 800f5b8:	4622      	mov	r2, r4
 800f5ba:	4630      	mov	r0, r6
 800f5bc:	f7ff ff1a 	bl	800f3f4 <__multiply>
 800f5c0:	4639      	mov	r1, r7
 800f5c2:	4680      	mov	r8, r0
 800f5c4:	4630      	mov	r0, r6
 800f5c6:	f7ff fdfd 	bl	800f1c4 <_Bfree>
 800f5ca:	4647      	mov	r7, r8
 800f5cc:	106d      	asrs	r5, r5, #1
 800f5ce:	d00b      	beq.n	800f5e8 <__pow5mult+0xa0>
 800f5d0:	6820      	ldr	r0, [r4, #0]
 800f5d2:	b938      	cbnz	r0, 800f5e4 <__pow5mult+0x9c>
 800f5d4:	4622      	mov	r2, r4
 800f5d6:	4621      	mov	r1, r4
 800f5d8:	4630      	mov	r0, r6
 800f5da:	f7ff ff0b 	bl	800f3f4 <__multiply>
 800f5de:	6020      	str	r0, [r4, #0]
 800f5e0:	f8c0 9000 	str.w	r9, [r0]
 800f5e4:	4604      	mov	r4, r0
 800f5e6:	e7e4      	b.n	800f5b2 <__pow5mult+0x6a>
 800f5e8:	4638      	mov	r0, r7
 800f5ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f5ee:	bf00      	nop
 800f5f0:	080116d8 	.word	0x080116d8
 800f5f4:	08011574 	.word	0x08011574
 800f5f8:	0801158b 	.word	0x0801158b

0800f5fc <__lshift>:
 800f5fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f600:	460c      	mov	r4, r1
 800f602:	6849      	ldr	r1, [r1, #4]
 800f604:	6923      	ldr	r3, [r4, #16]
 800f606:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f60a:	68a3      	ldr	r3, [r4, #8]
 800f60c:	4607      	mov	r7, r0
 800f60e:	4691      	mov	r9, r2
 800f610:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f614:	f108 0601 	add.w	r6, r8, #1
 800f618:	42b3      	cmp	r3, r6
 800f61a:	db0b      	blt.n	800f634 <__lshift+0x38>
 800f61c:	4638      	mov	r0, r7
 800f61e:	f7ff fd91 	bl	800f144 <_Balloc>
 800f622:	4605      	mov	r5, r0
 800f624:	b948      	cbnz	r0, 800f63a <__lshift+0x3e>
 800f626:	4602      	mov	r2, r0
 800f628:	4b2a      	ldr	r3, [pc, #168]	; (800f6d4 <__lshift+0xd8>)
 800f62a:	482b      	ldr	r0, [pc, #172]	; (800f6d8 <__lshift+0xdc>)
 800f62c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800f630:	f000 fb2c 	bl	800fc8c <__assert_func>
 800f634:	3101      	adds	r1, #1
 800f636:	005b      	lsls	r3, r3, #1
 800f638:	e7ee      	b.n	800f618 <__lshift+0x1c>
 800f63a:	2300      	movs	r3, #0
 800f63c:	f100 0114 	add.w	r1, r0, #20
 800f640:	f100 0210 	add.w	r2, r0, #16
 800f644:	4618      	mov	r0, r3
 800f646:	4553      	cmp	r3, sl
 800f648:	db37      	blt.n	800f6ba <__lshift+0xbe>
 800f64a:	6920      	ldr	r0, [r4, #16]
 800f64c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f650:	f104 0314 	add.w	r3, r4, #20
 800f654:	f019 091f 	ands.w	r9, r9, #31
 800f658:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f65c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800f660:	d02f      	beq.n	800f6c2 <__lshift+0xc6>
 800f662:	f1c9 0e20 	rsb	lr, r9, #32
 800f666:	468a      	mov	sl, r1
 800f668:	f04f 0c00 	mov.w	ip, #0
 800f66c:	681a      	ldr	r2, [r3, #0]
 800f66e:	fa02 f209 	lsl.w	r2, r2, r9
 800f672:	ea42 020c 	orr.w	r2, r2, ip
 800f676:	f84a 2b04 	str.w	r2, [sl], #4
 800f67a:	f853 2b04 	ldr.w	r2, [r3], #4
 800f67e:	4298      	cmp	r0, r3
 800f680:	fa22 fc0e 	lsr.w	ip, r2, lr
 800f684:	d8f2      	bhi.n	800f66c <__lshift+0x70>
 800f686:	1b03      	subs	r3, r0, r4
 800f688:	3b15      	subs	r3, #21
 800f68a:	f023 0303 	bic.w	r3, r3, #3
 800f68e:	3304      	adds	r3, #4
 800f690:	f104 0215 	add.w	r2, r4, #21
 800f694:	4290      	cmp	r0, r2
 800f696:	bf38      	it	cc
 800f698:	2304      	movcc	r3, #4
 800f69a:	f841 c003 	str.w	ip, [r1, r3]
 800f69e:	f1bc 0f00 	cmp.w	ip, #0
 800f6a2:	d001      	beq.n	800f6a8 <__lshift+0xac>
 800f6a4:	f108 0602 	add.w	r6, r8, #2
 800f6a8:	3e01      	subs	r6, #1
 800f6aa:	4638      	mov	r0, r7
 800f6ac:	612e      	str	r6, [r5, #16]
 800f6ae:	4621      	mov	r1, r4
 800f6b0:	f7ff fd88 	bl	800f1c4 <_Bfree>
 800f6b4:	4628      	mov	r0, r5
 800f6b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f6ba:	f842 0f04 	str.w	r0, [r2, #4]!
 800f6be:	3301      	adds	r3, #1
 800f6c0:	e7c1      	b.n	800f646 <__lshift+0x4a>
 800f6c2:	3904      	subs	r1, #4
 800f6c4:	f853 2b04 	ldr.w	r2, [r3], #4
 800f6c8:	f841 2f04 	str.w	r2, [r1, #4]!
 800f6cc:	4298      	cmp	r0, r3
 800f6ce:	d8f9      	bhi.n	800f6c4 <__lshift+0xc8>
 800f6d0:	e7ea      	b.n	800f6a8 <__lshift+0xac>
 800f6d2:	bf00      	nop
 800f6d4:	080114e8 	.word	0x080114e8
 800f6d8:	0801158b 	.word	0x0801158b

0800f6dc <__mcmp>:
 800f6dc:	b530      	push	{r4, r5, lr}
 800f6de:	6902      	ldr	r2, [r0, #16]
 800f6e0:	690c      	ldr	r4, [r1, #16]
 800f6e2:	1b12      	subs	r2, r2, r4
 800f6e4:	d10e      	bne.n	800f704 <__mcmp+0x28>
 800f6e6:	f100 0314 	add.w	r3, r0, #20
 800f6ea:	3114      	adds	r1, #20
 800f6ec:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800f6f0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800f6f4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800f6f8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800f6fc:	42a5      	cmp	r5, r4
 800f6fe:	d003      	beq.n	800f708 <__mcmp+0x2c>
 800f700:	d305      	bcc.n	800f70e <__mcmp+0x32>
 800f702:	2201      	movs	r2, #1
 800f704:	4610      	mov	r0, r2
 800f706:	bd30      	pop	{r4, r5, pc}
 800f708:	4283      	cmp	r3, r0
 800f70a:	d3f3      	bcc.n	800f6f4 <__mcmp+0x18>
 800f70c:	e7fa      	b.n	800f704 <__mcmp+0x28>
 800f70e:	f04f 32ff 	mov.w	r2, #4294967295
 800f712:	e7f7      	b.n	800f704 <__mcmp+0x28>

0800f714 <__mdiff>:
 800f714:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f718:	460c      	mov	r4, r1
 800f71a:	4606      	mov	r6, r0
 800f71c:	4611      	mov	r1, r2
 800f71e:	4620      	mov	r0, r4
 800f720:	4690      	mov	r8, r2
 800f722:	f7ff ffdb 	bl	800f6dc <__mcmp>
 800f726:	1e05      	subs	r5, r0, #0
 800f728:	d110      	bne.n	800f74c <__mdiff+0x38>
 800f72a:	4629      	mov	r1, r5
 800f72c:	4630      	mov	r0, r6
 800f72e:	f7ff fd09 	bl	800f144 <_Balloc>
 800f732:	b930      	cbnz	r0, 800f742 <__mdiff+0x2e>
 800f734:	4b3a      	ldr	r3, [pc, #232]	; (800f820 <__mdiff+0x10c>)
 800f736:	4602      	mov	r2, r0
 800f738:	f240 2132 	movw	r1, #562	; 0x232
 800f73c:	4839      	ldr	r0, [pc, #228]	; (800f824 <__mdiff+0x110>)
 800f73e:	f000 faa5 	bl	800fc8c <__assert_func>
 800f742:	2301      	movs	r3, #1
 800f744:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f748:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f74c:	bfa4      	itt	ge
 800f74e:	4643      	movge	r3, r8
 800f750:	46a0      	movge	r8, r4
 800f752:	4630      	mov	r0, r6
 800f754:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800f758:	bfa6      	itte	ge
 800f75a:	461c      	movge	r4, r3
 800f75c:	2500      	movge	r5, #0
 800f75e:	2501      	movlt	r5, #1
 800f760:	f7ff fcf0 	bl	800f144 <_Balloc>
 800f764:	b920      	cbnz	r0, 800f770 <__mdiff+0x5c>
 800f766:	4b2e      	ldr	r3, [pc, #184]	; (800f820 <__mdiff+0x10c>)
 800f768:	4602      	mov	r2, r0
 800f76a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800f76e:	e7e5      	b.n	800f73c <__mdiff+0x28>
 800f770:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800f774:	6926      	ldr	r6, [r4, #16]
 800f776:	60c5      	str	r5, [r0, #12]
 800f778:	f104 0914 	add.w	r9, r4, #20
 800f77c:	f108 0514 	add.w	r5, r8, #20
 800f780:	f100 0e14 	add.w	lr, r0, #20
 800f784:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800f788:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800f78c:	f108 0210 	add.w	r2, r8, #16
 800f790:	46f2      	mov	sl, lr
 800f792:	2100      	movs	r1, #0
 800f794:	f859 3b04 	ldr.w	r3, [r9], #4
 800f798:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800f79c:	fa1f f883 	uxth.w	r8, r3
 800f7a0:	fa11 f18b 	uxtah	r1, r1, fp
 800f7a4:	0c1b      	lsrs	r3, r3, #16
 800f7a6:	eba1 0808 	sub.w	r8, r1, r8
 800f7aa:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800f7ae:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800f7b2:	fa1f f888 	uxth.w	r8, r8
 800f7b6:	1419      	asrs	r1, r3, #16
 800f7b8:	454e      	cmp	r6, r9
 800f7ba:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800f7be:	f84a 3b04 	str.w	r3, [sl], #4
 800f7c2:	d8e7      	bhi.n	800f794 <__mdiff+0x80>
 800f7c4:	1b33      	subs	r3, r6, r4
 800f7c6:	3b15      	subs	r3, #21
 800f7c8:	f023 0303 	bic.w	r3, r3, #3
 800f7cc:	3304      	adds	r3, #4
 800f7ce:	3415      	adds	r4, #21
 800f7d0:	42a6      	cmp	r6, r4
 800f7d2:	bf38      	it	cc
 800f7d4:	2304      	movcc	r3, #4
 800f7d6:	441d      	add	r5, r3
 800f7d8:	4473      	add	r3, lr
 800f7da:	469e      	mov	lr, r3
 800f7dc:	462e      	mov	r6, r5
 800f7de:	4566      	cmp	r6, ip
 800f7e0:	d30e      	bcc.n	800f800 <__mdiff+0xec>
 800f7e2:	f10c 0203 	add.w	r2, ip, #3
 800f7e6:	1b52      	subs	r2, r2, r5
 800f7e8:	f022 0203 	bic.w	r2, r2, #3
 800f7ec:	3d03      	subs	r5, #3
 800f7ee:	45ac      	cmp	ip, r5
 800f7f0:	bf38      	it	cc
 800f7f2:	2200      	movcc	r2, #0
 800f7f4:	441a      	add	r2, r3
 800f7f6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800f7fa:	b17b      	cbz	r3, 800f81c <__mdiff+0x108>
 800f7fc:	6107      	str	r7, [r0, #16]
 800f7fe:	e7a3      	b.n	800f748 <__mdiff+0x34>
 800f800:	f856 8b04 	ldr.w	r8, [r6], #4
 800f804:	fa11 f288 	uxtah	r2, r1, r8
 800f808:	1414      	asrs	r4, r2, #16
 800f80a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800f80e:	b292      	uxth	r2, r2
 800f810:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800f814:	f84e 2b04 	str.w	r2, [lr], #4
 800f818:	1421      	asrs	r1, r4, #16
 800f81a:	e7e0      	b.n	800f7de <__mdiff+0xca>
 800f81c:	3f01      	subs	r7, #1
 800f81e:	e7ea      	b.n	800f7f6 <__mdiff+0xe2>
 800f820:	080114e8 	.word	0x080114e8
 800f824:	0801158b 	.word	0x0801158b

0800f828 <__ulp>:
 800f828:	b082      	sub	sp, #8
 800f82a:	ed8d 0b00 	vstr	d0, [sp]
 800f82e:	9b01      	ldr	r3, [sp, #4]
 800f830:	4912      	ldr	r1, [pc, #72]	; (800f87c <__ulp+0x54>)
 800f832:	4019      	ands	r1, r3
 800f834:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800f838:	2900      	cmp	r1, #0
 800f83a:	dd05      	ble.n	800f848 <__ulp+0x20>
 800f83c:	2200      	movs	r2, #0
 800f83e:	460b      	mov	r3, r1
 800f840:	ec43 2b10 	vmov	d0, r2, r3
 800f844:	b002      	add	sp, #8
 800f846:	4770      	bx	lr
 800f848:	4249      	negs	r1, r1
 800f84a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800f84e:	ea4f 5021 	mov.w	r0, r1, asr #20
 800f852:	f04f 0200 	mov.w	r2, #0
 800f856:	f04f 0300 	mov.w	r3, #0
 800f85a:	da04      	bge.n	800f866 <__ulp+0x3e>
 800f85c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800f860:	fa41 f300 	asr.w	r3, r1, r0
 800f864:	e7ec      	b.n	800f840 <__ulp+0x18>
 800f866:	f1a0 0114 	sub.w	r1, r0, #20
 800f86a:	291e      	cmp	r1, #30
 800f86c:	bfda      	itte	le
 800f86e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800f872:	fa20 f101 	lsrle.w	r1, r0, r1
 800f876:	2101      	movgt	r1, #1
 800f878:	460a      	mov	r2, r1
 800f87a:	e7e1      	b.n	800f840 <__ulp+0x18>
 800f87c:	7ff00000 	.word	0x7ff00000

0800f880 <__b2d>:
 800f880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f882:	6905      	ldr	r5, [r0, #16]
 800f884:	f100 0714 	add.w	r7, r0, #20
 800f888:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800f88c:	1f2e      	subs	r6, r5, #4
 800f88e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800f892:	4620      	mov	r0, r4
 800f894:	f7ff fd48 	bl	800f328 <__hi0bits>
 800f898:	f1c0 0320 	rsb	r3, r0, #32
 800f89c:	280a      	cmp	r0, #10
 800f89e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800f91c <__b2d+0x9c>
 800f8a2:	600b      	str	r3, [r1, #0]
 800f8a4:	dc14      	bgt.n	800f8d0 <__b2d+0x50>
 800f8a6:	f1c0 0e0b 	rsb	lr, r0, #11
 800f8aa:	fa24 f10e 	lsr.w	r1, r4, lr
 800f8ae:	42b7      	cmp	r7, r6
 800f8b0:	ea41 030c 	orr.w	r3, r1, ip
 800f8b4:	bf34      	ite	cc
 800f8b6:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800f8ba:	2100      	movcs	r1, #0
 800f8bc:	3015      	adds	r0, #21
 800f8be:	fa04 f000 	lsl.w	r0, r4, r0
 800f8c2:	fa21 f10e 	lsr.w	r1, r1, lr
 800f8c6:	ea40 0201 	orr.w	r2, r0, r1
 800f8ca:	ec43 2b10 	vmov	d0, r2, r3
 800f8ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f8d0:	42b7      	cmp	r7, r6
 800f8d2:	bf3a      	itte	cc
 800f8d4:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800f8d8:	f1a5 0608 	subcc.w	r6, r5, #8
 800f8dc:	2100      	movcs	r1, #0
 800f8de:	380b      	subs	r0, #11
 800f8e0:	d017      	beq.n	800f912 <__b2d+0x92>
 800f8e2:	f1c0 0c20 	rsb	ip, r0, #32
 800f8e6:	fa04 f500 	lsl.w	r5, r4, r0
 800f8ea:	42be      	cmp	r6, r7
 800f8ec:	fa21 f40c 	lsr.w	r4, r1, ip
 800f8f0:	ea45 0504 	orr.w	r5, r5, r4
 800f8f4:	bf8c      	ite	hi
 800f8f6:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800f8fa:	2400      	movls	r4, #0
 800f8fc:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800f900:	fa01 f000 	lsl.w	r0, r1, r0
 800f904:	fa24 f40c 	lsr.w	r4, r4, ip
 800f908:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800f90c:	ea40 0204 	orr.w	r2, r0, r4
 800f910:	e7db      	b.n	800f8ca <__b2d+0x4a>
 800f912:	ea44 030c 	orr.w	r3, r4, ip
 800f916:	460a      	mov	r2, r1
 800f918:	e7d7      	b.n	800f8ca <__b2d+0x4a>
 800f91a:	bf00      	nop
 800f91c:	3ff00000 	.word	0x3ff00000

0800f920 <__d2b>:
 800f920:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f924:	4689      	mov	r9, r1
 800f926:	2101      	movs	r1, #1
 800f928:	ec57 6b10 	vmov	r6, r7, d0
 800f92c:	4690      	mov	r8, r2
 800f92e:	f7ff fc09 	bl	800f144 <_Balloc>
 800f932:	4604      	mov	r4, r0
 800f934:	b930      	cbnz	r0, 800f944 <__d2b+0x24>
 800f936:	4602      	mov	r2, r0
 800f938:	4b25      	ldr	r3, [pc, #148]	; (800f9d0 <__d2b+0xb0>)
 800f93a:	4826      	ldr	r0, [pc, #152]	; (800f9d4 <__d2b+0xb4>)
 800f93c:	f240 310a 	movw	r1, #778	; 0x30a
 800f940:	f000 f9a4 	bl	800fc8c <__assert_func>
 800f944:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800f948:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800f94c:	bb35      	cbnz	r5, 800f99c <__d2b+0x7c>
 800f94e:	2e00      	cmp	r6, #0
 800f950:	9301      	str	r3, [sp, #4]
 800f952:	d028      	beq.n	800f9a6 <__d2b+0x86>
 800f954:	4668      	mov	r0, sp
 800f956:	9600      	str	r6, [sp, #0]
 800f958:	f7ff fd06 	bl	800f368 <__lo0bits>
 800f95c:	9900      	ldr	r1, [sp, #0]
 800f95e:	b300      	cbz	r0, 800f9a2 <__d2b+0x82>
 800f960:	9a01      	ldr	r2, [sp, #4]
 800f962:	f1c0 0320 	rsb	r3, r0, #32
 800f966:	fa02 f303 	lsl.w	r3, r2, r3
 800f96a:	430b      	orrs	r3, r1
 800f96c:	40c2      	lsrs	r2, r0
 800f96e:	6163      	str	r3, [r4, #20]
 800f970:	9201      	str	r2, [sp, #4]
 800f972:	9b01      	ldr	r3, [sp, #4]
 800f974:	61a3      	str	r3, [r4, #24]
 800f976:	2b00      	cmp	r3, #0
 800f978:	bf14      	ite	ne
 800f97a:	2202      	movne	r2, #2
 800f97c:	2201      	moveq	r2, #1
 800f97e:	6122      	str	r2, [r4, #16]
 800f980:	b1d5      	cbz	r5, 800f9b8 <__d2b+0x98>
 800f982:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800f986:	4405      	add	r5, r0
 800f988:	f8c9 5000 	str.w	r5, [r9]
 800f98c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800f990:	f8c8 0000 	str.w	r0, [r8]
 800f994:	4620      	mov	r0, r4
 800f996:	b003      	add	sp, #12
 800f998:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f99c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f9a0:	e7d5      	b.n	800f94e <__d2b+0x2e>
 800f9a2:	6161      	str	r1, [r4, #20]
 800f9a4:	e7e5      	b.n	800f972 <__d2b+0x52>
 800f9a6:	a801      	add	r0, sp, #4
 800f9a8:	f7ff fcde 	bl	800f368 <__lo0bits>
 800f9ac:	9b01      	ldr	r3, [sp, #4]
 800f9ae:	6163      	str	r3, [r4, #20]
 800f9b0:	2201      	movs	r2, #1
 800f9b2:	6122      	str	r2, [r4, #16]
 800f9b4:	3020      	adds	r0, #32
 800f9b6:	e7e3      	b.n	800f980 <__d2b+0x60>
 800f9b8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f9bc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800f9c0:	f8c9 0000 	str.w	r0, [r9]
 800f9c4:	6918      	ldr	r0, [r3, #16]
 800f9c6:	f7ff fcaf 	bl	800f328 <__hi0bits>
 800f9ca:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f9ce:	e7df      	b.n	800f990 <__d2b+0x70>
 800f9d0:	080114e8 	.word	0x080114e8
 800f9d4:	0801158b 	.word	0x0801158b

0800f9d8 <__ratio>:
 800f9d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f9dc:	4688      	mov	r8, r1
 800f9de:	4669      	mov	r1, sp
 800f9e0:	4681      	mov	r9, r0
 800f9e2:	f7ff ff4d 	bl	800f880 <__b2d>
 800f9e6:	a901      	add	r1, sp, #4
 800f9e8:	4640      	mov	r0, r8
 800f9ea:	ec55 4b10 	vmov	r4, r5, d0
 800f9ee:	ee10 aa10 	vmov	sl, s0
 800f9f2:	f7ff ff45 	bl	800f880 <__b2d>
 800f9f6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f9fa:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800f9fe:	1a59      	subs	r1, r3, r1
 800fa00:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fa04:	1ad3      	subs	r3, r2, r3
 800fa06:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800fa0a:	ec57 6b10 	vmov	r6, r7, d0
 800fa0e:	2b00      	cmp	r3, #0
 800fa10:	bfd6      	itet	le
 800fa12:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800fa16:	462a      	movgt	r2, r5
 800fa18:	463a      	movle	r2, r7
 800fa1a:	46ab      	mov	fp, r5
 800fa1c:	bfd6      	itet	le
 800fa1e:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 800fa22:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800fa26:	ee00 3a90 	vmovle	s1, r3
 800fa2a:	ec4b ab17 	vmov	d7, sl, fp
 800fa2e:	ee87 0b00 	vdiv.f64	d0, d7, d0
 800fa32:	b003      	add	sp, #12
 800fa34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800fa38 <__copybits>:
 800fa38:	3901      	subs	r1, #1
 800fa3a:	b570      	push	{r4, r5, r6, lr}
 800fa3c:	1149      	asrs	r1, r1, #5
 800fa3e:	6914      	ldr	r4, [r2, #16]
 800fa40:	3101      	adds	r1, #1
 800fa42:	f102 0314 	add.w	r3, r2, #20
 800fa46:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800fa4a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800fa4e:	1f05      	subs	r5, r0, #4
 800fa50:	42a3      	cmp	r3, r4
 800fa52:	d30c      	bcc.n	800fa6e <__copybits+0x36>
 800fa54:	1aa3      	subs	r3, r4, r2
 800fa56:	3b11      	subs	r3, #17
 800fa58:	f023 0303 	bic.w	r3, r3, #3
 800fa5c:	3211      	adds	r2, #17
 800fa5e:	42a2      	cmp	r2, r4
 800fa60:	bf88      	it	hi
 800fa62:	2300      	movhi	r3, #0
 800fa64:	4418      	add	r0, r3
 800fa66:	2300      	movs	r3, #0
 800fa68:	4288      	cmp	r0, r1
 800fa6a:	d305      	bcc.n	800fa78 <__copybits+0x40>
 800fa6c:	bd70      	pop	{r4, r5, r6, pc}
 800fa6e:	f853 6b04 	ldr.w	r6, [r3], #4
 800fa72:	f845 6f04 	str.w	r6, [r5, #4]!
 800fa76:	e7eb      	b.n	800fa50 <__copybits+0x18>
 800fa78:	f840 3b04 	str.w	r3, [r0], #4
 800fa7c:	e7f4      	b.n	800fa68 <__copybits+0x30>

0800fa7e <__any_on>:
 800fa7e:	f100 0214 	add.w	r2, r0, #20
 800fa82:	6900      	ldr	r0, [r0, #16]
 800fa84:	114b      	asrs	r3, r1, #5
 800fa86:	4298      	cmp	r0, r3
 800fa88:	b510      	push	{r4, lr}
 800fa8a:	db11      	blt.n	800fab0 <__any_on+0x32>
 800fa8c:	dd0a      	ble.n	800faa4 <__any_on+0x26>
 800fa8e:	f011 011f 	ands.w	r1, r1, #31
 800fa92:	d007      	beq.n	800faa4 <__any_on+0x26>
 800fa94:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800fa98:	fa24 f001 	lsr.w	r0, r4, r1
 800fa9c:	fa00 f101 	lsl.w	r1, r0, r1
 800faa0:	428c      	cmp	r4, r1
 800faa2:	d10b      	bne.n	800fabc <__any_on+0x3e>
 800faa4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800faa8:	4293      	cmp	r3, r2
 800faaa:	d803      	bhi.n	800fab4 <__any_on+0x36>
 800faac:	2000      	movs	r0, #0
 800faae:	bd10      	pop	{r4, pc}
 800fab0:	4603      	mov	r3, r0
 800fab2:	e7f7      	b.n	800faa4 <__any_on+0x26>
 800fab4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800fab8:	2900      	cmp	r1, #0
 800faba:	d0f5      	beq.n	800faa8 <__any_on+0x2a>
 800fabc:	2001      	movs	r0, #1
 800fabe:	e7f6      	b.n	800faae <__any_on+0x30>

0800fac0 <_calloc_r>:
 800fac0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800fac2:	fba1 2402 	umull	r2, r4, r1, r2
 800fac6:	b94c      	cbnz	r4, 800fadc <_calloc_r+0x1c>
 800fac8:	4611      	mov	r1, r2
 800faca:	9201      	str	r2, [sp, #4]
 800facc:	f000 f82e 	bl	800fb2c <_malloc_r>
 800fad0:	9a01      	ldr	r2, [sp, #4]
 800fad2:	4605      	mov	r5, r0
 800fad4:	b930      	cbnz	r0, 800fae4 <_calloc_r+0x24>
 800fad6:	4628      	mov	r0, r5
 800fad8:	b003      	add	sp, #12
 800fada:	bd30      	pop	{r4, r5, pc}
 800fadc:	220c      	movs	r2, #12
 800fade:	6002      	str	r2, [r0, #0]
 800fae0:	2500      	movs	r5, #0
 800fae2:	e7f8      	b.n	800fad6 <_calloc_r+0x16>
 800fae4:	4621      	mov	r1, r4
 800fae6:	f7fe f9b9 	bl	800de5c <memset>
 800faea:	e7f4      	b.n	800fad6 <_calloc_r+0x16>

0800faec <sbrk_aligned>:
 800faec:	b570      	push	{r4, r5, r6, lr}
 800faee:	4e0e      	ldr	r6, [pc, #56]	; (800fb28 <sbrk_aligned+0x3c>)
 800faf0:	460c      	mov	r4, r1
 800faf2:	6831      	ldr	r1, [r6, #0]
 800faf4:	4605      	mov	r5, r0
 800faf6:	b911      	cbnz	r1, 800fafe <sbrk_aligned+0x12>
 800faf8:	f000 f896 	bl	800fc28 <_sbrk_r>
 800fafc:	6030      	str	r0, [r6, #0]
 800fafe:	4621      	mov	r1, r4
 800fb00:	4628      	mov	r0, r5
 800fb02:	f000 f891 	bl	800fc28 <_sbrk_r>
 800fb06:	1c43      	adds	r3, r0, #1
 800fb08:	d00a      	beq.n	800fb20 <sbrk_aligned+0x34>
 800fb0a:	1cc4      	adds	r4, r0, #3
 800fb0c:	f024 0403 	bic.w	r4, r4, #3
 800fb10:	42a0      	cmp	r0, r4
 800fb12:	d007      	beq.n	800fb24 <sbrk_aligned+0x38>
 800fb14:	1a21      	subs	r1, r4, r0
 800fb16:	4628      	mov	r0, r5
 800fb18:	f000 f886 	bl	800fc28 <_sbrk_r>
 800fb1c:	3001      	adds	r0, #1
 800fb1e:	d101      	bne.n	800fb24 <sbrk_aligned+0x38>
 800fb20:	f04f 34ff 	mov.w	r4, #4294967295
 800fb24:	4620      	mov	r0, r4
 800fb26:	bd70      	pop	{r4, r5, r6, pc}
 800fb28:	24000a08 	.word	0x24000a08

0800fb2c <_malloc_r>:
 800fb2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fb30:	1ccd      	adds	r5, r1, #3
 800fb32:	f025 0503 	bic.w	r5, r5, #3
 800fb36:	3508      	adds	r5, #8
 800fb38:	2d0c      	cmp	r5, #12
 800fb3a:	bf38      	it	cc
 800fb3c:	250c      	movcc	r5, #12
 800fb3e:	2d00      	cmp	r5, #0
 800fb40:	4607      	mov	r7, r0
 800fb42:	db01      	blt.n	800fb48 <_malloc_r+0x1c>
 800fb44:	42a9      	cmp	r1, r5
 800fb46:	d905      	bls.n	800fb54 <_malloc_r+0x28>
 800fb48:	230c      	movs	r3, #12
 800fb4a:	603b      	str	r3, [r7, #0]
 800fb4c:	2600      	movs	r6, #0
 800fb4e:	4630      	mov	r0, r6
 800fb50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fb54:	4e2e      	ldr	r6, [pc, #184]	; (800fc10 <_malloc_r+0xe4>)
 800fb56:	f000 f8d1 	bl	800fcfc <__malloc_lock>
 800fb5a:	6833      	ldr	r3, [r6, #0]
 800fb5c:	461c      	mov	r4, r3
 800fb5e:	bb34      	cbnz	r4, 800fbae <_malloc_r+0x82>
 800fb60:	4629      	mov	r1, r5
 800fb62:	4638      	mov	r0, r7
 800fb64:	f7ff ffc2 	bl	800faec <sbrk_aligned>
 800fb68:	1c43      	adds	r3, r0, #1
 800fb6a:	4604      	mov	r4, r0
 800fb6c:	d14d      	bne.n	800fc0a <_malloc_r+0xde>
 800fb6e:	6834      	ldr	r4, [r6, #0]
 800fb70:	4626      	mov	r6, r4
 800fb72:	2e00      	cmp	r6, #0
 800fb74:	d140      	bne.n	800fbf8 <_malloc_r+0xcc>
 800fb76:	6823      	ldr	r3, [r4, #0]
 800fb78:	4631      	mov	r1, r6
 800fb7a:	4638      	mov	r0, r7
 800fb7c:	eb04 0803 	add.w	r8, r4, r3
 800fb80:	f000 f852 	bl	800fc28 <_sbrk_r>
 800fb84:	4580      	cmp	r8, r0
 800fb86:	d13a      	bne.n	800fbfe <_malloc_r+0xd2>
 800fb88:	6821      	ldr	r1, [r4, #0]
 800fb8a:	3503      	adds	r5, #3
 800fb8c:	1a6d      	subs	r5, r5, r1
 800fb8e:	f025 0503 	bic.w	r5, r5, #3
 800fb92:	3508      	adds	r5, #8
 800fb94:	2d0c      	cmp	r5, #12
 800fb96:	bf38      	it	cc
 800fb98:	250c      	movcc	r5, #12
 800fb9a:	4629      	mov	r1, r5
 800fb9c:	4638      	mov	r0, r7
 800fb9e:	f7ff ffa5 	bl	800faec <sbrk_aligned>
 800fba2:	3001      	adds	r0, #1
 800fba4:	d02b      	beq.n	800fbfe <_malloc_r+0xd2>
 800fba6:	6823      	ldr	r3, [r4, #0]
 800fba8:	442b      	add	r3, r5
 800fbaa:	6023      	str	r3, [r4, #0]
 800fbac:	e00e      	b.n	800fbcc <_malloc_r+0xa0>
 800fbae:	6822      	ldr	r2, [r4, #0]
 800fbb0:	1b52      	subs	r2, r2, r5
 800fbb2:	d41e      	bmi.n	800fbf2 <_malloc_r+0xc6>
 800fbb4:	2a0b      	cmp	r2, #11
 800fbb6:	d916      	bls.n	800fbe6 <_malloc_r+0xba>
 800fbb8:	1961      	adds	r1, r4, r5
 800fbba:	42a3      	cmp	r3, r4
 800fbbc:	6025      	str	r5, [r4, #0]
 800fbbe:	bf18      	it	ne
 800fbc0:	6059      	strne	r1, [r3, #4]
 800fbc2:	6863      	ldr	r3, [r4, #4]
 800fbc4:	bf08      	it	eq
 800fbc6:	6031      	streq	r1, [r6, #0]
 800fbc8:	5162      	str	r2, [r4, r5]
 800fbca:	604b      	str	r3, [r1, #4]
 800fbcc:	4638      	mov	r0, r7
 800fbce:	f104 060b 	add.w	r6, r4, #11
 800fbd2:	f000 f899 	bl	800fd08 <__malloc_unlock>
 800fbd6:	f026 0607 	bic.w	r6, r6, #7
 800fbda:	1d23      	adds	r3, r4, #4
 800fbdc:	1af2      	subs	r2, r6, r3
 800fbde:	d0b6      	beq.n	800fb4e <_malloc_r+0x22>
 800fbe0:	1b9b      	subs	r3, r3, r6
 800fbe2:	50a3      	str	r3, [r4, r2]
 800fbe4:	e7b3      	b.n	800fb4e <_malloc_r+0x22>
 800fbe6:	6862      	ldr	r2, [r4, #4]
 800fbe8:	42a3      	cmp	r3, r4
 800fbea:	bf0c      	ite	eq
 800fbec:	6032      	streq	r2, [r6, #0]
 800fbee:	605a      	strne	r2, [r3, #4]
 800fbf0:	e7ec      	b.n	800fbcc <_malloc_r+0xa0>
 800fbf2:	4623      	mov	r3, r4
 800fbf4:	6864      	ldr	r4, [r4, #4]
 800fbf6:	e7b2      	b.n	800fb5e <_malloc_r+0x32>
 800fbf8:	4634      	mov	r4, r6
 800fbfa:	6876      	ldr	r6, [r6, #4]
 800fbfc:	e7b9      	b.n	800fb72 <_malloc_r+0x46>
 800fbfe:	230c      	movs	r3, #12
 800fc00:	603b      	str	r3, [r7, #0]
 800fc02:	4638      	mov	r0, r7
 800fc04:	f000 f880 	bl	800fd08 <__malloc_unlock>
 800fc08:	e7a1      	b.n	800fb4e <_malloc_r+0x22>
 800fc0a:	6025      	str	r5, [r4, #0]
 800fc0c:	e7de      	b.n	800fbcc <_malloc_r+0xa0>
 800fc0e:	bf00      	nop
 800fc10:	24000a04 	.word	0x24000a04
 800fc14:	00000000 	.word	0x00000000

0800fc18 <nan>:
 800fc18:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800fc20 <nan+0x8>
 800fc1c:	4770      	bx	lr
 800fc1e:	bf00      	nop
 800fc20:	00000000 	.word	0x00000000
 800fc24:	7ff80000 	.word	0x7ff80000

0800fc28 <_sbrk_r>:
 800fc28:	b538      	push	{r3, r4, r5, lr}
 800fc2a:	4d06      	ldr	r5, [pc, #24]	; (800fc44 <_sbrk_r+0x1c>)
 800fc2c:	2300      	movs	r3, #0
 800fc2e:	4604      	mov	r4, r0
 800fc30:	4608      	mov	r0, r1
 800fc32:	602b      	str	r3, [r5, #0]
 800fc34:	f7f3 fc90 	bl	8003558 <_sbrk>
 800fc38:	1c43      	adds	r3, r0, #1
 800fc3a:	d102      	bne.n	800fc42 <_sbrk_r+0x1a>
 800fc3c:	682b      	ldr	r3, [r5, #0]
 800fc3e:	b103      	cbz	r3, 800fc42 <_sbrk_r+0x1a>
 800fc40:	6023      	str	r3, [r4, #0]
 800fc42:	bd38      	pop	{r3, r4, r5, pc}
 800fc44:	24000a0c 	.word	0x24000a0c

0800fc48 <strncmp>:
 800fc48:	b510      	push	{r4, lr}
 800fc4a:	b17a      	cbz	r2, 800fc6c <strncmp+0x24>
 800fc4c:	4603      	mov	r3, r0
 800fc4e:	3901      	subs	r1, #1
 800fc50:	1884      	adds	r4, r0, r2
 800fc52:	f813 0b01 	ldrb.w	r0, [r3], #1
 800fc56:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800fc5a:	4290      	cmp	r0, r2
 800fc5c:	d101      	bne.n	800fc62 <strncmp+0x1a>
 800fc5e:	42a3      	cmp	r3, r4
 800fc60:	d101      	bne.n	800fc66 <strncmp+0x1e>
 800fc62:	1a80      	subs	r0, r0, r2
 800fc64:	bd10      	pop	{r4, pc}
 800fc66:	2800      	cmp	r0, #0
 800fc68:	d1f3      	bne.n	800fc52 <strncmp+0xa>
 800fc6a:	e7fa      	b.n	800fc62 <strncmp+0x1a>
 800fc6c:	4610      	mov	r0, r2
 800fc6e:	e7f9      	b.n	800fc64 <strncmp+0x1c>

0800fc70 <__ascii_wctomb>:
 800fc70:	b149      	cbz	r1, 800fc86 <__ascii_wctomb+0x16>
 800fc72:	2aff      	cmp	r2, #255	; 0xff
 800fc74:	bf85      	ittet	hi
 800fc76:	238a      	movhi	r3, #138	; 0x8a
 800fc78:	6003      	strhi	r3, [r0, #0]
 800fc7a:	700a      	strbls	r2, [r1, #0]
 800fc7c:	f04f 30ff 	movhi.w	r0, #4294967295
 800fc80:	bf98      	it	ls
 800fc82:	2001      	movls	r0, #1
 800fc84:	4770      	bx	lr
 800fc86:	4608      	mov	r0, r1
 800fc88:	4770      	bx	lr
	...

0800fc8c <__assert_func>:
 800fc8c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fc8e:	4614      	mov	r4, r2
 800fc90:	461a      	mov	r2, r3
 800fc92:	4b09      	ldr	r3, [pc, #36]	; (800fcb8 <__assert_func+0x2c>)
 800fc94:	681b      	ldr	r3, [r3, #0]
 800fc96:	4605      	mov	r5, r0
 800fc98:	68d8      	ldr	r0, [r3, #12]
 800fc9a:	b14c      	cbz	r4, 800fcb0 <__assert_func+0x24>
 800fc9c:	4b07      	ldr	r3, [pc, #28]	; (800fcbc <__assert_func+0x30>)
 800fc9e:	9100      	str	r1, [sp, #0]
 800fca0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800fca4:	4906      	ldr	r1, [pc, #24]	; (800fcc0 <__assert_func+0x34>)
 800fca6:	462b      	mov	r3, r5
 800fca8:	f000 f80e 	bl	800fcc8 <fiprintf>
 800fcac:	f000 fc2c 	bl	8010508 <abort>
 800fcb0:	4b04      	ldr	r3, [pc, #16]	; (800fcc4 <__assert_func+0x38>)
 800fcb2:	461c      	mov	r4, r3
 800fcb4:	e7f3      	b.n	800fc9e <__assert_func+0x12>
 800fcb6:	bf00      	nop
 800fcb8:	2400007c 	.word	0x2400007c
 800fcbc:	080116e4 	.word	0x080116e4
 800fcc0:	080116f1 	.word	0x080116f1
 800fcc4:	0801171f 	.word	0x0801171f

0800fcc8 <fiprintf>:
 800fcc8:	b40e      	push	{r1, r2, r3}
 800fcca:	b503      	push	{r0, r1, lr}
 800fccc:	4601      	mov	r1, r0
 800fcce:	ab03      	add	r3, sp, #12
 800fcd0:	4805      	ldr	r0, [pc, #20]	; (800fce8 <fiprintf+0x20>)
 800fcd2:	f853 2b04 	ldr.w	r2, [r3], #4
 800fcd6:	6800      	ldr	r0, [r0, #0]
 800fcd8:	9301      	str	r3, [sp, #4]
 800fcda:	f000 f891 	bl	800fe00 <_vfiprintf_r>
 800fcde:	b002      	add	sp, #8
 800fce0:	f85d eb04 	ldr.w	lr, [sp], #4
 800fce4:	b003      	add	sp, #12
 800fce6:	4770      	bx	lr
 800fce8:	2400007c 	.word	0x2400007c

0800fcec <malloc>:
 800fcec:	4b02      	ldr	r3, [pc, #8]	; (800fcf8 <malloc+0xc>)
 800fcee:	4601      	mov	r1, r0
 800fcf0:	6818      	ldr	r0, [r3, #0]
 800fcf2:	f7ff bf1b 	b.w	800fb2c <_malloc_r>
 800fcf6:	bf00      	nop
 800fcf8:	2400007c 	.word	0x2400007c

0800fcfc <__malloc_lock>:
 800fcfc:	4801      	ldr	r0, [pc, #4]	; (800fd04 <__malloc_lock+0x8>)
 800fcfe:	f000 bdc3 	b.w	8010888 <__retarget_lock_acquire_recursive>
 800fd02:	bf00      	nop
 800fd04:	24000a10 	.word	0x24000a10

0800fd08 <__malloc_unlock>:
 800fd08:	4801      	ldr	r0, [pc, #4]	; (800fd10 <__malloc_unlock+0x8>)
 800fd0a:	f000 bdbe 	b.w	801088a <__retarget_lock_release_recursive>
 800fd0e:	bf00      	nop
 800fd10:	24000a10 	.word	0x24000a10

0800fd14 <_free_r>:
 800fd14:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800fd16:	2900      	cmp	r1, #0
 800fd18:	d044      	beq.n	800fda4 <_free_r+0x90>
 800fd1a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fd1e:	9001      	str	r0, [sp, #4]
 800fd20:	2b00      	cmp	r3, #0
 800fd22:	f1a1 0404 	sub.w	r4, r1, #4
 800fd26:	bfb8      	it	lt
 800fd28:	18e4      	addlt	r4, r4, r3
 800fd2a:	f7ff ffe7 	bl	800fcfc <__malloc_lock>
 800fd2e:	4a1e      	ldr	r2, [pc, #120]	; (800fda8 <_free_r+0x94>)
 800fd30:	9801      	ldr	r0, [sp, #4]
 800fd32:	6813      	ldr	r3, [r2, #0]
 800fd34:	b933      	cbnz	r3, 800fd44 <_free_r+0x30>
 800fd36:	6063      	str	r3, [r4, #4]
 800fd38:	6014      	str	r4, [r2, #0]
 800fd3a:	b003      	add	sp, #12
 800fd3c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fd40:	f7ff bfe2 	b.w	800fd08 <__malloc_unlock>
 800fd44:	42a3      	cmp	r3, r4
 800fd46:	d908      	bls.n	800fd5a <_free_r+0x46>
 800fd48:	6825      	ldr	r5, [r4, #0]
 800fd4a:	1961      	adds	r1, r4, r5
 800fd4c:	428b      	cmp	r3, r1
 800fd4e:	bf01      	itttt	eq
 800fd50:	6819      	ldreq	r1, [r3, #0]
 800fd52:	685b      	ldreq	r3, [r3, #4]
 800fd54:	1949      	addeq	r1, r1, r5
 800fd56:	6021      	streq	r1, [r4, #0]
 800fd58:	e7ed      	b.n	800fd36 <_free_r+0x22>
 800fd5a:	461a      	mov	r2, r3
 800fd5c:	685b      	ldr	r3, [r3, #4]
 800fd5e:	b10b      	cbz	r3, 800fd64 <_free_r+0x50>
 800fd60:	42a3      	cmp	r3, r4
 800fd62:	d9fa      	bls.n	800fd5a <_free_r+0x46>
 800fd64:	6811      	ldr	r1, [r2, #0]
 800fd66:	1855      	adds	r5, r2, r1
 800fd68:	42a5      	cmp	r5, r4
 800fd6a:	d10b      	bne.n	800fd84 <_free_r+0x70>
 800fd6c:	6824      	ldr	r4, [r4, #0]
 800fd6e:	4421      	add	r1, r4
 800fd70:	1854      	adds	r4, r2, r1
 800fd72:	42a3      	cmp	r3, r4
 800fd74:	6011      	str	r1, [r2, #0]
 800fd76:	d1e0      	bne.n	800fd3a <_free_r+0x26>
 800fd78:	681c      	ldr	r4, [r3, #0]
 800fd7a:	685b      	ldr	r3, [r3, #4]
 800fd7c:	6053      	str	r3, [r2, #4]
 800fd7e:	4421      	add	r1, r4
 800fd80:	6011      	str	r1, [r2, #0]
 800fd82:	e7da      	b.n	800fd3a <_free_r+0x26>
 800fd84:	d902      	bls.n	800fd8c <_free_r+0x78>
 800fd86:	230c      	movs	r3, #12
 800fd88:	6003      	str	r3, [r0, #0]
 800fd8a:	e7d6      	b.n	800fd3a <_free_r+0x26>
 800fd8c:	6825      	ldr	r5, [r4, #0]
 800fd8e:	1961      	adds	r1, r4, r5
 800fd90:	428b      	cmp	r3, r1
 800fd92:	bf04      	itt	eq
 800fd94:	6819      	ldreq	r1, [r3, #0]
 800fd96:	685b      	ldreq	r3, [r3, #4]
 800fd98:	6063      	str	r3, [r4, #4]
 800fd9a:	bf04      	itt	eq
 800fd9c:	1949      	addeq	r1, r1, r5
 800fd9e:	6021      	streq	r1, [r4, #0]
 800fda0:	6054      	str	r4, [r2, #4]
 800fda2:	e7ca      	b.n	800fd3a <_free_r+0x26>
 800fda4:	b003      	add	sp, #12
 800fda6:	bd30      	pop	{r4, r5, pc}
 800fda8:	24000a04 	.word	0x24000a04

0800fdac <__sfputc_r>:
 800fdac:	6893      	ldr	r3, [r2, #8]
 800fdae:	3b01      	subs	r3, #1
 800fdb0:	2b00      	cmp	r3, #0
 800fdb2:	b410      	push	{r4}
 800fdb4:	6093      	str	r3, [r2, #8]
 800fdb6:	da08      	bge.n	800fdca <__sfputc_r+0x1e>
 800fdb8:	6994      	ldr	r4, [r2, #24]
 800fdba:	42a3      	cmp	r3, r4
 800fdbc:	db01      	blt.n	800fdc2 <__sfputc_r+0x16>
 800fdbe:	290a      	cmp	r1, #10
 800fdc0:	d103      	bne.n	800fdca <__sfputc_r+0x1e>
 800fdc2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fdc6:	f000 badf 	b.w	8010388 <__swbuf_r>
 800fdca:	6813      	ldr	r3, [r2, #0]
 800fdcc:	1c58      	adds	r0, r3, #1
 800fdce:	6010      	str	r0, [r2, #0]
 800fdd0:	7019      	strb	r1, [r3, #0]
 800fdd2:	4608      	mov	r0, r1
 800fdd4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fdd8:	4770      	bx	lr

0800fdda <__sfputs_r>:
 800fdda:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fddc:	4606      	mov	r6, r0
 800fdde:	460f      	mov	r7, r1
 800fde0:	4614      	mov	r4, r2
 800fde2:	18d5      	adds	r5, r2, r3
 800fde4:	42ac      	cmp	r4, r5
 800fde6:	d101      	bne.n	800fdec <__sfputs_r+0x12>
 800fde8:	2000      	movs	r0, #0
 800fdea:	e007      	b.n	800fdfc <__sfputs_r+0x22>
 800fdec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fdf0:	463a      	mov	r2, r7
 800fdf2:	4630      	mov	r0, r6
 800fdf4:	f7ff ffda 	bl	800fdac <__sfputc_r>
 800fdf8:	1c43      	adds	r3, r0, #1
 800fdfa:	d1f3      	bne.n	800fde4 <__sfputs_r+0xa>
 800fdfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800fe00 <_vfiprintf_r>:
 800fe00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe04:	460d      	mov	r5, r1
 800fe06:	b09d      	sub	sp, #116	; 0x74
 800fe08:	4614      	mov	r4, r2
 800fe0a:	4698      	mov	r8, r3
 800fe0c:	4606      	mov	r6, r0
 800fe0e:	b118      	cbz	r0, 800fe18 <_vfiprintf_r+0x18>
 800fe10:	6983      	ldr	r3, [r0, #24]
 800fe12:	b90b      	cbnz	r3, 800fe18 <_vfiprintf_r+0x18>
 800fe14:	f000 fc9a 	bl	801074c <__sinit>
 800fe18:	4b89      	ldr	r3, [pc, #548]	; (8010040 <_vfiprintf_r+0x240>)
 800fe1a:	429d      	cmp	r5, r3
 800fe1c:	d11b      	bne.n	800fe56 <_vfiprintf_r+0x56>
 800fe1e:	6875      	ldr	r5, [r6, #4]
 800fe20:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fe22:	07d9      	lsls	r1, r3, #31
 800fe24:	d405      	bmi.n	800fe32 <_vfiprintf_r+0x32>
 800fe26:	89ab      	ldrh	r3, [r5, #12]
 800fe28:	059a      	lsls	r2, r3, #22
 800fe2a:	d402      	bmi.n	800fe32 <_vfiprintf_r+0x32>
 800fe2c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800fe2e:	f000 fd2b 	bl	8010888 <__retarget_lock_acquire_recursive>
 800fe32:	89ab      	ldrh	r3, [r5, #12]
 800fe34:	071b      	lsls	r3, r3, #28
 800fe36:	d501      	bpl.n	800fe3c <_vfiprintf_r+0x3c>
 800fe38:	692b      	ldr	r3, [r5, #16]
 800fe3a:	b9eb      	cbnz	r3, 800fe78 <_vfiprintf_r+0x78>
 800fe3c:	4629      	mov	r1, r5
 800fe3e:	4630      	mov	r0, r6
 800fe40:	f000 faf4 	bl	801042c <__swsetup_r>
 800fe44:	b1c0      	cbz	r0, 800fe78 <_vfiprintf_r+0x78>
 800fe46:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fe48:	07dc      	lsls	r4, r3, #31
 800fe4a:	d50e      	bpl.n	800fe6a <_vfiprintf_r+0x6a>
 800fe4c:	f04f 30ff 	mov.w	r0, #4294967295
 800fe50:	b01d      	add	sp, #116	; 0x74
 800fe52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fe56:	4b7b      	ldr	r3, [pc, #492]	; (8010044 <_vfiprintf_r+0x244>)
 800fe58:	429d      	cmp	r5, r3
 800fe5a:	d101      	bne.n	800fe60 <_vfiprintf_r+0x60>
 800fe5c:	68b5      	ldr	r5, [r6, #8]
 800fe5e:	e7df      	b.n	800fe20 <_vfiprintf_r+0x20>
 800fe60:	4b79      	ldr	r3, [pc, #484]	; (8010048 <_vfiprintf_r+0x248>)
 800fe62:	429d      	cmp	r5, r3
 800fe64:	bf08      	it	eq
 800fe66:	68f5      	ldreq	r5, [r6, #12]
 800fe68:	e7da      	b.n	800fe20 <_vfiprintf_r+0x20>
 800fe6a:	89ab      	ldrh	r3, [r5, #12]
 800fe6c:	0598      	lsls	r0, r3, #22
 800fe6e:	d4ed      	bmi.n	800fe4c <_vfiprintf_r+0x4c>
 800fe70:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800fe72:	f000 fd0a 	bl	801088a <__retarget_lock_release_recursive>
 800fe76:	e7e9      	b.n	800fe4c <_vfiprintf_r+0x4c>
 800fe78:	2300      	movs	r3, #0
 800fe7a:	9309      	str	r3, [sp, #36]	; 0x24
 800fe7c:	2320      	movs	r3, #32
 800fe7e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800fe82:	f8cd 800c 	str.w	r8, [sp, #12]
 800fe86:	2330      	movs	r3, #48	; 0x30
 800fe88:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 801004c <_vfiprintf_r+0x24c>
 800fe8c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800fe90:	f04f 0901 	mov.w	r9, #1
 800fe94:	4623      	mov	r3, r4
 800fe96:	469a      	mov	sl, r3
 800fe98:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fe9c:	b10a      	cbz	r2, 800fea2 <_vfiprintf_r+0xa2>
 800fe9e:	2a25      	cmp	r2, #37	; 0x25
 800fea0:	d1f9      	bne.n	800fe96 <_vfiprintf_r+0x96>
 800fea2:	ebba 0b04 	subs.w	fp, sl, r4
 800fea6:	d00b      	beq.n	800fec0 <_vfiprintf_r+0xc0>
 800fea8:	465b      	mov	r3, fp
 800feaa:	4622      	mov	r2, r4
 800feac:	4629      	mov	r1, r5
 800feae:	4630      	mov	r0, r6
 800feb0:	f7ff ff93 	bl	800fdda <__sfputs_r>
 800feb4:	3001      	adds	r0, #1
 800feb6:	f000 80aa 	beq.w	801000e <_vfiprintf_r+0x20e>
 800feba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800febc:	445a      	add	r2, fp
 800febe:	9209      	str	r2, [sp, #36]	; 0x24
 800fec0:	f89a 3000 	ldrb.w	r3, [sl]
 800fec4:	2b00      	cmp	r3, #0
 800fec6:	f000 80a2 	beq.w	801000e <_vfiprintf_r+0x20e>
 800feca:	2300      	movs	r3, #0
 800fecc:	f04f 32ff 	mov.w	r2, #4294967295
 800fed0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fed4:	f10a 0a01 	add.w	sl, sl, #1
 800fed8:	9304      	str	r3, [sp, #16]
 800feda:	9307      	str	r3, [sp, #28]
 800fedc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800fee0:	931a      	str	r3, [sp, #104]	; 0x68
 800fee2:	4654      	mov	r4, sl
 800fee4:	2205      	movs	r2, #5
 800fee6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800feea:	4858      	ldr	r0, [pc, #352]	; (801004c <_vfiprintf_r+0x24c>)
 800feec:	f7f0 fa00 	bl	80002f0 <memchr>
 800fef0:	9a04      	ldr	r2, [sp, #16]
 800fef2:	b9d8      	cbnz	r0, 800ff2c <_vfiprintf_r+0x12c>
 800fef4:	06d1      	lsls	r1, r2, #27
 800fef6:	bf44      	itt	mi
 800fef8:	2320      	movmi	r3, #32
 800fefa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fefe:	0713      	lsls	r3, r2, #28
 800ff00:	bf44      	itt	mi
 800ff02:	232b      	movmi	r3, #43	; 0x2b
 800ff04:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ff08:	f89a 3000 	ldrb.w	r3, [sl]
 800ff0c:	2b2a      	cmp	r3, #42	; 0x2a
 800ff0e:	d015      	beq.n	800ff3c <_vfiprintf_r+0x13c>
 800ff10:	9a07      	ldr	r2, [sp, #28]
 800ff12:	4654      	mov	r4, sl
 800ff14:	2000      	movs	r0, #0
 800ff16:	f04f 0c0a 	mov.w	ip, #10
 800ff1a:	4621      	mov	r1, r4
 800ff1c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ff20:	3b30      	subs	r3, #48	; 0x30
 800ff22:	2b09      	cmp	r3, #9
 800ff24:	d94e      	bls.n	800ffc4 <_vfiprintf_r+0x1c4>
 800ff26:	b1b0      	cbz	r0, 800ff56 <_vfiprintf_r+0x156>
 800ff28:	9207      	str	r2, [sp, #28]
 800ff2a:	e014      	b.n	800ff56 <_vfiprintf_r+0x156>
 800ff2c:	eba0 0308 	sub.w	r3, r0, r8
 800ff30:	fa09 f303 	lsl.w	r3, r9, r3
 800ff34:	4313      	orrs	r3, r2
 800ff36:	9304      	str	r3, [sp, #16]
 800ff38:	46a2      	mov	sl, r4
 800ff3a:	e7d2      	b.n	800fee2 <_vfiprintf_r+0xe2>
 800ff3c:	9b03      	ldr	r3, [sp, #12]
 800ff3e:	1d19      	adds	r1, r3, #4
 800ff40:	681b      	ldr	r3, [r3, #0]
 800ff42:	9103      	str	r1, [sp, #12]
 800ff44:	2b00      	cmp	r3, #0
 800ff46:	bfbb      	ittet	lt
 800ff48:	425b      	neglt	r3, r3
 800ff4a:	f042 0202 	orrlt.w	r2, r2, #2
 800ff4e:	9307      	strge	r3, [sp, #28]
 800ff50:	9307      	strlt	r3, [sp, #28]
 800ff52:	bfb8      	it	lt
 800ff54:	9204      	strlt	r2, [sp, #16]
 800ff56:	7823      	ldrb	r3, [r4, #0]
 800ff58:	2b2e      	cmp	r3, #46	; 0x2e
 800ff5a:	d10c      	bne.n	800ff76 <_vfiprintf_r+0x176>
 800ff5c:	7863      	ldrb	r3, [r4, #1]
 800ff5e:	2b2a      	cmp	r3, #42	; 0x2a
 800ff60:	d135      	bne.n	800ffce <_vfiprintf_r+0x1ce>
 800ff62:	9b03      	ldr	r3, [sp, #12]
 800ff64:	1d1a      	adds	r2, r3, #4
 800ff66:	681b      	ldr	r3, [r3, #0]
 800ff68:	9203      	str	r2, [sp, #12]
 800ff6a:	2b00      	cmp	r3, #0
 800ff6c:	bfb8      	it	lt
 800ff6e:	f04f 33ff 	movlt.w	r3, #4294967295
 800ff72:	3402      	adds	r4, #2
 800ff74:	9305      	str	r3, [sp, #20]
 800ff76:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 801005c <_vfiprintf_r+0x25c>
 800ff7a:	7821      	ldrb	r1, [r4, #0]
 800ff7c:	2203      	movs	r2, #3
 800ff7e:	4650      	mov	r0, sl
 800ff80:	f7f0 f9b6 	bl	80002f0 <memchr>
 800ff84:	b140      	cbz	r0, 800ff98 <_vfiprintf_r+0x198>
 800ff86:	2340      	movs	r3, #64	; 0x40
 800ff88:	eba0 000a 	sub.w	r0, r0, sl
 800ff8c:	fa03 f000 	lsl.w	r0, r3, r0
 800ff90:	9b04      	ldr	r3, [sp, #16]
 800ff92:	4303      	orrs	r3, r0
 800ff94:	3401      	adds	r4, #1
 800ff96:	9304      	str	r3, [sp, #16]
 800ff98:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ff9c:	482c      	ldr	r0, [pc, #176]	; (8010050 <_vfiprintf_r+0x250>)
 800ff9e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ffa2:	2206      	movs	r2, #6
 800ffa4:	f7f0 f9a4 	bl	80002f0 <memchr>
 800ffa8:	2800      	cmp	r0, #0
 800ffaa:	d03f      	beq.n	801002c <_vfiprintf_r+0x22c>
 800ffac:	4b29      	ldr	r3, [pc, #164]	; (8010054 <_vfiprintf_r+0x254>)
 800ffae:	bb1b      	cbnz	r3, 800fff8 <_vfiprintf_r+0x1f8>
 800ffb0:	9b03      	ldr	r3, [sp, #12]
 800ffb2:	3307      	adds	r3, #7
 800ffb4:	f023 0307 	bic.w	r3, r3, #7
 800ffb8:	3308      	adds	r3, #8
 800ffba:	9303      	str	r3, [sp, #12]
 800ffbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ffbe:	443b      	add	r3, r7
 800ffc0:	9309      	str	r3, [sp, #36]	; 0x24
 800ffc2:	e767      	b.n	800fe94 <_vfiprintf_r+0x94>
 800ffc4:	fb0c 3202 	mla	r2, ip, r2, r3
 800ffc8:	460c      	mov	r4, r1
 800ffca:	2001      	movs	r0, #1
 800ffcc:	e7a5      	b.n	800ff1a <_vfiprintf_r+0x11a>
 800ffce:	2300      	movs	r3, #0
 800ffd0:	3401      	adds	r4, #1
 800ffd2:	9305      	str	r3, [sp, #20]
 800ffd4:	4619      	mov	r1, r3
 800ffd6:	f04f 0c0a 	mov.w	ip, #10
 800ffda:	4620      	mov	r0, r4
 800ffdc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ffe0:	3a30      	subs	r2, #48	; 0x30
 800ffe2:	2a09      	cmp	r2, #9
 800ffe4:	d903      	bls.n	800ffee <_vfiprintf_r+0x1ee>
 800ffe6:	2b00      	cmp	r3, #0
 800ffe8:	d0c5      	beq.n	800ff76 <_vfiprintf_r+0x176>
 800ffea:	9105      	str	r1, [sp, #20]
 800ffec:	e7c3      	b.n	800ff76 <_vfiprintf_r+0x176>
 800ffee:	fb0c 2101 	mla	r1, ip, r1, r2
 800fff2:	4604      	mov	r4, r0
 800fff4:	2301      	movs	r3, #1
 800fff6:	e7f0      	b.n	800ffda <_vfiprintf_r+0x1da>
 800fff8:	ab03      	add	r3, sp, #12
 800fffa:	9300      	str	r3, [sp, #0]
 800fffc:	462a      	mov	r2, r5
 800fffe:	4b16      	ldr	r3, [pc, #88]	; (8010058 <_vfiprintf_r+0x258>)
 8010000:	a904      	add	r1, sp, #16
 8010002:	4630      	mov	r0, r6
 8010004:	f3af 8000 	nop.w
 8010008:	4607      	mov	r7, r0
 801000a:	1c78      	adds	r0, r7, #1
 801000c:	d1d6      	bne.n	800ffbc <_vfiprintf_r+0x1bc>
 801000e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010010:	07d9      	lsls	r1, r3, #31
 8010012:	d405      	bmi.n	8010020 <_vfiprintf_r+0x220>
 8010014:	89ab      	ldrh	r3, [r5, #12]
 8010016:	059a      	lsls	r2, r3, #22
 8010018:	d402      	bmi.n	8010020 <_vfiprintf_r+0x220>
 801001a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801001c:	f000 fc35 	bl	801088a <__retarget_lock_release_recursive>
 8010020:	89ab      	ldrh	r3, [r5, #12]
 8010022:	065b      	lsls	r3, r3, #25
 8010024:	f53f af12 	bmi.w	800fe4c <_vfiprintf_r+0x4c>
 8010028:	9809      	ldr	r0, [sp, #36]	; 0x24
 801002a:	e711      	b.n	800fe50 <_vfiprintf_r+0x50>
 801002c:	ab03      	add	r3, sp, #12
 801002e:	9300      	str	r3, [sp, #0]
 8010030:	462a      	mov	r2, r5
 8010032:	4b09      	ldr	r3, [pc, #36]	; (8010058 <_vfiprintf_r+0x258>)
 8010034:	a904      	add	r1, sp, #16
 8010036:	4630      	mov	r0, r6
 8010038:	f000 f880 	bl	801013c <_printf_i>
 801003c:	e7e4      	b.n	8010008 <_vfiprintf_r+0x208>
 801003e:	bf00      	nop
 8010040:	08011874 	.word	0x08011874
 8010044:	08011894 	.word	0x08011894
 8010048:	08011854 	.word	0x08011854
 801004c:	08011821 	.word	0x08011821
 8010050:	0801182b 	.word	0x0801182b
 8010054:	00000000 	.word	0x00000000
 8010058:	0800fddb 	.word	0x0800fddb
 801005c:	08011827 	.word	0x08011827

08010060 <_printf_common>:
 8010060:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010064:	4616      	mov	r6, r2
 8010066:	4699      	mov	r9, r3
 8010068:	688a      	ldr	r2, [r1, #8]
 801006a:	690b      	ldr	r3, [r1, #16]
 801006c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8010070:	4293      	cmp	r3, r2
 8010072:	bfb8      	it	lt
 8010074:	4613      	movlt	r3, r2
 8010076:	6033      	str	r3, [r6, #0]
 8010078:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801007c:	4607      	mov	r7, r0
 801007e:	460c      	mov	r4, r1
 8010080:	b10a      	cbz	r2, 8010086 <_printf_common+0x26>
 8010082:	3301      	adds	r3, #1
 8010084:	6033      	str	r3, [r6, #0]
 8010086:	6823      	ldr	r3, [r4, #0]
 8010088:	0699      	lsls	r1, r3, #26
 801008a:	bf42      	ittt	mi
 801008c:	6833      	ldrmi	r3, [r6, #0]
 801008e:	3302      	addmi	r3, #2
 8010090:	6033      	strmi	r3, [r6, #0]
 8010092:	6825      	ldr	r5, [r4, #0]
 8010094:	f015 0506 	ands.w	r5, r5, #6
 8010098:	d106      	bne.n	80100a8 <_printf_common+0x48>
 801009a:	f104 0a19 	add.w	sl, r4, #25
 801009e:	68e3      	ldr	r3, [r4, #12]
 80100a0:	6832      	ldr	r2, [r6, #0]
 80100a2:	1a9b      	subs	r3, r3, r2
 80100a4:	42ab      	cmp	r3, r5
 80100a6:	dc26      	bgt.n	80100f6 <_printf_common+0x96>
 80100a8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80100ac:	1e13      	subs	r3, r2, #0
 80100ae:	6822      	ldr	r2, [r4, #0]
 80100b0:	bf18      	it	ne
 80100b2:	2301      	movne	r3, #1
 80100b4:	0692      	lsls	r2, r2, #26
 80100b6:	d42b      	bmi.n	8010110 <_printf_common+0xb0>
 80100b8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80100bc:	4649      	mov	r1, r9
 80100be:	4638      	mov	r0, r7
 80100c0:	47c0      	blx	r8
 80100c2:	3001      	adds	r0, #1
 80100c4:	d01e      	beq.n	8010104 <_printf_common+0xa4>
 80100c6:	6823      	ldr	r3, [r4, #0]
 80100c8:	68e5      	ldr	r5, [r4, #12]
 80100ca:	6832      	ldr	r2, [r6, #0]
 80100cc:	f003 0306 	and.w	r3, r3, #6
 80100d0:	2b04      	cmp	r3, #4
 80100d2:	bf08      	it	eq
 80100d4:	1aad      	subeq	r5, r5, r2
 80100d6:	68a3      	ldr	r3, [r4, #8]
 80100d8:	6922      	ldr	r2, [r4, #16]
 80100da:	bf0c      	ite	eq
 80100dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80100e0:	2500      	movne	r5, #0
 80100e2:	4293      	cmp	r3, r2
 80100e4:	bfc4      	itt	gt
 80100e6:	1a9b      	subgt	r3, r3, r2
 80100e8:	18ed      	addgt	r5, r5, r3
 80100ea:	2600      	movs	r6, #0
 80100ec:	341a      	adds	r4, #26
 80100ee:	42b5      	cmp	r5, r6
 80100f0:	d11a      	bne.n	8010128 <_printf_common+0xc8>
 80100f2:	2000      	movs	r0, #0
 80100f4:	e008      	b.n	8010108 <_printf_common+0xa8>
 80100f6:	2301      	movs	r3, #1
 80100f8:	4652      	mov	r2, sl
 80100fa:	4649      	mov	r1, r9
 80100fc:	4638      	mov	r0, r7
 80100fe:	47c0      	blx	r8
 8010100:	3001      	adds	r0, #1
 8010102:	d103      	bne.n	801010c <_printf_common+0xac>
 8010104:	f04f 30ff 	mov.w	r0, #4294967295
 8010108:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801010c:	3501      	adds	r5, #1
 801010e:	e7c6      	b.n	801009e <_printf_common+0x3e>
 8010110:	18e1      	adds	r1, r4, r3
 8010112:	1c5a      	adds	r2, r3, #1
 8010114:	2030      	movs	r0, #48	; 0x30
 8010116:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801011a:	4422      	add	r2, r4
 801011c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8010120:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8010124:	3302      	adds	r3, #2
 8010126:	e7c7      	b.n	80100b8 <_printf_common+0x58>
 8010128:	2301      	movs	r3, #1
 801012a:	4622      	mov	r2, r4
 801012c:	4649      	mov	r1, r9
 801012e:	4638      	mov	r0, r7
 8010130:	47c0      	blx	r8
 8010132:	3001      	adds	r0, #1
 8010134:	d0e6      	beq.n	8010104 <_printf_common+0xa4>
 8010136:	3601      	adds	r6, #1
 8010138:	e7d9      	b.n	80100ee <_printf_common+0x8e>
	...

0801013c <_printf_i>:
 801013c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010140:	7e0f      	ldrb	r7, [r1, #24]
 8010142:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8010144:	2f78      	cmp	r7, #120	; 0x78
 8010146:	4691      	mov	r9, r2
 8010148:	4680      	mov	r8, r0
 801014a:	460c      	mov	r4, r1
 801014c:	469a      	mov	sl, r3
 801014e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8010152:	d807      	bhi.n	8010164 <_printf_i+0x28>
 8010154:	2f62      	cmp	r7, #98	; 0x62
 8010156:	d80a      	bhi.n	801016e <_printf_i+0x32>
 8010158:	2f00      	cmp	r7, #0
 801015a:	f000 80d8 	beq.w	801030e <_printf_i+0x1d2>
 801015e:	2f58      	cmp	r7, #88	; 0x58
 8010160:	f000 80a3 	beq.w	80102aa <_printf_i+0x16e>
 8010164:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010168:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801016c:	e03a      	b.n	80101e4 <_printf_i+0xa8>
 801016e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8010172:	2b15      	cmp	r3, #21
 8010174:	d8f6      	bhi.n	8010164 <_printf_i+0x28>
 8010176:	a101      	add	r1, pc, #4	; (adr r1, 801017c <_printf_i+0x40>)
 8010178:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801017c:	080101d5 	.word	0x080101d5
 8010180:	080101e9 	.word	0x080101e9
 8010184:	08010165 	.word	0x08010165
 8010188:	08010165 	.word	0x08010165
 801018c:	08010165 	.word	0x08010165
 8010190:	08010165 	.word	0x08010165
 8010194:	080101e9 	.word	0x080101e9
 8010198:	08010165 	.word	0x08010165
 801019c:	08010165 	.word	0x08010165
 80101a0:	08010165 	.word	0x08010165
 80101a4:	08010165 	.word	0x08010165
 80101a8:	080102f5 	.word	0x080102f5
 80101ac:	08010219 	.word	0x08010219
 80101b0:	080102d7 	.word	0x080102d7
 80101b4:	08010165 	.word	0x08010165
 80101b8:	08010165 	.word	0x08010165
 80101bc:	08010317 	.word	0x08010317
 80101c0:	08010165 	.word	0x08010165
 80101c4:	08010219 	.word	0x08010219
 80101c8:	08010165 	.word	0x08010165
 80101cc:	08010165 	.word	0x08010165
 80101d0:	080102df 	.word	0x080102df
 80101d4:	682b      	ldr	r3, [r5, #0]
 80101d6:	1d1a      	adds	r2, r3, #4
 80101d8:	681b      	ldr	r3, [r3, #0]
 80101da:	602a      	str	r2, [r5, #0]
 80101dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80101e0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80101e4:	2301      	movs	r3, #1
 80101e6:	e0a3      	b.n	8010330 <_printf_i+0x1f4>
 80101e8:	6820      	ldr	r0, [r4, #0]
 80101ea:	6829      	ldr	r1, [r5, #0]
 80101ec:	0606      	lsls	r6, r0, #24
 80101ee:	f101 0304 	add.w	r3, r1, #4
 80101f2:	d50a      	bpl.n	801020a <_printf_i+0xce>
 80101f4:	680e      	ldr	r6, [r1, #0]
 80101f6:	602b      	str	r3, [r5, #0]
 80101f8:	2e00      	cmp	r6, #0
 80101fa:	da03      	bge.n	8010204 <_printf_i+0xc8>
 80101fc:	232d      	movs	r3, #45	; 0x2d
 80101fe:	4276      	negs	r6, r6
 8010200:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010204:	485e      	ldr	r0, [pc, #376]	; (8010380 <_printf_i+0x244>)
 8010206:	230a      	movs	r3, #10
 8010208:	e019      	b.n	801023e <_printf_i+0x102>
 801020a:	680e      	ldr	r6, [r1, #0]
 801020c:	602b      	str	r3, [r5, #0]
 801020e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8010212:	bf18      	it	ne
 8010214:	b236      	sxthne	r6, r6
 8010216:	e7ef      	b.n	80101f8 <_printf_i+0xbc>
 8010218:	682b      	ldr	r3, [r5, #0]
 801021a:	6820      	ldr	r0, [r4, #0]
 801021c:	1d19      	adds	r1, r3, #4
 801021e:	6029      	str	r1, [r5, #0]
 8010220:	0601      	lsls	r1, r0, #24
 8010222:	d501      	bpl.n	8010228 <_printf_i+0xec>
 8010224:	681e      	ldr	r6, [r3, #0]
 8010226:	e002      	b.n	801022e <_printf_i+0xf2>
 8010228:	0646      	lsls	r6, r0, #25
 801022a:	d5fb      	bpl.n	8010224 <_printf_i+0xe8>
 801022c:	881e      	ldrh	r6, [r3, #0]
 801022e:	4854      	ldr	r0, [pc, #336]	; (8010380 <_printf_i+0x244>)
 8010230:	2f6f      	cmp	r7, #111	; 0x6f
 8010232:	bf0c      	ite	eq
 8010234:	2308      	moveq	r3, #8
 8010236:	230a      	movne	r3, #10
 8010238:	2100      	movs	r1, #0
 801023a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801023e:	6865      	ldr	r5, [r4, #4]
 8010240:	60a5      	str	r5, [r4, #8]
 8010242:	2d00      	cmp	r5, #0
 8010244:	bfa2      	ittt	ge
 8010246:	6821      	ldrge	r1, [r4, #0]
 8010248:	f021 0104 	bicge.w	r1, r1, #4
 801024c:	6021      	strge	r1, [r4, #0]
 801024e:	b90e      	cbnz	r6, 8010254 <_printf_i+0x118>
 8010250:	2d00      	cmp	r5, #0
 8010252:	d04d      	beq.n	80102f0 <_printf_i+0x1b4>
 8010254:	4615      	mov	r5, r2
 8010256:	fbb6 f1f3 	udiv	r1, r6, r3
 801025a:	fb03 6711 	mls	r7, r3, r1, r6
 801025e:	5dc7      	ldrb	r7, [r0, r7]
 8010260:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8010264:	4637      	mov	r7, r6
 8010266:	42bb      	cmp	r3, r7
 8010268:	460e      	mov	r6, r1
 801026a:	d9f4      	bls.n	8010256 <_printf_i+0x11a>
 801026c:	2b08      	cmp	r3, #8
 801026e:	d10b      	bne.n	8010288 <_printf_i+0x14c>
 8010270:	6823      	ldr	r3, [r4, #0]
 8010272:	07de      	lsls	r6, r3, #31
 8010274:	d508      	bpl.n	8010288 <_printf_i+0x14c>
 8010276:	6923      	ldr	r3, [r4, #16]
 8010278:	6861      	ldr	r1, [r4, #4]
 801027a:	4299      	cmp	r1, r3
 801027c:	bfde      	ittt	le
 801027e:	2330      	movle	r3, #48	; 0x30
 8010280:	f805 3c01 	strble.w	r3, [r5, #-1]
 8010284:	f105 35ff 	addle.w	r5, r5, #4294967295
 8010288:	1b52      	subs	r2, r2, r5
 801028a:	6122      	str	r2, [r4, #16]
 801028c:	f8cd a000 	str.w	sl, [sp]
 8010290:	464b      	mov	r3, r9
 8010292:	aa03      	add	r2, sp, #12
 8010294:	4621      	mov	r1, r4
 8010296:	4640      	mov	r0, r8
 8010298:	f7ff fee2 	bl	8010060 <_printf_common>
 801029c:	3001      	adds	r0, #1
 801029e:	d14c      	bne.n	801033a <_printf_i+0x1fe>
 80102a0:	f04f 30ff 	mov.w	r0, #4294967295
 80102a4:	b004      	add	sp, #16
 80102a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80102aa:	4835      	ldr	r0, [pc, #212]	; (8010380 <_printf_i+0x244>)
 80102ac:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80102b0:	6829      	ldr	r1, [r5, #0]
 80102b2:	6823      	ldr	r3, [r4, #0]
 80102b4:	f851 6b04 	ldr.w	r6, [r1], #4
 80102b8:	6029      	str	r1, [r5, #0]
 80102ba:	061d      	lsls	r5, r3, #24
 80102bc:	d514      	bpl.n	80102e8 <_printf_i+0x1ac>
 80102be:	07df      	lsls	r7, r3, #31
 80102c0:	bf44      	itt	mi
 80102c2:	f043 0320 	orrmi.w	r3, r3, #32
 80102c6:	6023      	strmi	r3, [r4, #0]
 80102c8:	b91e      	cbnz	r6, 80102d2 <_printf_i+0x196>
 80102ca:	6823      	ldr	r3, [r4, #0]
 80102cc:	f023 0320 	bic.w	r3, r3, #32
 80102d0:	6023      	str	r3, [r4, #0]
 80102d2:	2310      	movs	r3, #16
 80102d4:	e7b0      	b.n	8010238 <_printf_i+0xfc>
 80102d6:	6823      	ldr	r3, [r4, #0]
 80102d8:	f043 0320 	orr.w	r3, r3, #32
 80102dc:	6023      	str	r3, [r4, #0]
 80102de:	2378      	movs	r3, #120	; 0x78
 80102e0:	4828      	ldr	r0, [pc, #160]	; (8010384 <_printf_i+0x248>)
 80102e2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80102e6:	e7e3      	b.n	80102b0 <_printf_i+0x174>
 80102e8:	0659      	lsls	r1, r3, #25
 80102ea:	bf48      	it	mi
 80102ec:	b2b6      	uxthmi	r6, r6
 80102ee:	e7e6      	b.n	80102be <_printf_i+0x182>
 80102f0:	4615      	mov	r5, r2
 80102f2:	e7bb      	b.n	801026c <_printf_i+0x130>
 80102f4:	682b      	ldr	r3, [r5, #0]
 80102f6:	6826      	ldr	r6, [r4, #0]
 80102f8:	6961      	ldr	r1, [r4, #20]
 80102fa:	1d18      	adds	r0, r3, #4
 80102fc:	6028      	str	r0, [r5, #0]
 80102fe:	0635      	lsls	r5, r6, #24
 8010300:	681b      	ldr	r3, [r3, #0]
 8010302:	d501      	bpl.n	8010308 <_printf_i+0x1cc>
 8010304:	6019      	str	r1, [r3, #0]
 8010306:	e002      	b.n	801030e <_printf_i+0x1d2>
 8010308:	0670      	lsls	r0, r6, #25
 801030a:	d5fb      	bpl.n	8010304 <_printf_i+0x1c8>
 801030c:	8019      	strh	r1, [r3, #0]
 801030e:	2300      	movs	r3, #0
 8010310:	6123      	str	r3, [r4, #16]
 8010312:	4615      	mov	r5, r2
 8010314:	e7ba      	b.n	801028c <_printf_i+0x150>
 8010316:	682b      	ldr	r3, [r5, #0]
 8010318:	1d1a      	adds	r2, r3, #4
 801031a:	602a      	str	r2, [r5, #0]
 801031c:	681d      	ldr	r5, [r3, #0]
 801031e:	6862      	ldr	r2, [r4, #4]
 8010320:	2100      	movs	r1, #0
 8010322:	4628      	mov	r0, r5
 8010324:	f7ef ffe4 	bl	80002f0 <memchr>
 8010328:	b108      	cbz	r0, 801032e <_printf_i+0x1f2>
 801032a:	1b40      	subs	r0, r0, r5
 801032c:	6060      	str	r0, [r4, #4]
 801032e:	6863      	ldr	r3, [r4, #4]
 8010330:	6123      	str	r3, [r4, #16]
 8010332:	2300      	movs	r3, #0
 8010334:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010338:	e7a8      	b.n	801028c <_printf_i+0x150>
 801033a:	6923      	ldr	r3, [r4, #16]
 801033c:	462a      	mov	r2, r5
 801033e:	4649      	mov	r1, r9
 8010340:	4640      	mov	r0, r8
 8010342:	47d0      	blx	sl
 8010344:	3001      	adds	r0, #1
 8010346:	d0ab      	beq.n	80102a0 <_printf_i+0x164>
 8010348:	6823      	ldr	r3, [r4, #0]
 801034a:	079b      	lsls	r3, r3, #30
 801034c:	d413      	bmi.n	8010376 <_printf_i+0x23a>
 801034e:	68e0      	ldr	r0, [r4, #12]
 8010350:	9b03      	ldr	r3, [sp, #12]
 8010352:	4298      	cmp	r0, r3
 8010354:	bfb8      	it	lt
 8010356:	4618      	movlt	r0, r3
 8010358:	e7a4      	b.n	80102a4 <_printf_i+0x168>
 801035a:	2301      	movs	r3, #1
 801035c:	4632      	mov	r2, r6
 801035e:	4649      	mov	r1, r9
 8010360:	4640      	mov	r0, r8
 8010362:	47d0      	blx	sl
 8010364:	3001      	adds	r0, #1
 8010366:	d09b      	beq.n	80102a0 <_printf_i+0x164>
 8010368:	3501      	adds	r5, #1
 801036a:	68e3      	ldr	r3, [r4, #12]
 801036c:	9903      	ldr	r1, [sp, #12]
 801036e:	1a5b      	subs	r3, r3, r1
 8010370:	42ab      	cmp	r3, r5
 8010372:	dcf2      	bgt.n	801035a <_printf_i+0x21e>
 8010374:	e7eb      	b.n	801034e <_printf_i+0x212>
 8010376:	2500      	movs	r5, #0
 8010378:	f104 0619 	add.w	r6, r4, #25
 801037c:	e7f5      	b.n	801036a <_printf_i+0x22e>
 801037e:	bf00      	nop
 8010380:	08011832 	.word	0x08011832
 8010384:	08011843 	.word	0x08011843

08010388 <__swbuf_r>:
 8010388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801038a:	460e      	mov	r6, r1
 801038c:	4614      	mov	r4, r2
 801038e:	4605      	mov	r5, r0
 8010390:	b118      	cbz	r0, 801039a <__swbuf_r+0x12>
 8010392:	6983      	ldr	r3, [r0, #24]
 8010394:	b90b      	cbnz	r3, 801039a <__swbuf_r+0x12>
 8010396:	f000 f9d9 	bl	801074c <__sinit>
 801039a:	4b21      	ldr	r3, [pc, #132]	; (8010420 <__swbuf_r+0x98>)
 801039c:	429c      	cmp	r4, r3
 801039e:	d12b      	bne.n	80103f8 <__swbuf_r+0x70>
 80103a0:	686c      	ldr	r4, [r5, #4]
 80103a2:	69a3      	ldr	r3, [r4, #24]
 80103a4:	60a3      	str	r3, [r4, #8]
 80103a6:	89a3      	ldrh	r3, [r4, #12]
 80103a8:	071a      	lsls	r2, r3, #28
 80103aa:	d52f      	bpl.n	801040c <__swbuf_r+0x84>
 80103ac:	6923      	ldr	r3, [r4, #16]
 80103ae:	b36b      	cbz	r3, 801040c <__swbuf_r+0x84>
 80103b0:	6923      	ldr	r3, [r4, #16]
 80103b2:	6820      	ldr	r0, [r4, #0]
 80103b4:	1ac0      	subs	r0, r0, r3
 80103b6:	6963      	ldr	r3, [r4, #20]
 80103b8:	b2f6      	uxtb	r6, r6
 80103ba:	4283      	cmp	r3, r0
 80103bc:	4637      	mov	r7, r6
 80103be:	dc04      	bgt.n	80103ca <__swbuf_r+0x42>
 80103c0:	4621      	mov	r1, r4
 80103c2:	4628      	mov	r0, r5
 80103c4:	f000 f92e 	bl	8010624 <_fflush_r>
 80103c8:	bb30      	cbnz	r0, 8010418 <__swbuf_r+0x90>
 80103ca:	68a3      	ldr	r3, [r4, #8]
 80103cc:	3b01      	subs	r3, #1
 80103ce:	60a3      	str	r3, [r4, #8]
 80103d0:	6823      	ldr	r3, [r4, #0]
 80103d2:	1c5a      	adds	r2, r3, #1
 80103d4:	6022      	str	r2, [r4, #0]
 80103d6:	701e      	strb	r6, [r3, #0]
 80103d8:	6963      	ldr	r3, [r4, #20]
 80103da:	3001      	adds	r0, #1
 80103dc:	4283      	cmp	r3, r0
 80103de:	d004      	beq.n	80103ea <__swbuf_r+0x62>
 80103e0:	89a3      	ldrh	r3, [r4, #12]
 80103e2:	07db      	lsls	r3, r3, #31
 80103e4:	d506      	bpl.n	80103f4 <__swbuf_r+0x6c>
 80103e6:	2e0a      	cmp	r6, #10
 80103e8:	d104      	bne.n	80103f4 <__swbuf_r+0x6c>
 80103ea:	4621      	mov	r1, r4
 80103ec:	4628      	mov	r0, r5
 80103ee:	f000 f919 	bl	8010624 <_fflush_r>
 80103f2:	b988      	cbnz	r0, 8010418 <__swbuf_r+0x90>
 80103f4:	4638      	mov	r0, r7
 80103f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80103f8:	4b0a      	ldr	r3, [pc, #40]	; (8010424 <__swbuf_r+0x9c>)
 80103fa:	429c      	cmp	r4, r3
 80103fc:	d101      	bne.n	8010402 <__swbuf_r+0x7a>
 80103fe:	68ac      	ldr	r4, [r5, #8]
 8010400:	e7cf      	b.n	80103a2 <__swbuf_r+0x1a>
 8010402:	4b09      	ldr	r3, [pc, #36]	; (8010428 <__swbuf_r+0xa0>)
 8010404:	429c      	cmp	r4, r3
 8010406:	bf08      	it	eq
 8010408:	68ec      	ldreq	r4, [r5, #12]
 801040a:	e7ca      	b.n	80103a2 <__swbuf_r+0x1a>
 801040c:	4621      	mov	r1, r4
 801040e:	4628      	mov	r0, r5
 8010410:	f000 f80c 	bl	801042c <__swsetup_r>
 8010414:	2800      	cmp	r0, #0
 8010416:	d0cb      	beq.n	80103b0 <__swbuf_r+0x28>
 8010418:	f04f 37ff 	mov.w	r7, #4294967295
 801041c:	e7ea      	b.n	80103f4 <__swbuf_r+0x6c>
 801041e:	bf00      	nop
 8010420:	08011874 	.word	0x08011874
 8010424:	08011894 	.word	0x08011894
 8010428:	08011854 	.word	0x08011854

0801042c <__swsetup_r>:
 801042c:	4b32      	ldr	r3, [pc, #200]	; (80104f8 <__swsetup_r+0xcc>)
 801042e:	b570      	push	{r4, r5, r6, lr}
 8010430:	681d      	ldr	r5, [r3, #0]
 8010432:	4606      	mov	r6, r0
 8010434:	460c      	mov	r4, r1
 8010436:	b125      	cbz	r5, 8010442 <__swsetup_r+0x16>
 8010438:	69ab      	ldr	r3, [r5, #24]
 801043a:	b913      	cbnz	r3, 8010442 <__swsetup_r+0x16>
 801043c:	4628      	mov	r0, r5
 801043e:	f000 f985 	bl	801074c <__sinit>
 8010442:	4b2e      	ldr	r3, [pc, #184]	; (80104fc <__swsetup_r+0xd0>)
 8010444:	429c      	cmp	r4, r3
 8010446:	d10f      	bne.n	8010468 <__swsetup_r+0x3c>
 8010448:	686c      	ldr	r4, [r5, #4]
 801044a:	89a3      	ldrh	r3, [r4, #12]
 801044c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010450:	0719      	lsls	r1, r3, #28
 8010452:	d42c      	bmi.n	80104ae <__swsetup_r+0x82>
 8010454:	06dd      	lsls	r5, r3, #27
 8010456:	d411      	bmi.n	801047c <__swsetup_r+0x50>
 8010458:	2309      	movs	r3, #9
 801045a:	6033      	str	r3, [r6, #0]
 801045c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8010460:	81a3      	strh	r3, [r4, #12]
 8010462:	f04f 30ff 	mov.w	r0, #4294967295
 8010466:	e03e      	b.n	80104e6 <__swsetup_r+0xba>
 8010468:	4b25      	ldr	r3, [pc, #148]	; (8010500 <__swsetup_r+0xd4>)
 801046a:	429c      	cmp	r4, r3
 801046c:	d101      	bne.n	8010472 <__swsetup_r+0x46>
 801046e:	68ac      	ldr	r4, [r5, #8]
 8010470:	e7eb      	b.n	801044a <__swsetup_r+0x1e>
 8010472:	4b24      	ldr	r3, [pc, #144]	; (8010504 <__swsetup_r+0xd8>)
 8010474:	429c      	cmp	r4, r3
 8010476:	bf08      	it	eq
 8010478:	68ec      	ldreq	r4, [r5, #12]
 801047a:	e7e6      	b.n	801044a <__swsetup_r+0x1e>
 801047c:	0758      	lsls	r0, r3, #29
 801047e:	d512      	bpl.n	80104a6 <__swsetup_r+0x7a>
 8010480:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010482:	b141      	cbz	r1, 8010496 <__swsetup_r+0x6a>
 8010484:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010488:	4299      	cmp	r1, r3
 801048a:	d002      	beq.n	8010492 <__swsetup_r+0x66>
 801048c:	4630      	mov	r0, r6
 801048e:	f7ff fc41 	bl	800fd14 <_free_r>
 8010492:	2300      	movs	r3, #0
 8010494:	6363      	str	r3, [r4, #52]	; 0x34
 8010496:	89a3      	ldrh	r3, [r4, #12]
 8010498:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801049c:	81a3      	strh	r3, [r4, #12]
 801049e:	2300      	movs	r3, #0
 80104a0:	6063      	str	r3, [r4, #4]
 80104a2:	6923      	ldr	r3, [r4, #16]
 80104a4:	6023      	str	r3, [r4, #0]
 80104a6:	89a3      	ldrh	r3, [r4, #12]
 80104a8:	f043 0308 	orr.w	r3, r3, #8
 80104ac:	81a3      	strh	r3, [r4, #12]
 80104ae:	6923      	ldr	r3, [r4, #16]
 80104b0:	b94b      	cbnz	r3, 80104c6 <__swsetup_r+0x9a>
 80104b2:	89a3      	ldrh	r3, [r4, #12]
 80104b4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80104b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80104bc:	d003      	beq.n	80104c6 <__swsetup_r+0x9a>
 80104be:	4621      	mov	r1, r4
 80104c0:	4630      	mov	r0, r6
 80104c2:	f000 fa09 	bl	80108d8 <__smakebuf_r>
 80104c6:	89a0      	ldrh	r0, [r4, #12]
 80104c8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80104cc:	f010 0301 	ands.w	r3, r0, #1
 80104d0:	d00a      	beq.n	80104e8 <__swsetup_r+0xbc>
 80104d2:	2300      	movs	r3, #0
 80104d4:	60a3      	str	r3, [r4, #8]
 80104d6:	6963      	ldr	r3, [r4, #20]
 80104d8:	425b      	negs	r3, r3
 80104da:	61a3      	str	r3, [r4, #24]
 80104dc:	6923      	ldr	r3, [r4, #16]
 80104de:	b943      	cbnz	r3, 80104f2 <__swsetup_r+0xc6>
 80104e0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80104e4:	d1ba      	bne.n	801045c <__swsetup_r+0x30>
 80104e6:	bd70      	pop	{r4, r5, r6, pc}
 80104e8:	0781      	lsls	r1, r0, #30
 80104ea:	bf58      	it	pl
 80104ec:	6963      	ldrpl	r3, [r4, #20]
 80104ee:	60a3      	str	r3, [r4, #8]
 80104f0:	e7f4      	b.n	80104dc <__swsetup_r+0xb0>
 80104f2:	2000      	movs	r0, #0
 80104f4:	e7f7      	b.n	80104e6 <__swsetup_r+0xba>
 80104f6:	bf00      	nop
 80104f8:	2400007c 	.word	0x2400007c
 80104fc:	08011874 	.word	0x08011874
 8010500:	08011894 	.word	0x08011894
 8010504:	08011854 	.word	0x08011854

08010508 <abort>:
 8010508:	b508      	push	{r3, lr}
 801050a:	2006      	movs	r0, #6
 801050c:	f000 fa4c 	bl	80109a8 <raise>
 8010510:	2001      	movs	r0, #1
 8010512:	f7f2 ffa9 	bl	8003468 <_exit>
	...

08010518 <__sflush_r>:
 8010518:	898a      	ldrh	r2, [r1, #12]
 801051a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801051e:	4605      	mov	r5, r0
 8010520:	0710      	lsls	r0, r2, #28
 8010522:	460c      	mov	r4, r1
 8010524:	d458      	bmi.n	80105d8 <__sflush_r+0xc0>
 8010526:	684b      	ldr	r3, [r1, #4]
 8010528:	2b00      	cmp	r3, #0
 801052a:	dc05      	bgt.n	8010538 <__sflush_r+0x20>
 801052c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801052e:	2b00      	cmp	r3, #0
 8010530:	dc02      	bgt.n	8010538 <__sflush_r+0x20>
 8010532:	2000      	movs	r0, #0
 8010534:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010538:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801053a:	2e00      	cmp	r6, #0
 801053c:	d0f9      	beq.n	8010532 <__sflush_r+0x1a>
 801053e:	2300      	movs	r3, #0
 8010540:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8010544:	682f      	ldr	r7, [r5, #0]
 8010546:	602b      	str	r3, [r5, #0]
 8010548:	d032      	beq.n	80105b0 <__sflush_r+0x98>
 801054a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801054c:	89a3      	ldrh	r3, [r4, #12]
 801054e:	075a      	lsls	r2, r3, #29
 8010550:	d505      	bpl.n	801055e <__sflush_r+0x46>
 8010552:	6863      	ldr	r3, [r4, #4]
 8010554:	1ac0      	subs	r0, r0, r3
 8010556:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8010558:	b10b      	cbz	r3, 801055e <__sflush_r+0x46>
 801055a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801055c:	1ac0      	subs	r0, r0, r3
 801055e:	2300      	movs	r3, #0
 8010560:	4602      	mov	r2, r0
 8010562:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010564:	6a21      	ldr	r1, [r4, #32]
 8010566:	4628      	mov	r0, r5
 8010568:	47b0      	blx	r6
 801056a:	1c43      	adds	r3, r0, #1
 801056c:	89a3      	ldrh	r3, [r4, #12]
 801056e:	d106      	bne.n	801057e <__sflush_r+0x66>
 8010570:	6829      	ldr	r1, [r5, #0]
 8010572:	291d      	cmp	r1, #29
 8010574:	d82c      	bhi.n	80105d0 <__sflush_r+0xb8>
 8010576:	4a2a      	ldr	r2, [pc, #168]	; (8010620 <__sflush_r+0x108>)
 8010578:	40ca      	lsrs	r2, r1
 801057a:	07d6      	lsls	r6, r2, #31
 801057c:	d528      	bpl.n	80105d0 <__sflush_r+0xb8>
 801057e:	2200      	movs	r2, #0
 8010580:	6062      	str	r2, [r4, #4]
 8010582:	04d9      	lsls	r1, r3, #19
 8010584:	6922      	ldr	r2, [r4, #16]
 8010586:	6022      	str	r2, [r4, #0]
 8010588:	d504      	bpl.n	8010594 <__sflush_r+0x7c>
 801058a:	1c42      	adds	r2, r0, #1
 801058c:	d101      	bne.n	8010592 <__sflush_r+0x7a>
 801058e:	682b      	ldr	r3, [r5, #0]
 8010590:	b903      	cbnz	r3, 8010594 <__sflush_r+0x7c>
 8010592:	6560      	str	r0, [r4, #84]	; 0x54
 8010594:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010596:	602f      	str	r7, [r5, #0]
 8010598:	2900      	cmp	r1, #0
 801059a:	d0ca      	beq.n	8010532 <__sflush_r+0x1a>
 801059c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80105a0:	4299      	cmp	r1, r3
 80105a2:	d002      	beq.n	80105aa <__sflush_r+0x92>
 80105a4:	4628      	mov	r0, r5
 80105a6:	f7ff fbb5 	bl	800fd14 <_free_r>
 80105aa:	2000      	movs	r0, #0
 80105ac:	6360      	str	r0, [r4, #52]	; 0x34
 80105ae:	e7c1      	b.n	8010534 <__sflush_r+0x1c>
 80105b0:	6a21      	ldr	r1, [r4, #32]
 80105b2:	2301      	movs	r3, #1
 80105b4:	4628      	mov	r0, r5
 80105b6:	47b0      	blx	r6
 80105b8:	1c41      	adds	r1, r0, #1
 80105ba:	d1c7      	bne.n	801054c <__sflush_r+0x34>
 80105bc:	682b      	ldr	r3, [r5, #0]
 80105be:	2b00      	cmp	r3, #0
 80105c0:	d0c4      	beq.n	801054c <__sflush_r+0x34>
 80105c2:	2b1d      	cmp	r3, #29
 80105c4:	d001      	beq.n	80105ca <__sflush_r+0xb2>
 80105c6:	2b16      	cmp	r3, #22
 80105c8:	d101      	bne.n	80105ce <__sflush_r+0xb6>
 80105ca:	602f      	str	r7, [r5, #0]
 80105cc:	e7b1      	b.n	8010532 <__sflush_r+0x1a>
 80105ce:	89a3      	ldrh	r3, [r4, #12]
 80105d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80105d4:	81a3      	strh	r3, [r4, #12]
 80105d6:	e7ad      	b.n	8010534 <__sflush_r+0x1c>
 80105d8:	690f      	ldr	r7, [r1, #16]
 80105da:	2f00      	cmp	r7, #0
 80105dc:	d0a9      	beq.n	8010532 <__sflush_r+0x1a>
 80105de:	0793      	lsls	r3, r2, #30
 80105e0:	680e      	ldr	r6, [r1, #0]
 80105e2:	bf08      	it	eq
 80105e4:	694b      	ldreq	r3, [r1, #20]
 80105e6:	600f      	str	r7, [r1, #0]
 80105e8:	bf18      	it	ne
 80105ea:	2300      	movne	r3, #0
 80105ec:	eba6 0807 	sub.w	r8, r6, r7
 80105f0:	608b      	str	r3, [r1, #8]
 80105f2:	f1b8 0f00 	cmp.w	r8, #0
 80105f6:	dd9c      	ble.n	8010532 <__sflush_r+0x1a>
 80105f8:	6a21      	ldr	r1, [r4, #32]
 80105fa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80105fc:	4643      	mov	r3, r8
 80105fe:	463a      	mov	r2, r7
 8010600:	4628      	mov	r0, r5
 8010602:	47b0      	blx	r6
 8010604:	2800      	cmp	r0, #0
 8010606:	dc06      	bgt.n	8010616 <__sflush_r+0xfe>
 8010608:	89a3      	ldrh	r3, [r4, #12]
 801060a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801060e:	81a3      	strh	r3, [r4, #12]
 8010610:	f04f 30ff 	mov.w	r0, #4294967295
 8010614:	e78e      	b.n	8010534 <__sflush_r+0x1c>
 8010616:	4407      	add	r7, r0
 8010618:	eba8 0800 	sub.w	r8, r8, r0
 801061c:	e7e9      	b.n	80105f2 <__sflush_r+0xda>
 801061e:	bf00      	nop
 8010620:	20400001 	.word	0x20400001

08010624 <_fflush_r>:
 8010624:	b538      	push	{r3, r4, r5, lr}
 8010626:	690b      	ldr	r3, [r1, #16]
 8010628:	4605      	mov	r5, r0
 801062a:	460c      	mov	r4, r1
 801062c:	b913      	cbnz	r3, 8010634 <_fflush_r+0x10>
 801062e:	2500      	movs	r5, #0
 8010630:	4628      	mov	r0, r5
 8010632:	bd38      	pop	{r3, r4, r5, pc}
 8010634:	b118      	cbz	r0, 801063e <_fflush_r+0x1a>
 8010636:	6983      	ldr	r3, [r0, #24]
 8010638:	b90b      	cbnz	r3, 801063e <_fflush_r+0x1a>
 801063a:	f000 f887 	bl	801074c <__sinit>
 801063e:	4b14      	ldr	r3, [pc, #80]	; (8010690 <_fflush_r+0x6c>)
 8010640:	429c      	cmp	r4, r3
 8010642:	d11b      	bne.n	801067c <_fflush_r+0x58>
 8010644:	686c      	ldr	r4, [r5, #4]
 8010646:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801064a:	2b00      	cmp	r3, #0
 801064c:	d0ef      	beq.n	801062e <_fflush_r+0xa>
 801064e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8010650:	07d0      	lsls	r0, r2, #31
 8010652:	d404      	bmi.n	801065e <_fflush_r+0x3a>
 8010654:	0599      	lsls	r1, r3, #22
 8010656:	d402      	bmi.n	801065e <_fflush_r+0x3a>
 8010658:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801065a:	f000 f915 	bl	8010888 <__retarget_lock_acquire_recursive>
 801065e:	4628      	mov	r0, r5
 8010660:	4621      	mov	r1, r4
 8010662:	f7ff ff59 	bl	8010518 <__sflush_r>
 8010666:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010668:	07da      	lsls	r2, r3, #31
 801066a:	4605      	mov	r5, r0
 801066c:	d4e0      	bmi.n	8010630 <_fflush_r+0xc>
 801066e:	89a3      	ldrh	r3, [r4, #12]
 8010670:	059b      	lsls	r3, r3, #22
 8010672:	d4dd      	bmi.n	8010630 <_fflush_r+0xc>
 8010674:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010676:	f000 f908 	bl	801088a <__retarget_lock_release_recursive>
 801067a:	e7d9      	b.n	8010630 <_fflush_r+0xc>
 801067c:	4b05      	ldr	r3, [pc, #20]	; (8010694 <_fflush_r+0x70>)
 801067e:	429c      	cmp	r4, r3
 8010680:	d101      	bne.n	8010686 <_fflush_r+0x62>
 8010682:	68ac      	ldr	r4, [r5, #8]
 8010684:	e7df      	b.n	8010646 <_fflush_r+0x22>
 8010686:	4b04      	ldr	r3, [pc, #16]	; (8010698 <_fflush_r+0x74>)
 8010688:	429c      	cmp	r4, r3
 801068a:	bf08      	it	eq
 801068c:	68ec      	ldreq	r4, [r5, #12]
 801068e:	e7da      	b.n	8010646 <_fflush_r+0x22>
 8010690:	08011874 	.word	0x08011874
 8010694:	08011894 	.word	0x08011894
 8010698:	08011854 	.word	0x08011854

0801069c <std>:
 801069c:	2300      	movs	r3, #0
 801069e:	b510      	push	{r4, lr}
 80106a0:	4604      	mov	r4, r0
 80106a2:	e9c0 3300 	strd	r3, r3, [r0]
 80106a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80106aa:	6083      	str	r3, [r0, #8]
 80106ac:	8181      	strh	r1, [r0, #12]
 80106ae:	6643      	str	r3, [r0, #100]	; 0x64
 80106b0:	81c2      	strh	r2, [r0, #14]
 80106b2:	6183      	str	r3, [r0, #24]
 80106b4:	4619      	mov	r1, r3
 80106b6:	2208      	movs	r2, #8
 80106b8:	305c      	adds	r0, #92	; 0x5c
 80106ba:	f7fd fbcf 	bl	800de5c <memset>
 80106be:	4b05      	ldr	r3, [pc, #20]	; (80106d4 <std+0x38>)
 80106c0:	6263      	str	r3, [r4, #36]	; 0x24
 80106c2:	4b05      	ldr	r3, [pc, #20]	; (80106d8 <std+0x3c>)
 80106c4:	62a3      	str	r3, [r4, #40]	; 0x28
 80106c6:	4b05      	ldr	r3, [pc, #20]	; (80106dc <std+0x40>)
 80106c8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80106ca:	4b05      	ldr	r3, [pc, #20]	; (80106e0 <std+0x44>)
 80106cc:	6224      	str	r4, [r4, #32]
 80106ce:	6323      	str	r3, [r4, #48]	; 0x30
 80106d0:	bd10      	pop	{r4, pc}
 80106d2:	bf00      	nop
 80106d4:	080109e1 	.word	0x080109e1
 80106d8:	08010a03 	.word	0x08010a03
 80106dc:	08010a3b 	.word	0x08010a3b
 80106e0:	08010a5f 	.word	0x08010a5f

080106e4 <_cleanup_r>:
 80106e4:	4901      	ldr	r1, [pc, #4]	; (80106ec <_cleanup_r+0x8>)
 80106e6:	f000 b8af 	b.w	8010848 <_fwalk_reent>
 80106ea:	bf00      	nop
 80106ec:	08010625 	.word	0x08010625

080106f0 <__sfmoreglue>:
 80106f0:	b570      	push	{r4, r5, r6, lr}
 80106f2:	2268      	movs	r2, #104	; 0x68
 80106f4:	1e4d      	subs	r5, r1, #1
 80106f6:	4355      	muls	r5, r2
 80106f8:	460e      	mov	r6, r1
 80106fa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80106fe:	f7ff fa15 	bl	800fb2c <_malloc_r>
 8010702:	4604      	mov	r4, r0
 8010704:	b140      	cbz	r0, 8010718 <__sfmoreglue+0x28>
 8010706:	2100      	movs	r1, #0
 8010708:	e9c0 1600 	strd	r1, r6, [r0]
 801070c:	300c      	adds	r0, #12
 801070e:	60a0      	str	r0, [r4, #8]
 8010710:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8010714:	f7fd fba2 	bl	800de5c <memset>
 8010718:	4620      	mov	r0, r4
 801071a:	bd70      	pop	{r4, r5, r6, pc}

0801071c <__sfp_lock_acquire>:
 801071c:	4801      	ldr	r0, [pc, #4]	; (8010724 <__sfp_lock_acquire+0x8>)
 801071e:	f000 b8b3 	b.w	8010888 <__retarget_lock_acquire_recursive>
 8010722:	bf00      	nop
 8010724:	24000a11 	.word	0x24000a11

08010728 <__sfp_lock_release>:
 8010728:	4801      	ldr	r0, [pc, #4]	; (8010730 <__sfp_lock_release+0x8>)
 801072a:	f000 b8ae 	b.w	801088a <__retarget_lock_release_recursive>
 801072e:	bf00      	nop
 8010730:	24000a11 	.word	0x24000a11

08010734 <__sinit_lock_acquire>:
 8010734:	4801      	ldr	r0, [pc, #4]	; (801073c <__sinit_lock_acquire+0x8>)
 8010736:	f000 b8a7 	b.w	8010888 <__retarget_lock_acquire_recursive>
 801073a:	bf00      	nop
 801073c:	24000a12 	.word	0x24000a12

08010740 <__sinit_lock_release>:
 8010740:	4801      	ldr	r0, [pc, #4]	; (8010748 <__sinit_lock_release+0x8>)
 8010742:	f000 b8a2 	b.w	801088a <__retarget_lock_release_recursive>
 8010746:	bf00      	nop
 8010748:	24000a12 	.word	0x24000a12

0801074c <__sinit>:
 801074c:	b510      	push	{r4, lr}
 801074e:	4604      	mov	r4, r0
 8010750:	f7ff fff0 	bl	8010734 <__sinit_lock_acquire>
 8010754:	69a3      	ldr	r3, [r4, #24]
 8010756:	b11b      	cbz	r3, 8010760 <__sinit+0x14>
 8010758:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801075c:	f7ff bff0 	b.w	8010740 <__sinit_lock_release>
 8010760:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8010764:	6523      	str	r3, [r4, #80]	; 0x50
 8010766:	4b13      	ldr	r3, [pc, #76]	; (80107b4 <__sinit+0x68>)
 8010768:	4a13      	ldr	r2, [pc, #76]	; (80107b8 <__sinit+0x6c>)
 801076a:	681b      	ldr	r3, [r3, #0]
 801076c:	62a2      	str	r2, [r4, #40]	; 0x28
 801076e:	42a3      	cmp	r3, r4
 8010770:	bf04      	itt	eq
 8010772:	2301      	moveq	r3, #1
 8010774:	61a3      	streq	r3, [r4, #24]
 8010776:	4620      	mov	r0, r4
 8010778:	f000 f820 	bl	80107bc <__sfp>
 801077c:	6060      	str	r0, [r4, #4]
 801077e:	4620      	mov	r0, r4
 8010780:	f000 f81c 	bl	80107bc <__sfp>
 8010784:	60a0      	str	r0, [r4, #8]
 8010786:	4620      	mov	r0, r4
 8010788:	f000 f818 	bl	80107bc <__sfp>
 801078c:	2200      	movs	r2, #0
 801078e:	60e0      	str	r0, [r4, #12]
 8010790:	2104      	movs	r1, #4
 8010792:	6860      	ldr	r0, [r4, #4]
 8010794:	f7ff ff82 	bl	801069c <std>
 8010798:	68a0      	ldr	r0, [r4, #8]
 801079a:	2201      	movs	r2, #1
 801079c:	2109      	movs	r1, #9
 801079e:	f7ff ff7d 	bl	801069c <std>
 80107a2:	68e0      	ldr	r0, [r4, #12]
 80107a4:	2202      	movs	r2, #2
 80107a6:	2112      	movs	r1, #18
 80107a8:	f7ff ff78 	bl	801069c <std>
 80107ac:	2301      	movs	r3, #1
 80107ae:	61a3      	str	r3, [r4, #24]
 80107b0:	e7d2      	b.n	8010758 <__sinit+0xc>
 80107b2:	bf00      	nop
 80107b4:	08011488 	.word	0x08011488
 80107b8:	080106e5 	.word	0x080106e5

080107bc <__sfp>:
 80107bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80107be:	4607      	mov	r7, r0
 80107c0:	f7ff ffac 	bl	801071c <__sfp_lock_acquire>
 80107c4:	4b1e      	ldr	r3, [pc, #120]	; (8010840 <__sfp+0x84>)
 80107c6:	681e      	ldr	r6, [r3, #0]
 80107c8:	69b3      	ldr	r3, [r6, #24]
 80107ca:	b913      	cbnz	r3, 80107d2 <__sfp+0x16>
 80107cc:	4630      	mov	r0, r6
 80107ce:	f7ff ffbd 	bl	801074c <__sinit>
 80107d2:	3648      	adds	r6, #72	; 0x48
 80107d4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80107d8:	3b01      	subs	r3, #1
 80107da:	d503      	bpl.n	80107e4 <__sfp+0x28>
 80107dc:	6833      	ldr	r3, [r6, #0]
 80107de:	b30b      	cbz	r3, 8010824 <__sfp+0x68>
 80107e0:	6836      	ldr	r6, [r6, #0]
 80107e2:	e7f7      	b.n	80107d4 <__sfp+0x18>
 80107e4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80107e8:	b9d5      	cbnz	r5, 8010820 <__sfp+0x64>
 80107ea:	4b16      	ldr	r3, [pc, #88]	; (8010844 <__sfp+0x88>)
 80107ec:	60e3      	str	r3, [r4, #12]
 80107ee:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80107f2:	6665      	str	r5, [r4, #100]	; 0x64
 80107f4:	f000 f847 	bl	8010886 <__retarget_lock_init_recursive>
 80107f8:	f7ff ff96 	bl	8010728 <__sfp_lock_release>
 80107fc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8010800:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8010804:	6025      	str	r5, [r4, #0]
 8010806:	61a5      	str	r5, [r4, #24]
 8010808:	2208      	movs	r2, #8
 801080a:	4629      	mov	r1, r5
 801080c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8010810:	f7fd fb24 	bl	800de5c <memset>
 8010814:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8010818:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801081c:	4620      	mov	r0, r4
 801081e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010820:	3468      	adds	r4, #104	; 0x68
 8010822:	e7d9      	b.n	80107d8 <__sfp+0x1c>
 8010824:	2104      	movs	r1, #4
 8010826:	4638      	mov	r0, r7
 8010828:	f7ff ff62 	bl	80106f0 <__sfmoreglue>
 801082c:	4604      	mov	r4, r0
 801082e:	6030      	str	r0, [r6, #0]
 8010830:	2800      	cmp	r0, #0
 8010832:	d1d5      	bne.n	80107e0 <__sfp+0x24>
 8010834:	f7ff ff78 	bl	8010728 <__sfp_lock_release>
 8010838:	230c      	movs	r3, #12
 801083a:	603b      	str	r3, [r7, #0]
 801083c:	e7ee      	b.n	801081c <__sfp+0x60>
 801083e:	bf00      	nop
 8010840:	08011488 	.word	0x08011488
 8010844:	ffff0001 	.word	0xffff0001

08010848 <_fwalk_reent>:
 8010848:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801084c:	4606      	mov	r6, r0
 801084e:	4688      	mov	r8, r1
 8010850:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8010854:	2700      	movs	r7, #0
 8010856:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801085a:	f1b9 0901 	subs.w	r9, r9, #1
 801085e:	d505      	bpl.n	801086c <_fwalk_reent+0x24>
 8010860:	6824      	ldr	r4, [r4, #0]
 8010862:	2c00      	cmp	r4, #0
 8010864:	d1f7      	bne.n	8010856 <_fwalk_reent+0xe>
 8010866:	4638      	mov	r0, r7
 8010868:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801086c:	89ab      	ldrh	r3, [r5, #12]
 801086e:	2b01      	cmp	r3, #1
 8010870:	d907      	bls.n	8010882 <_fwalk_reent+0x3a>
 8010872:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010876:	3301      	adds	r3, #1
 8010878:	d003      	beq.n	8010882 <_fwalk_reent+0x3a>
 801087a:	4629      	mov	r1, r5
 801087c:	4630      	mov	r0, r6
 801087e:	47c0      	blx	r8
 8010880:	4307      	orrs	r7, r0
 8010882:	3568      	adds	r5, #104	; 0x68
 8010884:	e7e9      	b.n	801085a <_fwalk_reent+0x12>

08010886 <__retarget_lock_init_recursive>:
 8010886:	4770      	bx	lr

08010888 <__retarget_lock_acquire_recursive>:
 8010888:	4770      	bx	lr

0801088a <__retarget_lock_release_recursive>:
 801088a:	4770      	bx	lr

0801088c <__swhatbuf_r>:
 801088c:	b570      	push	{r4, r5, r6, lr}
 801088e:	460e      	mov	r6, r1
 8010890:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010894:	2900      	cmp	r1, #0
 8010896:	b096      	sub	sp, #88	; 0x58
 8010898:	4614      	mov	r4, r2
 801089a:	461d      	mov	r5, r3
 801089c:	da08      	bge.n	80108b0 <__swhatbuf_r+0x24>
 801089e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80108a2:	2200      	movs	r2, #0
 80108a4:	602a      	str	r2, [r5, #0]
 80108a6:	061a      	lsls	r2, r3, #24
 80108a8:	d410      	bmi.n	80108cc <__swhatbuf_r+0x40>
 80108aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80108ae:	e00e      	b.n	80108ce <__swhatbuf_r+0x42>
 80108b0:	466a      	mov	r2, sp
 80108b2:	f000 f8fb 	bl	8010aac <_fstat_r>
 80108b6:	2800      	cmp	r0, #0
 80108b8:	dbf1      	blt.n	801089e <__swhatbuf_r+0x12>
 80108ba:	9a01      	ldr	r2, [sp, #4]
 80108bc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80108c0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80108c4:	425a      	negs	r2, r3
 80108c6:	415a      	adcs	r2, r3
 80108c8:	602a      	str	r2, [r5, #0]
 80108ca:	e7ee      	b.n	80108aa <__swhatbuf_r+0x1e>
 80108cc:	2340      	movs	r3, #64	; 0x40
 80108ce:	2000      	movs	r0, #0
 80108d0:	6023      	str	r3, [r4, #0]
 80108d2:	b016      	add	sp, #88	; 0x58
 80108d4:	bd70      	pop	{r4, r5, r6, pc}
	...

080108d8 <__smakebuf_r>:
 80108d8:	898b      	ldrh	r3, [r1, #12]
 80108da:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80108dc:	079d      	lsls	r5, r3, #30
 80108de:	4606      	mov	r6, r0
 80108e0:	460c      	mov	r4, r1
 80108e2:	d507      	bpl.n	80108f4 <__smakebuf_r+0x1c>
 80108e4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80108e8:	6023      	str	r3, [r4, #0]
 80108ea:	6123      	str	r3, [r4, #16]
 80108ec:	2301      	movs	r3, #1
 80108ee:	6163      	str	r3, [r4, #20]
 80108f0:	b002      	add	sp, #8
 80108f2:	bd70      	pop	{r4, r5, r6, pc}
 80108f4:	ab01      	add	r3, sp, #4
 80108f6:	466a      	mov	r2, sp
 80108f8:	f7ff ffc8 	bl	801088c <__swhatbuf_r>
 80108fc:	9900      	ldr	r1, [sp, #0]
 80108fe:	4605      	mov	r5, r0
 8010900:	4630      	mov	r0, r6
 8010902:	f7ff f913 	bl	800fb2c <_malloc_r>
 8010906:	b948      	cbnz	r0, 801091c <__smakebuf_r+0x44>
 8010908:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801090c:	059a      	lsls	r2, r3, #22
 801090e:	d4ef      	bmi.n	80108f0 <__smakebuf_r+0x18>
 8010910:	f023 0303 	bic.w	r3, r3, #3
 8010914:	f043 0302 	orr.w	r3, r3, #2
 8010918:	81a3      	strh	r3, [r4, #12]
 801091a:	e7e3      	b.n	80108e4 <__smakebuf_r+0xc>
 801091c:	4b0d      	ldr	r3, [pc, #52]	; (8010954 <__smakebuf_r+0x7c>)
 801091e:	62b3      	str	r3, [r6, #40]	; 0x28
 8010920:	89a3      	ldrh	r3, [r4, #12]
 8010922:	6020      	str	r0, [r4, #0]
 8010924:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010928:	81a3      	strh	r3, [r4, #12]
 801092a:	9b00      	ldr	r3, [sp, #0]
 801092c:	6163      	str	r3, [r4, #20]
 801092e:	9b01      	ldr	r3, [sp, #4]
 8010930:	6120      	str	r0, [r4, #16]
 8010932:	b15b      	cbz	r3, 801094c <__smakebuf_r+0x74>
 8010934:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010938:	4630      	mov	r0, r6
 801093a:	f000 f8c9 	bl	8010ad0 <_isatty_r>
 801093e:	b128      	cbz	r0, 801094c <__smakebuf_r+0x74>
 8010940:	89a3      	ldrh	r3, [r4, #12]
 8010942:	f023 0303 	bic.w	r3, r3, #3
 8010946:	f043 0301 	orr.w	r3, r3, #1
 801094a:	81a3      	strh	r3, [r4, #12]
 801094c:	89a0      	ldrh	r0, [r4, #12]
 801094e:	4305      	orrs	r5, r0
 8010950:	81a5      	strh	r5, [r4, #12]
 8010952:	e7cd      	b.n	80108f0 <__smakebuf_r+0x18>
 8010954:	080106e5 	.word	0x080106e5

08010958 <_raise_r>:
 8010958:	291f      	cmp	r1, #31
 801095a:	b538      	push	{r3, r4, r5, lr}
 801095c:	4604      	mov	r4, r0
 801095e:	460d      	mov	r5, r1
 8010960:	d904      	bls.n	801096c <_raise_r+0x14>
 8010962:	2316      	movs	r3, #22
 8010964:	6003      	str	r3, [r0, #0]
 8010966:	f04f 30ff 	mov.w	r0, #4294967295
 801096a:	bd38      	pop	{r3, r4, r5, pc}
 801096c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801096e:	b112      	cbz	r2, 8010976 <_raise_r+0x1e>
 8010970:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010974:	b94b      	cbnz	r3, 801098a <_raise_r+0x32>
 8010976:	4620      	mov	r0, r4
 8010978:	f000 f830 	bl	80109dc <_getpid_r>
 801097c:	462a      	mov	r2, r5
 801097e:	4601      	mov	r1, r0
 8010980:	4620      	mov	r0, r4
 8010982:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010986:	f000 b817 	b.w	80109b8 <_kill_r>
 801098a:	2b01      	cmp	r3, #1
 801098c:	d00a      	beq.n	80109a4 <_raise_r+0x4c>
 801098e:	1c59      	adds	r1, r3, #1
 8010990:	d103      	bne.n	801099a <_raise_r+0x42>
 8010992:	2316      	movs	r3, #22
 8010994:	6003      	str	r3, [r0, #0]
 8010996:	2001      	movs	r0, #1
 8010998:	e7e7      	b.n	801096a <_raise_r+0x12>
 801099a:	2400      	movs	r4, #0
 801099c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80109a0:	4628      	mov	r0, r5
 80109a2:	4798      	blx	r3
 80109a4:	2000      	movs	r0, #0
 80109a6:	e7e0      	b.n	801096a <_raise_r+0x12>

080109a8 <raise>:
 80109a8:	4b02      	ldr	r3, [pc, #8]	; (80109b4 <raise+0xc>)
 80109aa:	4601      	mov	r1, r0
 80109ac:	6818      	ldr	r0, [r3, #0]
 80109ae:	f7ff bfd3 	b.w	8010958 <_raise_r>
 80109b2:	bf00      	nop
 80109b4:	2400007c 	.word	0x2400007c

080109b8 <_kill_r>:
 80109b8:	b538      	push	{r3, r4, r5, lr}
 80109ba:	4d07      	ldr	r5, [pc, #28]	; (80109d8 <_kill_r+0x20>)
 80109bc:	2300      	movs	r3, #0
 80109be:	4604      	mov	r4, r0
 80109c0:	4608      	mov	r0, r1
 80109c2:	4611      	mov	r1, r2
 80109c4:	602b      	str	r3, [r5, #0]
 80109c6:	f7f2 fd3f 	bl	8003448 <_kill>
 80109ca:	1c43      	adds	r3, r0, #1
 80109cc:	d102      	bne.n	80109d4 <_kill_r+0x1c>
 80109ce:	682b      	ldr	r3, [r5, #0]
 80109d0:	b103      	cbz	r3, 80109d4 <_kill_r+0x1c>
 80109d2:	6023      	str	r3, [r4, #0]
 80109d4:	bd38      	pop	{r3, r4, r5, pc}
 80109d6:	bf00      	nop
 80109d8:	24000a0c 	.word	0x24000a0c

080109dc <_getpid_r>:
 80109dc:	f7f2 bd2c 	b.w	8003438 <_getpid>

080109e0 <__sread>:
 80109e0:	b510      	push	{r4, lr}
 80109e2:	460c      	mov	r4, r1
 80109e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80109e8:	f000 f894 	bl	8010b14 <_read_r>
 80109ec:	2800      	cmp	r0, #0
 80109ee:	bfab      	itete	ge
 80109f0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80109f2:	89a3      	ldrhlt	r3, [r4, #12]
 80109f4:	181b      	addge	r3, r3, r0
 80109f6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80109fa:	bfac      	ite	ge
 80109fc:	6563      	strge	r3, [r4, #84]	; 0x54
 80109fe:	81a3      	strhlt	r3, [r4, #12]
 8010a00:	bd10      	pop	{r4, pc}

08010a02 <__swrite>:
 8010a02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010a06:	461f      	mov	r7, r3
 8010a08:	898b      	ldrh	r3, [r1, #12]
 8010a0a:	05db      	lsls	r3, r3, #23
 8010a0c:	4605      	mov	r5, r0
 8010a0e:	460c      	mov	r4, r1
 8010a10:	4616      	mov	r6, r2
 8010a12:	d505      	bpl.n	8010a20 <__swrite+0x1e>
 8010a14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010a18:	2302      	movs	r3, #2
 8010a1a:	2200      	movs	r2, #0
 8010a1c:	f000 f868 	bl	8010af0 <_lseek_r>
 8010a20:	89a3      	ldrh	r3, [r4, #12]
 8010a22:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010a26:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8010a2a:	81a3      	strh	r3, [r4, #12]
 8010a2c:	4632      	mov	r2, r6
 8010a2e:	463b      	mov	r3, r7
 8010a30:	4628      	mov	r0, r5
 8010a32:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010a36:	f000 b817 	b.w	8010a68 <_write_r>

08010a3a <__sseek>:
 8010a3a:	b510      	push	{r4, lr}
 8010a3c:	460c      	mov	r4, r1
 8010a3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010a42:	f000 f855 	bl	8010af0 <_lseek_r>
 8010a46:	1c43      	adds	r3, r0, #1
 8010a48:	89a3      	ldrh	r3, [r4, #12]
 8010a4a:	bf15      	itete	ne
 8010a4c:	6560      	strne	r0, [r4, #84]	; 0x54
 8010a4e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8010a52:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8010a56:	81a3      	strheq	r3, [r4, #12]
 8010a58:	bf18      	it	ne
 8010a5a:	81a3      	strhne	r3, [r4, #12]
 8010a5c:	bd10      	pop	{r4, pc}

08010a5e <__sclose>:
 8010a5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010a62:	f000 b813 	b.w	8010a8c <_close_r>
	...

08010a68 <_write_r>:
 8010a68:	b538      	push	{r3, r4, r5, lr}
 8010a6a:	4d07      	ldr	r5, [pc, #28]	; (8010a88 <_write_r+0x20>)
 8010a6c:	4604      	mov	r4, r0
 8010a6e:	4608      	mov	r0, r1
 8010a70:	4611      	mov	r1, r2
 8010a72:	2200      	movs	r2, #0
 8010a74:	602a      	str	r2, [r5, #0]
 8010a76:	461a      	mov	r2, r3
 8010a78:	f7f2 fd1d 	bl	80034b6 <_write>
 8010a7c:	1c43      	adds	r3, r0, #1
 8010a7e:	d102      	bne.n	8010a86 <_write_r+0x1e>
 8010a80:	682b      	ldr	r3, [r5, #0]
 8010a82:	b103      	cbz	r3, 8010a86 <_write_r+0x1e>
 8010a84:	6023      	str	r3, [r4, #0]
 8010a86:	bd38      	pop	{r3, r4, r5, pc}
 8010a88:	24000a0c 	.word	0x24000a0c

08010a8c <_close_r>:
 8010a8c:	b538      	push	{r3, r4, r5, lr}
 8010a8e:	4d06      	ldr	r5, [pc, #24]	; (8010aa8 <_close_r+0x1c>)
 8010a90:	2300      	movs	r3, #0
 8010a92:	4604      	mov	r4, r0
 8010a94:	4608      	mov	r0, r1
 8010a96:	602b      	str	r3, [r5, #0]
 8010a98:	f7f2 fd29 	bl	80034ee <_close>
 8010a9c:	1c43      	adds	r3, r0, #1
 8010a9e:	d102      	bne.n	8010aa6 <_close_r+0x1a>
 8010aa0:	682b      	ldr	r3, [r5, #0]
 8010aa2:	b103      	cbz	r3, 8010aa6 <_close_r+0x1a>
 8010aa4:	6023      	str	r3, [r4, #0]
 8010aa6:	bd38      	pop	{r3, r4, r5, pc}
 8010aa8:	24000a0c 	.word	0x24000a0c

08010aac <_fstat_r>:
 8010aac:	b538      	push	{r3, r4, r5, lr}
 8010aae:	4d07      	ldr	r5, [pc, #28]	; (8010acc <_fstat_r+0x20>)
 8010ab0:	2300      	movs	r3, #0
 8010ab2:	4604      	mov	r4, r0
 8010ab4:	4608      	mov	r0, r1
 8010ab6:	4611      	mov	r1, r2
 8010ab8:	602b      	str	r3, [r5, #0]
 8010aba:	f7f2 fd24 	bl	8003506 <_fstat>
 8010abe:	1c43      	adds	r3, r0, #1
 8010ac0:	d102      	bne.n	8010ac8 <_fstat_r+0x1c>
 8010ac2:	682b      	ldr	r3, [r5, #0]
 8010ac4:	b103      	cbz	r3, 8010ac8 <_fstat_r+0x1c>
 8010ac6:	6023      	str	r3, [r4, #0]
 8010ac8:	bd38      	pop	{r3, r4, r5, pc}
 8010aca:	bf00      	nop
 8010acc:	24000a0c 	.word	0x24000a0c

08010ad0 <_isatty_r>:
 8010ad0:	b538      	push	{r3, r4, r5, lr}
 8010ad2:	4d06      	ldr	r5, [pc, #24]	; (8010aec <_isatty_r+0x1c>)
 8010ad4:	2300      	movs	r3, #0
 8010ad6:	4604      	mov	r4, r0
 8010ad8:	4608      	mov	r0, r1
 8010ada:	602b      	str	r3, [r5, #0]
 8010adc:	f7f2 fd23 	bl	8003526 <_isatty>
 8010ae0:	1c43      	adds	r3, r0, #1
 8010ae2:	d102      	bne.n	8010aea <_isatty_r+0x1a>
 8010ae4:	682b      	ldr	r3, [r5, #0]
 8010ae6:	b103      	cbz	r3, 8010aea <_isatty_r+0x1a>
 8010ae8:	6023      	str	r3, [r4, #0]
 8010aea:	bd38      	pop	{r3, r4, r5, pc}
 8010aec:	24000a0c 	.word	0x24000a0c

08010af0 <_lseek_r>:
 8010af0:	b538      	push	{r3, r4, r5, lr}
 8010af2:	4d07      	ldr	r5, [pc, #28]	; (8010b10 <_lseek_r+0x20>)
 8010af4:	4604      	mov	r4, r0
 8010af6:	4608      	mov	r0, r1
 8010af8:	4611      	mov	r1, r2
 8010afa:	2200      	movs	r2, #0
 8010afc:	602a      	str	r2, [r5, #0]
 8010afe:	461a      	mov	r2, r3
 8010b00:	f7f2 fd1c 	bl	800353c <_lseek>
 8010b04:	1c43      	adds	r3, r0, #1
 8010b06:	d102      	bne.n	8010b0e <_lseek_r+0x1e>
 8010b08:	682b      	ldr	r3, [r5, #0]
 8010b0a:	b103      	cbz	r3, 8010b0e <_lseek_r+0x1e>
 8010b0c:	6023      	str	r3, [r4, #0]
 8010b0e:	bd38      	pop	{r3, r4, r5, pc}
 8010b10:	24000a0c 	.word	0x24000a0c

08010b14 <_read_r>:
 8010b14:	b538      	push	{r3, r4, r5, lr}
 8010b16:	4d07      	ldr	r5, [pc, #28]	; (8010b34 <_read_r+0x20>)
 8010b18:	4604      	mov	r4, r0
 8010b1a:	4608      	mov	r0, r1
 8010b1c:	4611      	mov	r1, r2
 8010b1e:	2200      	movs	r2, #0
 8010b20:	602a      	str	r2, [r5, #0]
 8010b22:	461a      	mov	r2, r3
 8010b24:	f7f2 fcaa 	bl	800347c <_read>
 8010b28:	1c43      	adds	r3, r0, #1
 8010b2a:	d102      	bne.n	8010b32 <_read_r+0x1e>
 8010b2c:	682b      	ldr	r3, [r5, #0]
 8010b2e:	b103      	cbz	r3, 8010b32 <_read_r+0x1e>
 8010b30:	6023      	str	r3, [r4, #0]
 8010b32:	bd38      	pop	{r3, r4, r5, pc}
 8010b34:	24000a0c 	.word	0x24000a0c

08010b38 <checkint>:
 8010b38:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8010b3c:	f240 33fe 	movw	r3, #1022	; 0x3fe
 8010b40:	429a      	cmp	r2, r3
 8010b42:	b570      	push	{r4, r5, r6, lr}
 8010b44:	dd2a      	ble.n	8010b9c <checkint+0x64>
 8010b46:	f240 4333 	movw	r3, #1075	; 0x433
 8010b4a:	429a      	cmp	r2, r3
 8010b4c:	dc24      	bgt.n	8010b98 <checkint+0x60>
 8010b4e:	1a9b      	subs	r3, r3, r2
 8010b50:	f1a3 0620 	sub.w	r6, r3, #32
 8010b54:	f04f 32ff 	mov.w	r2, #4294967295
 8010b58:	fa02 f403 	lsl.w	r4, r2, r3
 8010b5c:	fa02 f606 	lsl.w	r6, r2, r6
 8010b60:	f1c3 0520 	rsb	r5, r3, #32
 8010b64:	fa22 f505 	lsr.w	r5, r2, r5
 8010b68:	4334      	orrs	r4, r6
 8010b6a:	432c      	orrs	r4, r5
 8010b6c:	409a      	lsls	r2, r3
 8010b6e:	ea20 0202 	bic.w	r2, r0, r2
 8010b72:	ea21 0404 	bic.w	r4, r1, r4
 8010b76:	4322      	orrs	r2, r4
 8010b78:	f1a3 0420 	sub.w	r4, r3, #32
 8010b7c:	f1c3 0220 	rsb	r2, r3, #32
 8010b80:	d10c      	bne.n	8010b9c <checkint+0x64>
 8010b82:	40d8      	lsrs	r0, r3
 8010b84:	fa01 f302 	lsl.w	r3, r1, r2
 8010b88:	4318      	orrs	r0, r3
 8010b8a:	40e1      	lsrs	r1, r4
 8010b8c:	4308      	orrs	r0, r1
 8010b8e:	f000 0001 	and.w	r0, r0, #1
 8010b92:	f1d0 0002 	rsbs	r0, r0, #2
 8010b96:	bd70      	pop	{r4, r5, r6, pc}
 8010b98:	2002      	movs	r0, #2
 8010b9a:	e7fc      	b.n	8010b96 <checkint+0x5e>
 8010b9c:	2000      	movs	r0, #0
 8010b9e:	e7fa      	b.n	8010b96 <checkint+0x5e>

08010ba0 <pow>:
 8010ba0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010ba4:	ee10 4a90 	vmov	r4, s1
 8010ba8:	ed2d 8b0a 	vpush	{d8-d12}
 8010bac:	ea4f 5a14 	mov.w	sl, r4, lsr #20
 8010bb0:	ee11 7a90 	vmov	r7, s3
 8010bb4:	f10a 32ff 	add.w	r2, sl, #4294967295
 8010bb8:	f240 73fd 	movw	r3, #2045	; 0x7fd
 8010bbc:	429a      	cmp	r2, r3
 8010bbe:	ee10 6a10 	vmov	r6, s0
 8010bc2:	ee11 0a10 	vmov	r0, s2
 8010bc6:	b086      	sub	sp, #24
 8010bc8:	46d4      	mov	ip, sl
 8010bca:	ea4f 5517 	mov.w	r5, r7, lsr #20
 8010bce:	d806      	bhi.n	8010bde <pow+0x3e>
 8010bd0:	f3c5 030a 	ubfx	r3, r5, #0, #11
 8010bd4:	f2a3 33be 	subw	r3, r3, #958	; 0x3be
 8010bd8:	2b7f      	cmp	r3, #127	; 0x7f
 8010bda:	f240 8156 	bls.w	8010e8a <pow+0x2ea>
 8010bde:	1802      	adds	r2, r0, r0
 8010be0:	eb47 0107 	adc.w	r1, r7, r7
 8010be4:	f06f 0e01 	mvn.w	lr, #1
 8010be8:	f112 39ff 	adds.w	r9, r2, #4294967295
 8010bec:	f141 38ff 	adc.w	r8, r1, #4294967295
 8010bf0:	f46f 1300 	mvn.w	r3, #2097152	; 0x200000
 8010bf4:	45ce      	cmp	lr, r9
 8010bf6:	eb73 0808 	sbcs.w	r8, r3, r8
 8010bfa:	d23f      	bcs.n	8010c7c <pow+0xdc>
 8010bfc:	ea52 0301 	orrs.w	r3, r2, r1
 8010c00:	f04f 0300 	mov.w	r3, #0
 8010c04:	d10c      	bne.n	8010c20 <pow+0x80>
 8010c06:	19b6      	adds	r6, r6, r6
 8010c08:	f484 2400 	eor.w	r4, r4, #524288	; 0x80000
 8010c0c:	4164      	adcs	r4, r4
 8010c0e:	42b3      	cmp	r3, r6
 8010c10:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8010c14:	41a3      	sbcs	r3, r4
 8010c16:	f0c0 808c 	bcc.w	8010d32 <pow+0x192>
 8010c1a:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 8010c1e:	e028      	b.n	8010c72 <pow+0xd2>
 8010c20:	4da3      	ldr	r5, [pc, #652]	; (8010eb0 <pow+0x310>)
 8010c22:	42ac      	cmp	r4, r5
 8010c24:	bf08      	it	eq
 8010c26:	429e      	cmpeq	r6, r3
 8010c28:	d107      	bne.n	8010c3a <pow+0x9a>
 8010c2a:	1800      	adds	r0, r0, r0
 8010c2c:	f487 2700 	eor.w	r7, r7, #524288	; 0x80000
 8010c30:	417f      	adcs	r7, r7
 8010c32:	4283      	cmp	r3, r0
 8010c34:	4b9f      	ldr	r3, [pc, #636]	; (8010eb4 <pow+0x314>)
 8010c36:	41bb      	sbcs	r3, r7
 8010c38:	e7ed      	b.n	8010c16 <pow+0x76>
 8010c3a:	19b6      	adds	r6, r6, r6
 8010c3c:	489e      	ldr	r0, [pc, #632]	; (8010eb8 <pow+0x318>)
 8010c3e:	4164      	adcs	r4, r4
 8010c40:	42b3      	cmp	r3, r6
 8010c42:	eb70 0504 	sbcs.w	r5, r0, r4
 8010c46:	d374      	bcc.n	8010d32 <pow+0x192>
 8010c48:	4281      	cmp	r1, r0
 8010c4a:	bf08      	it	eq
 8010c4c:	429a      	cmpeq	r2, r3
 8010c4e:	d170      	bne.n	8010d32 <pow+0x192>
 8010c50:	4a9a      	ldr	r2, [pc, #616]	; (8010ebc <pow+0x31c>)
 8010c52:	4294      	cmp	r4, r2
 8010c54:	bf08      	it	eq
 8010c56:	429e      	cmpeq	r6, r3
 8010c58:	d0df      	beq.n	8010c1a <pow+0x7a>
 8010c5a:	4294      	cmp	r4, r2
 8010c5c:	ea6f 0707 	mvn.w	r7, r7
 8010c60:	bf34      	ite	cc
 8010c62:	2400      	movcc	r4, #0
 8010c64:	2401      	movcs	r4, #1
 8010c66:	0fff      	lsrs	r7, r7, #31
 8010c68:	42bc      	cmp	r4, r7
 8010c6a:	f040 81d9 	bne.w	8011020 <pow+0x480>
 8010c6e:	ee21 0b01 	vmul.f64	d0, d1, d1
 8010c72:	b006      	add	sp, #24
 8010c74:	ecbd 8b0a 	vpop	{d8-d12}
 8010c78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010c7c:	eb16 0806 	adds.w	r8, r6, r6
 8010c80:	eb44 0904 	adc.w	r9, r4, r4
 8010c84:	f118 31ff 	adds.w	r1, r8, #4294967295
 8010c88:	f169 0200 	sbc.w	r2, r9, #0
 8010c8c:	458e      	cmp	lr, r1
 8010c8e:	4193      	sbcs	r3, r2
 8010c90:	d223      	bcs.n	8010cda <pow+0x13a>
 8010c92:	ee20 0b00 	vmul.f64	d0, d0, d0
 8010c96:	2c00      	cmp	r4, #0
 8010c98:	da12      	bge.n	8010cc0 <pow+0x120>
 8010c9a:	4639      	mov	r1, r7
 8010c9c:	f7ff ff4c 	bl	8010b38 <checkint>
 8010ca0:	2801      	cmp	r0, #1
 8010ca2:	d10d      	bne.n	8010cc0 <pow+0x120>
 8010ca4:	eeb1 0b40 	vneg.f64	d0, d0
 8010ca8:	ea58 0309 	orrs.w	r3, r8, r9
 8010cac:	d10a      	bne.n	8010cc4 <pow+0x124>
 8010cae:	2f00      	cmp	r7, #0
 8010cb0:	dadf      	bge.n	8010c72 <pow+0xd2>
 8010cb2:	b006      	add	sp, #24
 8010cb4:	ecbd 8b0a 	vpop	{d8-d12}
 8010cb8:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010cbc:	f000 bb50 	b.w	8011360 <__math_divzero>
 8010cc0:	2000      	movs	r0, #0
 8010cc2:	e7f1      	b.n	8010ca8 <pow+0x108>
 8010cc4:	2f00      	cmp	r7, #0
 8010cc6:	dad4      	bge.n	8010c72 <pow+0xd2>
 8010cc8:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8010ccc:	ee86 7b00 	vdiv.f64	d7, d6, d0
 8010cd0:	ed8d 7b00 	vstr	d7, [sp]
 8010cd4:	ed9d 0b00 	vldr	d0, [sp]
 8010cd8:	e7cb      	b.n	8010c72 <pow+0xd2>
 8010cda:	2c00      	cmp	r4, #0
 8010cdc:	da2c      	bge.n	8010d38 <pow+0x198>
 8010cde:	4639      	mov	r1, r7
 8010ce0:	f7ff ff2a 	bl	8010b38 <checkint>
 8010ce4:	b930      	cbnz	r0, 8010cf4 <pow+0x154>
 8010ce6:	b006      	add	sp, #24
 8010ce8:	ecbd 8b0a 	vpop	{d8-d12}
 8010cec:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010cf0:	f000 bb4e 	b.w	8011390 <__math_invalid>
 8010cf4:	2801      	cmp	r0, #1
 8010cf6:	bf14      	ite	ne
 8010cf8:	2000      	movne	r0, #0
 8010cfa:	f44f 2080 	moveq.w	r0, #262144	; 0x40000
 8010cfe:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 8010d02:	f3ca 0c0a 	ubfx	ip, sl, #0, #11
 8010d06:	f3c5 020a 	ubfx	r2, r5, #0, #11
 8010d0a:	f2a2 33be 	subw	r3, r2, #958	; 0x3be
 8010d0e:	2b7f      	cmp	r3, #127	; 0x7f
 8010d10:	d92d      	bls.n	8010d6e <pow+0x1ce>
 8010d12:	4b67      	ldr	r3, [pc, #412]	; (8010eb0 <pow+0x310>)
 8010d14:	2000      	movs	r0, #0
 8010d16:	429c      	cmp	r4, r3
 8010d18:	bf08      	it	eq
 8010d1a:	4286      	cmpeq	r6, r0
 8010d1c:	f43f af7d 	beq.w	8010c1a <pow+0x7a>
 8010d20:	f240 31bd 	movw	r1, #957	; 0x3bd
 8010d24:	428a      	cmp	r2, r1
 8010d26:	d80c      	bhi.n	8010d42 <pow+0x1a2>
 8010d28:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 8010d2c:	42b0      	cmp	r0, r6
 8010d2e:	41a3      	sbcs	r3, r4
 8010d30:	d204      	bcs.n	8010d3c <pow+0x19c>
 8010d32:	ee31 0b00 	vadd.f64	d0, d1, d0
 8010d36:	e79c      	b.n	8010c72 <pow+0xd2>
 8010d38:	2000      	movs	r0, #0
 8010d3a:	e7e4      	b.n	8010d06 <pow+0x166>
 8010d3c:	ee30 0b41 	vsub.f64	d0, d0, d1
 8010d40:	e797      	b.n	8010c72 <pow+0xd2>
 8010d42:	2e01      	cmp	r6, #1
 8010d44:	eb74 0303 	sbcs.w	r3, r4, r3
 8010d48:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8010d4c:	bf34      	ite	cc
 8010d4e:	2301      	movcc	r3, #1
 8010d50:	2300      	movcs	r3, #0
 8010d52:	4295      	cmp	r5, r2
 8010d54:	bf8c      	ite	hi
 8010d56:	2500      	movhi	r5, #0
 8010d58:	2501      	movls	r5, #1
 8010d5a:	42ab      	cmp	r3, r5
 8010d5c:	f000 809d 	beq.w	8010e9a <pow+0x2fa>
 8010d60:	b006      	add	sp, #24
 8010d62:	ecbd 8b0a 	vpop	{d8-d12}
 8010d66:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010d6a:	f000 baf1 	b.w	8011350 <__math_oflow>
 8010d6e:	f1bc 0f00 	cmp.w	ip, #0
 8010d72:	d10b      	bne.n	8010d8c <pow+0x1ec>
 8010d74:	ed9f 7b4c 	vldr	d7, [pc, #304]	; 8010ea8 <pow+0x308>
 8010d78:	ee20 7b07 	vmul.f64	d7, d0, d7
 8010d7c:	ec53 2b17 	vmov	r2, r3, d7
 8010d80:	ee17 6a10 	vmov	r6, s14
 8010d84:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 8010d88:	f1a4 7450 	sub.w	r4, r4, #54525952	; 0x3400000
 8010d8c:	4b4c      	ldr	r3, [pc, #304]	; (8010ec0 <pow+0x320>)
 8010d8e:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 8010d92:	4423      	add	r3, r4
 8010d94:	f3c3 3246 	ubfx	r2, r3, #13, #7
 8010d98:	1519      	asrs	r1, r3, #20
 8010d9a:	0d1b      	lsrs	r3, r3, #20
 8010d9c:	051b      	lsls	r3, r3, #20
 8010d9e:	eba4 0903 	sub.w	r9, r4, r3
 8010da2:	4b48      	ldr	r3, [pc, #288]	; (8010ec4 <pow+0x324>)
 8010da4:	ee04 1a10 	vmov	s8, r1
 8010da8:	eb03 1142 	add.w	r1, r3, r2, lsl #5
 8010dac:	f1b6 0800 	subs.w	r8, r6, #0
 8010db0:	ed91 7b12 	vldr	d7, [r1, #72]	; 0x48
 8010db4:	ec49 8b15 	vmov	d5, r8, r9
 8010db8:	ed91 2b16 	vldr	d2, [r1, #88]	; 0x58
 8010dbc:	eea5 6b07 	vfma.f64	d6, d5, d7
 8010dc0:	ed93 7b00 	vldr	d7, [r3]
 8010dc4:	ed93 5b02 	vldr	d5, [r3, #8]
 8010dc8:	eeb8 4bc4 	vcvt.f64.s32	d4, s8
 8010dcc:	eea4 2b07 	vfma.f64	d2, d4, d7
 8010dd0:	ed91 7b18 	vldr	d7, [r1, #96]	; 0x60
 8010dd4:	ee36 ab02 	vadd.f64	d10, d6, d2
 8010dd8:	ee32 2b4a 	vsub.f64	d2, d2, d10
 8010ddc:	eea4 7b05 	vfma.f64	d7, d4, d5
 8010de0:	ed93 5b04 	vldr	d5, [r3, #16]
 8010de4:	ee32 2b06 	vadd.f64	d2, d2, d6
 8010de8:	ee37 7b02 	vadd.f64	d7, d7, d2
 8010dec:	ee26 5b05 	vmul.f64	d5, d6, d5
 8010df0:	ed93 4b08 	vldr	d4, [r3, #32]
 8010df4:	ee26 0b05 	vmul.f64	d0, d6, d5
 8010df8:	eeb0 9b40 	vmov.f64	d9, d0
 8010dfc:	ee95 9b06 	vfnms.f64	d9, d5, d6
 8010e00:	ed93 5b06 	vldr	d5, [r3, #24]
 8010e04:	ee3a 8b00 	vadd.f64	d8, d10, d0
 8010e08:	ee26 bb00 	vmul.f64	d11, d6, d0
 8010e0c:	ed93 3b0c 	vldr	d3, [r3, #48]	; 0x30
 8010e10:	eea6 5b04 	vfma.f64	d5, d6, d4
 8010e14:	ee3a ab48 	vsub.f64	d10, d10, d8
 8010e18:	ed93 4b0a 	vldr	d4, [r3, #40]	; 0x28
 8010e1c:	ee37 9b09 	vadd.f64	d9, d7, d9
 8010e20:	ee3a ab00 	vadd.f64	d10, d10, d0
 8010e24:	eea6 4b03 	vfma.f64	d4, d6, d3
 8010e28:	ed93 cb10 	vldr	d12, [r3, #64]	; 0x40
 8010e2c:	ee39 ab0a 	vadd.f64	d10, d9, d10
 8010e30:	ed93 3b0e 	vldr	d3, [r3, #56]	; 0x38
 8010e34:	eea6 3b0c 	vfma.f64	d3, d6, d12
 8010e38:	eea0 4b03 	vfma.f64	d4, d0, d3
 8010e3c:	eea0 5b04 	vfma.f64	d5, d0, d4
 8010e40:	eeab ab05 	vfma.f64	d10, d11, d5
 8010e44:	ee38 6b0a 	vadd.f64	d6, d8, d10
 8010e48:	ee21 7b06 	vmul.f64	d7, d1, d6
 8010e4c:	ee17 3a90 	vmov	r3, s15
 8010e50:	eeb0 5b47 	vmov.f64	d5, d7
 8010e54:	f3c3 560a 	ubfx	r6, r3, #20, #11
 8010e58:	f46f 7272 	mvn.w	r2, #968	; 0x3c8
 8010e5c:	18b2      	adds	r2, r6, r2
 8010e5e:	2a3e      	cmp	r2, #62	; 0x3e
 8010e60:	ee91 5b06 	vfnms.f64	d5, d1, d6
 8010e64:	ee38 8b46 	vsub.f64	d8, d8, d6
 8010e68:	ee38 ab0a 	vadd.f64	d10, d8, d10
 8010e6c:	eea1 5b0a 	vfma.f64	d5, d1, d10
 8010e70:	d92b      	bls.n	8010eca <pow+0x32a>
 8010e72:	2a00      	cmp	r2, #0
 8010e74:	da0b      	bge.n	8010e8e <pow+0x2ee>
 8010e76:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 8010e7a:	ee37 0b00 	vadd.f64	d0, d7, d0
 8010e7e:	2800      	cmp	r0, #0
 8010e80:	f43f aef7 	beq.w	8010c72 <pow+0xd2>
 8010e84:	eeb1 0b40 	vneg.f64	d0, d0
 8010e88:	e6f3      	b.n	8010c72 <pow+0xd2>
 8010e8a:	2000      	movs	r0, #0
 8010e8c:	e77e      	b.n	8010d8c <pow+0x1ec>
 8010e8e:	f5b6 6f81 	cmp.w	r6, #1032	; 0x408
 8010e92:	d919      	bls.n	8010ec8 <pow+0x328>
 8010e94:	2b00      	cmp	r3, #0
 8010e96:	f6bf af63 	bge.w	8010d60 <pow+0x1c0>
 8010e9a:	b006      	add	sp, #24
 8010e9c:	ecbd 8b0a 	vpop	{d8-d12}
 8010ea0:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010ea4:	f000 ba4c 	b.w	8011340 <__math_uflow>
 8010ea8:	00000000 	.word	0x00000000
 8010eac:	43300000 	.word	0x43300000
 8010eb0:	3ff00000 	.word	0x3ff00000
 8010eb4:	fff00000 	.word	0xfff00000
 8010eb8:	ffe00000 	.word	0xffe00000
 8010ebc:	7fe00000 	.word	0x7fe00000
 8010ec0:	c0196aab 	.word	0xc0196aab
 8010ec4:	080118b8 	.word	0x080118b8
 8010ec8:	2600      	movs	r6, #0
 8010eca:	495d      	ldr	r1, [pc, #372]	; (8011040 <pow+0x4a0>)
 8010ecc:	ed91 4b02 	vldr	d4, [r1, #8]
 8010ed0:	ed91 3b00 	vldr	d3, [r1]
 8010ed4:	eeb0 6b44 	vmov.f64	d6, d4
 8010ed8:	eea7 6b03 	vfma.f64	d6, d7, d3
 8010edc:	ee16 5a10 	vmov	r5, s12
 8010ee0:	ee36 6b44 	vsub.f64	d6, d6, d4
 8010ee4:	ed91 4b04 	vldr	d4, [r1, #16]
 8010ee8:	f005 037f 	and.w	r3, r5, #127	; 0x7f
 8010eec:	eea6 7b04 	vfma.f64	d7, d6, d4
 8010ef0:	eeb0 0b47 	vmov.f64	d0, d7
 8010ef4:	ed91 7b06 	vldr	d7, [r1, #24]
 8010ef8:	18dc      	adds	r4, r3, r3
 8010efa:	f104 030f 	add.w	r3, r4, #15
 8010efe:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 8010f02:	eea6 0b07 	vfma.f64	d0, d6, d7
 8010f06:	ed91 4b0a 	vldr	d4, [r1, #40]	; 0x28
 8010f0a:	ee35 0b00 	vadd.f64	d0, d5, d0
 8010f0e:	ee20 6b00 	vmul.f64	d6, d0, d0
 8010f12:	ed94 7b1c 	vldr	d7, [r4, #112]	; 0x70
 8010f16:	ed91 5b08 	vldr	d5, [r1, #32]
 8010f1a:	ee30 7b07 	vadd.f64	d7, d0, d7
 8010f1e:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
 8010f22:	eea0 5b04 	vfma.f64	d5, d0, d4
 8010f26:	ed91 4b0e 	vldr	d4, [r1, #56]	; 0x38
 8010f2a:	eea6 7b05 	vfma.f64	d7, d6, d5
 8010f2e:	ee26 6b06 	vmul.f64	d6, d6, d6
 8010f32:	ed91 5b0c 	vldr	d5, [r1, #48]	; 0x30
 8010f36:	f851 c033 	ldr.w	ip, [r1, r3, lsl #3]
 8010f3a:	f8d2 e004 	ldr.w	lr, [r2, #4]
 8010f3e:	eea0 5b04 	vfma.f64	d5, d0, d4
 8010f42:	1940      	adds	r0, r0, r5
 8010f44:	2700      	movs	r7, #0
 8010f46:	eb17 020c 	adds.w	r2, r7, ip
 8010f4a:	eb0e 3340 	add.w	r3, lr, r0, lsl #13
 8010f4e:	eea6 7b05 	vfma.f64	d7, d6, d5
 8010f52:	2e00      	cmp	r6, #0
 8010f54:	d15f      	bne.n	8011016 <pow+0x476>
 8010f56:	42bd      	cmp	r5, r7
 8010f58:	db13      	blt.n	8010f82 <pow+0x3e2>
 8010f5a:	f103 4140 	add.w	r1, r3, #3221225472	; 0xc0000000
 8010f5e:	f501 0170 	add.w	r1, r1, #15728640	; 0xf00000
 8010f62:	4610      	mov	r0, r2
 8010f64:	ec41 0b10 	vmov	d0, r0, r1
 8010f68:	eea7 0b00 	vfma.f64	d0, d7, d0
 8010f6c:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8011028 <pow+0x488>
 8010f70:	ee20 0b07 	vmul.f64	d0, d0, d7
 8010f74:	b006      	add	sp, #24
 8010f76:	ecbd 8b0a 	vpop	{d8-d12}
 8010f7a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010f7e:	f000 ba1f 	b.w	80113c0 <__math_check_oflow>
 8010f82:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 8010f86:	f501 1100 	add.w	r1, r1, #2097152	; 0x200000
 8010f8a:	4610      	mov	r0, r2
 8010f8c:	ec41 0b15 	vmov	d5, r0, r1
 8010f90:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 8010f94:	ee27 6b05 	vmul.f64	d6, d7, d5
 8010f98:	ee35 7b06 	vadd.f64	d7, d5, d6
 8010f9c:	eeb0 3bc7 	vabs.f64	d3, d7
 8010fa0:	eeb4 3bc4 	vcmpe.f64	d3, d4
 8010fa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010fa8:	ed9f 0b21 	vldr	d0, [pc, #132]	; 8011030 <pow+0x490>
 8010fac:	d52a      	bpl.n	8011004 <pow+0x464>
 8010fae:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8010fb2:	ee35 5b47 	vsub.f64	d5, d5, d7
 8010fb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010fba:	eebf 3b00 	vmov.f64	d3, #240	; 0xbf800000 -1.0
 8010fbe:	ee35 6b06 	vadd.f64	d6, d5, d6
 8010fc2:	bf48      	it	mi
 8010fc4:	eeb0 4b43 	vmovmi.f64	d4, d3
 8010fc8:	ee37 3b04 	vadd.f64	d3, d7, d4
 8010fcc:	ee34 5b43 	vsub.f64	d5, d4, d3
 8010fd0:	ee35 7b07 	vadd.f64	d7, d5, d7
 8010fd4:	ee37 7b06 	vadd.f64	d7, d7, d6
 8010fd8:	ee37 7b03 	vadd.f64	d7, d7, d3
 8010fdc:	ee37 7b44 	vsub.f64	d7, d7, d4
 8010fe0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8010fe4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010fe8:	d104      	bne.n	8010ff4 <pow+0x454>
 8010fea:	4632      	mov	r2, r6
 8010fec:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 8010ff0:	ec43 2b17 	vmov	d7, r2, r3
 8010ff4:	ed8d 0b02 	vstr	d0, [sp, #8]
 8010ff8:	ed9d 6b02 	vldr	d6, [sp, #8]
 8010ffc:	ee26 6b00 	vmul.f64	d6, d6, d0
 8011000:	ed8d 6b04 	vstr	d6, [sp, #16]
 8011004:	ee27 0b00 	vmul.f64	d0, d7, d0
 8011008:	b006      	add	sp, #24
 801100a:	ecbd 8b0a 	vpop	{d8-d12}
 801100e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011012:	f000 b9cc 	b.w	80113ae <__math_check_uflow>
 8011016:	ec43 2b10 	vmov	d0, r2, r3
 801101a:	eea7 0b00 	vfma.f64	d0, d7, d0
 801101e:	e628      	b.n	8010c72 <pow+0xd2>
 8011020:	ed9f 0b05 	vldr	d0, [pc, #20]	; 8011038 <pow+0x498>
 8011024:	e625      	b.n	8010c72 <pow+0xd2>
 8011026:	bf00      	nop
 8011028:	00000000 	.word	0x00000000
 801102c:	7f000000 	.word	0x7f000000
 8011030:	00000000 	.word	0x00000000
 8011034:	00100000 	.word	0x00100000
	...
 8011040:	08012900 	.word	0x08012900

08011044 <asin>:
 8011044:	b508      	push	{r3, lr}
 8011046:	ed2d 8b04 	vpush	{d8-d9}
 801104a:	eeb0 8b40 	vmov.f64	d8, d0
 801104e:	f000 f847 	bl	80110e0 <__ieee754_asin>
 8011052:	eeb4 8b48 	vcmp.f64	d8, d8
 8011056:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801105a:	eeb0 9b40 	vmov.f64	d9, d0
 801105e:	d615      	bvs.n	801108c <asin+0x48>
 8011060:	eeb0 0b48 	vmov.f64	d0, d8
 8011064:	f000 f9c0 	bl	80113e8 <fabs>
 8011068:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 801106c:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8011070:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011074:	dd0a      	ble.n	801108c <asin+0x48>
 8011076:	f7fc fec7 	bl	800de08 <__errno>
 801107a:	ecbd 8b04 	vpop	{d8-d9}
 801107e:	2321      	movs	r3, #33	; 0x21
 8011080:	6003      	str	r3, [r0, #0]
 8011082:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8011086:	4804      	ldr	r0, [pc, #16]	; (8011098 <asin+0x54>)
 8011088:	f7fe bdc6 	b.w	800fc18 <nan>
 801108c:	eeb0 0b49 	vmov.f64	d0, d9
 8011090:	ecbd 8b04 	vpop	{d8-d9}
 8011094:	bd08      	pop	{r3, pc}
 8011096:	bf00      	nop
 8011098:	0801171f 	.word	0x0801171f
 801109c:	00000000 	.word	0x00000000

080110a0 <sqrt>:
 80110a0:	b508      	push	{r3, lr}
 80110a2:	ed2d 8b04 	vpush	{d8-d9}
 80110a6:	eeb0 8b40 	vmov.f64	d8, d0
 80110aa:	f000 f927 	bl	80112fc <__ieee754_sqrt>
 80110ae:	eeb4 8b48 	vcmp.f64	d8, d8
 80110b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80110b6:	d60c      	bvs.n	80110d2 <sqrt+0x32>
 80110b8:	ed9f 9b07 	vldr	d9, [pc, #28]	; 80110d8 <sqrt+0x38>
 80110bc:	eeb4 8bc9 	vcmpe.f64	d8, d9
 80110c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80110c4:	d505      	bpl.n	80110d2 <sqrt+0x32>
 80110c6:	f7fc fe9f 	bl	800de08 <__errno>
 80110ca:	ee89 0b09 	vdiv.f64	d0, d9, d9
 80110ce:	2321      	movs	r3, #33	; 0x21
 80110d0:	6003      	str	r3, [r0, #0]
 80110d2:	ecbd 8b04 	vpop	{d8-d9}
 80110d6:	bd08      	pop	{r3, pc}
	...

080110e0 <__ieee754_asin>:
 80110e0:	b538      	push	{r3, r4, r5, lr}
 80110e2:	ee10 5a90 	vmov	r5, s1
 80110e6:	4b82      	ldr	r3, [pc, #520]	; (80112f0 <__ieee754_asin+0x210>)
 80110e8:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 80110ec:	429c      	cmp	r4, r3
 80110ee:	ed2d 8b06 	vpush	{d8-d10}
 80110f2:	dd19      	ble.n	8011128 <__ieee754_asin+0x48>
 80110f4:	ee10 3a10 	vmov	r3, s0
 80110f8:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80110fc:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8011100:	4323      	orrs	r3, r4
 8011102:	d10c      	bne.n	801111e <__ieee754_asin+0x3e>
 8011104:	ed9f 7b5c 	vldr	d7, [pc, #368]	; 8011278 <__ieee754_asin+0x198>
 8011108:	ed9f 6b5d 	vldr	d6, [pc, #372]	; 8011280 <__ieee754_asin+0x1a0>
 801110c:	ee20 7b07 	vmul.f64	d7, d0, d7
 8011110:	eea0 7b06 	vfma.f64	d7, d0, d6
 8011114:	eeb0 0b47 	vmov.f64	d0, d7
 8011118:	ecbd 8b06 	vpop	{d8-d10}
 801111c:	bd38      	pop	{r3, r4, r5, pc}
 801111e:	ee30 7b40 	vsub.f64	d7, d0, d0
 8011122:	ee87 0b07 	vdiv.f64	d0, d7, d7
 8011126:	e7f7      	b.n	8011118 <__ieee754_asin+0x38>
 8011128:	4b72      	ldr	r3, [pc, #456]	; (80112f4 <__ieee754_asin+0x214>)
 801112a:	eeb7 9b00 	vmov.f64	d9, #112	; 0x3f800000  1.0
 801112e:	429c      	cmp	r4, r3
 8011130:	dc0b      	bgt.n	801114a <__ieee754_asin+0x6a>
 8011132:	f1b4 5f79 	cmp.w	r4, #1044381696	; 0x3e400000
 8011136:	da52      	bge.n	80111de <__ieee754_asin+0xfe>
 8011138:	ed9f 7b53 	vldr	d7, [pc, #332]	; 8011288 <__ieee754_asin+0x1a8>
 801113c:	ee30 7b07 	vadd.f64	d7, d0, d7
 8011140:	eeb4 7bc9 	vcmpe.f64	d7, d9
 8011144:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011148:	dce6      	bgt.n	8011118 <__ieee754_asin+0x38>
 801114a:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 801114e:	f000 f94b 	bl	80113e8 <fabs>
 8011152:	ed9f 7b4f 	vldr	d7, [pc, #316]	; 8011290 <__ieee754_asin+0x1b0>
 8011156:	ee39 0b40 	vsub.f64	d0, d9, d0
 801115a:	ee20 8b08 	vmul.f64	d8, d0, d8
 801115e:	ed9f 6b4e 	vldr	d6, [pc, #312]	; 8011298 <__ieee754_asin+0x1b8>
 8011162:	eeb0 0b48 	vmov.f64	d0, d8
 8011166:	eea8 6b07 	vfma.f64	d6, d8, d7
 801116a:	ed9f 7b4d 	vldr	d7, [pc, #308]	; 80112a0 <__ieee754_asin+0x1c0>
 801116e:	eea6 7b08 	vfma.f64	d7, d6, d8
 8011172:	ed9f 6b4d 	vldr	d6, [pc, #308]	; 80112a8 <__ieee754_asin+0x1c8>
 8011176:	ed9f ab4e 	vldr	d10, [pc, #312]	; 80112b0 <__ieee754_asin+0x1d0>
 801117a:	eea7 6b08 	vfma.f64	d6, d7, d8
 801117e:	ed9f 7b4e 	vldr	d7, [pc, #312]	; 80112b8 <__ieee754_asin+0x1d8>
 8011182:	eea6 7b08 	vfma.f64	d7, d6, d8
 8011186:	ed9f 6b4e 	vldr	d6, [pc, #312]	; 80112c0 <__ieee754_asin+0x1e0>
 801118a:	eea7 ab08 	vfma.f64	d10, d7, d8
 801118e:	ee2a ab08 	vmul.f64	d10, d10, d8
 8011192:	ed9f 7b4d 	vldr	d7, [pc, #308]	; 80112c8 <__ieee754_asin+0x1e8>
 8011196:	eea8 7b06 	vfma.f64	d7, d8, d6
 801119a:	ed9f 6b4d 	vldr	d6, [pc, #308]	; 80112d0 <__ieee754_asin+0x1f0>
 801119e:	eea7 6b08 	vfma.f64	d6, d7, d8
 80111a2:	ed9f 7b4d 	vldr	d7, [pc, #308]	; 80112d8 <__ieee754_asin+0x1f8>
 80111a6:	eea6 7b08 	vfma.f64	d7, d6, d8
 80111aa:	eea7 9b08 	vfma.f64	d9, d7, d8
 80111ae:	f000 f8a5 	bl	80112fc <__ieee754_sqrt>
 80111b2:	ee8a 5b09 	vdiv.f64	d5, d10, d9
 80111b6:	eeb0 4b00 	vmov.f64	d4, #0	; 0x40000000  2.0
 80111ba:	4b4f      	ldr	r3, [pc, #316]	; (80112f8 <__ieee754_asin+0x218>)
 80111bc:	429c      	cmp	r4, r3
 80111be:	dd3d      	ble.n	801123c <__ieee754_asin+0x15c>
 80111c0:	eea0 0b05 	vfma.f64	d0, d0, d5
 80111c4:	ed9f 7b46 	vldr	d7, [pc, #280]	; 80112e0 <__ieee754_asin+0x200>
 80111c8:	eea0 7b04 	vfma.f64	d7, d0, d4
 80111cc:	ed9f 0b2c 	vldr	d0, [pc, #176]	; 8011280 <__ieee754_asin+0x1a0>
 80111d0:	ee30 0b47 	vsub.f64	d0, d0, d7
 80111d4:	2d00      	cmp	r5, #0
 80111d6:	bfd8      	it	le
 80111d8:	eeb1 0b40 	vnegle.f64	d0, d0
 80111dc:	e79c      	b.n	8011118 <__ieee754_asin+0x38>
 80111de:	ed9f 5b2c 	vldr	d5, [pc, #176]	; 8011290 <__ieee754_asin+0x1b0>
 80111e2:	ee20 7b00 	vmul.f64	d7, d0, d0
 80111e6:	ed9f 6b2c 	vldr	d6, [pc, #176]	; 8011298 <__ieee754_asin+0x1b8>
 80111ea:	eea7 6b05 	vfma.f64	d6, d7, d5
 80111ee:	ed9f 5b2c 	vldr	d5, [pc, #176]	; 80112a0 <__ieee754_asin+0x1c0>
 80111f2:	eea6 5b07 	vfma.f64	d5, d6, d7
 80111f6:	ed9f 6b2c 	vldr	d6, [pc, #176]	; 80112a8 <__ieee754_asin+0x1c8>
 80111fa:	eea5 6b07 	vfma.f64	d6, d5, d7
 80111fe:	ed9f 5b2e 	vldr	d5, [pc, #184]	; 80112b8 <__ieee754_asin+0x1d8>
 8011202:	eea6 5b07 	vfma.f64	d5, d6, d7
 8011206:	ed9f 6b2a 	vldr	d6, [pc, #168]	; 80112b0 <__ieee754_asin+0x1d0>
 801120a:	ed9f 4b2d 	vldr	d4, [pc, #180]	; 80112c0 <__ieee754_asin+0x1e0>
 801120e:	eea5 6b07 	vfma.f64	d6, d5, d7
 8011212:	ee26 6b07 	vmul.f64	d6, d6, d7
 8011216:	ed9f 5b2c 	vldr	d5, [pc, #176]	; 80112c8 <__ieee754_asin+0x1e8>
 801121a:	eea7 5b04 	vfma.f64	d5, d7, d4
 801121e:	ed9f 4b2c 	vldr	d4, [pc, #176]	; 80112d0 <__ieee754_asin+0x1f0>
 8011222:	eea5 4b07 	vfma.f64	d4, d5, d7
 8011226:	ed9f 5b2c 	vldr	d5, [pc, #176]	; 80112d8 <__ieee754_asin+0x1f8>
 801122a:	eea4 5b07 	vfma.f64	d5, d4, d7
 801122e:	eea5 9b07 	vfma.f64	d9, d5, d7
 8011232:	ee86 7b09 	vdiv.f64	d7, d6, d9
 8011236:	eea0 0b07 	vfma.f64	d0, d0, d7
 801123a:	e76d      	b.n	8011118 <__ieee754_asin+0x38>
 801123c:	ec53 2b10 	vmov	r2, r3, d0
 8011240:	2200      	movs	r2, #0
 8011242:	ec43 2b16 	vmov	d6, r2, r3
 8011246:	ee30 7b06 	vadd.f64	d7, d0, d6
 801124a:	eea6 8b46 	vfms.f64	d8, d6, d6
 801124e:	ee88 3b07 	vdiv.f64	d3, d8, d7
 8011252:	ed9f 7b09 	vldr	d7, [pc, #36]	; 8011278 <__ieee754_asin+0x198>
 8011256:	ee30 0b00 	vadd.f64	d0, d0, d0
 801125a:	eea3 7b44 	vfms.f64	d7, d3, d4
 801125e:	ee90 7b05 	vfnms.f64	d7, d0, d5
 8011262:	ed9f 5b21 	vldr	d5, [pc, #132]	; 80112e8 <__ieee754_asin+0x208>
 8011266:	eeb0 0b45 	vmov.f64	d0, d5
 801126a:	eea6 0b44 	vfms.f64	d0, d6, d4
 801126e:	ee37 0b40 	vsub.f64	d0, d7, d0
 8011272:	ee35 0b40 	vsub.f64	d0, d5, d0
 8011276:	e7ad      	b.n	80111d4 <__ieee754_asin+0xf4>
 8011278:	33145c07 	.word	0x33145c07
 801127c:	3c91a626 	.word	0x3c91a626
 8011280:	54442d18 	.word	0x54442d18
 8011284:	3ff921fb 	.word	0x3ff921fb
 8011288:	8800759c 	.word	0x8800759c
 801128c:	7e37e43c 	.word	0x7e37e43c
 8011290:	0dfdf709 	.word	0x0dfdf709
 8011294:	3f023de1 	.word	0x3f023de1
 8011298:	7501b288 	.word	0x7501b288
 801129c:	3f49efe0 	.word	0x3f49efe0
 80112a0:	b5688f3b 	.word	0xb5688f3b
 80112a4:	bfa48228 	.word	0xbfa48228
 80112a8:	0e884455 	.word	0x0e884455
 80112ac:	3fc9c155 	.word	0x3fc9c155
 80112b0:	55555555 	.word	0x55555555
 80112b4:	3fc55555 	.word	0x3fc55555
 80112b8:	03eb6f7d 	.word	0x03eb6f7d
 80112bc:	bfd4d612 	.word	0xbfd4d612
 80112c0:	b12e9282 	.word	0xb12e9282
 80112c4:	3fb3b8c5 	.word	0x3fb3b8c5
 80112c8:	1b8d0159 	.word	0x1b8d0159
 80112cc:	bfe6066c 	.word	0xbfe6066c
 80112d0:	9c598ac8 	.word	0x9c598ac8
 80112d4:	40002ae5 	.word	0x40002ae5
 80112d8:	1c8a2d4b 	.word	0x1c8a2d4b
 80112dc:	c0033a27 	.word	0xc0033a27
 80112e0:	33145c07 	.word	0x33145c07
 80112e4:	bc91a626 	.word	0xbc91a626
 80112e8:	54442d18 	.word	0x54442d18
 80112ec:	3fe921fb 	.word	0x3fe921fb
 80112f0:	3fefffff 	.word	0x3fefffff
 80112f4:	3fdfffff 	.word	0x3fdfffff
 80112f8:	3fef3332 	.word	0x3fef3332

080112fc <__ieee754_sqrt>:
 80112fc:	eeb1 0bc0 	vsqrt.f64	d0, d0
 8011300:	4770      	bx	lr

08011302 <with_errno>:
 8011302:	b513      	push	{r0, r1, r4, lr}
 8011304:	4604      	mov	r4, r0
 8011306:	ed8d 0b00 	vstr	d0, [sp]
 801130a:	f7fc fd7d 	bl	800de08 <__errno>
 801130e:	ed9d 0b00 	vldr	d0, [sp]
 8011312:	6004      	str	r4, [r0, #0]
 8011314:	b002      	add	sp, #8
 8011316:	bd10      	pop	{r4, pc}

08011318 <xflow>:
 8011318:	b082      	sub	sp, #8
 801131a:	b158      	cbz	r0, 8011334 <xflow+0x1c>
 801131c:	eeb1 7b40 	vneg.f64	d7, d0
 8011320:	ed8d 7b00 	vstr	d7, [sp]
 8011324:	ed9d 7b00 	vldr	d7, [sp]
 8011328:	2022      	movs	r0, #34	; 0x22
 801132a:	ee20 0b07 	vmul.f64	d0, d0, d7
 801132e:	b002      	add	sp, #8
 8011330:	f7ff bfe7 	b.w	8011302 <with_errno>
 8011334:	eeb0 7b40 	vmov.f64	d7, d0
 8011338:	e7f2      	b.n	8011320 <xflow+0x8>
 801133a:	0000      	movs	r0, r0
 801133c:	0000      	movs	r0, r0
	...

08011340 <__math_uflow>:
 8011340:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8011348 <__math_uflow+0x8>
 8011344:	f7ff bfe8 	b.w	8011318 <xflow>
 8011348:	00000000 	.word	0x00000000
 801134c:	10000000 	.word	0x10000000

08011350 <__math_oflow>:
 8011350:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8011358 <__math_oflow+0x8>
 8011354:	f7ff bfe0 	b.w	8011318 <xflow>
 8011358:	00000000 	.word	0x00000000
 801135c:	70000000 	.word	0x70000000

08011360 <__math_divzero>:
 8011360:	b082      	sub	sp, #8
 8011362:	2800      	cmp	r0, #0
 8011364:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8011368:	eebf 7b00 	vmov.f64	d7, #240	; 0xbf800000 -1.0
 801136c:	fe06 7b07 	vseleq.f64	d7, d6, d7
 8011370:	ed8d 7b00 	vstr	d7, [sp]
 8011374:	ed9d 0b00 	vldr	d0, [sp]
 8011378:	ed9f 7b03 	vldr	d7, [pc, #12]	; 8011388 <__math_divzero+0x28>
 801137c:	2022      	movs	r0, #34	; 0x22
 801137e:	ee80 0b07 	vdiv.f64	d0, d0, d7
 8011382:	b002      	add	sp, #8
 8011384:	f7ff bfbd 	b.w	8011302 <with_errno>
	...

08011390 <__math_invalid>:
 8011390:	eeb0 7b40 	vmov.f64	d7, d0
 8011394:	eeb4 7b47 	vcmp.f64	d7, d7
 8011398:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801139c:	ee30 6b40 	vsub.f64	d6, d0, d0
 80113a0:	ee86 0b06 	vdiv.f64	d0, d6, d6
 80113a4:	d602      	bvs.n	80113ac <__math_invalid+0x1c>
 80113a6:	2021      	movs	r0, #33	; 0x21
 80113a8:	f7ff bfab 	b.w	8011302 <with_errno>
 80113ac:	4770      	bx	lr

080113ae <__math_check_uflow>:
 80113ae:	eeb5 0b40 	vcmp.f64	d0, #0.0
 80113b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80113b6:	d102      	bne.n	80113be <__math_check_uflow+0x10>
 80113b8:	2022      	movs	r0, #34	; 0x22
 80113ba:	f7ff bfa2 	b.w	8011302 <with_errno>
 80113be:	4770      	bx	lr

080113c0 <__math_check_oflow>:
 80113c0:	ed9f 6b07 	vldr	d6, [pc, #28]	; 80113e0 <__math_check_oflow+0x20>
 80113c4:	eeb0 7bc0 	vabs.f64	d7, d0
 80113c8:	eeb4 7b46 	vcmp.f64	d7, d6
 80113cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80113d0:	dd02      	ble.n	80113d8 <__math_check_oflow+0x18>
 80113d2:	2022      	movs	r0, #34	; 0x22
 80113d4:	f7ff bf95 	b.w	8011302 <with_errno>
 80113d8:	4770      	bx	lr
 80113da:	bf00      	nop
 80113dc:	f3af 8000 	nop.w
 80113e0:	ffffffff 	.word	0xffffffff
 80113e4:	7fefffff 	.word	0x7fefffff

080113e8 <fabs>:
 80113e8:	ec51 0b10 	vmov	r0, r1, d0
 80113ec:	ee10 2a10 	vmov	r2, s0
 80113f0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80113f4:	ec43 2b10 	vmov	d0, r2, r3
 80113f8:	4770      	bx	lr
	...

080113fc <_init>:
 80113fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80113fe:	bf00      	nop
 8011400:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011402:	bc08      	pop	{r3}
 8011404:	469e      	mov	lr, r3
 8011406:	4770      	bx	lr

08011408 <_fini>:
 8011408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801140a:	bf00      	nop
 801140c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801140e:	bc08      	pop	{r3}
 8011410:	469e      	mov	lr, r3
 8011412:	4770      	bx	lr
