<stg><name>pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2</name>


<trans_list>

<trans id="82" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:1 %idx_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %idx

]]></Node>
<StgValue><ssdm name="idx_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i5 0, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc.i.i:0 %i_31 = load i5 %i

]]></Node>
<StgValue><ssdm name="i_31"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i.i:2 %icmp_ln476 = icmp_eq  i5 %i_31, i5 17

]]></Node>
<StgValue><ssdm name="icmp_ln476"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.i:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i.i:4 %add_ln476 = add i5 %i_31, i5 1

]]></Node>
<StgValue><ssdm name="add_ln476"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i.i:5 %br_ln476 = br i1 %icmp_ln476, void %for.inc.i.i.split, void %for.end.loopexit.i.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln476"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="5">
<![CDATA[
for.inc.i.i.split:0 %i_63_cast9 = zext i5 %i_31

]]></Node>
<StgValue><ssdm name="i_63_cast9"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
for.inc.i.i.split:2 %shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %i_31, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="8">
<![CDATA[
for.inc.i.i.split:3 %zext_ln477 = zext i8 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln477"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.i.split:4 %state_s_addr_2 = getelementptr i64 %state_s, i64 0, i64 %i_63_cast9

]]></Node>
<StgValue><ssdm name="state_s_addr_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="5">
<![CDATA[
for.inc.i.i.split:5 %state_s_load = load i5 %state_s_addr_2

]]></Node>
<StgValue><ssdm name="state_s_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i.i.split:7 %add_ln48 = add i10 %zext_ln477, i10 %idx_read

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.i.split:46 %store_ln476 = store i5 %add_ln476, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln476"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0">
<![CDATA[
for.end.loopexit.i.i.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="25" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="5">
<![CDATA[
for.inc.i.i.split:5 %state_s_load = load i5 %state_s_addr_2

]]></Node>
<StgValue><ssdm name="state_s_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="64">
<![CDATA[
for.inc.i.i.split:6 %trunc_ln48 = trunc i64 %state_s_load

]]></Node>
<StgValue><ssdm name="trunc_ln48"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i.i.split:8 %zext_ln48 = zext i10 %add_ln48

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.i.split:9 %buf_addr = getelementptr i8 %buf_r, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="buf_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
for.inc.i.i.split:10 %store_ln48 = store i8 %trunc_ln48, i10 %buf_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i.i.split:11 %trunc_ln48_1 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %state_s_load, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln48_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i.i.split:12 %or_ln48 = or i10 %add_ln48, i10 1

]]></Node>
<StgValue><ssdm name="or_ln48"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i.i.split:13 %zext_ln48_1 = zext i10 %or_ln48

]]></Node>
<StgValue><ssdm name="zext_ln48_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.i.split:14 %buf_addr_9 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln48_1

]]></Node>
<StgValue><ssdm name="buf_addr_9"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
for.inc.i.i.split:15 %store_ln48 = store i8 %trunc_ln48_1, i10 %buf_addr_9

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i.i.split:16 %trunc_ln48_2 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %state_s_load, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln48_2"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i.i.split:21 %trunc_ln48_3 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %state_s_load, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln48_3"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i.i.split:26 %trunc_ln48_4 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %state_s_load, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln48_4"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i.i.split:31 %trunc_ln48_5 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %state_s_load, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln48_5"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i.i.split:36 %trunc_ln48_6 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %state_s_load, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln48_6"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i.i.split:41 %trunc_ln48_7 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %state_s_load, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln48_7"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i.i.split:17 %or_ln48_1 = or i10 %add_ln48, i10 2

]]></Node>
<StgValue><ssdm name="or_ln48_1"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i.i.split:18 %zext_ln48_2 = zext i10 %or_ln48_1

]]></Node>
<StgValue><ssdm name="zext_ln48_2"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.i.split:19 %buf_addr_10 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln48_2

]]></Node>
<StgValue><ssdm name="buf_addr_10"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
for.inc.i.i.split:20 %store_ln48 = store i8 %trunc_ln48_2, i10 %buf_addr_10

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i.i.split:22 %or_ln48_2 = or i10 %add_ln48, i10 3

]]></Node>
<StgValue><ssdm name="or_ln48_2"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i.i.split:23 %zext_ln48_3 = zext i10 %or_ln48_2

]]></Node>
<StgValue><ssdm name="zext_ln48_3"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.i.split:24 %buf_addr_11 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln48_3

]]></Node>
<StgValue><ssdm name="buf_addr_11"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
for.inc.i.i.split:25 %store_ln48 = store i8 %trunc_ln48_3, i10 %buf_addr_11

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i.i.split:27 %or_ln48_3 = or i10 %add_ln48, i10 4

]]></Node>
<StgValue><ssdm name="or_ln48_3"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i.i.split:28 %zext_ln48_4 = zext i10 %or_ln48_3

]]></Node>
<StgValue><ssdm name="zext_ln48_4"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.i.split:29 %buf_addr_12 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln48_4

]]></Node>
<StgValue><ssdm name="buf_addr_12"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
for.inc.i.i.split:30 %store_ln48 = store i8 %trunc_ln48_4, i10 %buf_addr_12

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i.i.split:32 %or_ln48_4 = or i10 %add_ln48, i10 5

]]></Node>
<StgValue><ssdm name="or_ln48_4"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i.i.split:33 %zext_ln48_5 = zext i10 %or_ln48_4

]]></Node>
<StgValue><ssdm name="zext_ln48_5"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.i.split:34 %buf_addr_13 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln48_5

]]></Node>
<StgValue><ssdm name="buf_addr_13"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
for.inc.i.i.split:35 %store_ln48 = store i8 %trunc_ln48_5, i10 %buf_addr_13

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.i.split:1 %specloopname_ln472 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln472"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i.i.split:37 %or_ln48_5 = or i10 %add_ln48, i10 6

]]></Node>
<StgValue><ssdm name="or_ln48_5"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i.i.split:38 %zext_ln48_6 = zext i10 %or_ln48_5

]]></Node>
<StgValue><ssdm name="zext_ln48_6"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.i.split:39 %buf_addr_14 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln48_6

]]></Node>
<StgValue><ssdm name="buf_addr_14"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
for.inc.i.i.split:40 %store_ln48 = store i8 %trunc_ln48_6, i10 %buf_addr_14

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i.i.split:42 %or_ln48_6 = or i10 %add_ln48, i10 7

]]></Node>
<StgValue><ssdm name="or_ln48_6"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i.i.split:43 %zext_ln48_7 = zext i10 %or_ln48_6

]]></Node>
<StgValue><ssdm name="zext_ln48_7"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.i.split:44 %buf_addr_15 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln48_7

]]></Node>
<StgValue><ssdm name="buf_addr_15"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
for.inc.i.i.split:45 %store_ln48 = store i8 %trunc_ln48_7, i10 %buf_addr_15

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.i.split:47 %br_ln476 = br void %for.inc.i.i

]]></Node>
<StgValue><ssdm name="br_ln476"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
