library ieee;
use ieee.std_logic_1164.all;
entity eq2 is 
	port(
		a, b: in std_logic_vector( 1 downto 0);
		eaqb: out std_logic
		);
end eq2;

architecture sop_arch of eq2