// Seed: 1395150357
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_18;
  wire id_19;
  wire id_20;
  assign id_18 = ~^1;
  wire id_21, id_22, id_23;
  assign id_23 = id_9;
  wire id_24;
  wire id_25, id_26, id_27, id_28;
  wire id_29;
  wire id_30, id_31 = id_28;
  wand id_32 = 1;
  assign id_7 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [7:0] id_7;
  if (id_7) begin : LABEL_0
    assign id_4 = 1;
  end else initial $display(id_2, id_1[1], 1'b0, 1, id_2 !== 1, 1'b0);
  assign id_7 = id_1;
  wire id_8;
  wire id_9;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_2,
      id_9,
      id_4,
      id_9,
      id_8,
      id_2,
      id_8,
      id_8,
      id_9,
      id_9,
      id_8,
      id_2,
      id_2,
      id_2,
      id_8
  );
endmodule
