window.SIDEBAR_ITEMS = {"mod":["backup_cfg","clk_state0","clk_state1","clk_state2","date","hp_active_backup","hp_active_backup_clk","hp_active_bias","hp_active_dig_power","hp_active_hp_ck_power","hp_active_hp_regulator0","hp_active_hp_regulator1","hp_active_hp_sys_cntl","hp_active_icg_hp_apb","hp_active_icg_hp_func","hp_active_icg_modem","hp_active_sysclk","hp_active_xtal","hp_ck_cntl","hp_ck_poweron","hp_int_clr","hp_int_ena","hp_int_st","hp_lp_cpu_comm","hp_modem_backup","hp_modem_backup_clk","hp_modem_bias","hp_modem_dig_power","hp_modem_hp_ck_power","hp_modem_hp_regulator0","hp_modem_hp_regulator1","hp_modem_hp_sys_cntl","hp_modem_icg_hp_apb","hp_modem_icg_hp_func","hp_modem_icg_modem","hp_modem_sysclk","hp_modem_xtal","hp_regulator_cfg","hp_sleep_backup","hp_sleep_backup_clk","hp_sleep_bias","hp_sleep_dig_power","hp_sleep_hp_ck_power","hp_sleep_hp_regulator0","hp_sleep_hp_regulator1","hp_sleep_hp_sys_cntl","hp_sleep_icg_hp_apb","hp_sleep_icg_hp_func","hp_sleep_icg_modem","hp_sleep_lp_ck_power","hp_sleep_lp_dcdc_reserve","hp_sleep_lp_dig_power","hp_sleep_lp_regulator0","hp_sleep_lp_regulator1","hp_sleep_sysclk","hp_sleep_xtal","imm_hp_apb_icg","imm_hp_ck_power","imm_hp_func_icg","imm_i2c_iso","imm_lp_icg","imm_modem_icg","imm_pad_hold_all","imm_sleep_sysclk","int_raw","lp_cpu_pwr0","lp_cpu_pwr1","lp_int_clr","lp_int_ena","lp_int_raw","lp_int_st","lp_sleep_bias","lp_sleep_lp_bias_reserve","lp_sleep_lp_ck_power","lp_sleep_lp_dig_power","lp_sleep_lp_regulator0","lp_sleep_lp_regulator1","lp_sleep_xtal","main_state","por_status","power_ck_wait_cntl","power_hp_pad","power_pd_hpaon_cntl","power_pd_hpcpu_cntl","power_pd_hpperi_reserve","power_pd_hpwifi_cntl","power_pd_lpperi_cntl","power_pd_mem_cntl","power_pd_mem_mask","power_pd_top_cntl","power_vdd_spi_cntl","power_wait_timer0","power_wait_timer1","pwr_state","rf_pwc","slp_wakeup_cntl0","slp_wakeup_cntl1","slp_wakeup_cntl2","slp_wakeup_cntl3","slp_wakeup_cntl4","slp_wakeup_cntl5","slp_wakeup_cntl6","slp_wakeup_cntl7","slp_wakeup_status0","slp_wakeup_status1","vdd_spi_status"],"struct":["RegisterBlock"],"type":["BACKUP_CFG","CLK_STATE0","CLK_STATE1","CLK_STATE2","DATE","HP_ACTIVE_BACKUP","HP_ACTIVE_BACKUP_CLK","HP_ACTIVE_BIAS","HP_ACTIVE_DIG_POWER","HP_ACTIVE_HP_CK_POWER","HP_ACTIVE_HP_REGULATOR0","HP_ACTIVE_HP_REGULATOR1","HP_ACTIVE_HP_SYS_CNTL","HP_ACTIVE_ICG_HP_APB","HP_ACTIVE_ICG_HP_FUNC","HP_ACTIVE_ICG_MODEM","HP_ACTIVE_SYSCLK","HP_ACTIVE_XTAL","HP_CK_CNTL","HP_CK_POWERON","HP_INT_CLR","HP_INT_ENA","HP_INT_ST","HP_LP_CPU_COMM","HP_MODEM_BACKUP","HP_MODEM_BACKUP_CLK","HP_MODEM_BIAS","HP_MODEM_DIG_POWER","HP_MODEM_HP_CK_POWER","HP_MODEM_HP_REGULATOR0","HP_MODEM_HP_REGULATOR1","HP_MODEM_HP_SYS_CNTL","HP_MODEM_ICG_HP_APB","HP_MODEM_ICG_HP_FUNC","HP_MODEM_ICG_MODEM","HP_MODEM_SYSCLK","HP_MODEM_XTAL","HP_REGULATOR_CFG","HP_SLEEP_BACKUP","HP_SLEEP_BACKUP_CLK","HP_SLEEP_BIAS","HP_SLEEP_DIG_POWER","HP_SLEEP_HP_CK_POWER","HP_SLEEP_HP_REGULATOR0","HP_SLEEP_HP_REGULATOR1","HP_SLEEP_HP_SYS_CNTL","HP_SLEEP_ICG_HP_APB","HP_SLEEP_ICG_HP_FUNC","HP_SLEEP_ICG_MODEM","HP_SLEEP_LP_CK_POWER","HP_SLEEP_LP_DCDC_RESERVE","HP_SLEEP_LP_DIG_POWER","HP_SLEEP_LP_REGULATOR0","HP_SLEEP_LP_REGULATOR1","HP_SLEEP_SYSCLK","HP_SLEEP_XTAL","IMM_HP_APB_ICG","IMM_HP_CK_POWER","IMM_HP_FUNC_ICG","IMM_I2C_ISO","IMM_LP_ICG","IMM_MODEM_ICG","IMM_PAD_HOLD_ALL","IMM_SLEEP_SYSCLK","INT_RAW","LP_CPU_PWR0","LP_CPU_PWR1","LP_INT_CLR","LP_INT_ENA","LP_INT_RAW","LP_INT_ST","LP_SLEEP_BIAS","LP_SLEEP_LP_BIAS_RESERVE","LP_SLEEP_LP_CK_POWER","LP_SLEEP_LP_DIG_POWER","LP_SLEEP_LP_REGULATOR0","LP_SLEEP_LP_REGULATOR1","LP_SLEEP_XTAL","MAIN_STATE","POR_STATUS","POWER_CK_WAIT_CNTL","POWER_HP_PAD","POWER_PD_HPAON_CNTL","POWER_PD_HPCPU_CNTL","POWER_PD_HPPERI_RESERVE","POWER_PD_HPWIFI_CNTL","POWER_PD_LPPERI_CNTL","POWER_PD_MEM_CNTL","POWER_PD_MEM_MASK","POWER_PD_TOP_CNTL","POWER_VDD_SPI_CNTL","POWER_WAIT_TIMER0","POWER_WAIT_TIMER1","PWR_STATE","RF_PWC","SLP_WAKEUP_CNTL0","SLP_WAKEUP_CNTL1","SLP_WAKEUP_CNTL2","SLP_WAKEUP_CNTL3","SLP_WAKEUP_CNTL4","SLP_WAKEUP_CNTL5","SLP_WAKEUP_CNTL6","SLP_WAKEUP_CNTL7","SLP_WAKEUP_STATUS0","SLP_WAKEUP_STATUS1","VDD_SPI_STATUS"]};