
*** Running vivado
    with args -log design_1_clk_wiz_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_clk_wiz_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_clk_wiz_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 340.082 ; gain = 77.828
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [c:/TEMP/3610_4/1788287_1799919/lab4/lab4.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:70]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' [c:/TEMP/3610_4/1788287_1799919/lab4/lab4.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Logiciels/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14470]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Logiciels/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14470]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Logiciels/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20759]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Logiciels/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20759]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Logiciels/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Logiciels/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' (4#1) [c:/TEMP/3610_4/1788287_1799919/lab4/lab4.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0' (5#1) [c:/TEMP/3610_4/1788287_1799919/lab4/lab4.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:70]
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 380.414 ; gain = 118.160
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 380.414 ; gain = 118.160
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 617.129 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:58 . Memory (MB): peak = 617.129 ; gain = 354.875
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:58 . Memory (MB): peak = 617.129 ; gain = 354.875
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:58 . Memory (MB): peak = 617.129 ; gain = 354.875
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:58 . Memory (MB): peak = 617.129 ; gain = 354.875
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:59 . Memory (MB): peak = 617.129 ; gain = 354.875
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:27 . Memory (MB): peak = 642.371 ; gain = 380.117
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:27 . Memory (MB): peak = 642.371 ; gain = 380.117
Finished Technology Mapping : Time (s): cpu = 00:00:59 ; elapsed = 00:01:27 . Memory (MB): peak = 652.512 ; gain = 390.258
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:29 . Memory (MB): peak = 652.512 ; gain = 390.258
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:29 . Memory (MB): peak = 652.512 ; gain = 390.258
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:29 . Memory (MB): peak = 652.512 ; gain = 390.258
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:29 . Memory (MB): peak = 652.512 ; gain = 390.258
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:29 . Memory (MB): peak = 652.512 ; gain = 390.258
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:29 . Memory (MB): peak = 652.512 ; gain = 390.258

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |MMCME2_ADV |     1|
|3     |IBUF       |     1|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:29 . Memory (MB): peak = 652.512 ; gain = 390.258
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:32 . Memory (MB): peak = 666.039 ; gain = 406.371
