Analysis & Synthesis report for uc
Sat May 20 09:34:08 2017
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |Main|uControl:uc|currentState
 10. State Machine - |Main|CPU:cpu|DIVMULT:DM|Div:d|state
 11. State Machine - |Main|CPU:cpu|DIVMULT:DM|mult:m|state
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for CPU:cpu|Memoria:MEM|LPM_RAM_DQ:MEM|altram:sram|altsyncram:ram_block|altsyncram_njg1:auto_generated
 17. Source assignments for CPU:cpu|Memoria:MEM|LPM_RAM_DQ:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_njg1:auto_generated
 18. Source assignments for CPU:cpu|Memoria:MEM|LPM_RAM_DQ:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_njg1:auto_generated
 19. Source assignments for CPU:cpu|Memoria:MEM|LPM_RAM_DQ:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_njg1:auto_generated
 20. Parameter Settings for User Entity Instance: CPU:cpu|Memoria:MEM|LPM_RAM_DQ:MEM
 21. Parameter Settings for User Entity Instance: CPU:cpu|Memoria:MEM|LPM_RAM_DQ:MEM_plus_One
 22. Parameter Settings for User Entity Instance: CPU:cpu|Memoria:MEM|LPM_RAM_DQ:MEM_plus_Two
 23. Parameter Settings for User Entity Instance: CPU:cpu|Memoria:MEM|LPM_RAM_DQ:MEM_plus_Three
 24. Parameter Settings for User Entity Instance: CPU:cpu|DIVMULT:DM|mult:m
 25. Parameter Settings for User Entity Instance: CPU:cpu|DIVMULT:DM|Div:d
 26. Parameter Settings for User Entity Instance: uControl:uc
 27. Port Connectivity Checks: "CPU:cpu|RegDesloc:comb_116"
 28. Port Connectivity Checks: "CPU:cpu|Mux2to1:ShiftAmtMux"
 29. Port Connectivity Checks: "CPU:cpu|LoadSize:LS"
 30. Port Connectivity Checks: "CPU:cpu|StoreSize:SS"
 31. Port Connectivity Checks: "CPU:cpu|Registrador:MDR"
 32. Port Connectivity Checks: "CPU:cpu|Ula32:ULA"
 33. Port Connectivity Checks: "CPU:cpu|mux4to1:ALUSrcBMux"
 34. Port Connectivity Checks: "CPU:cpu|Registrador:B"
 35. Port Connectivity Checks: "CPU:cpu|Registrador:A"
 36. Port Connectivity Checks: "CPU:cpu|mux4to1:RegDstMux"
 37. Port Connectivity Checks: "CPU:cpu|Mux3to1:ExcptCtrlMux"
 38. Analysis & Synthesis Messages
 39. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+-------------------------------+----------------------------------------------+
; Analysis & Synthesis Status   ; Successful - Sat May 20 09:34:08 2017        ;
; Quartus II Version            ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                 ; uc                                           ;
; Top-level Entity Name         ; Main                                         ;
; Family                        ; Stratix III                                  ;
; Logic utilization             ; N/A                                          ;
;     Combinational ALUTs       ; 2,614                                        ;
;     Memory ALUTs              ; 0                                            ;
;     Dedicated logic registers ; 1,867                                        ;
; Total registers               ; 1867                                         ;
; Total pins                    ; 129                                          ;
; Total virtual pins            ; 0                                            ;
; Total block memory bits       ; 8,192                                        ;
; DSP block 18-bit elements     ; 0                                            ;
; Total PLLs                    ; 0                                            ;
; Total DLLs                    ; 0                                            ;
+-------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; Main               ; uc                 ;
; Family name                                                                ; Stratix III        ; Stratix II         ;
; Type of Retiming Performed During Resynthesis                              ; Full               ;                    ;
; Resynthesis Optimization Effort                                            ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                                   ; Normal             ;                    ;
; Use Generated Physical Constraints File                                    ; On                 ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                            ;
+----------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------------------+
; instrucoes.mif                   ; yes             ; User Memory Initialization File  ; Y:/git/ucHardware/instrucoes.mif                                                        ;
; ShiftLeft26to28.v                ; yes             ; User Verilog HDL File            ; Y:/git/ucHardware/ShiftLeft26to28.v                                                     ;
; LoadSize.v                       ; yes             ; User Verilog HDL File            ; Y:/git/ucHardware/LoadSize.v                                                            ;
; RegDesloc.vhd                    ; yes             ; User VHDL File                   ; Y:/git/ucHardware/RegDesloc.vhd                                                         ;
; Memoria.vhd                      ; yes             ; User VHDL File                   ; Y:/git/ucHardware/Memoria.vhd                                                           ;
; Instr_Reg.vhd                    ; yes             ; User VHDL File                   ; Y:/git/ucHardware/Instr_Reg.vhd                                                         ;
; Banco_reg.vhd                    ; yes             ; User VHDL File                   ; Y:/git/ucHardware/Banco_reg.vhd                                                         ;
; ula32.vhd                        ; yes             ; User VHDL File                   ; Y:/git/ucHardware/ula32.vhd                                                             ;
; Registrador.vhd                  ; yes             ; User VHDL File                   ; Y:/git/ucHardware/Registrador.vhd                                                       ;
; DIVMULT.v                        ; yes             ; User Verilog HDL File            ; Y:/git/ucHardware/DIVMULT.v                                                             ;
; SignExtend16to32.v               ; yes             ; User Verilog HDL File            ; Y:/git/ucHardware/SignExtend16to32.v                                                    ;
; Div.v                            ; yes             ; User Verilog HDL File            ; Y:/git/ucHardware/Div.v                                                                 ;
; StoreSize.v                      ; yes             ; User Verilog HDL File            ; Y:/git/ucHardware/StoreSize.v                                                           ;
; Mux9to1.v                        ; yes             ; User Verilog HDL File            ; Y:/git/ucHardware/Mux9to1.v                                                             ;
; Mux5to1.v                        ; yes             ; User Verilog HDL File            ; Y:/git/ucHardware/Mux5to1.v                                                             ;
; Mux3to1.v                        ; yes             ; User Verilog HDL File            ; Y:/git/ucHardware/Mux3to1.v                                                             ;
; Mux2to1.v                        ; yes             ; User Verilog HDL File            ; Y:/git/ucHardware/Mux2to1.v                                                             ;
; mux4to1.v                        ; yes             ; User Verilog HDL File            ; Y:/git/ucHardware/mux4to1.v                                                             ;
; ShiftLeft16.v                    ; yes             ; User Verilog HDL File            ; Y:/git/ucHardware/ShiftLeft16.v                                                         ;
; ShiftLeft2.v                     ; yes             ; User Verilog HDL File            ; Y:/git/ucHardware/ShiftLeft2.v                                                          ;
; SignExtend1to32.v                ; yes             ; User Verilog HDL File            ; Y:/git/ucHardware/SignExtend1to32.v                                                     ;
; uControl.v                       ; yes             ; User Verilog HDL File            ; Y:/git/ucHardware/uControl.v                                                            ;
; mult.v                           ; yes             ; User Verilog HDL File            ; Y:/git/ucHardware/mult.v                                                                ;
; CPU.v                            ; yes             ; User Verilog HDL File            ; Y:/git/ucHardware/CPU.v                                                                 ;
; Main.v                           ; yes             ; User Verilog HDL File            ; Y:/git/ucHardware/Main.v                                                                ;
; lpm_ram_dq.tdf                   ; yes             ; Megafunction                     ; c:/new folder/alteraquartus91sp2portable/quartus/libraries/megafunctions/lpm_ram_dq.tdf ;
; altram.tdf                       ; yes             ; Megafunction                     ; c:/new folder/alteraquartus91sp2portable/quartus/libraries/megafunctions/altram.tdf     ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/new folder/alteraquartus91sp2portable/quartus/libraries/megafunctions/altsyncram.tdf ;
; db/altsyncram_njg1.tdf           ; yes             ; Auto-Generated Megafunction      ; Y:/git/ucHardware/db/altsyncram_njg1.tdf                                                ;
+----------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+-----------------------------------------------+-----------+
; Resource                                      ; Usage     ;
+-----------------------------------------------+-----------+
; Estimated ALUTs Used                          ; 2614      ;
;     -- Combinational ALUTs                    ; 2614      ;
;     -- Memory ALUTs                           ; 0         ;
;     -- LUT_REGs                               ; 0         ;
; Dedicated logic registers                     ; 1867      ;
;                                               ;           ;
; Estimated ALUTs Unavailable                   ; 180       ;
;     -- Due to unpartnered combinational logic ; 180       ;
;     -- Due to Memory ALUTs                    ; 0         ;
;                                               ;           ;
; Total combinational functions                 ; 2614      ;
; Combinational ALUT usage by number of inputs  ;           ;
;     -- 7 input functions                      ; 60        ;
;     -- 6 input functions                      ; 936       ;
;     -- 5 input functions                      ; 480       ;
;     -- 4 input functions                      ; 283       ;
;     -- <=3 input functions                    ; 855       ;
;                                               ;           ;
; Combinational ALUTs by mode                   ;           ;
;     -- normal mode                            ; 2155      ;
;     -- extended LUT mode                      ; 60        ;
;     -- arithmetic mode                        ; 399       ;
;     -- shared arithmetic mode                 ; 0         ;
;                                               ;           ;
; Estimated ALUT/register pairs used            ; 3904      ;
;                                               ;           ;
; Total registers                               ; 1867      ;
;     -- Dedicated logic registers              ; 1867      ;
;     -- I/O registers                          ; 0         ;
;     -- LUT_REGs                               ; 0         ;
;                                               ;           ;
; Estimated ALMs:  partially or completely used ; 1,952     ;
;                                               ;           ;
; I/O pins                                      ; 129       ;
; Total MLAB memory bits                        ; 0         ;
; Total block memory bits                       ; 8192      ;
; Maximum fan-out node                          ; clk~input ;
; Maximum fan-out                               ; 1899      ;
; Total fan-out                                 ; 18353     ;
; Average fan-out                               ; 3.85      ;
+-----------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 12x12 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                 ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+
; |Main                                              ; 2614 (0)          ; 1867 (0)     ; 8192              ; 0            ; 0       ; 0         ; 0         ; 0         ; 129  ; 0            ; |Main                                                                                                               ; work         ;
;    |CPU:cpu|                                       ; 2403 (0)          ; 1787 (0)     ; 8192              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Main|CPU:cpu                                                                                                       ; work         ;
;       |Banco_reg:BR|                               ; 736 (736)         ; 1024 (1024)  ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Main|CPU:cpu|Banco_reg:BR                                                                                          ; work         ;
;       |DIVMULT:DM|                                 ; 711 (0)           ; 474 (0)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Main|CPU:cpu|DIVMULT:DM                                                                                            ; work         ;
;          |Div:d|                                   ; 492 (492)         ; 238 (238)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Main|CPU:cpu|DIVMULT:DM|Div:d                                                                                      ; work         ;
;          |mult:m|                                  ; 219 (219)         ; 236 (236)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Main|CPU:cpu|DIVMULT:DM|mult:m                                                                                     ; work         ;
;       |Instr_Reg:IR|                               ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Main|CPU:cpu|Instr_Reg:IR                                                                                          ; work         ;
;       |LoadSize:LS|                                ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Main|CPU:cpu|LoadSize:LS                                                                                           ; work         ;
;       |Memoria:MEM|                                ; 23 (23)           ; 0 (0)        ; 8192              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Main|CPU:cpu|Memoria:MEM                                                                                           ; work         ;
;          |lpm_ram_dq:MEM_plus_One|                 ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Main|CPU:cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_One                                                                   ; work         ;
;             |altram:sram|                          ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Main|CPU:cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_One|altram:sram                                                       ; work         ;
;                |altsyncram:ram_block|              ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Main|CPU:cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block                                  ; work         ;
;                   |altsyncram_njg1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Main|CPU:cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_njg1:auto_generated   ; work         ;
;          |lpm_ram_dq:MEM_plus_Three|               ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Main|CPU:cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_Three                                                                 ; work         ;
;             |altram:sram|                          ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Main|CPU:cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_Three|altram:sram                                                     ; work         ;
;                |altsyncram:ram_block|              ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Main|CPU:cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block                                ; work         ;
;                   |altsyncram_njg1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Main|CPU:cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_njg1:auto_generated ; work         ;
;          |lpm_ram_dq:MEM_plus_Two|                 ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Main|CPU:cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_Two                                                                   ; work         ;
;             |altram:sram|                          ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Main|CPU:cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_Two|altram:sram                                                       ; work         ;
;                |altsyncram:ram_block|              ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Main|CPU:cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block                                  ; work         ;
;                   |altsyncram_njg1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Main|CPU:cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_njg1:auto_generated   ; work         ;
;          |lpm_ram_dq:MEM|                          ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Main|CPU:cpu|Memoria:MEM|lpm_ram_dq:MEM                                                                            ; work         ;
;             |altram:sram|                          ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Main|CPU:cpu|Memoria:MEM|lpm_ram_dq:MEM|altram:sram                                                                ; work         ;
;                |altsyncram:ram_block|              ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Main|CPU:cpu|Memoria:MEM|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block                                           ; work         ;
;                   |altsyncram_njg1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Main|CPU:cpu|Memoria:MEM|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_njg1:auto_generated            ; work         ;
;       |Mux2to1:ShiftAmtMux|                        ; 5 (5)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Main|CPU:cpu|Mux2to1:ShiftAmtMux                                                                                   ; work         ;
;       |Mux2to1:ShiftSrcMux|                        ; 5 (5)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Main|CPU:cpu|Mux2to1:ShiftSrcMux                                                                                   ; work         ;
;       |Mux3to1:ALUSrcAMux|                         ; 65 (65)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Main|CPU:cpu|Mux3to1:ALUSrcAMux                                                                                    ; work         ;
;       |Mux3to1:ExcptCtrlMux|                       ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Main|CPU:cpu|Mux3to1:ExcptCtrlMux                                                                                  ; work         ;
;       |Mux5to1:PCSrcMux|                           ; 86 (86)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Main|CPU:cpu|Mux5to1:PCSrcMux                                                                                      ; work         ;
;       |Mux9to1:DataSrcMux|                         ; 135 (135)         ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Main|CPU:cpu|Mux9to1:DataSrcMux                                                                                    ; work         ;
;       |RegDesloc:comb_116|                         ; 358 (358)         ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Main|CPU:cpu|RegDesloc:comb_116                                                                                    ; work         ;
;       |Registrador:ALUOut|                         ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Main|CPU:cpu|Registrador:ALUOut                                                                                    ; work         ;
;       |Registrador:A|                              ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Main|CPU:cpu|Registrador:A                                                                                         ; work         ;
;       |Registrador:B|                              ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Main|CPU:cpu|Registrador:B                                                                                         ; work         ;
;       |Registrador:EPC|                            ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Main|CPU:cpu|Registrador:EPC                                                                                       ; work         ;
;       |Registrador:HI|                             ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Main|CPU:cpu|Registrador:HI                                                                                        ; work         ;
;       |Registrador:LO|                             ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Main|CPU:cpu|Registrador:LO                                                                                        ; work         ;
;       |Registrador:MDR|                            ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Main|CPU:cpu|Registrador:MDR                                                                                       ; work         ;
;       |Registrador:PC|                             ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Main|CPU:cpu|Registrador:PC                                                                                        ; work         ;
;       |StoreSize:SS|                               ; 57 (57)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Main|CPU:cpu|StoreSize:SS                                                                                          ; work         ;
;       |Ula32:ULA|                                  ; 171 (171)         ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Main|CPU:cpu|Ula32:ULA                                                                                             ; work         ;
;       |mux4to1:ALUSrcBMux|                         ; 34 (34)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Main|CPU:cpu|mux4to1:ALUSrcBMux                                                                                    ; work         ;
;       |mux4to1:IorDMux|                            ; 8 (8)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Main|CPU:cpu|mux4to1:IorDMux                                                                                       ; work         ;
;       |mux4to1:RegDstMux|                          ; 5 (5)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Main|CPU:cpu|mux4to1:RegDstMux                                                                                     ; work         ;
;    |uControl:uc|                                   ; 211 (211)         ; 80 (80)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Main|uControl:uc                                                                                                   ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------+
; Name                                                                                                                     ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF            ;
+--------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------+
; CPU:cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_njg1:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; instrucoes.mif ;
; CPU:cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_njg1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; instrucoes.mif ;
; CPU:cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_njg1:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; instrucoes.mif ;
; CPU:cpu|Memoria:MEM|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_njg1:auto_generated|ALTSYNCRAM            ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; instrucoes.mif ;
+--------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Main|uControl:uc|currentState                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------+----------------------------+---------------------------+--------------------------+--------------------------+--------------------------+--------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------------+------------------------+----------------------+------------------------+--------------------------+-------------------------+------------------------+-----------------------+------------------------+---------------------------+----------------------+------------------------+-----------------------+-----------------------+-------------------------+----------------------+-------------------------+-------------------------+--------------------------+-------------------------+-------------------------+-------------------------+
; Name                       ; currentState.stateMEMWAIT2 ; currentState.stateBRANCH2 ; currentState.stateSTART5 ; currentState.stateSTART4 ; currentState.stateSTART3 ; currentState.stateSTART2 ; currentState.stateOP ; currentState.stateEXCP4 ; currentState.stateEXCP3 ; currentState.stateEXCP2 ; currentState.stateOPCODE ; currentState.stateDIV0 ; currentState.stateOF ; currentState.stateEXCP ; currentState.stateBRANCH ; currentState.stateBEQM2 ; currentState.stateBEQM ; currentState.stateMEM ; currentState.stateHILO ; currentState.stateMEMWAIT ; currentState.stateLS ; currentState.stateWAIT ; currentState.stateJAL ; currentState.stateSLT ; currentState.stateBREAK ; currentState.stateJR ; currentState.stateISAVE ; currentState.stateRSAVE ; currentState.stateRESULT ; currentState.stateSSAVE ; currentState.stateSHIFT ; currentState.stateSTART ;
+----------------------------+----------------------------+---------------------------+--------------------------+--------------------------+--------------------------+--------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------------+------------------------+----------------------+------------------------+--------------------------+-------------------------+------------------------+-----------------------+------------------------+---------------------------+----------------------+------------------------+-----------------------+-----------------------+-------------------------+----------------------+-------------------------+-------------------------+--------------------------+-------------------------+-------------------------+-------------------------+
; currentState.stateSTART    ; 0                          ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                    ; 0                       ; 0                       ; 0                       ; 0                        ; 0                      ; 0                    ; 0                      ; 0                        ; 0                       ; 0                      ; 0                     ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                     ; 0                       ; 0                    ; 0                       ; 0                       ; 0                        ; 0                       ; 0                       ; 0                       ;
; currentState.stateSHIFT    ; 0                          ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                    ; 0                       ; 0                       ; 0                       ; 0                        ; 0                      ; 0                    ; 0                      ; 0                        ; 0                       ; 0                      ; 0                     ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                     ; 0                       ; 0                    ; 0                       ; 0                       ; 0                        ; 0                       ; 1                       ; 1                       ;
; currentState.stateSSAVE    ; 0                          ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                    ; 0                       ; 0                       ; 0                       ; 0                        ; 0                      ; 0                    ; 0                      ; 0                        ; 0                       ; 0                      ; 0                     ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                     ; 0                       ; 0                    ; 0                       ; 0                       ; 0                        ; 1                       ; 0                       ; 1                       ;
; currentState.stateRESULT   ; 0                          ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                    ; 0                       ; 0                       ; 0                       ; 0                        ; 0                      ; 0                    ; 0                      ; 0                        ; 0                       ; 0                      ; 0                     ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                     ; 0                       ; 0                    ; 0                       ; 0                       ; 1                        ; 0                       ; 0                       ; 1                       ;
; currentState.stateRSAVE    ; 0                          ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                    ; 0                       ; 0                       ; 0                       ; 0                        ; 0                      ; 0                    ; 0                      ; 0                        ; 0                       ; 0                      ; 0                     ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                     ; 0                       ; 0                    ; 0                       ; 1                       ; 0                        ; 0                       ; 0                       ; 1                       ;
; currentState.stateISAVE    ; 0                          ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                    ; 0                       ; 0                       ; 0                       ; 0                        ; 0                      ; 0                    ; 0                      ; 0                        ; 0                       ; 0                      ; 0                     ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                     ; 0                       ; 0                    ; 1                       ; 0                       ; 0                        ; 0                       ; 0                       ; 1                       ;
; currentState.stateJR       ; 0                          ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                    ; 0                       ; 0                       ; 0                       ; 0                        ; 0                      ; 0                    ; 0                      ; 0                        ; 0                       ; 0                      ; 0                     ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                     ; 0                       ; 1                    ; 0                       ; 0                       ; 0                        ; 0                       ; 0                       ; 1                       ;
; currentState.stateBREAK    ; 0                          ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                    ; 0                       ; 0                       ; 0                       ; 0                        ; 0                      ; 0                    ; 0                      ; 0                        ; 0                       ; 0                      ; 0                     ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                     ; 1                       ; 0                    ; 0                       ; 0                       ; 0                        ; 0                       ; 0                       ; 1                       ;
; currentState.stateSLT      ; 0                          ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                    ; 0                       ; 0                       ; 0                       ; 0                        ; 0                      ; 0                    ; 0                      ; 0                        ; 0                       ; 0                      ; 0                     ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 1                     ; 0                       ; 0                    ; 0                       ; 0                       ; 0                        ; 0                       ; 0                       ; 1                       ;
; currentState.stateJAL      ; 0                          ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                    ; 0                       ; 0                       ; 0                       ; 0                        ; 0                      ; 0                    ; 0                      ; 0                        ; 0                       ; 0                      ; 0                     ; 0                      ; 0                         ; 0                    ; 0                      ; 1                     ; 0                     ; 0                       ; 0                    ; 0                       ; 0                       ; 0                        ; 0                       ; 0                       ; 1                       ;
; currentState.stateWAIT     ; 0                          ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                    ; 0                       ; 0                       ; 0                       ; 0                        ; 0                      ; 0                    ; 0                      ; 0                        ; 0                       ; 0                      ; 0                     ; 0                      ; 0                         ; 0                    ; 1                      ; 0                     ; 0                     ; 0                       ; 0                    ; 0                       ; 0                       ; 0                        ; 0                       ; 0                       ; 1                       ;
; currentState.stateLS       ; 0                          ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                    ; 0                       ; 0                       ; 0                       ; 0                        ; 0                      ; 0                    ; 0                      ; 0                        ; 0                       ; 0                      ; 0                     ; 0                      ; 0                         ; 1                    ; 0                      ; 0                     ; 0                     ; 0                       ; 0                    ; 0                       ; 0                       ; 0                        ; 0                       ; 0                       ; 1                       ;
; currentState.stateMEMWAIT  ; 0                          ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                    ; 0                       ; 0                       ; 0                       ; 0                        ; 0                      ; 0                    ; 0                      ; 0                        ; 0                       ; 0                      ; 0                     ; 0                      ; 1                         ; 0                    ; 0                      ; 0                     ; 0                     ; 0                       ; 0                    ; 0                       ; 0                       ; 0                        ; 0                       ; 0                       ; 1                       ;
; currentState.stateHILO     ; 0                          ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                    ; 0                       ; 0                       ; 0                       ; 0                        ; 0                      ; 0                    ; 0                      ; 0                        ; 0                       ; 0                      ; 0                     ; 1                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                     ; 0                       ; 0                    ; 0                       ; 0                       ; 0                        ; 0                       ; 0                       ; 1                       ;
; currentState.stateMEM      ; 0                          ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                    ; 0                       ; 0                       ; 0                       ; 0                        ; 0                      ; 0                    ; 0                      ; 0                        ; 0                       ; 0                      ; 1                     ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                     ; 0                       ; 0                    ; 0                       ; 0                       ; 0                        ; 0                       ; 0                       ; 1                       ;
; currentState.stateBEQM     ; 0                          ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                    ; 0                       ; 0                       ; 0                       ; 0                        ; 0                      ; 0                    ; 0                      ; 0                        ; 0                       ; 1                      ; 0                     ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                     ; 0                       ; 0                    ; 0                       ; 0                       ; 0                        ; 0                       ; 0                       ; 1                       ;
; currentState.stateBEQM2    ; 0                          ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                    ; 0                       ; 0                       ; 0                       ; 0                        ; 0                      ; 0                    ; 0                      ; 0                        ; 1                       ; 0                      ; 0                     ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                     ; 0                       ; 0                    ; 0                       ; 0                       ; 0                        ; 0                       ; 0                       ; 1                       ;
; currentState.stateBRANCH   ; 0                          ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                    ; 0                       ; 0                       ; 0                       ; 0                        ; 0                      ; 0                    ; 0                      ; 1                        ; 0                       ; 0                      ; 0                     ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                     ; 0                       ; 0                    ; 0                       ; 0                       ; 0                        ; 0                       ; 0                       ; 1                       ;
; currentState.stateEXCP     ; 0                          ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                    ; 0                       ; 0                       ; 0                       ; 0                        ; 0                      ; 0                    ; 1                      ; 0                        ; 0                       ; 0                      ; 0                     ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                     ; 0                       ; 0                    ; 0                       ; 0                       ; 0                        ; 0                       ; 0                       ; 1                       ;
; currentState.stateOF       ; 0                          ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                    ; 0                       ; 0                       ; 0                       ; 0                        ; 0                      ; 1                    ; 0                      ; 0                        ; 0                       ; 0                      ; 0                     ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                     ; 0                       ; 0                    ; 0                       ; 0                       ; 0                        ; 0                       ; 0                       ; 1                       ;
; currentState.stateDIV0     ; 0                          ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                    ; 0                       ; 0                       ; 0                       ; 0                        ; 1                      ; 0                    ; 0                      ; 0                        ; 0                       ; 0                      ; 0                     ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                     ; 0                       ; 0                    ; 0                       ; 0                       ; 0                        ; 0                       ; 0                       ; 1                       ;
; currentState.stateOPCODE   ; 0                          ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                    ; 0                       ; 0                       ; 0                       ; 1                        ; 0                      ; 0                    ; 0                      ; 0                        ; 0                       ; 0                      ; 0                     ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                     ; 0                       ; 0                    ; 0                       ; 0                       ; 0                        ; 0                       ; 0                       ; 1                       ;
; currentState.stateEXCP2    ; 0                          ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                    ; 0                       ; 0                       ; 1                       ; 0                        ; 0                      ; 0                    ; 0                      ; 0                        ; 0                       ; 0                      ; 0                     ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                     ; 0                       ; 0                    ; 0                       ; 0                       ; 0                        ; 0                       ; 0                       ; 1                       ;
; currentState.stateEXCP3    ; 0                          ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                    ; 0                       ; 1                       ; 0                       ; 0                        ; 0                      ; 0                    ; 0                      ; 0                        ; 0                       ; 0                      ; 0                     ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                     ; 0                       ; 0                    ; 0                       ; 0                       ; 0                        ; 0                       ; 0                       ; 1                       ;
; currentState.stateEXCP4    ; 0                          ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                    ; 1                       ; 0                       ; 0                       ; 0                        ; 0                      ; 0                    ; 0                      ; 0                        ; 0                       ; 0                      ; 0                     ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                     ; 0                       ; 0                    ; 0                       ; 0                       ; 0                        ; 0                       ; 0                       ; 1                       ;
; currentState.stateOP       ; 0                          ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 1                    ; 0                       ; 0                       ; 0                       ; 0                        ; 0                      ; 0                    ; 0                      ; 0                        ; 0                       ; 0                      ; 0                     ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                     ; 0                       ; 0                    ; 0                       ; 0                       ; 0                        ; 0                       ; 0                       ; 1                       ;
; currentState.stateSTART2   ; 0                          ; 0                         ; 0                        ; 0                        ; 0                        ; 1                        ; 0                    ; 0                       ; 0                       ; 0                       ; 0                        ; 0                      ; 0                    ; 0                      ; 0                        ; 0                       ; 0                      ; 0                     ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                     ; 0                       ; 0                    ; 0                       ; 0                       ; 0                        ; 0                       ; 0                       ; 1                       ;
; currentState.stateSTART3   ; 0                          ; 0                         ; 0                        ; 0                        ; 1                        ; 0                        ; 0                    ; 0                       ; 0                       ; 0                       ; 0                        ; 0                      ; 0                    ; 0                      ; 0                        ; 0                       ; 0                      ; 0                     ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                     ; 0                       ; 0                    ; 0                       ; 0                       ; 0                        ; 0                       ; 0                       ; 1                       ;
; currentState.stateSTART4   ; 0                          ; 0                         ; 0                        ; 1                        ; 0                        ; 0                        ; 0                    ; 0                       ; 0                       ; 0                       ; 0                        ; 0                      ; 0                    ; 0                      ; 0                        ; 0                       ; 0                      ; 0                     ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                     ; 0                       ; 0                    ; 0                       ; 0                       ; 0                        ; 0                       ; 0                       ; 1                       ;
; currentState.stateSTART5   ; 0                          ; 0                         ; 1                        ; 0                        ; 0                        ; 0                        ; 0                    ; 0                       ; 0                       ; 0                       ; 0                        ; 0                      ; 0                    ; 0                      ; 0                        ; 0                       ; 0                      ; 0                     ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                     ; 0                       ; 0                    ; 0                       ; 0                       ; 0                        ; 0                       ; 0                       ; 1                       ;
; currentState.stateBRANCH2  ; 0                          ; 1                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                    ; 0                       ; 0                       ; 0                       ; 0                        ; 0                      ; 0                    ; 0                      ; 0                        ; 0                       ; 0                      ; 0                     ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                     ; 0                       ; 0                    ; 0                       ; 0                       ; 0                        ; 0                       ; 0                       ; 1                       ;
; currentState.stateMEMWAIT2 ; 1                          ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                    ; 0                       ; 0                       ; 0                       ; 0                        ; 0                      ; 0                    ; 0                      ; 0                        ; 0                       ; 0                      ; 0                     ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                     ; 0                       ; 0                    ; 0                       ; 0                       ; 0                        ; 0                       ; 0                       ; 1                       ;
+----------------------------+----------------------------+---------------------------+--------------------------+--------------------------+--------------------------+--------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------------+------------------------+----------------------+------------------------+--------------------------+-------------------------+------------------------+-----------------------+------------------------+---------------------------+----------------------+------------------------+-----------------------+-----------------------+-------------------------+----------------------+-------------------------+-------------------------+--------------------------+-------------------------+-------------------------+-------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |Main|CPU:cpu|DIVMULT:DM|Div:d|state                ;
+---------------+------------+-----------+------------+---------------+
; Name          ; state.DONE ; state.DIV ; state.LOAD ; state.INITIAL ;
+---------------+------------+-----------+------------+---------------+
; state.INITIAL ; 0          ; 0         ; 0          ; 0             ;
; state.LOAD    ; 0          ; 0         ; 1          ; 1             ;
; state.DIV     ; 0          ; 1         ; 0          ; 1             ;
; state.DONE    ; 1          ; 0         ; 0          ; 1             ;
+---------------+------------+-----------+------------+---------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |Main|CPU:cpu|DIVMULT:DM|mult:m|state                ;
+---------------+------------+------------+------------+---------------+
; Name          ; state.DONE ; state.MULT ; state.LOAD ; state.INITIAL ;
+---------------+------------+------------+------------+---------------+
; state.INITIAL ; 0          ; 0          ; 0          ; 0             ;
; state.LOAD    ; 0          ; 0          ; 1          ; 1             ;
; state.MULT    ; 0          ; 1          ; 0          ; 1             ;
; state.DONE    ; 1          ; 0          ; 0          ; 1             ;
+---------------+------------+------------+------------+---------------+


+--------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                ;
+------------------------------------------------------+------------------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal                ; Free of Timing Hazards ;
+------------------------------------------------------+------------------------------------+------------------------+
; CPU:cpu|Mux3to1:ALUSrcAMux|out[0]                    ; CPU:cpu|Mux3to1:ALUSrcAMux|Mux32   ; yes                    ;
; CPU:cpu|Mux3to1:ALUSrcAMux|out[1]                    ; CPU:cpu|Mux3to1:ALUSrcAMux|Mux32   ; yes                    ;
; CPU:cpu|Mux3to1:ALUSrcAMux|out[2]                    ; CPU:cpu|Mux3to1:ALUSrcAMux|Mux32   ; yes                    ;
; CPU:cpu|Mux3to1:ALUSrcAMux|out[3]                    ; CPU:cpu|Mux3to1:ALUSrcAMux|Mux32   ; yes                    ;
; CPU:cpu|Mux3to1:ALUSrcAMux|out[4]                    ; CPU:cpu|Mux3to1:ALUSrcAMux|Mux32   ; yes                    ;
; CPU:cpu|Mux3to1:ALUSrcAMux|out[5]                    ; CPU:cpu|Mux3to1:ALUSrcAMux|Mux32   ; yes                    ;
; CPU:cpu|Mux3to1:ALUSrcAMux|out[6]                    ; CPU:cpu|Mux3to1:ALUSrcAMux|Mux32   ; yes                    ;
; CPU:cpu|Mux3to1:ALUSrcAMux|out[7]                    ; CPU:cpu|Mux3to1:ALUSrcAMux|Mux32   ; yes                    ;
; CPU:cpu|Mux3to1:ALUSrcAMux|out[8]                    ; CPU:cpu|Mux3to1:ALUSrcAMux|Mux32   ; yes                    ;
; CPU:cpu|Mux3to1:ALUSrcAMux|out[9]                    ; CPU:cpu|Mux3to1:ALUSrcAMux|Mux32   ; yes                    ;
; CPU:cpu|Mux3to1:ALUSrcAMux|out[10]                   ; CPU:cpu|Mux3to1:ALUSrcAMux|Mux32   ; yes                    ;
; CPU:cpu|Mux3to1:ALUSrcAMux|out[11]                   ; CPU:cpu|Mux3to1:ALUSrcAMux|Mux32   ; yes                    ;
; CPU:cpu|Mux3to1:ALUSrcAMux|out[12]                   ; CPU:cpu|Mux3to1:ALUSrcAMux|Mux32   ; yes                    ;
; CPU:cpu|Mux3to1:ALUSrcAMux|out[13]                   ; CPU:cpu|Mux3to1:ALUSrcAMux|Mux32   ; yes                    ;
; CPU:cpu|Mux3to1:ALUSrcAMux|out[14]                   ; CPU:cpu|Mux3to1:ALUSrcAMux|Mux32   ; yes                    ;
; CPU:cpu|Mux3to1:ALUSrcAMux|out[15]                   ; CPU:cpu|Mux3to1:ALUSrcAMux|Mux32   ; yes                    ;
; CPU:cpu|Mux3to1:ALUSrcAMux|out[16]                   ; CPU:cpu|Mux3to1:ALUSrcAMux|Mux32   ; yes                    ;
; CPU:cpu|Mux3to1:ALUSrcAMux|out[17]                   ; CPU:cpu|Mux3to1:ALUSrcAMux|Mux32   ; yes                    ;
; CPU:cpu|Mux3to1:ALUSrcAMux|out[18]                   ; CPU:cpu|Mux3to1:ALUSrcAMux|Mux32   ; yes                    ;
; CPU:cpu|Mux3to1:ALUSrcAMux|out[19]                   ; CPU:cpu|Mux3to1:ALUSrcAMux|Mux32   ; yes                    ;
; CPU:cpu|Mux3to1:ALUSrcAMux|out[20]                   ; CPU:cpu|Mux3to1:ALUSrcAMux|Mux32   ; yes                    ;
; CPU:cpu|Mux3to1:ALUSrcAMux|out[21]                   ; CPU:cpu|Mux3to1:ALUSrcAMux|Mux32   ; yes                    ;
; CPU:cpu|Mux3to1:ALUSrcAMux|out[22]                   ; CPU:cpu|Mux3to1:ALUSrcAMux|Mux32   ; yes                    ;
; CPU:cpu|Mux3to1:ALUSrcAMux|out[23]                   ; CPU:cpu|Mux3to1:ALUSrcAMux|Mux32   ; yes                    ;
; CPU:cpu|Mux3to1:ALUSrcAMux|out[24]                   ; CPU:cpu|Mux3to1:ALUSrcAMux|Mux32   ; yes                    ;
; CPU:cpu|Mux3to1:ALUSrcAMux|out[25]                   ; CPU:cpu|Mux3to1:ALUSrcAMux|Mux32   ; yes                    ;
; CPU:cpu|Mux3to1:ALUSrcAMux|out[26]                   ; CPU:cpu|Mux3to1:ALUSrcAMux|Mux32   ; yes                    ;
; CPU:cpu|Mux3to1:ALUSrcAMux|out[27]                   ; CPU:cpu|Mux3to1:ALUSrcAMux|Mux32   ; yes                    ;
; CPU:cpu|Mux3to1:ALUSrcAMux|out[28]                   ; CPU:cpu|Mux3to1:ALUSrcAMux|Mux32   ; yes                    ;
; CPU:cpu|Mux3to1:ALUSrcAMux|out[29]                   ; CPU:cpu|Mux3to1:ALUSrcAMux|Mux32   ; yes                    ;
; CPU:cpu|Mux3to1:ALUSrcAMux|out[30]                   ; CPU:cpu|Mux3to1:ALUSrcAMux|Mux32   ; yes                    ;
; CPU:cpu|Mux3to1:ALUSrcAMux|out[31]                   ; CPU:cpu|Mux3to1:ALUSrcAMux|Mux32   ; yes                    ;
; CPU:cpu|Mux5to1:PCSrcMux|out[0]                      ; CPU:cpu|Mux5to1:PCSrcMux|Mux32     ; yes                    ;
; CPU:cpu|Mux5to1:PCSrcMux|out[1]                      ; CPU:cpu|Mux5to1:PCSrcMux|Mux32     ; yes                    ;
; CPU:cpu|Mux5to1:PCSrcMux|out[2]                      ; CPU:cpu|Mux5to1:PCSrcMux|Mux32     ; yes                    ;
; CPU:cpu|Mux5to1:PCSrcMux|out[3]                      ; CPU:cpu|Mux5to1:PCSrcMux|Mux32     ; yes                    ;
; CPU:cpu|Mux5to1:PCSrcMux|out[4]                      ; CPU:cpu|Mux5to1:PCSrcMux|Mux32     ; yes                    ;
; CPU:cpu|Mux5to1:PCSrcMux|out[5]                      ; CPU:cpu|Mux5to1:PCSrcMux|Mux32     ; yes                    ;
; CPU:cpu|Mux5to1:PCSrcMux|out[6]                      ; CPU:cpu|Mux5to1:PCSrcMux|Mux32     ; yes                    ;
; CPU:cpu|Mux5to1:PCSrcMux|out[7]                      ; CPU:cpu|Mux5to1:PCSrcMux|Mux32     ; yes                    ;
; CPU:cpu|Mux5to1:PCSrcMux|out[8]                      ; CPU:cpu|Mux5to1:PCSrcMux|Mux32     ; yes                    ;
; CPU:cpu|Mux5to1:PCSrcMux|out[9]                      ; CPU:cpu|Mux5to1:PCSrcMux|Mux32     ; yes                    ;
; CPU:cpu|Mux5to1:PCSrcMux|out[10]                     ; CPU:cpu|Mux5to1:PCSrcMux|Mux32     ; yes                    ;
; CPU:cpu|Mux5to1:PCSrcMux|out[11]                     ; CPU:cpu|Mux5to1:PCSrcMux|Mux32     ; yes                    ;
; CPU:cpu|Mux5to1:PCSrcMux|out[12]                     ; CPU:cpu|Mux5to1:PCSrcMux|Mux32     ; yes                    ;
; CPU:cpu|Mux5to1:PCSrcMux|out[13]                     ; CPU:cpu|Mux5to1:PCSrcMux|Mux32     ; yes                    ;
; CPU:cpu|Mux5to1:PCSrcMux|out[14]                     ; CPU:cpu|Mux5to1:PCSrcMux|Mux32     ; yes                    ;
; CPU:cpu|Mux5to1:PCSrcMux|out[15]                     ; CPU:cpu|Mux5to1:PCSrcMux|Mux32     ; yes                    ;
; CPU:cpu|Mux5to1:PCSrcMux|out[16]                     ; CPU:cpu|Mux5to1:PCSrcMux|Mux32     ; yes                    ;
; CPU:cpu|Mux5to1:PCSrcMux|out[17]                     ; CPU:cpu|Mux5to1:PCSrcMux|Mux32     ; yes                    ;
; CPU:cpu|Mux5to1:PCSrcMux|out[18]                     ; CPU:cpu|Mux5to1:PCSrcMux|Mux32     ; yes                    ;
; CPU:cpu|Mux5to1:PCSrcMux|out[19]                     ; CPU:cpu|Mux5to1:PCSrcMux|Mux32     ; yes                    ;
; CPU:cpu|Mux5to1:PCSrcMux|out[20]                     ; CPU:cpu|Mux5to1:PCSrcMux|Mux32     ; yes                    ;
; CPU:cpu|Mux5to1:PCSrcMux|out[21]                     ; CPU:cpu|Mux5to1:PCSrcMux|Mux32     ; yes                    ;
; CPU:cpu|Mux5to1:PCSrcMux|out[22]                     ; CPU:cpu|Mux5to1:PCSrcMux|Mux32     ; yes                    ;
; CPU:cpu|Mux5to1:PCSrcMux|out[23]                     ; CPU:cpu|Mux5to1:PCSrcMux|Mux32     ; yes                    ;
; CPU:cpu|Mux5to1:PCSrcMux|out[24]                     ; CPU:cpu|Mux5to1:PCSrcMux|Mux32     ; yes                    ;
; CPU:cpu|Mux5to1:PCSrcMux|out[25]                     ; CPU:cpu|Mux5to1:PCSrcMux|Mux32     ; yes                    ;
; CPU:cpu|Mux5to1:PCSrcMux|out[26]                     ; CPU:cpu|Mux5to1:PCSrcMux|Mux32     ; yes                    ;
; CPU:cpu|Mux5to1:PCSrcMux|out[27]                     ; CPU:cpu|Mux5to1:PCSrcMux|Mux32     ; yes                    ;
; CPU:cpu|Mux5to1:PCSrcMux|out[28]                     ; CPU:cpu|Mux5to1:PCSrcMux|Mux32     ; yes                    ;
; CPU:cpu|Mux5to1:PCSrcMux|out[29]                     ; CPU:cpu|Mux5to1:PCSrcMux|Mux32     ; yes                    ;
; CPU:cpu|Mux5to1:PCSrcMux|out[30]                     ; CPU:cpu|Mux5to1:PCSrcMux|Mux32     ; yes                    ;
; CPU:cpu|Mux5to1:PCSrcMux|out[31]                     ; CPU:cpu|Mux5to1:PCSrcMux|Mux32     ; yes                    ;
; CPU:cpu|LoadSize:LS|out[0]                           ; CPU:cpu|LoadSize:LS|Mux24          ; yes                    ;
; CPU:cpu|StoreSize:SS|out[0]                          ; CPU:cpu|StoreSize:SS|Mux24         ; yes                    ;
; CPU:cpu|Mux3to1:ExcptCtrlMux|out[0]                  ; CPU:cpu|Mux3to1:ExcptCtrlMux|Mux32 ; yes                    ;
; CPU:cpu|StoreSize:SS|out[1]                          ; CPU:cpu|StoreSize:SS|Mux24         ; yes                    ;
; CPU:cpu|StoreSize:SS|out[2]                          ; CPU:cpu|StoreSize:SS|Mux24         ; yes                    ;
; CPU:cpu|StoreSize:SS|out[3]                          ; CPU:cpu|StoreSize:SS|Mux24         ; yes                    ;
; CPU:cpu|StoreSize:SS|out[4]                          ; CPU:cpu|StoreSize:SS|Mux24         ; yes                    ;
; CPU:cpu|StoreSize:SS|out[5]                          ; CPU:cpu|StoreSize:SS|Mux24         ; yes                    ;
; CPU:cpu|StoreSize:SS|out[6]                          ; CPU:cpu|StoreSize:SS|Mux24         ; yes                    ;
; CPU:cpu|StoreSize:SS|out[7]                          ; CPU:cpu|StoreSize:SS|Mux24         ; yes                    ;
; CPU:cpu|StoreSize:SS|out[8]                          ; CPU:cpu|StoreSize:SS|Mux24         ; yes                    ;
; CPU:cpu|StoreSize:SS|out[9]                          ; CPU:cpu|StoreSize:SS|Mux24         ; yes                    ;
; CPU:cpu|StoreSize:SS|out[10]                         ; CPU:cpu|StoreSize:SS|Mux24         ; yes                    ;
; CPU:cpu|StoreSize:SS|out[11]                         ; CPU:cpu|StoreSize:SS|Mux24         ; yes                    ;
; CPU:cpu|StoreSize:SS|out[12]                         ; CPU:cpu|StoreSize:SS|Mux24         ; yes                    ;
; CPU:cpu|StoreSize:SS|out[13]                         ; CPU:cpu|StoreSize:SS|Mux24         ; yes                    ;
; CPU:cpu|StoreSize:SS|out[14]                         ; CPU:cpu|StoreSize:SS|Mux24         ; yes                    ;
; CPU:cpu|StoreSize:SS|out[15]                         ; CPU:cpu|StoreSize:SS|Mux24         ; yes                    ;
; CPU:cpu|StoreSize:SS|out[16]                         ; CPU:cpu|StoreSize:SS|Mux24         ; yes                    ;
; CPU:cpu|StoreSize:SS|out[17]                         ; CPU:cpu|StoreSize:SS|Mux24         ; yes                    ;
; CPU:cpu|StoreSize:SS|out[18]                         ; CPU:cpu|StoreSize:SS|Mux24         ; yes                    ;
; CPU:cpu|StoreSize:SS|out[19]                         ; CPU:cpu|StoreSize:SS|Mux24         ; yes                    ;
; CPU:cpu|StoreSize:SS|out[20]                         ; CPU:cpu|StoreSize:SS|Mux24         ; yes                    ;
; CPU:cpu|StoreSize:SS|out[21]                         ; CPU:cpu|StoreSize:SS|Mux24         ; yes                    ;
; CPU:cpu|StoreSize:SS|out[22]                         ; CPU:cpu|StoreSize:SS|Mux24         ; yes                    ;
; CPU:cpu|StoreSize:SS|out[23]                         ; CPU:cpu|StoreSize:SS|Mux24         ; yes                    ;
; CPU:cpu|StoreSize:SS|out[24]                         ; CPU:cpu|StoreSize:SS|Mux24         ; yes                    ;
; CPU:cpu|StoreSize:SS|out[25]                         ; CPU:cpu|StoreSize:SS|Mux24         ; yes                    ;
; CPU:cpu|StoreSize:SS|out[26]                         ; CPU:cpu|StoreSize:SS|Mux24         ; yes                    ;
; CPU:cpu|StoreSize:SS|out[27]                         ; CPU:cpu|StoreSize:SS|Mux24         ; yes                    ;
; CPU:cpu|StoreSize:SS|out[28]                         ; CPU:cpu|StoreSize:SS|Mux24         ; yes                    ;
; CPU:cpu|StoreSize:SS|out[29]                         ; CPU:cpu|StoreSize:SS|Mux24         ; yes                    ;
; CPU:cpu|StoreSize:SS|out[30]                         ; CPU:cpu|StoreSize:SS|Mux24         ; yes                    ;
; CPU:cpu|StoreSize:SS|out[31]                         ; CPU:cpu|StoreSize:SS|Mux24         ; yes                    ;
; CPU:cpu|Mux9to1:DataSrcMux|out[0]                    ; CPU:cpu|Mux9to1:DataSrcMux|Mux32   ; yes                    ;
; CPU:cpu|Mux9to1:DataSrcMux|out[1]                    ; CPU:cpu|Mux9to1:DataSrcMux|Mux32   ; yes                    ;
; Number of user-specified and inferred latches = 130  ;                                    ;                        ;
+------------------------------------------------------+------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; CPU:cpu|DIVMULT:DM|Div:d|div0          ; Stuck at VCC due to stuck port data_in ;
; uControl:uc|ShiftAmt                   ; Merged with uControl:uc|ShiftSrc       ;
; uControl:uc|currentState~29            ; Lost fanout                            ;
; uControl:uc|currentState~30            ; Lost fanout                            ;
; uControl:uc|currentState~31            ; Lost fanout                            ;
; uControl:uc|currentState~32            ; Lost fanout                            ;
; uControl:uc|currentState~33            ; Lost fanout                            ;
; CPU:cpu|DIVMULT:DM|Div:d|state~8       ; Lost fanout                            ;
; CPU:cpu|DIVMULT:DM|Div:d|state~9       ; Lost fanout                            ;
; CPU:cpu|DIVMULT:DM|mult:m|state~8      ; Lost fanout                            ;
; CPU:cpu|DIVMULT:DM|mult:m|state~9      ; Lost fanout                            ;
; Total Number of Removed Registers = 11 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1867  ;
; Number of registers using Synchronous Clear  ; 225   ;
; Number of registers using Synchronous Load   ; 158   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1575  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; 32:1               ; 32 bits   ; 672 ALUTs     ; 672 ALUTs            ; 0 ALUTs                ; Yes        ; |Main|CPU:cpu|Registrador:B|Saida[6]         ;
; 32:1               ; 32 bits   ; 672 ALUTs     ; 672 ALUTs            ; 0 ALUTs                ; Yes        ; |Main|CPU:cpu|Registrador:A|Saida[3]         ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 0 ALUTs              ; 24 ALUTs               ; Yes        ; |Main|uControl:uc|counter[0]                 ;
; 6:1                ; 2 bits    ; 8 ALUTs       ; 4 ALUTs              ; 4 ALUTs                ; Yes        ; |Main|CPU:cpu|DIVMULT:DM|mult:m|MPLIER[31]   ;
; 6:1                ; 62 bits   ; 248 ALUTs     ; 0 ALUTs              ; 248 ALUTs              ; Yes        ; |Main|CPU:cpu|DIVMULT:DM|mult:m|MPLIER[3]    ;
; 6:1                ; 32 bits   ; 128 ALUTs     ; 0 ALUTs              ; 128 ALUTs              ; Yes        ; |Main|CPU:cpu|DIVMULT:DM|Div:d|Divisor[8]    ;
; 6:1                ; 31 bits   ; 124 ALUTs     ; 0 ALUTs              ; 124 ALUTs              ; Yes        ; |Main|CPU:cpu|DIVMULT:DM|Div:d|Divisor[54]   ;
; 8:1                ; 8 bits    ; 40 ALUTs      ; 16 ALUTs             ; 24 ALUTs               ; Yes        ; |Main|CPU:cpu|DIVMULT:DM|Div:d|Remainder[7]  ;
; 8:1                ; 24 bits   ; 120 ALUTs     ; 48 ALUTs             ; 72 ALUTs               ; Yes        ; |Main|CPU:cpu|DIVMULT:DM|Div:d|Remainder[26] ;
; 14:1               ; 13 bits   ; 117 ALUTs     ; 78 ALUTs             ; 39 ALUTs               ; Yes        ; |Main|CPU:cpu|RegDesloc:comb_116|temp[9]     ;
; 14:1               ; 13 bits   ; 117 ALUTs     ; 78 ALUTs             ; 39 ALUTs               ; Yes        ; |Main|CPU:cpu|RegDesloc:comb_116|temp[29]    ;
; 9:1                ; 31 bits   ; 186 ALUTs     ; 62 ALUTs             ; 124 ALUTs              ; Yes        ; |Main|CPU:cpu|DIVMULT:DM|Div:d|Remainder[61] ;
; 132:1              ; 3 bits    ; 264 ALUTs     ; 9 ALUTs              ; 255 ALUTs              ; Yes        ; |Main|uControl:uc|ShiftCtrl[2]               ;
; 3:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; No         ; |Main|CPU:cpu|mux4to1:ALUSrcBMux|Mux30       ;
; 3:1                ; 14 bits   ; 28 ALUTs      ; 28 ALUTs             ; 0 ALUTs                ; No         ; |Main|CPU:cpu|mux4to1:ALUSrcBMux|Mux13       ;
; 3:1                ; 7 bits    ; 14 ALUTs      ; 14 ALUTs             ; 0 ALUTs                ; No         ; |Main|CPU:cpu|Mux3to1:ALUSrcAMux|Mux3        ;
; 3:1                ; 25 bits   ; 50 ALUTs      ; 50 ALUTs             ; 0 ALUTs                ; No         ; |Main|CPU:cpu|Mux3to1:ALUSrcAMux|Mux24       ;
; 4:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |Main|CPU:cpu|mux4to1:IorDMux|Mux24          ;
; 4:1                ; 5 bits    ; 10 ALUTs      ; 10 ALUTs             ; 0 ALUTs                ; No         ; |Main|CPU:cpu|mux4to1:RegDstMux|Mux30        ;
; 3:1                ; 16 bits   ; 32 ALUTs      ; 16 ALUTs             ; 16 ALUTs               ; No         ; |Main|CPU:cpu|StoreSize:SS|Mux12             ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 8 ALUTs              ; 8 ALUTs                ; No         ; |Main|CPU:cpu|StoreSize:SS|Mux1              ;
; 3:1                ; 64 bits   ; 128 ALUTs     ; 64 ALUTs             ; 64 ALUTs               ; No         ; |Main|CPU:cpu|DIVMULT:DM|mult:m|Add2         ;
; 3:1                ; 96 bits   ; 192 ALUTs     ; 96 ALUTs             ; 96 ALUTs               ; No         ; |Main|CPU:cpu|DIVMULT:DM|mult:m|Add2         ;
; 4:1                ; 16 bits   ; 32 ALUTs      ; 32 ALUTs             ; 0 ALUTs                ; No         ; |Main|CPU:cpu|mux4to1:ALUSrcBMux|Mux14       ;
; 8:1                ; 32 bits   ; 160 ALUTs     ; 64 ALUTs             ; 96 ALUTs               ; No         ; |Main|CPU:cpu|Ula32:ULA|Mux47                ;
; 8:1                ; 32 bits   ; 160 ALUTs     ; 128 ALUTs            ; 32 ALUTs               ; No         ; |Main|CPU:cpu|Ula32:ULA|Mux16                ;
; 5:1                ; 6 bits    ; 18 ALUTs      ; 18 ALUTs             ; 0 ALUTs                ; No         ; |Main|CPU:cpu|Mux5to1:PCSrcMux|Mux4          ;
; 5:1                ; 24 bits   ; 72 ALUTs      ; 72 ALUTs             ; 0 ALUTs                ; No         ; |Main|CPU:cpu|Mux5to1:PCSrcMux|Mux14         ;
; 3:1                ; 64 bits   ; 128 ALUTs     ; 64 ALUTs             ; 64 ALUTs               ; No         ; |Main|CPU:cpu|DIVMULT:DM|mult:m|PROD         ;
; 5:1                ; 32 bits   ; 96 ALUTs      ; 64 ALUTs             ; 32 ALUTs               ; No         ; |Main|CPU:cpu|DIVMULT:DM|Div:d|Quotient      ;
; 6:1                ; 2 bits    ; 8 ALUTs       ; 6 ALUTs              ; 2 ALUTs                ; No         ; |Main|CPU:cpu|DIVMULT:DM|Div:d|Selector2     ;
; 6:1                ; 2 bits    ; 8 ALUTs       ; 6 ALUTs              ; 2 ALUTs                ; No         ; |Main|CPU:cpu|DIVMULT:DM|mult:m|Selector2    ;
; 128:1              ; 2 bits    ; 170 ALUTs     ; 4 ALUTs              ; 166 ALUTs              ; No         ; |Main|uControl:uc|Selector8                  ;
; 128:1              ; 2 bits    ; 170 ALUTs     ; 10 ALUTs             ; 160 ALUTs              ; No         ; |Main|uControl:uc|Selector28                 ;
; 8:1                ; 16 bits   ; 80 ALUTs      ; 80 ALUTs             ; 0 ALUTs                ; No         ; |Main|CPU:cpu|Mux9to1:DataSrcMux|Mux25       ;
; 9:1                ; 7 bits    ; 42 ALUTs      ; 42 ALUTs             ; 0 ALUTs                ; No         ; |Main|CPU:cpu|Mux9to1:DataSrcMux|Mux7        ;
; 9:1                ; 8 bits    ; 48 ALUTs      ; 48 ALUTs             ; 0 ALUTs                ; No         ; |Main|CPU:cpu|Mux9to1:DataSrcMux|Mux15       ;
; 132:1              ; 3 bits    ; 264 ALUTs     ; 21 ALUTs             ; 243 ALUTs              ; No         ; |Main|uControl:uc|Selector121                ;
; 132:1              ; 6 bits    ; 528 ALUTs     ; 42 ALUTs             ; 486 ALUTs              ; No         ; |Main|uControl:uc|Selector130                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:cpu|Memoria:MEM|LPM_RAM_DQ:MEM|altram:sram|altsyncram:ram_block|altsyncram_njg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:cpu|Memoria:MEM|LPM_RAM_DQ:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_njg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:cpu|Memoria:MEM|LPM_RAM_DQ:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_njg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:cpu|Memoria:MEM|LPM_RAM_DQ:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_njg1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|Memoria:MEM|LPM_RAM_DQ:MEM ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTH              ; 8              ; Signed Integer                        ;
; LPM_WIDTHAD            ; 8              ; Signed Integer                        ;
; LPM_NUMWORDS           ; 0              ; Signed Integer                        ;
; LPM_INDATA             ; REGISTERED     ; Untyped                               ;
; LPM_ADDRESS_CONTROL    ; REGISTERED     ; Untyped                               ;
; LPM_OUTDATA            ; REGISTERED     ; Untyped                               ;
; LPM_FILE               ; instrucoes.mif ; Untyped                               ;
; USE_EAB                ; ON             ; Untyped                               ;
; DEVICE_FAMILY          ; Stratix III    ; Untyped                               ;
; CBXI_PARAMETER         ; NOTHING        ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|Memoria:MEM|LPM_RAM_DQ:MEM_plus_One ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTH              ; 8              ; Signed Integer                                 ;
; LPM_WIDTHAD            ; 8              ; Signed Integer                                 ;
; LPM_NUMWORDS           ; 0              ; Signed Integer                                 ;
; LPM_INDATA             ; REGISTERED     ; Untyped                                        ;
; LPM_ADDRESS_CONTROL    ; REGISTERED     ; Untyped                                        ;
; LPM_OUTDATA            ; REGISTERED     ; Untyped                                        ;
; LPM_FILE               ; instrucoes.mif ; Untyped                                        ;
; USE_EAB                ; ON             ; Untyped                                        ;
; DEVICE_FAMILY          ; Stratix III    ; Untyped                                        ;
; CBXI_PARAMETER         ; NOTHING        ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|Memoria:MEM|LPM_RAM_DQ:MEM_plus_Two ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTH              ; 8              ; Signed Integer                                 ;
; LPM_WIDTHAD            ; 8              ; Signed Integer                                 ;
; LPM_NUMWORDS           ; 0              ; Signed Integer                                 ;
; LPM_INDATA             ; REGISTERED     ; Untyped                                        ;
; LPM_ADDRESS_CONTROL    ; REGISTERED     ; Untyped                                        ;
; LPM_OUTDATA            ; REGISTERED     ; Untyped                                        ;
; LPM_FILE               ; instrucoes.mif ; Untyped                                        ;
; USE_EAB                ; ON             ; Untyped                                        ;
; DEVICE_FAMILY          ; Stratix III    ; Untyped                                        ;
; CBXI_PARAMETER         ; NOTHING        ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|Memoria:MEM|LPM_RAM_DQ:MEM_plus_Three ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTH              ; 8              ; Signed Integer                                   ;
; LPM_WIDTHAD            ; 8              ; Signed Integer                                   ;
; LPM_NUMWORDS           ; 0              ; Signed Integer                                   ;
; LPM_INDATA             ; REGISTERED     ; Untyped                                          ;
; LPM_ADDRESS_CONTROL    ; REGISTERED     ; Untyped                                          ;
; LPM_OUTDATA            ; REGISTERED     ; Untyped                                          ;
; LPM_FILE               ; instrucoes.mif ; Untyped                                          ;
; USE_EAB                ; ON             ; Untyped                                          ;
; DEVICE_FAMILY          ; Stratix III    ; Untyped                                          ;
; CBXI_PARAMETER         ; NOTHING        ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|DIVMULT:DM|mult:m ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; INITIAL        ; 00    ; Unsigned Binary                               ;
; LOAD           ; 01    ; Unsigned Binary                               ;
; MULT           ; 10    ; Unsigned Binary                               ;
; DONE           ; 11    ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|DIVMULT:DM|Div:d ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; INITIAL        ; 00    ; Unsigned Binary                              ;
; LOAD           ; 01    ; Unsigned Binary                              ;
; DIV            ; 10    ; Unsigned Binary                              ;
; DONE           ; 11    ; Unsigned Binary                              ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: uControl:uc ;
+----------------+---------+-------------------------------+
; Parameter Name ; Value   ; Type                          ;
+----------------+---------+-------------------------------+
; stateSTART     ; 00000   ; Unsigned Binary               ;
; stateSHIFT     ; 00001   ; Unsigned Binary               ;
; stateSSAVE     ; 00010   ; Unsigned Binary               ;
; stateRESULT    ; 00011   ; Unsigned Binary               ;
; stateRSAVE     ; 00100   ; Unsigned Binary               ;
; stateISAVE     ; 00101   ; Unsigned Binary               ;
; stateJR        ; 00110   ; Unsigned Binary               ;
; stateBREAK     ; 00111   ; Unsigned Binary               ;
; stateSLT       ; 01000   ; Unsigned Binary               ;
; stateJAL       ; 01001   ; Unsigned Binary               ;
; stateWAIT      ; 01010   ; Unsigned Binary               ;
; stateLS        ; 01011   ; Unsigned Binary               ;
; stateMEMWAIT   ; 01100   ; Unsigned Binary               ;
; stateHILO      ; 01101   ; Unsigned Binary               ;
; stateMEM       ; 01110   ; Unsigned Binary               ;
; stateBEQM      ; 01111   ; Unsigned Binary               ;
; stateBEQM2     ; 10000   ; Unsigned Binary               ;
; stateBRANCH    ; 10001   ; Unsigned Binary               ;
; stateEXCP      ; 10010   ; Unsigned Binary               ;
; stateOF        ; 10011   ; Unsigned Binary               ;
; stateDIV0      ; 10100   ; Unsigned Binary               ;
; stateOPCODE    ; 10101   ; Unsigned Binary               ;
; stateEXCP2     ; 10110   ; Unsigned Binary               ;
; stateEXCP3     ; 10111   ; Unsigned Binary               ;
; stateEXCP4     ; 11000   ; Unsigned Binary               ;
; stateOP        ; 11001   ; Unsigned Binary               ;
; stateSTART2    ; 11010   ; Unsigned Binary               ;
; stateSTART3    ; 11011   ; Unsigned Binary               ;
; stateSTART4    ; 11100   ; Unsigned Binary               ;
; stateSTART5    ; 11101   ; Unsigned Binary               ;
; stateBRANCH2   ; 11110   ; Unsigned Binary               ;
; stateMEMWAIT2  ; 11111   ; Unsigned Binary               ;
; ulaSA          ; 000     ; Unsigned Binary               ;
; ulaADD         ; 001     ; Unsigned Binary               ;
; ulaSUB         ; 010     ; Unsigned Binary               ;
; ulaAND         ; 011     ; Unsigned Binary               ;
; ADD            ; 0100000 ; Unsigned Binary               ;
; AND            ; 0100100 ; Unsigned Binary               ;
; DIV            ; 0011010 ; Unsigned Binary               ;
; MULT           ; 0011000 ; Unsigned Binary               ;
; JR             ; 0001000 ; Unsigned Binary               ;
; MFHI           ; 0010000 ; Unsigned Binary               ;
; MFLO           ; 0010010 ; Unsigned Binary               ;
; SLL            ; 0000000 ; Unsigned Binary               ;
; SLLV           ; 0000100 ; Unsigned Binary               ;
; SLT            ; 0101010 ; Unsigned Binary               ;
; SRA            ; 0000011 ; Unsigned Binary               ;
; SRAV           ; 0000111 ; Unsigned Binary               ;
; SRL            ; 0000010 ; Unsigned Binary               ;
; SUB            ; 0100010 ; Unsigned Binary               ;
; BREAK          ; 0001101 ; Unsigned Binary               ;
; RTE            ; 0010011 ; Unsigned Binary               ;
; ADDI           ; 1001000 ; Unsigned Binary               ;
; ADDIU          ; 1001001 ; Unsigned Binary               ;
; BEQ            ; 1000100 ; Unsigned Binary               ;
; BNE            ; 1000101 ; Unsigned Binary               ;
; BLE            ; 1000110 ; Unsigned Binary               ;
; BGT            ; 1000111 ; Unsigned Binary               ;
; BEQM           ; 1000001 ; Unsigned Binary               ;
; LB             ; 1100000 ; Unsigned Binary               ;
; LH             ; 1100001 ; Unsigned Binary               ;
; LUI            ; 1001111 ; Unsigned Binary               ;
; LW             ; 1100011 ; Unsigned Binary               ;
; SB             ; 1101000 ; Unsigned Binary               ;
; SH             ; 1101001 ; Unsigned Binary               ;
; SLTI           ; 1001010 ; Unsigned Binary               ;
; SW             ; 1101011 ; Unsigned Binary               ;
; J              ; 1000010 ; Unsigned Binary               ;
; JAL            ; 1000011 ; Unsigned Binary               ;
+----------------+---------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:cpu|RegDesloc:comb_116"                                                                                    ;
+------+-------+------------------+---------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity         ; Details                                                                                                 ;
+------+-------+------------------+---------------------------------------------------------------------------------------------------------+
; n    ; Input ; Critical Warning ; Can't connect array with 32 elements in array dimension 1 to port with 5 elements in the same dimension ;
+------+-------+------------------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:cpu|Mux2to1:ShiftAmtMux"                                                                                                                        ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                       ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in1        ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in1[31..5]" will be connected to GND. ;
; in2        ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..5]" will be connected to GND. ;
; out[31..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:cpu|LoadSize:LS"                                                                                                                          ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                        ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Data ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "Data[31..1]" will be connected to GND. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:cpu|StoreSize:SS"                                                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                        ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Data ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "Data[31..1]" will be connected to GND. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "CPU:cpu|Registrador:MDR"        ;
+-------+--------+------------------+------------------------+
; Port  ; Type   ; Severity         ; Details                ;
+-------+--------+------------------+------------------------+
; load  ; Input  ; Info             ; Stuck at VCC           ;
; saida ; Output ; Critical Warning ; Types are incompatible ;
+-------+--------+------------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:cpu|Ula32:ULA"                                                                      ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; negativo ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; z        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "CPU:cpu|mux4to1:ALUSrcBMux" ;
+------------+-------+----------+------------------------+
; Port       ; Type  ; Severity ; Details                ;
+------------+-------+----------+------------------------+
; in2[31..3] ; Input ; Info     ; Stuck at GND           ;
; in2[1..0]  ; Input ; Info     ; Stuck at GND           ;
; in2[2]     ; Input ; Info     ; Stuck at VCC           ;
+------------+-------+----------+------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "CPU:cpu|Registrador:B" ;
+------+-------+----------+-------------------------+
; Port ; Type  ; Severity ; Details                 ;
+------+-------+----------+-------------------------+
; load ; Input ; Info     ; Stuck at VCC            ;
+------+-------+----------+-------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "CPU:cpu|Registrador:A" ;
+------+-------+----------+-------------------------+
; Port ; Type  ; Severity ; Details                 ;
+------+-------+----------+-------------------------+
; load ; Input ; Info     ; Stuck at VCC            ;
+------+-------+----------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:cpu|mux4to1:RegDstMux"                                                                                                                         ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                       ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in1       ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in1[31..5]" will be connected to GND. ;
; in2       ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..5]" will be connected to GND. ;
; in3       ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in3[31..5]" will be connected to GND. ;
; in3[4..1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; in3[27]   ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; in4       ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in4[31..5]" will be connected to GND. ;
; in4       ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; out       ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (5 bits) it drives; bit(s) "out[31..5]" have no fanouts                      ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:cpu|Mux3to1:ExcptCtrlMux"                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in1[31..1]" will be connected to GND. ;
; in1  ; Input ; Info     ; Stuck at VCC                                                                                                                                  ;
; in2  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..1]" will be connected to GND. ;
; in2  ; Input ; Info     ; Stuck at GND                                                                                                                                  ;
; in3  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in3[31..1]" will be connected to GND. ;
; in3  ; Input ; Info     ; Stuck at VCC                                                                                                                                  ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat May 20 09:33:45 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off uc -c uc
Info: Found 1 design units, including 1 entities, in source file shiftleft26to28.v
    Info: Found entity 1: ShiftLeft26to28
Info: Found 1 design units, including 1 entities, in source file loadsize.v
    Info: Found entity 1: LoadSize
Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd
    Info: Found design unit 1: RegDesloc-behavioral_arch
    Info: Found entity 1: RegDesloc
Info: Found 3 design units, including 1 entities, in source file memoria.vhd
    Info: Found design unit 1: ram_constants
    Info: Found design unit 2: Memoria-behavioral_arch
    Info: Found entity 1: Memoria
Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd
    Info: Found design unit 1: Instr_Reg-behavioral_arch
    Info: Found entity 1: Instr_Reg
Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd
    Info: Found design unit 1: Banco_reg-behavioral_arch
    Info: Found entity 1: Banco_reg
Info: Found 2 design units, including 1 entities, in source file ula32.vhd
    Info: Found design unit 1: Ula32-behavioral
    Info: Found entity 1: Ula32
Info: Found 2 design units, including 1 entities, in source file registrador.vhd
    Info: Found design unit 1: Registrador-behavioral_arch
    Info: Found entity 1: Registrador
Info: Found 1 design units, including 1 entities, in source file divmult.v
    Info: Found entity 1: DIVMULT
Info: Found 1 design units, including 1 entities, in source file signextend16to32.v
    Info: Found entity 1: SignExtend16to32
Info: Found 1 design units, including 1 entities, in source file div.v
    Info: Found entity 1: Div
Info: Found 1 design units, including 1 entities, in source file storesize.v
    Info: Found entity 1: StoreSize
Info: Found 1 design units, including 1 entities, in source file mux9to1.v
    Info: Found entity 1: Mux9to1
Info: Found 1 design units, including 1 entities, in source file mux5to1.v
    Info: Found entity 1: Mux5to1
Info: Found 1 design units, including 1 entities, in source file mux3to1.v
    Info: Found entity 1: Mux3to1
Info: Found 1 design units, including 1 entities, in source file mux2to1.v
    Info: Found entity 1: Mux2to1
Warning: Can't analyze file -- file multiplication.v is missing
Info: Found 1 design units, including 1 entities, in source file mux4to1.v
    Info: Found entity 1: mux4to1
Info: Found 1 design units, including 1 entities, in source file shiftleft16.v
    Info: Found entity 1: ShiftLeft16
Info: Found 1 design units, including 1 entities, in source file shiftleft2.v
    Info: Found entity 1: ShiftLeft2
Info: Found 1 design units, including 1 entities, in source file signextend1to32.v
    Info: Found entity 1: SignExtend1to32
Info: Found 1 design units, including 1 entities, in source file ucontrol.v
    Info: Found entity 1: uControl
Info: Found 1 design units, including 1 entities, in source file mult.v
    Info: Found entity 1: mult
Info: Found 1 design units, including 1 entities, in source file teste.v
    Info: Found entity 1: teste
Info: Found 1 design units, including 1 entities, in source file cpu.v
    Info: Found entity 1: CPU
Info: Found 1 design units, including 1 entities, in source file main.v
    Info: Found entity 1: Main
Warning (10236): Verilog HDL Implicit Net warning at CPU.v(58): created implicit net for "exc1"
Warning (10236): Verilog HDL Implicit Net warning at CPU.v(59): created implicit net for "exc2"
Warning (10236): Verilog HDL Implicit Net warning at CPU.v(60): created implicit net for "exc3"
Critical Warning (10846): Verilog HDL Instantiation warning at CPU.v(174): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at CPU.v(185): instance has no name
Info: Elaborating entity "Main" for the top level hierarchy
Info: Elaborating entity "CPU" for hierarchy "CPU:cpu"
Warning (10230): Verilog HDL assignment warning at CPU.v(58): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at CPU.v(59): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at CPU.v(60): truncated value with size 32 to match size of target (1)
Info: Elaborating entity "Registrador" for hierarchy "CPU:cpu|Registrador:PC"
Info: Elaborating entity "mux4to1" for hierarchy "CPU:cpu|mux4to1:IorDMux"
Info: Elaborating entity "Memoria" for hierarchy "CPU:cpu|Memoria:MEM"
Info: Elaborating entity "LPM_RAM_DQ" for hierarchy "CPU:cpu|Memoria:MEM|LPM_RAM_DQ:MEM"
Info: Elaborated megafunction instantiation "CPU:cpu|Memoria:MEM|LPM_RAM_DQ:MEM"
Info: Instantiated megafunction "CPU:cpu|Memoria:MEM|LPM_RAM_DQ:MEM" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_WIDTHAD" = "8"
    Info: Parameter "LPM_NUMWORDS" = "0"
    Info: Parameter "LPM_INDATA" = "REGISTERED"
    Info: Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info: Parameter "LPM_OUTDATA" = "REGISTERED"
    Info: Parameter "LPM_FILE" = "instrucoes.mif"
    Info: Parameter "LPM_TYPE" = "LPM_RAM_DQ"
    Info: Parameter "USE_EAB" = "ON"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "UNUSED"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Elaborating entity "altram" for hierarchy "CPU:cpu|Memoria:MEM|LPM_RAM_DQ:MEM|altram:sram"
Warning: Assertion warning: altram does not support Stratix III device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix III devices
Info: Elaborated megafunction instantiation "CPU:cpu|Memoria:MEM|LPM_RAM_DQ:MEM|altram:sram", which is child of megafunction instantiation "CPU:cpu|Memoria:MEM|LPM_RAM_DQ:MEM"
Info: Elaborating entity "altsyncram" for hierarchy "CPU:cpu|Memoria:MEM|LPM_RAM_DQ:MEM|altram:sram|altsyncram:ram_block"
Info: Elaborated megafunction instantiation "CPU:cpu|Memoria:MEM|LPM_RAM_DQ:MEM|altram:sram|altsyncram:ram_block", which is child of megafunction instantiation "CPU:cpu|Memoria:MEM|LPM_RAM_DQ:MEM"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_njg1.tdf
    Info: Found entity 1: altsyncram_njg1
Info: Elaborating entity "altsyncram_njg1" for hierarchy "CPU:cpu|Memoria:MEM|LPM_RAM_DQ:MEM|altram:sram|altsyncram:ram_block|altsyncram_njg1:auto_generated"
Critical Warning: Memory depth (256) in the design file differs from memory depth (40) in the Memory Initialization File "instrucoes.mif" -- setting initial value for remaining addresses to 0
Info: Elaborating entity "Mux3to1" for hierarchy "CPU:cpu|Mux3to1:ExcptCtrlMux"
Warning (10240): Verilog HDL Always Construct warning at Mux3to1.v(10): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "out[0]" at Mux3to1.v(10)
Info (10041): Inferred latch for "out[1]" at Mux3to1.v(10)
Info (10041): Inferred latch for "out[2]" at Mux3to1.v(10)
Info (10041): Inferred latch for "out[3]" at Mux3to1.v(10)
Info (10041): Inferred latch for "out[4]" at Mux3to1.v(10)
Info (10041): Inferred latch for "out[5]" at Mux3to1.v(10)
Info (10041): Inferred latch for "out[6]" at Mux3to1.v(10)
Info (10041): Inferred latch for "out[7]" at Mux3to1.v(10)
Info (10041): Inferred latch for "out[8]" at Mux3to1.v(10)
Info (10041): Inferred latch for "out[9]" at Mux3to1.v(10)
Info (10041): Inferred latch for "out[10]" at Mux3to1.v(10)
Info (10041): Inferred latch for "out[11]" at Mux3to1.v(10)
Info (10041): Inferred latch for "out[12]" at Mux3to1.v(10)
Info (10041): Inferred latch for "out[13]" at Mux3to1.v(10)
Info (10041): Inferred latch for "out[14]" at Mux3to1.v(10)
Info (10041): Inferred latch for "out[15]" at Mux3to1.v(10)
Info (10041): Inferred latch for "out[16]" at Mux3to1.v(10)
Info (10041): Inferred latch for "out[17]" at Mux3to1.v(10)
Info (10041): Inferred latch for "out[18]" at Mux3to1.v(10)
Info (10041): Inferred latch for "out[19]" at Mux3to1.v(10)
Info (10041): Inferred latch for "out[20]" at Mux3to1.v(10)
Info (10041): Inferred latch for "out[21]" at Mux3to1.v(10)
Info (10041): Inferred latch for "out[22]" at Mux3to1.v(10)
Info (10041): Inferred latch for "out[23]" at Mux3to1.v(10)
Info (10041): Inferred latch for "out[24]" at Mux3to1.v(10)
Info (10041): Inferred latch for "out[25]" at Mux3to1.v(10)
Info (10041): Inferred latch for "out[26]" at Mux3to1.v(10)
Info (10041): Inferred latch for "out[27]" at Mux3to1.v(10)
Info (10041): Inferred latch for "out[28]" at Mux3to1.v(10)
Info (10041): Inferred latch for "out[29]" at Mux3to1.v(10)
Info (10041): Inferred latch for "out[30]" at Mux3to1.v(10)
Info (10041): Inferred latch for "out[31]" at Mux3to1.v(10)
Info: Elaborating entity "Instr_Reg" for hierarchy "CPU:cpu|Instr_Reg:IR"
Info: Elaborating entity "Mux9to1" for hierarchy "CPU:cpu|Mux9to1:DataSrcMux"
Warning (10240): Verilog HDL Always Construct warning at Mux9to1.v(16): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "out[0]" at Mux9to1.v(16)
Info (10041): Inferred latch for "out[1]" at Mux9to1.v(16)
Info (10041): Inferred latch for "out[2]" at Mux9to1.v(16)
Info (10041): Inferred latch for "out[3]" at Mux9to1.v(16)
Info (10041): Inferred latch for "out[4]" at Mux9to1.v(16)
Info (10041): Inferred latch for "out[5]" at Mux9to1.v(16)
Info (10041): Inferred latch for "out[6]" at Mux9to1.v(16)
Info (10041): Inferred latch for "out[7]" at Mux9to1.v(16)
Info (10041): Inferred latch for "out[8]" at Mux9to1.v(16)
Info (10041): Inferred latch for "out[9]" at Mux9to1.v(16)
Info (10041): Inferred latch for "out[10]" at Mux9to1.v(16)
Info (10041): Inferred latch for "out[11]" at Mux9to1.v(16)
Info (10041): Inferred latch for "out[12]" at Mux9to1.v(16)
Info (10041): Inferred latch for "out[13]" at Mux9to1.v(16)
Info (10041): Inferred latch for "out[14]" at Mux9to1.v(16)
Info (10041): Inferred latch for "out[15]" at Mux9to1.v(16)
Info (10041): Inferred latch for "out[16]" at Mux9to1.v(16)
Info (10041): Inferred latch for "out[17]" at Mux9to1.v(16)
Info (10041): Inferred latch for "out[18]" at Mux9to1.v(16)
Info (10041): Inferred latch for "out[19]" at Mux9to1.v(16)
Info (10041): Inferred latch for "out[20]" at Mux9to1.v(16)
Info (10041): Inferred latch for "out[21]" at Mux9to1.v(16)
Info (10041): Inferred latch for "out[22]" at Mux9to1.v(16)
Info (10041): Inferred latch for "out[23]" at Mux9to1.v(16)
Info (10041): Inferred latch for "out[24]" at Mux9to1.v(16)
Info (10041): Inferred latch for "out[25]" at Mux9to1.v(16)
Info (10041): Inferred latch for "out[26]" at Mux9to1.v(16)
Info (10041): Inferred latch for "out[27]" at Mux9to1.v(16)
Info (10041): Inferred latch for "out[28]" at Mux9to1.v(16)
Info (10041): Inferred latch for "out[29]" at Mux9to1.v(16)
Info (10041): Inferred latch for "out[30]" at Mux9to1.v(16)
Info (10041): Inferred latch for "out[31]" at Mux9to1.v(16)
Info: Elaborating entity "Banco_reg" for hierarchy "CPU:cpu|Banco_reg:BR"
Info: Elaborating entity "Ula32" for hierarchy "CPU:cpu|Ula32:ULA"
Info: Elaborating entity "Mux5to1" for hierarchy "CPU:cpu|Mux5to1:PCSrcMux"
Warning (10240): Verilog HDL Always Construct warning at Mux5to1.v(12): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "out[0]" at Mux5to1.v(12)
Info (10041): Inferred latch for "out[1]" at Mux5to1.v(12)
Info (10041): Inferred latch for "out[2]" at Mux5to1.v(12)
Info (10041): Inferred latch for "out[3]" at Mux5to1.v(12)
Info (10041): Inferred latch for "out[4]" at Mux5to1.v(12)
Info (10041): Inferred latch for "out[5]" at Mux5to1.v(12)
Info (10041): Inferred latch for "out[6]" at Mux5to1.v(12)
Info (10041): Inferred latch for "out[7]" at Mux5to1.v(12)
Info (10041): Inferred latch for "out[8]" at Mux5to1.v(12)
Info (10041): Inferred latch for "out[9]" at Mux5to1.v(12)
Info (10041): Inferred latch for "out[10]" at Mux5to1.v(12)
Info (10041): Inferred latch for "out[11]" at Mux5to1.v(12)
Info (10041): Inferred latch for "out[12]" at Mux5to1.v(12)
Info (10041): Inferred latch for "out[13]" at Mux5to1.v(12)
Info (10041): Inferred latch for "out[14]" at Mux5to1.v(12)
Info (10041): Inferred latch for "out[15]" at Mux5to1.v(12)
Info (10041): Inferred latch for "out[16]" at Mux5to1.v(12)
Info (10041): Inferred latch for "out[17]" at Mux5to1.v(12)
Info (10041): Inferred latch for "out[18]" at Mux5to1.v(12)
Info (10041): Inferred latch for "out[19]" at Mux5to1.v(12)
Info (10041): Inferred latch for "out[20]" at Mux5to1.v(12)
Info (10041): Inferred latch for "out[21]" at Mux5to1.v(12)
Info (10041): Inferred latch for "out[22]" at Mux5to1.v(12)
Info (10041): Inferred latch for "out[23]" at Mux5to1.v(12)
Info (10041): Inferred latch for "out[24]" at Mux5to1.v(12)
Info (10041): Inferred latch for "out[25]" at Mux5to1.v(12)
Info (10041): Inferred latch for "out[26]" at Mux5to1.v(12)
Info (10041): Inferred latch for "out[27]" at Mux5to1.v(12)
Info (10041): Inferred latch for "out[28]" at Mux5to1.v(12)
Info (10041): Inferred latch for "out[29]" at Mux5to1.v(12)
Info (10041): Inferred latch for "out[30]" at Mux5to1.v(12)
Info (10041): Inferred latch for "out[31]" at Mux5to1.v(12)
Info: Elaborating entity "ShiftLeft26to28" for hierarchy "CPU:cpu|ShiftLeft26to28:SL26"
Info: Elaborating entity "ShiftLeft2" for hierarchy "CPU:cpu|ShiftLeft2:SL2"
Info: Elaborating entity "StoreSize" for hierarchy "CPU:cpu|StoreSize:SS"
Warning (10270): Verilog HDL Case Statement warning at StoreSize.v(11): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at StoreSize.v(11): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "out[0]" at StoreSize.v(11)
Info (10041): Inferred latch for "out[1]" at StoreSize.v(11)
Info (10041): Inferred latch for "out[2]" at StoreSize.v(11)
Info (10041): Inferred latch for "out[3]" at StoreSize.v(11)
Info (10041): Inferred latch for "out[4]" at StoreSize.v(11)
Info (10041): Inferred latch for "out[5]" at StoreSize.v(11)
Info (10041): Inferred latch for "out[6]" at StoreSize.v(11)
Info (10041): Inferred latch for "out[7]" at StoreSize.v(11)
Info (10041): Inferred latch for "out[8]" at StoreSize.v(11)
Info (10041): Inferred latch for "out[9]" at StoreSize.v(11)
Info (10041): Inferred latch for "out[10]" at StoreSize.v(11)
Info (10041): Inferred latch for "out[11]" at StoreSize.v(11)
Info (10041): Inferred latch for "out[12]" at StoreSize.v(11)
Info (10041): Inferred latch for "out[13]" at StoreSize.v(11)
Info (10041): Inferred latch for "out[14]" at StoreSize.v(11)
Info (10041): Inferred latch for "out[15]" at StoreSize.v(11)
Info (10041): Inferred latch for "out[16]" at StoreSize.v(11)
Info (10041): Inferred latch for "out[17]" at StoreSize.v(11)
Info (10041): Inferred latch for "out[18]" at StoreSize.v(11)
Info (10041): Inferred latch for "out[19]" at StoreSize.v(11)
Info (10041): Inferred latch for "out[20]" at StoreSize.v(11)
Info (10041): Inferred latch for "out[21]" at StoreSize.v(11)
Info (10041): Inferred latch for "out[22]" at StoreSize.v(11)
Info (10041): Inferred latch for "out[23]" at StoreSize.v(11)
Info (10041): Inferred latch for "out[24]" at StoreSize.v(11)
Info (10041): Inferred latch for "out[25]" at StoreSize.v(11)
Info (10041): Inferred latch for "out[26]" at StoreSize.v(11)
Info (10041): Inferred latch for "out[27]" at StoreSize.v(11)
Info (10041): Inferred latch for "out[28]" at StoreSize.v(11)
Info (10041): Inferred latch for "out[29]" at StoreSize.v(11)
Info (10041): Inferred latch for "out[30]" at StoreSize.v(11)
Info (10041): Inferred latch for "out[31]" at StoreSize.v(11)
Info: Elaborating entity "LoadSize" for hierarchy "CPU:cpu|LoadSize:LS"
Warning (10270): Verilog HDL Case Statement warning at LoadSize.v(9): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at LoadSize.v(9): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "out[0]" at LoadSize.v(9)
Info (10041): Inferred latch for "out[1]" at LoadSize.v(9)
Info (10041): Inferred latch for "out[2]" at LoadSize.v(9)
Info (10041): Inferred latch for "out[3]" at LoadSize.v(9)
Info (10041): Inferred latch for "out[4]" at LoadSize.v(9)
Info (10041): Inferred latch for "out[5]" at LoadSize.v(9)
Info (10041): Inferred latch for "out[6]" at LoadSize.v(9)
Info (10041): Inferred latch for "out[7]" at LoadSize.v(9)
Info (10041): Inferred latch for "out[8]" at LoadSize.v(9)
Info (10041): Inferred latch for "out[9]" at LoadSize.v(9)
Info (10041): Inferred latch for "out[10]" at LoadSize.v(9)
Info (10041): Inferred latch for "out[11]" at LoadSize.v(9)
Info (10041): Inferred latch for "out[12]" at LoadSize.v(9)
Info (10041): Inferred latch for "out[13]" at LoadSize.v(9)
Info (10041): Inferred latch for "out[14]" at LoadSize.v(9)
Info (10041): Inferred latch for "out[15]" at LoadSize.v(9)
Info (10041): Inferred latch for "out[16]" at LoadSize.v(9)
Info (10041): Inferred latch for "out[17]" at LoadSize.v(9)
Info (10041): Inferred latch for "out[18]" at LoadSize.v(9)
Info (10041): Inferred latch for "out[19]" at LoadSize.v(9)
Info (10041): Inferred latch for "out[20]" at LoadSize.v(9)
Info (10041): Inferred latch for "out[21]" at LoadSize.v(9)
Info (10041): Inferred latch for "out[22]" at LoadSize.v(9)
Info (10041): Inferred latch for "out[23]" at LoadSize.v(9)
Info (10041): Inferred latch for "out[24]" at LoadSize.v(9)
Info (10041): Inferred latch for "out[25]" at LoadSize.v(9)
Info (10041): Inferred latch for "out[26]" at LoadSize.v(9)
Info (10041): Inferred latch for "out[27]" at LoadSize.v(9)
Info (10041): Inferred latch for "out[28]" at LoadSize.v(9)
Info (10041): Inferred latch for "out[29]" at LoadSize.v(9)
Info (10041): Inferred latch for "out[30]" at LoadSize.v(9)
Info (10041): Inferred latch for "out[31]" at LoadSize.v(9)
Info: Elaborating entity "DIVMULT" for hierarchy "CPU:cpu|DIVMULT:DM"
Info: Elaborating entity "mult" for hierarchy "CPU:cpu|DIVMULT:DM|mult:m"
Warning (10230): Verilog HDL assignment warning at mult.v(95): truncated value with size 32 to match size of target (7)
Info: Elaborating entity "Div" for hierarchy "CPU:cpu|DIVMULT:DM|Div:d"
Warning (10230): Verilog HDL assignment warning at Div.v(104): truncated value with size 32 to match size of target (8)
Info: Elaborating entity "SignExtend1to32" for hierarchy "CPU:cpu|SignExtend1to32:SE1"
Info: Elaborating entity "SignExtend16to32" for hierarchy "CPU:cpu|SignExtend16to32:SE16"
Info: Elaborating entity "ShiftLeft16" for hierarchy "CPU:cpu|ShiftLeft16:comb_115"
Info: Elaborating entity "Mux2to1" for hierarchy "CPU:cpu|Mux2to1:ShiftSrcMux"
Info: Elaborating entity "RegDesloc" for hierarchy "CPU:cpu|RegDesloc:comb_116"
Warning (10492): VHDL Process Statement warning at RegDesloc.vhd(1072): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "uControl" for hierarchy "uControl:uc"
Warning (10230): Verilog HDL assignment warning at uControl.v(400): truncated value with size 32 to match size of target (8)
Warning (10240): Verilog HDL Always Construct warning at uControl.v(150): inferring latch(es) for variable "reset", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "reset" at uControl.v(177)
Warning: 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: Latch CPU:cpu|Mux3to1:ALUSrcAMux|out[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|ALUSrcA[0]
Warning: Latch CPU:cpu|Mux3to1:ALUSrcAMux|out[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|ALUSrcA[0]
Warning: Latch CPU:cpu|Mux3to1:ALUSrcAMux|out[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|ALUSrcA[0]
Warning: Latch CPU:cpu|Mux3to1:ALUSrcAMux|out[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|ALUSrcA[0]
Warning: Latch CPU:cpu|Mux3to1:ALUSrcAMux|out[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|ALUSrcA[0]
Warning: Latch CPU:cpu|Mux3to1:ALUSrcAMux|out[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|ALUSrcA[0]
Warning: Latch CPU:cpu|Mux3to1:ALUSrcAMux|out[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|ALUSrcA[0]
Warning: Latch CPU:cpu|Mux3to1:ALUSrcAMux|out[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|ALUSrcA[0]
Warning: Latch CPU:cpu|Mux3to1:ALUSrcAMux|out[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|ALUSrcA[0]
Warning: Latch CPU:cpu|Mux3to1:ALUSrcAMux|out[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|ALUSrcA[0]
Warning: Latch CPU:cpu|Mux3to1:ALUSrcAMux|out[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|ALUSrcA[0]
Warning: Latch CPU:cpu|Mux3to1:ALUSrcAMux|out[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|ALUSrcA[0]
Warning: Latch CPU:cpu|Mux3to1:ALUSrcAMux|out[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|ALUSrcA[0]
Warning: Latch CPU:cpu|Mux3to1:ALUSrcAMux|out[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|ALUSrcA[0]
Warning: Latch CPU:cpu|Mux3to1:ALUSrcAMux|out[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|ALUSrcA[0]
Warning: Latch CPU:cpu|Mux3to1:ALUSrcAMux|out[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|ALUSrcA[0]
Warning: Latch CPU:cpu|Mux3to1:ALUSrcAMux|out[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|ALUSrcA[0]
Warning: Latch CPU:cpu|Mux3to1:ALUSrcAMux|out[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|ALUSrcA[0]
Warning: Latch CPU:cpu|Mux3to1:ALUSrcAMux|out[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|ALUSrcA[0]
Warning: Latch CPU:cpu|Mux3to1:ALUSrcAMux|out[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|ALUSrcA[0]
Warning: Latch CPU:cpu|Mux3to1:ALUSrcAMux|out[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|ALUSrcA[0]
Warning: Latch CPU:cpu|Mux3to1:ALUSrcAMux|out[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|ALUSrcA[0]
Warning: Latch CPU:cpu|Mux3to1:ALUSrcAMux|out[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|ALUSrcA[0]
Warning: Latch CPU:cpu|Mux3to1:ALUSrcAMux|out[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|ALUSrcA[0]
Warning: Latch CPU:cpu|Mux3to1:ALUSrcAMux|out[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|ALUSrcA[0]
Warning: Latch CPU:cpu|Mux3to1:ALUSrcAMux|out[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|ALUSrcA[0]
Warning: Latch CPU:cpu|Mux3to1:ALUSrcAMux|out[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|ALUSrcA[0]
Warning: Latch CPU:cpu|Mux3to1:ALUSrcAMux|out[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|ALUSrcA[0]
Warning: Latch CPU:cpu|Mux3to1:ALUSrcAMux|out[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|ALUSrcA[0]
Warning: Latch CPU:cpu|Mux3to1:ALUSrcAMux|out[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|ALUSrcA[0]
Warning: Latch CPU:cpu|Mux3to1:ALUSrcAMux|out[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|ALUSrcA[0]
Warning: Latch CPU:cpu|Mux3to1:ALUSrcAMux|out[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|ALUSrcA[0]
Warning: Latch CPU:cpu|Mux5to1:PCSrcMux|out[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|PCSrc[2]
Warning: Latch CPU:cpu|Mux5to1:PCSrcMux|out[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|PCSrc[1]
Warning: Latch CPU:cpu|Mux5to1:PCSrcMux|out[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|PCSrc[1]
Warning: Latch CPU:cpu|Mux5to1:PCSrcMux|out[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|PCSrc[1]
Warning: Latch CPU:cpu|Mux5to1:PCSrcMux|out[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|PCSrc[1]
Warning: Latch CPU:cpu|Mux5to1:PCSrcMux|out[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|PCSrc[1]
Warning: Latch CPU:cpu|Mux5to1:PCSrcMux|out[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|PCSrc[1]
Warning: Latch CPU:cpu|Mux5to1:PCSrcMux|out[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|PCSrc[1]
Warning: Latch CPU:cpu|Mux5to1:PCSrcMux|out[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|PCSrc[0]
Warning: Latch CPU:cpu|Mux5to1:PCSrcMux|out[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|PCSrc[0]
Warning: Latch CPU:cpu|Mux5to1:PCSrcMux|out[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|PCSrc[0]
Warning: Latch CPU:cpu|Mux5to1:PCSrcMux|out[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|PCSrc[0]
Warning: Latch CPU:cpu|Mux5to1:PCSrcMux|out[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|PCSrc[0]
Warning: Latch CPU:cpu|Mux5to1:PCSrcMux|out[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|PCSrc[0]
Warning: Latch CPU:cpu|Mux5to1:PCSrcMux|out[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|PCSrc[0]
Warning: Latch CPU:cpu|Mux5to1:PCSrcMux|out[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|PCSrc[0]
Warning: Latch CPU:cpu|Mux5to1:PCSrcMux|out[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|PCSrc[0]
Warning: Latch CPU:cpu|Mux5to1:PCSrcMux|out[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|PCSrc[0]
Warning: Latch CPU:cpu|Mux5to1:PCSrcMux|out[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|PCSrc[0]
Warning: Latch CPU:cpu|Mux5to1:PCSrcMux|out[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|PCSrc[0]
Warning: Latch CPU:cpu|Mux5to1:PCSrcMux|out[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|PCSrc[0]
Warning: Latch CPU:cpu|Mux5to1:PCSrcMux|out[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|PCSrc[0]
Warning: Latch CPU:cpu|Mux5to1:PCSrcMux|out[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|PCSrc[0]
Warning: Latch CPU:cpu|Mux5to1:PCSrcMux|out[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|PCSrc[0]
Warning: Latch CPU:cpu|Mux5to1:PCSrcMux|out[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|PCSrc[0]
Warning: Latch CPU:cpu|Mux5to1:PCSrcMux|out[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|PCSrc[0]
Warning: Latch CPU:cpu|Mux5to1:PCSrcMux|out[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|PCSrc[0]
Warning: Latch CPU:cpu|Mux5to1:PCSrcMux|out[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|PCSrc[0]
Warning: Latch CPU:cpu|Mux5to1:PCSrcMux|out[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|PCSrc[0]
Warning: Latch CPU:cpu|Mux5to1:PCSrcMux|out[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|PCSrc[0]
Warning: Latch CPU:cpu|Mux5to1:PCSrcMux|out[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|PCSrc[0]
Warning: Latch CPU:cpu|Mux5to1:PCSrcMux|out[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|PCSrc[0]
Warning: Latch CPU:cpu|Mux3to1:ExcptCtrlMux|out[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|ExcptCtrl[0]
Warning: Latch CPU:cpu|StoreSize:SS|out[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|SSCtrl[1]
Warning: Latch CPU:cpu|StoreSize:SS|out[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|SSCtrl[1]
Warning: Latch CPU:cpu|StoreSize:SS|out[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|SSCtrl[1]
Warning: Latch CPU:cpu|StoreSize:SS|out[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|SSCtrl[1]
Warning: Latch CPU:cpu|StoreSize:SS|out[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|SSCtrl[1]
Warning: Latch CPU:cpu|StoreSize:SS|out[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|SSCtrl[1]
Warning: Latch CPU:cpu|StoreSize:SS|out[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|SSCtrl[1]
Warning: Latch CPU:cpu|StoreSize:SS|out[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|SSCtrl[1]
Warning: Latch CPU:cpu|StoreSize:SS|out[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|SSCtrl[1]
Warning: Latch CPU:cpu|StoreSize:SS|out[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|SSCtrl[1]
Warning: Latch CPU:cpu|StoreSize:SS|out[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|SSCtrl[1]
Warning: Latch CPU:cpu|StoreSize:SS|out[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|SSCtrl[1]
Warning: Latch CPU:cpu|StoreSize:SS|out[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|SSCtrl[1]
Warning: Latch CPU:cpu|StoreSize:SS|out[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|SSCtrl[1]
Warning: Latch CPU:cpu|StoreSize:SS|out[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|SSCtrl[1]
Warning: Latch CPU:cpu|StoreSize:SS|out[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|SSCtrl[1]
Warning: Latch CPU:cpu|StoreSize:SS|out[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|SSCtrl[1]
Warning: Latch CPU:cpu|StoreSize:SS|out[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|SSCtrl[1]
Warning: Latch CPU:cpu|StoreSize:SS|out[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|SSCtrl[1]
Warning: Latch CPU:cpu|StoreSize:SS|out[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|SSCtrl[1]
Warning: Latch CPU:cpu|StoreSize:SS|out[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|SSCtrl[1]
Warning: Latch CPU:cpu|StoreSize:SS|out[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|SSCtrl[1]
Warning: Latch CPU:cpu|StoreSize:SS|out[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|SSCtrl[1]
Warning: Latch CPU:cpu|StoreSize:SS|out[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|SSCtrl[1]
Warning: Latch CPU:cpu|Mux9to1:DataSrcMux|out[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|DataSrc[3]
Warning: Latch CPU:cpu|Mux9to1:DataSrcMux|out[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|DataSrc[2]
Warning: Latch CPU:cpu|Mux9to1:DataSrcMux|out[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|DataSrc[2]
Warning: Latch CPU:cpu|Mux9to1:DataSrcMux|out[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|DataSrc[2]
Warning: Latch CPU:cpu|Mux9to1:DataSrcMux|out[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|DataSrc[2]
Warning: Latch CPU:cpu|Mux9to1:DataSrcMux|out[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|DataSrc[2]
Warning: Latch CPU:cpu|Mux9to1:DataSrcMux|out[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|DataSrc[2]
Warning: Latch CPU:cpu|Mux9to1:DataSrcMux|out[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|DataSrc[2]
Warning: Latch CPU:cpu|Mux9to1:DataSrcMux|out[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|DataSrc[1]
Warning: Latch CPU:cpu|Mux9to1:DataSrcMux|out[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|DataSrc[1]
Warning: Latch CPU:cpu|Mux9to1:DataSrcMux|out[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|DataSrc[1]
Warning: Latch CPU:cpu|Mux9to1:DataSrcMux|out[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|DataSrc[1]
Warning: Latch CPU:cpu|Mux9to1:DataSrcMux|out[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|DataSrc[1]
Warning: Latch CPU:cpu|Mux9to1:DataSrcMux|out[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|DataSrc[1]
Warning: Latch CPU:cpu|Mux9to1:DataSrcMux|out[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|DataSrc[1]
Warning: Latch CPU:cpu|Mux9to1:DataSrcMux|out[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|DataSrc[1]
Warning: Latch CPU:cpu|Mux9to1:DataSrcMux|out[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|DataSrc[1]
Warning: Latch CPU:cpu|Mux9to1:DataSrcMux|out[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|DataSrc[1]
Warning: Latch CPU:cpu|Mux9to1:DataSrcMux|out[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|DataSrc[1]
Warning: Latch CPU:cpu|Mux9to1:DataSrcMux|out[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|DataSrc[1]
Warning: Latch CPU:cpu|Mux9to1:DataSrcMux|out[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|DataSrc[1]
Warning: Latch CPU:cpu|Mux9to1:DataSrcMux|out[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|DataSrc[1]
Warning: Latch CPU:cpu|Mux9to1:DataSrcMux|out[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|DataSrc[1]
Warning: Latch CPU:cpu|Mux9to1:DataSrcMux|out[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|DataSrc[1]
Warning: Latch CPU:cpu|Mux9to1:DataSrcMux|out[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|DataSrc[1]
Warning: Latch CPU:cpu|Mux9to1:DataSrcMux|out[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|DataSrc[1]
Warning: Latch CPU:cpu|Mux9to1:DataSrcMux|out[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|DataSrc[1]
Warning: Latch CPU:cpu|Mux9to1:DataSrcMux|out[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|DataSrc[1]
Warning: Latch CPU:cpu|Mux9to1:DataSrcMux|out[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|DataSrc[1]
Warning: Latch CPU:cpu|Mux9to1:DataSrcMux|out[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|DataSrc[1]
Warning: Latch CPU:cpu|Mux9to1:DataSrcMux|out[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|DataSrc[1]
Warning: Latch CPU:cpu|Mux9to1:DataSrcMux|out[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc|DataSrc[1]
Info: Timing-Driven Synthesis is running
Info: 9 registers lost all their fanouts during netlist optimizations. The first 9 are displayed below.
    Info: Register "uControl:uc|currentState~29" lost all its fanouts during netlist optimizations.
    Info: Register "uControl:uc|currentState~30" lost all its fanouts during netlist optimizations.
    Info: Register "uControl:uc|currentState~31" lost all its fanouts during netlist optimizations.
    Info: Register "uControl:uc|currentState~32" lost all its fanouts during netlist optimizations.
    Info: Register "uControl:uc|currentState~33" lost all its fanouts during netlist optimizations.
    Info: Register "CPU:cpu|DIVMULT:DM|Div:d|state~8" lost all its fanouts during netlist optimizations.
    Info: Register "CPU:cpu|DIVMULT:DM|Div:d|state~9" lost all its fanouts during netlist optimizations.
    Info: Register "CPU:cpu|DIVMULT:DM|mult:m|state~8" lost all its fanouts during netlist optimizations.
    Info: Register "CPU:cpu|DIVMULT:DM|mult:m|state~9" lost all its fanouts during netlist optimizations.
Info: Implemented 4255 device resources after synthesis - the final resource count might be different
    Info: Implemented 1 input pins
    Info: Implemented 128 output pins
    Info: Implemented 4094 logic cells
    Info: Implemented 32 RAM segments
Info: Generated suppressed messages file Y:/git/ucHardware/output_files/uc.map.smsg
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 266 warnings
    Info: Peak virtual memory: 298 megabytes
    Info: Processing ended: Sat May 20 09:34:08 2017
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:41


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in Y:/git/ucHardware/output_files/uc.map.smsg.


