{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666662743588 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666662743588 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 24 20:52:23 2022 " "Processing started: Mon Oct 24 20:52:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666662743588 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666662743588 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off zeroto59minutes -c zeroto59minutes " "Command: quartus_map --read_settings_files=on --write_settings_files=off zeroto59minutes -c zeroto59minutes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666662743588 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666662743946 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666662743946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab08/onofftoggle/onofftoggle.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab08/onofftoggle/onofftoggle.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnOffToggle " "Found entity 1: OnOffToggle" {  } { { "../OnOffToggle/OnOffToggle.v" "" { Text "F:/MyCSE2441Labs/LAB08/OnOffToggle/OnOffToggle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666662747790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666662747790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab08/part02/onoffswitch.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab08/part02/onoffswitch.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnOffSwitch " "Found entity 1: OnOffSwitch" {  } { { "../Part02/OnOffSwitch.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part02/OnOffSwitch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666662747790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666662747790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab08/part01/onehzclock.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab08/part01/onehzclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 oneHzclock " "Found entity 1: oneHzclock" {  } { { "../Part01/oneHzclock.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part01/oneHzclock.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666662747800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666662747800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab08/part00/dividexn.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab08/part00/dividexn.v" { { "Info" "ISGN_ENTITY_NAME" "1 divideXN " "Found entity 1: divideXN" {  } { { "../Part00/divideXN.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666662747800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666662747800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab08/binarytonine/binarytonine.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab08/binarytonine/binarytonine.v" { { "Info" "ISGN_ENTITY_NAME" "1 BinaryToNine " "Found entity 1: BinaryToNine" {  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666662747800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666662747800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroto59minutes.v 1 1 " "Found 1 design units, including 1 entities, in source file zeroto59minutes.v" { { "Info" "ISGN_ENTITY_NAME" "1 zeroto59minutes " "Found entity 1: zeroto59minutes" {  } { { "zeroto59minutes.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part04/zeroto59minutes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666662747800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666662747800 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "count oneHzclock.v(14) " "Verilog HDL Implicit Net warning at oneHzclock.v(14): created implicit net for \"count\"" {  } { { "../Part01/oneHzclock.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part01/oneHzclock.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666662747800 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "zeroto59minutes " "Elaborating entity \"zeroto59minutes\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666662747841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnOffSwitch OnOffSwitch:OnOffSwitch_inst " "Elaborating entity \"OnOffSwitch\" for hierarchy \"OnOffSwitch:OnOffSwitch_inst\"" {  } { { "zeroto59minutes.v" "OnOffSwitch_inst" { Text "F:/MyCSE2441Labs/LAB08/Part04/zeroto59minutes.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666662747841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneHzclock OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst " "Elaborating entity \"oneHzclock\" for hierarchy \"OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\"" {  } { { "../Part02/OnOffSwitch.v" "oneHzclock_inst" { Text "F:/MyCSE2441Labs/LAB08/Part02/OnOffSwitch.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666662747841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divideXN OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5 " "Elaborating entity \"divideXN\" for hierarchy \"OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\"" {  } { { "../Part01/oneHzclock.v" "div5" { Text "F:/MyCSE2441Labs/LAB08/Part01/oneHzclock.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666662747841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divideXN OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10 " "Elaborating entity \"divideXN\" for hierarchy \"OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\"" {  } { { "../Part01/oneHzclock.v" "div10" { Text "F:/MyCSE2441Labs/LAB08/Part01/oneHzclock.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666662747841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divideXN OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L " "Elaborating entity \"divideXN\" for hierarchy \"OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\"" {  } { { "../Part01/oneHzclock.v" "div1000L" { Text "F:/MyCSE2441Labs/LAB08/Part01/oneHzclock.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666662747841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnOffToggle OnOffSwitch:OnOffSwitch_inst\|OnOffToggle:OnOffToggle_inst " "Elaborating entity \"OnOffToggle\" for hierarchy \"OnOffSwitch:OnOffSwitch_inst\|OnOffToggle:OnOffToggle_inst\"" {  } { { "../Part02/OnOffSwitch.v" "OnOffToggle_inst" { Text "F:/MyCSE2441Labs/LAB08/Part02/OnOffSwitch.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666662747851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divideXN divideXN:divideXN_inst1 " "Elaborating entity \"divideXN\" for hierarchy \"divideXN:divideXN_inst1\"" {  } { { "zeroto59minutes.v" "divideXN_inst1" { Text "F:/MyCSE2441Labs/LAB08/Part04/zeroto59minutes.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666662747851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divideXN divideXN:divideXN_inst2 " "Elaborating entity \"divideXN\" for hierarchy \"divideXN:divideXN_inst2\"" {  } { { "zeroto59minutes.v" "divideXN_inst2" { Text "F:/MyCSE2441Labs/LAB08/Part04/zeroto59minutes.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666662747851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinaryToNine BinaryToNine:BinaryToNine_inst1 " "Elaborating entity \"BinaryToNine\" for hierarchy \"BinaryToNine:BinaryToNine_inst1\"" {  } { { "zeroto59minutes.v" "BinaryToNine_inst1" { Text "F:/MyCSE2441Labs/LAB08/Part04/zeroto59minutes.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666662747851 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "BinaryToNine.v(7) " "Verilog HDL Case Statement warning at BinaryToNine.v(7): incomplete case statement has no default case item" {  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1666662747851 "|zeroto59minutes|BinaryToNine:BinaryToNine_inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a BinaryToNine.v(6) " "Verilog HDL Always Construct warning at BinaryToNine.v(6): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666662747851 "|zeroto59minutes|BinaryToNine:BinaryToNine_inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b BinaryToNine.v(6) " "Verilog HDL Always Construct warning at BinaryToNine.v(6): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666662747851 "|zeroto59minutes|BinaryToNine:BinaryToNine_inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c BinaryToNine.v(6) " "Verilog HDL Always Construct warning at BinaryToNine.v(6): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666662747851 "|zeroto59minutes|BinaryToNine:BinaryToNine_inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d BinaryToNine.v(6) " "Verilog HDL Always Construct warning at BinaryToNine.v(6): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666662747851 "|zeroto59minutes|BinaryToNine:BinaryToNine_inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "e BinaryToNine.v(6) " "Verilog HDL Always Construct warning at BinaryToNine.v(6): inferring latch(es) for variable \"e\", which holds its previous value in one or more paths through the always construct" {  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666662747851 "|zeroto59minutes|BinaryToNine:BinaryToNine_inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f BinaryToNine.v(6) " "Verilog HDL Always Construct warning at BinaryToNine.v(6): inferring latch(es) for variable \"f\", which holds its previous value in one or more paths through the always construct" {  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666662747851 "|zeroto59minutes|BinaryToNine:BinaryToNine_inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g BinaryToNine.v(6) " "Verilog HDL Always Construct warning at BinaryToNine.v(6): inferring latch(es) for variable \"g\", which holds its previous value in one or more paths through the always construct" {  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666662747851 "|zeroto59minutes|BinaryToNine:BinaryToNine_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g BinaryToNine.v(6) " "Inferred latch for \"g\" at BinaryToNine.v(6)" {  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666662747851 "|zeroto59minutes|BinaryToNine:BinaryToNine_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f BinaryToNine.v(6) " "Inferred latch for \"f\" at BinaryToNine.v(6)" {  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666662747851 "|zeroto59minutes|BinaryToNine:BinaryToNine_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e BinaryToNine.v(6) " "Inferred latch for \"e\" at BinaryToNine.v(6)" {  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666662747851 "|zeroto59minutes|BinaryToNine:BinaryToNine_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d BinaryToNine.v(6) " "Inferred latch for \"d\" at BinaryToNine.v(6)" {  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666662747871 "|zeroto59minutes|BinaryToNine:BinaryToNine_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c BinaryToNine.v(6) " "Inferred latch for \"c\" at BinaryToNine.v(6)" {  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666662747871 "|zeroto59minutes|BinaryToNine:BinaryToNine_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b BinaryToNine.v(6) " "Inferred latch for \"b\" at BinaryToNine.v(6)" {  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666662747871 "|zeroto59minutes|BinaryToNine:BinaryToNine_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a BinaryToNine.v(6) " "Inferred latch for \"a\" at BinaryToNine.v(6)" {  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666662747871 "|zeroto59minutes|BinaryToNine:BinaryToNine_inst1"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BinaryToNine:BinaryToNine_inst4\|g " "LATCH primitive \"BinaryToNine:BinaryToNine_inst4\|g\" is permanently enabled" {  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1666662748217 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BinaryToNine:BinaryToNine_inst3\|g " "LATCH primitive \"BinaryToNine:BinaryToNine_inst3\|g\" is permanently enabled" {  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1666662748217 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1666662748460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BinaryToNine:BinaryToNine_inst1\|a " "Latch BinaryToNine:BinaryToNine_inst1\|a has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divideXN:divideXN_inst1\|COUNT\[1\] " "Ports D and ENA on the latch are fed by the same signal divideXN:divideXN_inst1\|COUNT\[1\]" {  } { { "../Part00/divideXN.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666662748508 ""}  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666662748508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BinaryToNine:BinaryToNine_inst1\|b " "Latch BinaryToNine:BinaryToNine_inst1\|b has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divideXN:divideXN_inst1\|COUNT\[1\] " "Ports D and ENA on the latch are fed by the same signal divideXN:divideXN_inst1\|COUNT\[1\]" {  } { { "../Part00/divideXN.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666662748508 ""}  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666662748508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BinaryToNine:BinaryToNine_inst1\|c " "Latch BinaryToNine:BinaryToNine_inst1\|c has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divideXN:divideXN_inst1\|COUNT\[3\] " "Ports D and ENA on the latch are fed by the same signal divideXN:divideXN_inst1\|COUNT\[3\]" {  } { { "../Part00/divideXN.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666662748508 ""}  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666662748508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BinaryToNine:BinaryToNine_inst1\|d " "Latch BinaryToNine:BinaryToNine_inst1\|d has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divideXN:divideXN_inst1\|COUNT\[1\] " "Ports D and ENA on the latch are fed by the same signal divideXN:divideXN_inst1\|COUNT\[1\]" {  } { { "../Part00/divideXN.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666662748508 ""}  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666662748508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BinaryToNine:BinaryToNine_inst1\|e " "Latch BinaryToNine:BinaryToNine_inst1\|e has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divideXN:divideXN_inst1\|COUNT\[1\] " "Ports D and ENA on the latch are fed by the same signal divideXN:divideXN_inst1\|COUNT\[1\]" {  } { { "../Part00/divideXN.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666662748511 ""}  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666662748511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BinaryToNine:BinaryToNine_inst1\|f " "Latch BinaryToNine:BinaryToNine_inst1\|f has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divideXN:divideXN_inst1\|COUNT\[1\] " "Ports D and ENA on the latch are fed by the same signal divideXN:divideXN_inst1\|COUNT\[1\]" {  } { { "../Part00/divideXN.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666662748511 ""}  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666662748511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BinaryToNine:BinaryToNine_inst1\|g " "Latch BinaryToNine:BinaryToNine_inst1\|g has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divideXN:divideXN_inst1\|COUNT\[1\] " "Ports D and ENA on the latch are fed by the same signal divideXN:divideXN_inst1\|COUNT\[1\]" {  } { { "../Part00/divideXN.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666662748511 ""}  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666662748511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BinaryToNine:BinaryToNine_inst2\|a " "Latch BinaryToNine:BinaryToNine_inst2\|a has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divideXN:divideXN_inst2\|COUNT\[1\] " "Ports D and ENA on the latch are fed by the same signal divideXN:divideXN_inst2\|COUNT\[1\]" {  } { { "../Part00/divideXN.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666662748511 ""}  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666662748511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BinaryToNine:BinaryToNine_inst2\|b " "Latch BinaryToNine:BinaryToNine_inst2\|b has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divideXN:divideXN_inst2\|COUNT\[1\] " "Ports D and ENA on the latch are fed by the same signal divideXN:divideXN_inst2\|COUNT\[1\]" {  } { { "../Part00/divideXN.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666662748511 ""}  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666662748511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BinaryToNine:BinaryToNine_inst2\|c " "Latch BinaryToNine:BinaryToNine_inst2\|c has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divideXN:divideXN_inst2\|COUNT\[3\] " "Ports D and ENA on the latch are fed by the same signal divideXN:divideXN_inst2\|COUNT\[3\]" {  } { { "../Part00/divideXN.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666662748511 ""}  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666662748511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BinaryToNine:BinaryToNine_inst2\|d " "Latch BinaryToNine:BinaryToNine_inst2\|d has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divideXN:divideXN_inst2\|COUNT\[1\] " "Ports D and ENA on the latch are fed by the same signal divideXN:divideXN_inst2\|COUNT\[1\]" {  } { { "../Part00/divideXN.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666662748511 ""}  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666662748511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BinaryToNine:BinaryToNine_inst2\|e " "Latch BinaryToNine:BinaryToNine_inst2\|e has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divideXN:divideXN_inst2\|COUNT\[1\] " "Ports D and ENA on the latch are fed by the same signal divideXN:divideXN_inst2\|COUNT\[1\]" {  } { { "../Part00/divideXN.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666662748511 ""}  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666662748511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BinaryToNine:BinaryToNine_inst2\|f " "Latch BinaryToNine:BinaryToNine_inst2\|f has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divideXN:divideXN_inst2\|COUNT\[1\] " "Ports D and ENA on the latch are fed by the same signal divideXN:divideXN_inst2\|COUNT\[1\]" {  } { { "../Part00/divideXN.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666662748511 ""}  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666662748511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BinaryToNine:BinaryToNine_inst2\|g " "Latch BinaryToNine:BinaryToNine_inst2\|g has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divideXN:divideXN_inst2\|COUNT\[1\] " "Ports D and ENA on the latch are fed by the same signal divideXN:divideXN_inst2\|COUNT\[1\]" {  } { { "../Part00/divideXN.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666662748511 ""}  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666662748511 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[0\] GND " "Pin \"hex2\[0\]\" is stuck at GND" {  } { { "zeroto59minutes.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part04/zeroto59minutes.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666662748519 "|zeroto59minutes|hex2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[1\] GND " "Pin \"hex2\[1\]\" is stuck at GND" {  } { { "zeroto59minutes.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part04/zeroto59minutes.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666662748519 "|zeroto59minutes|hex2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[2\] GND " "Pin \"hex2\[2\]\" is stuck at GND" {  } { { "zeroto59minutes.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part04/zeroto59minutes.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666662748519 "|zeroto59minutes|hex2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[3\] GND " "Pin \"hex2\[3\]\" is stuck at GND" {  } { { "zeroto59minutes.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part04/zeroto59minutes.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666662748519 "|zeroto59minutes|hex2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[4\] GND " "Pin \"hex2\[4\]\" is stuck at GND" {  } { { "zeroto59minutes.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part04/zeroto59minutes.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666662748519 "|zeroto59minutes|hex2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[5\] GND " "Pin \"hex2\[5\]\" is stuck at GND" {  } { { "zeroto59minutes.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part04/zeroto59minutes.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666662748519 "|zeroto59minutes|hex2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[6\] VCC " "Pin \"hex2\[6\]\" is stuck at VCC" {  } { { "zeroto59minutes.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part04/zeroto59minutes.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666662748519 "|zeroto59minutes|hex2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[0\] GND " "Pin \"hex3\[0\]\" is stuck at GND" {  } { { "zeroto59minutes.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part04/zeroto59minutes.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666662748519 "|zeroto59minutes|hex3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[1\] GND " "Pin \"hex3\[1\]\" is stuck at GND" {  } { { "zeroto59minutes.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part04/zeroto59minutes.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666662748519 "|zeroto59minutes|hex3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[2\] GND " "Pin \"hex3\[2\]\" is stuck at GND" {  } { { "zeroto59minutes.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part04/zeroto59minutes.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666662748519 "|zeroto59minutes|hex3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[3\] GND " "Pin \"hex3\[3\]\" is stuck at GND" {  } { { "zeroto59minutes.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part04/zeroto59minutes.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666662748519 "|zeroto59minutes|hex3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[4\] GND " "Pin \"hex3\[4\]\" is stuck at GND" {  } { { "zeroto59minutes.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part04/zeroto59minutes.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666662748519 "|zeroto59minutes|hex3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[5\] GND " "Pin \"hex3\[5\]\" is stuck at GND" {  } { { "zeroto59minutes.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part04/zeroto59minutes.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666662748519 "|zeroto59minutes|hex3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[6\] VCC " "Pin \"hex3\[6\]\" is stuck at VCC" {  } { { "zeroto59minutes.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part04/zeroto59minutes.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666662748519 "|zeroto59minutes|hex3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1666662748519 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666662748561 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666662751158 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666662751158 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "112 " "Implemented 112 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666662751472 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666662751472 ""} { "Info" "ICUT_CUT_TM_LCELLS" "81 " "Implemented 81 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666662751472 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666662751472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666662751656 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 24 20:52:31 2022 " "Processing ended: Mon Oct 24 20:52:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666662751656 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666662751656 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666662751656 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666662751656 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1666662752679 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666662752691 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 24 20:52:32 2022 " "Processing started: Mon Oct 24 20:52:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666662752691 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1666662752691 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off zeroto59minutes -c zeroto59minutes " "Command: quartus_fit --read_settings_files=off --write_settings_files=off zeroto59minutes -c zeroto59minutes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1666662752691 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1666662752730 ""}
{ "Info" "0" "" "Project  = zeroto59minutes" {  } {  } 0 0 "Project  = zeroto59minutes" 0 0 "Fitter" 0 0 1666662752730 ""}
{ "Info" "0" "" "Revision = zeroto59minutes" {  } {  } 0 0 "Revision = zeroto59minutes" 0 0 "Fitter" 0 0 1666662752730 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1666662752850 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1666662752850 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "zeroto59minutes 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"zeroto59minutes\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1666662752860 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666662752881 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666662752881 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1666662753040 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1666662753040 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666662753076 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666662753076 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666662753076 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666662753076 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666662753076 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666662753076 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666662753076 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666662753076 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666662753076 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666662753076 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666662753076 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666662753076 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666662753076 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1666662753076 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "F:/MyCSE2441Labs/LAB08/Part04/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666662753086 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "F:/MyCSE2441Labs/LAB08/Part04/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666662753086 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "F:/MyCSE2441Labs/LAB08/Part04/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666662753086 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "F:/MyCSE2441Labs/LAB08/Part04/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666662753086 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "F:/MyCSE2441Labs/LAB08/Part04/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666662753086 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "F:/MyCSE2441Labs/LAB08/Part04/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666662753086 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "F:/MyCSE2441Labs/LAB08/Part04/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666662753086 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "F:/MyCSE2441Labs/LAB08/Part04/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666662753086 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1666662753086 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1666662753090 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1666662753090 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1666662753090 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1666662753090 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1666662753090 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "The Timing Analyzer is analyzing 14 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1666662753453 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "zeroto59minutes.sdc " "Synopsys Design Constraints File file not found: 'zeroto59minutes.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1666662753453 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1666662753453 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1666662753453 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1666662753453 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1666662753453 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_sig~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clock_sig~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666662753463 ""}  } { { "zeroto59minutes.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part04/zeroto59minutes.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "F:/MyCSE2441Labs/LAB08/Part04/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666662753463 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT  " "Automatically promoted node OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666662753463 ""}  } { { "../Part00/divideXN.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "F:/MyCSE2441Labs/LAB08/Part04/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666662753463 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT  " "Automatically promoted node OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666662753463 ""}  } { { "../Part00/divideXN.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "F:/MyCSE2441Labs/LAB08/Part04/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666662753463 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BinaryToNine:BinaryToNine_inst1\|WideOr0~0  " "Automatically promoted node BinaryToNine:BinaryToNine_inst1\|WideOr0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666662753463 ""}  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "F:/MyCSE2441Labs/LAB08/Part04/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666662753463 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BinaryToNine:BinaryToNine_inst2\|WideOr0~0  " "Automatically promoted node BinaryToNine:BinaryToNine_inst2\|WideOr0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666662753463 ""}  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "F:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "F:/MyCSE2441Labs/LAB08/Part04/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666662753463 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT  " "Automatically promoted node OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666662753463 ""}  } { { "../Part00/divideXN.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "F:/MyCSE2441Labs/LAB08/Part04/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666662753463 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OnOffSwitch:OnOffSwitch_inst\|OnOffToggle:OnOffToggle_inst\|Mult0  " "Automatically promoted node OnOffSwitch:OnOffSwitch_inst\|OnOffToggle:OnOffToggle_inst\|Mult0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666662753463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divideXN:divideXN_inst1\|COUNT\[2\] " "Destination node divideXN:divideXN_inst1\|COUNT\[2\]" {  } { { "../Part00/divideXN.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "F:/MyCSE2441Labs/LAB08/Part04/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666662753463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divideXN:divideXN_inst1\|COUNT\[3\] " "Destination node divideXN:divideXN_inst1\|COUNT\[3\]" {  } { { "../Part00/divideXN.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "F:/MyCSE2441Labs/LAB08/Part04/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666662753463 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1666662753463 ""}  } { { "../OnOffToggle/OnOffToggle.v" "" { Text "F:/MyCSE2441Labs/LAB08/OnOffToggle/OnOffToggle.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "F:/MyCSE2441Labs/LAB08/Part04/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666662753463 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divideXN:divideXN_inst1\|OUT  " "Automatically promoted node divideXN:divideXN_inst1\|OUT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666662753463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divideXN:divideXN_inst2\|COUNT\[2\] " "Destination node divideXN:divideXN_inst2\|COUNT\[2\]" {  } { { "../Part00/divideXN.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "F:/MyCSE2441Labs/LAB08/Part04/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666662753463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divideXN:divideXN_inst2\|COUNT\[3\] " "Destination node divideXN:divideXN_inst2\|COUNT\[3\]" {  } { { "../Part00/divideXN.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "F:/MyCSE2441Labs/LAB08/Part04/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666662753463 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1666662753463 ""}  } { { "../Part00/divideXN.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "F:/MyCSE2441Labs/LAB08/Part04/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666662753463 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1666662755756 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1666662755756 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1666662755756 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1666662755756 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1666662755756 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1666662755756 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1666662755756 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1666662755756 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1666662755756 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1666662755756 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1666662755756 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666662755797 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1666662755827 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1666662756538 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666662756568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1666662756589 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1666662757471 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666662757471 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1666662757814 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X56_Y44 X66_Y54 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54" {  } { { "loc" "" { Generic "F:/MyCSE2441Labs/LAB08/Part04/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54"} { { 12 { 0 ""} 56 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1666662758460 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1666662758460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1666662758804 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1666662758804 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666662758814 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1666662759075 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1666662759075 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1666662759218 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1666662759228 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1666662759425 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666662759704 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/MyCSE2441Labs/LAB08/Part04/output_files/zeroto59minutes.fit.smsg " "Generated suppressed messages file F:/MyCSE2441Labs/LAB08/Part04/output_files/zeroto59minutes.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1666662759978 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6215 " "Peak virtual memory: 6215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666662761703 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 24 20:52:41 2022 " "Processing ended: Mon Oct 24 20:52:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666662761703 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666662761703 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666662761703 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1666662761703 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1666662762634 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666662762634 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 24 20:52:42 2022 " "Processing started: Mon Oct 24 20:52:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666662762634 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1666662762634 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off zeroto59minutes -c zeroto59minutes " "Command: quartus_asm --read_settings_files=off --write_settings_files=off zeroto59minutes -c zeroto59minutes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1666662762634 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1666662762865 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1666662763767 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1666662763854 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666662766998 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 24 20:52:46 2022 " "Processing ended: Mon Oct 24 20:52:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666662766998 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666662766998 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666662766998 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1666662766998 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1666662767717 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1666662768020 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666662768020 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 24 20:52:47 2022 " "Processing started: Mon Oct 24 20:52:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666662768020 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1666662768020 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta zeroto59minutes -c zeroto59minutes " "Command: quartus_sta zeroto59minutes -c zeroto59minutes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1666662768020 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1666662768058 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1666662768224 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1666662768224 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666662768244 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666662768244 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "The Timing Analyzer is analyzing 14 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1666662768373 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "zeroto59minutes.sdc " "Synopsys Design Constraints File file not found: 'zeroto59minutes.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1666662768539 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1666662768539 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT " "create_clock -period 1.000 -name OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666662768539 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT " "create_clock -period 1.000 -name OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666662768539 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT " "create_clock -period 1.000 -name OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666662768539 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_sig clock_sig " "create_clock -period 1.000 -name clock_sig clock_sig" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666662768539 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT " "create_clock -period 1.000 -name OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666662768539 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name OnOff_sig OnOff_sig " "create_clock -period 1.000 -name OnOff_sig OnOff_sig" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666662768539 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divideXN:divideXN_inst1\|OUT divideXN:divideXN_inst1\|OUT " "create_clock -period 1.000 -name divideXN:divideXN_inst1\|OUT divideXN:divideXN_inst1\|OUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666662768539 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divideXN:divideXN_inst1\|COUNT\[1\] divideXN:divideXN_inst1\|COUNT\[1\] " "create_clock -period 1.000 -name divideXN:divideXN_inst1\|COUNT\[1\] divideXN:divideXN_inst1\|COUNT\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666662768539 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divideXN:divideXN_inst2\|COUNT\[1\] divideXN:divideXN_inst2\|COUNT\[1\] " "create_clock -period 1.000 -name divideXN:divideXN_inst2\|COUNT\[1\] divideXN:divideXN_inst2\|COUNT\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666662768539 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666662768539 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1666662768549 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666662768553 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1666662768553 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1666662768620 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1666662768659 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1666662768659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.121 " "Worst-case setup slack is -3.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662768702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662768702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.121             -18.347 divideXN:divideXN_inst2\|COUNT\[1\]  " "   -3.121             -18.347 divideXN:divideXN_inst2\|COUNT\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662768702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.001             -20.286 divideXN:divideXN_inst1\|COUNT\[1\]  " "   -3.001             -20.286 divideXN:divideXN_inst1\|COUNT\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662768702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.617              -6.903 divideXN:divideXN_inst1\|OUT  " "   -2.617              -6.903 divideXN:divideXN_inst1\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662768702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.678              -6.193 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT  " "   -1.678              -6.193 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662768702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.555             -16.896 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT  " "   -1.555             -16.896 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662768702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.475             -16.001 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT  " "   -1.475             -16.001 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662768702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.327              -0.821 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT  " "   -0.327              -0.821 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662768702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.212              -0.516 clock_sig  " "   -0.212              -0.516 clock_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662768702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 OnOff_sig  " "    0.298               0.000 OnOff_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662768702 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666662768702 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.121 " "Worst-case hold slack is 0.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662768746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662768746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.121               0.000 divideXN:divideXN_inst2\|COUNT\[1\]  " "    0.121               0.000 divideXN:divideXN_inst2\|COUNT\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662768746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 clock_sig  " "    0.340               0.000 clock_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662768746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT  " "    0.342               0.000 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662768746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 divideXN:divideXN_inst1\|OUT  " "    0.364               0.000 divideXN:divideXN_inst1\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662768746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT  " "    0.378               0.000 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662768746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 OnOff_sig  " "    0.393               0.000 OnOff_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662768746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT  " "    0.426               0.000 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662768746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT  " "    0.434               0.000 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662768746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.362               0.000 divideXN:divideXN_inst1\|COUNT\[1\]  " "    1.362               0.000 divideXN:divideXN_inst1\|COUNT\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662768746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666662768746 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666662768787 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666662768827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662768870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662768870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.612 clock_sig  " "   -3.000              -8.612 clock_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662768870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 OnOff_sig  " "   -3.000              -4.403 OnOff_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662768870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT  " "   -1.403             -15.433 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662768870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT  " "   -1.403             -15.433 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662768870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT  " "   -1.403              -7.015 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662768870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT  " "   -1.403              -7.015 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662768870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 divideXN:divideXN_inst1\|OUT  " "   -1.403              -5.612 divideXN:divideXN_inst1\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662768870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 divideXN:divideXN_inst2\|COUNT\[1\]  " "    0.444               0.000 divideXN:divideXN_inst2\|COUNT\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662768870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.458               0.000 divideXN:divideXN_inst1\|COUNT\[1\]  " "    0.458               0.000 divideXN:divideXN_inst1\|COUNT\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662768870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666662768870 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1666662768928 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1666662768938 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1666662769160 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666662769399 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1666662769440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.946 " "Worst-case setup slack is -2.946" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662769478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662769478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.946             -17.097 divideXN:divideXN_inst2\|COUNT\[1\]  " "   -2.946             -17.097 divideXN:divideXN_inst2\|COUNT\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662769478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.801             -18.801 divideXN:divideXN_inst1\|COUNT\[1\]  " "   -2.801             -18.801 divideXN:divideXN_inst1\|COUNT\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662769478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.359              -6.063 divideXN:divideXN_inst1\|OUT  " "   -2.359              -6.063 divideXN:divideXN_inst1\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662769478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.491              -5.197 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT  " "   -1.491              -5.197 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662769478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.347             -14.599 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT  " "   -1.347             -14.599 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662769478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.283             -13.890 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT  " "   -1.283             -13.890 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662769478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.205              -0.401 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT  " "   -0.205              -0.401 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662769478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.105              -0.201 clock_sig  " "   -0.105              -0.201 clock_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662769478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 OnOff_sig  " "    0.361               0.000 OnOff_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662769478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666662769478 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.156 " "Worst-case hold slack is 0.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662769527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662769527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 divideXN:divideXN_inst2\|COUNT\[1\]  " "    0.156               0.000 divideXN:divideXN_inst2\|COUNT\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662769527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT  " "    0.305               0.000 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662769527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 clock_sig  " "    0.305               0.000 clock_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662769527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT  " "    0.327               0.000 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662769527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 divideXN:divideXN_inst1\|OUT  " "    0.328               0.000 divideXN:divideXN_inst1\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662769527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 OnOff_sig  " "    0.354               0.000 OnOff_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662769527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT  " "    0.389               0.000 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662769527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT  " "    0.398               0.000 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662769527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.350               0.000 divideXN:divideXN_inst1\|COUNT\[1\]  " "    1.350               0.000 divideXN:divideXN_inst1\|COUNT\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662769527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666662769527 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666662769567 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666662769611 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662769650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662769650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.612 clock_sig  " "   -3.000              -8.612 clock_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662769650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 OnOff_sig  " "   -3.000              -4.403 OnOff_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662769650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT  " "   -1.403             -15.433 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662769650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT  " "   -1.403             -15.433 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662769650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT  " "   -1.403              -7.015 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662769650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT  " "   -1.403              -7.015 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662769650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 divideXN:divideXN_inst1\|OUT  " "   -1.403              -5.612 divideXN:divideXN_inst1\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662769650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 divideXN:divideXN_inst1\|COUNT\[1\]  " "    0.426               0.000 divideXN:divideXN_inst1\|COUNT\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662769650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 divideXN:divideXN_inst2\|COUNT\[1\]  " "    0.447               0.000 divideXN:divideXN_inst2\|COUNT\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662769650 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666662769650 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1666662769713 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666662769931 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1666662769931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.111 " "Worst-case setup slack is -1.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662769964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662769964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.111              -6.136 divideXN:divideXN_inst2\|COUNT\[1\]  " "   -1.111              -6.136 divideXN:divideXN_inst2\|COUNT\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662769964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.910              -6.065 divideXN:divideXN_inst1\|COUNT\[1\]  " "   -0.910              -6.065 divideXN:divideXN_inst1\|COUNT\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662769964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.673              -1.794 divideXN:divideXN_inst1\|OUT  " "   -0.673              -1.794 divideXN:divideXN_inst1\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662769964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.241              -0.474 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT  " "   -0.241              -0.474 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662769964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.063              -0.630 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT  " "   -0.063              -0.630 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662769964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.029              -0.290 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT  " "   -0.029              -0.290 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662769964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT  " "    0.416               0.000 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662769964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.475               0.000 clock_sig  " "    0.475               0.000 clock_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662769964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.693               0.000 OnOff_sig  " "    0.693               0.000 OnOff_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662769964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666662769964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.082 " "Worst-case hold slack is 0.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662770016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662770016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.082               0.000 divideXN:divideXN_inst2\|COUNT\[1\]  " "    0.082               0.000 divideXN:divideXN_inst2\|COUNT\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662770016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 clock_sig  " "    0.146               0.000 clock_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662770016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT  " "    0.147               0.000 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662770016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 divideXN:divideXN_inst1\|OUT  " "    0.156               0.000 divideXN:divideXN_inst1\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662770016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT  " "    0.166               0.000 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662770016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT  " "    0.169               0.000 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662770016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 OnOff_sig  " "    0.169               0.000 OnOff_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662770016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT  " "    0.174               0.000 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662770016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 divideXN:divideXN_inst1\|COUNT\[1\]  " "    0.366               0.000 divideXN:divideXN_inst1\|COUNT\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662770016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666662770016 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666662770047 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666662770082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662770132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662770132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.220 clock_sig  " "   -3.000              -7.220 clock_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662770132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.099 OnOff_sig  " "   -3.000              -4.099 OnOff_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662770132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT  " "   -1.000             -11.000 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662770132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT  " "   -1.000             -11.000 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662770132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT  " "   -1.000              -5.000 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662770132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT  " "   -1.000              -5.000 OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662770132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 divideXN:divideXN_inst1\|OUT  " "   -1.000              -4.000 divideXN:divideXN_inst1\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662770132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351               0.000 divideXN:divideXN_inst2\|COUNT\[1\]  " "    0.351               0.000 divideXN:divideXN_inst2\|COUNT\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662770132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 divideXN:divideXN_inst1\|COUNT\[1\]  " "    0.371               0.000 divideXN:divideXN_inst1\|COUNT\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666662770132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666662770132 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1666662771220 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1666662771220 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4922 " "Peak virtual memory: 4922 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666662771737 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 24 20:52:51 2022 " "Processing ended: Mon Oct 24 20:52:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666662771737 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666662771737 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666662771737 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1666662771737 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 68 s " "Quartus Prime Full Compilation was successful. 0 errors, 68 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1666662772638 ""}
