<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/x86/utility.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_c21774f8bc9f0de15163573e5f5fa2b5.html">x86</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">utility.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="x86_2utility_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2007 The Hewlett-Packard Development Company</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * Authors: Gabe Black</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifndef __ARCH_X86_UTILITY_HH__</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define __ARCH_X86_UTILITY_HH__</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2static__inst_8hh.html">cpu/static_inst.hh</a>&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="full__system_8hh.html">sim/full_system.hh</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceX86ISA.html">X86ISA</a></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;{</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    <span class="keyword">inline</span> <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a34db5b34654d49b312f2f744f3453346">   51</a></span>&#160;    <a class="code" href="namespaceX86ISA.html#a34db5b34654d49b312f2f744f3453346">buildRetPC</a>(<span class="keyword">const</span> <a class="code" href="classX86ISA_1_1PCState.html">PCState</a> &amp;curPC, <span class="keyword">const</span> <a class="code" href="classX86ISA_1_1PCState.html">PCState</a> &amp;callPC)</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    {</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        <a class="code" href="classX86ISA_1_1PCState.html">PCState</a> retPC = callPC;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        retPC.<a class="code" href="classX86ISA_1_1PCState.html#a862bcc8e74d74d02e7c1dd56563ad8b1">uEnd</a>();</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        <span class="keywordflow">return</span> retPC;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    }</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    uint64_t</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <a class="code" href="namespaceX86ISA.html#adc0a585bf250bb63a6a52fbc22fab647">getArgument</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keywordtype">int</span> &amp;number, uint16_t size, <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#a34f1e0260a3bfa397bda36736e2caa41">fp</a>);</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a59cc15503fa0b85477b179e132bb6a5a">   62</a></span>&#160;    <a class="code" href="namespaceX86ISA.html#a59cc15503fa0b85477b179e132bb6a5a">inUserMode</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    {</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>) {</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;            HandyM5Reg m5reg = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fad6141d7f66aebbf57512e049867e41b4">MISCREG_M5_REG</a>);</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;            <span class="keywordflow">return</span> m5reg.cpl == 3;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        }</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    }</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <span class="keyword">template</span> &lt;<span class="keyword">class</span> TC&gt;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="namespaceX86ISA.html#a5142c90ef72741e5d7ebe36912eb5385">zeroRegisters</a>(TC *tc);</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="namespaceX86ISA.html#af7807c3907aacf1f0a769da352171f11">initCPU</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keywordtype">int</span> cpuId);</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="namespaceX86ISA.html#aef160f7420c20954fafdeeef1ed81497">startupCPU</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keywordtype">int</span> cpuId);</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="namespaceX86ISA.html#ac00916d260dbc19c59cba5d8593c873b">copyRegs</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *src, <a class="code" href="classThreadContext.html">ThreadContext</a> *dest);</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="namespaceX86ISA.html#accdbd1f787cef742b0893ddc94cb1662">copyMiscRegs</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *src, <a class="code" href="classThreadContext.html">ThreadContext</a> *dest);</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="namespaceX86ISA.html#a56dd20e35edbf92075ae300faa40620a">skipFunction</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc);</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <span class="keyword">inline</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#ae2fa86145dfd7041a7c1387cd639377c">   90</a></span>&#160;    <a class="code" href="namespaceX86ISA.html#ae2fa86145dfd7041a7c1387cd639377c">advancePC</a>(<a class="code" href="classX86ISA_1_1PCState.html">PCState</a> &amp;<a class="code" href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">pc</a>, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst)</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    {</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        inst-&gt;<a class="code" href="classStaticInst.html#ad9b6b1d5baf970022cc111373e22923d">advancePC</a>(pc);</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    }</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <span class="keyword">inline</span> uint64_t</div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a8515a02a584a55f928e9bd214b441632">   96</a></span>&#160;    <a class="code" href="namespaceX86ISA.html#a8515a02a584a55f928e9bd214b441632">getExecutingAsid</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    {</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    }</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    uint64_t <a class="code" href="namespaceX86ISA.html#abc3c39610e2a90f27e9248072c1dab90">getRFlags</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc);</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="namespaceX86ISA.html#a8e6c7caa7d14ba13d978bc181d93eca7">setRFlags</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, uint64_t <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>);</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#adaa2c2b77aafbc287d8624f8775f9fee">  134</a></span>&#160;    <span class="keyword">inline</span> uint64_t <a class="code" href="namespaceX86ISA.html#adaa2c2b77aafbc287d8624f8775f9fee">getDoubleBits</a>(<span class="keywordtype">double</span> val) {</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        <span class="keywordflow">return</span> *(uint64_t *)(&amp;val);</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    }</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    uint8_t <a class="code" href="namespaceX86ISA.html#aa93647de9b8d18e70a3a0aa4b28f4bb7">convX87TagsToXTags</a>(uint16_t ftw);</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    uint16_t <a class="code" href="namespaceX86ISA.html#ae6679b41ceb610a77f04670463cbe737">convX87XTagsToTags</a>(uint8_t ftwx);</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    uint16_t <a class="code" href="namespaceX86ISA.html#aabf67df3ff131bab0e10c458dd4fdbae">genX87Tags</a>(uint16_t ftw, uint8_t <a class="code" href="classtop.html">top</a>, int8_t spm);</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <span class="keywordtype">double</span> <a class="code" href="namespaceX86ISA.html#a173af83929fd495f7bb40037ed01ad06">loadFloat80</a>(<span class="keyword">const</span> <span class="keywordtype">void</span> *<a class="code" href="synth_2add__chain_2define_8h.html#aa12de60363bf768cdf96e76aa4ffbba0">mem</a>);</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="namespaceX86ISA.html#a418537ad60ed701603175c2cf51f176f">storeFloat80</a>(<span class="keywordtype">void</span> *mem, <span class="keywordtype">double</span> value);</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;}</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#endif // __ARCH_X86_UTILITY_HH__</span></div><div class="ttc" id="namespaceX86ISA_html_a56dd20e35edbf92075ae300faa40620a"><div class="ttname"><a href="namespaceX86ISA.html#a56dd20e35edbf92075ae300faa40620a">X86ISA::skipFunction</a></div><div class="ttdeci">void skipFunction(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2utility_8cc_source.html#l00251">utility.cc:251</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_abc3c39610e2a90f27e9248072c1dab90"><div class="ttname"><a href="namespaceX86ISA.html#abc3c39610e2a90f27e9248072c1dab90">X86ISA::getRFlags</a></div><div class="ttdeci">uint64_t getRFlags(ThreadContext *tc)</div><div class="ttdoc">Reconstruct the rflags register from the internal gem5 register state. </div><div class="ttdef"><b>Definition:</b> <a href="x86_2utility_8cc_source.html#l00257">utility.cc:257</a></div></div>
<div class="ttc" id="classX86ISA_1_1PCState_html"><div class="ttname"><a href="classX86ISA_1_1PCState.html">X86ISA::PCState</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00289">types.hh:289</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_accdbd1f787cef742b0893ddc94cb1662"><div class="ttname"><a href="namespaceX86ISA.html#accdbd1f787cef742b0893ddc94cb1662">X86ISA::copyMiscRegs</a></div><div class="ttdeci">void copyMiscRegs(ThreadContext *src, ThreadContext *dest)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2utility_8cc_source.html#l00214">utility.cc:214</a></div></div>
<div class="ttc" id="classtop_html"><div class="ttname"><a href="classtop.html">top</a></div><div class="ttdef"><b>Definition:</b> <a href="communication_2sc__signal_2register__port_2test01_2test_8h_source.html#l00061">test.h:61</a></div></div>
<div class="ttc" id="classX86ISA_1_1PCState_html_a862bcc8e74d74d02e7c1dd56563ad8b1"><div class="ttname"><a href="classX86ISA_1_1PCState.html#a862bcc8e74d74d02e7c1dd56563ad8b1">X86ISA::PCState::uEnd</a></div><div class="ttdeci">void uEnd()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00332">types.hh:332</a></div></div>
<div class="ttc" id="full__system_8hh_html_af929576af6f85c8849704b66d04b8370"><div class="ttname"><a href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a></div><div class="ttdeci">bool FullSystem</div><div class="ttdoc">The FullSystem variable can be used to determine the current mode of simulation. </div><div class="ttdef"><b>Definition:</b> <a href="root_8cc_source.html#l00136">root.cc:136</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a418537ad60ed701603175c2cf51f176f"><div class="ttname"><a href="namespaceX86ISA.html#a418537ad60ed701603175c2cf51f176f">X86ISA::storeFloat80</a></div><div class="ttdeci">void storeFloat80(void *_mem, double value)</div><div class="ttdoc">Convert and store a double as an 80-bit float. </div><div class="ttdef"><b>Definition:</b> <a href="x86_2utility_8cc_source.html#l00364">utility.cc:364</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_afa683dbe03df6ce01bcbb5e1d4ed1494"><div class="ttname"><a href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">X86ISA::pc</a></div><div class="ttdeci">Bitfield&lt; 19 &gt; pc</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00807">misc.hh:807</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a34db5b34654d49b312f2f744f3453346"><div class="ttname"><a href="namespaceX86ISA.html#a34db5b34654d49b312f2f744f3453346">X86ISA::buildRetPC</a></div><div class="ttdeci">PCState buildRetPC(const PCState &amp;curPC, const PCState &amp;callPC)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2utility_8hh_source.html#l00051">utility.hh:51</a></div></div>
<div class="ttc" id="classRefCountingPtr_html"><div class="ttname"><a href="classRefCountingPtr.html">RefCountingPtr&lt; StaticInst &gt;</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab4e00e23f8f36386f97d8abcccb17180"><div class="ttname"><a href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">X86ISA::val</a></div><div class="ttdeci">Bitfield&lt; 63 &gt; val</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00771">misc.hh:771</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a8515a02a584a55f928e9bd214b441632"><div class="ttname"><a href="namespaceX86ISA.html#a8515a02a584a55f928e9bd214b441632">X86ISA::getExecutingAsid</a></div><div class="ttdeci">uint64_t getExecutingAsid(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2utility_8hh_source.html#l00096">utility.hh:96</a></div></div>
<div class="ttc" id="cpu_2static__inst_8hh_html"><div class="ttname"><a href="cpu_2static__inst_8hh.html">static_inst.hh</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a59cc15503fa0b85477b179e132bb6a5a"><div class="ttname"><a href="namespaceX86ISA.html#a59cc15503fa0b85477b179e132bb6a5a">X86ISA::inUserMode</a></div><div class="ttdeci">static bool inUserMode(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2utility_8hh_source.html#l00062">utility.hh:62</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ac00916d260dbc19c59cba5d8593c873b"><div class="ttname"><a href="namespaceX86ISA.html#ac00916d260dbc19c59cba5d8593c873b">X86ISA::copyRegs</a></div><div class="ttdeci">void copyRegs(ThreadContext *src, ThreadContext *dest)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2utility_8cc_source.html#l00235">utility.cc:235</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_adc0a585bf250bb63a6a52fbc22fab647"><div class="ttname"><a href="namespaceX86ISA.html#adc0a585bf250bb63a6a52fbc22fab647">X86ISA::getArgument</a></div><div class="ttdeci">uint64_t getArgument(ThreadContext *tc, int &amp;number, uint16_t size, bool fp)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2utility_8cc_source.html#l00053">utility.cc:53</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ae6679b41ceb610a77f04670463cbe737"><div class="ttname"><a href="namespaceX86ISA.html#ae6679b41ceb610a77f04670463cbe737">X86ISA::convX87XTagsToTags</a></div><div class="ttdeci">uint16_t convX87XTagsToTags(uint8_t ftwx)</div><div class="ttdoc">Convert an x87 xtag word to normal tags format. </div><div class="ttdef"><b>Definition:</b> <a href="x86_2utility_8cc_source.html#l00314">utility.cc:314</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a8e6c7caa7d14ba13d978bc181d93eca7"><div class="ttname"><a href="namespaceX86ISA.html#a8e6c7caa7d14ba13d978bc181d93eca7">X86ISA::setRFlags</a></div><div class="ttdeci">void setRFlags(ThreadContext *tc, uint64_t val)</div><div class="ttdoc">Set update the rflags register and internal gem5 state. </div><div class="ttdef"><b>Definition:</b> <a href="x86_2utility_8cc_source.html#l00273">utility.cc:273</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fad6141d7f66aebbf57512e049867e41b4"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fad6141d7f66aebbf57512e049867e41b4">X86ISA::MISCREG_M5_REG</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00139">misc.hh:139</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a5142c90ef72741e5d7ebe36912eb5385"><div class="ttname"><a href="namespaceX86ISA.html#a5142c90ef72741e5d7ebe36912eb5385">X86ISA::zeroRegisters</a></div><div class="ttdeci">void zeroRegisters(TC *tc)</div><div class="ttdoc">Function to insure ISA semantics about 0 registers. </div></div>
<div class="ttc" id="namespaceX86ISA_html_af7807c3907aacf1f0a769da352171f11"><div class="ttname"><a href="namespaceX86ISA.html#af7807c3907aacf1f0a769da352171f11">X86ISA::initCPU</a></div><div class="ttdeci">void initCPU(ThreadContext *tc, int cpuId)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2utility_8cc_source.html#l00074">utility.cc:74</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_aabf67df3ff131bab0e10c458dd4fdbae"><div class="ttname"><a href="namespaceX86ISA.html#aabf67df3ff131bab0e10c458dd4fdbae">X86ISA::genX87Tags</a></div><div class="ttdeci">uint16_t genX87Tags(uint16_t ftw, uint8_t top, int8_t spm)</div><div class="ttdoc">Generate and updated x87 tag register after a push/pop operation. </div><div class="ttdef"><b>Definition:</b> <a href="x86_2utility_8cc_source.html#l00335">utility.cc:335</a></div></div>
<div class="ttc" id="cpu_2thread__context_8hh_html"><div class="ttname"><a href="cpu_2thread__context_8hh.html">thread_context.hh</a></div></div>
<div class="ttc" id="classThreadContext_html_aca903e46048a5e7a9cce0f8be315660d"><div class="ttname"><a href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">ThreadContext::readMiscRegNoEffect</a></div><div class="ttdeci">virtual RegVal readMiscRegNoEffect(RegIndex misc_reg) const =0</div></div>
<div class="ttc" id="namespaceX86ISA_html"><div class="ttname"><a href="namespaceX86ISA.html">X86ISA</a></div><div class="ttdoc">This is exposed globally, independent of the ISA. </div><div class="ttdef"><b>Definition:</b> <a href="acpi_8hh_source.html#l00057">acpi.hh:57</a></div></div>
<div class="ttc" id="classStaticInst_html_ad9b6b1d5baf970022cc111373e22923d"><div class="ttname"><a href="classStaticInst.html#ad9b6b1d5baf970022cc111373e22923d">StaticInst::advancePC</a></div><div class="ttdeci">virtual void advancePC(TheISA::PCState &amp;pcState) const =0</div></div>
<div class="ttc" id="namespaceAlphaISA_html_a233e755911c9143f96bef37eedb1e009"><div class="ttname"><a href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">AlphaISA::PCState</a></div><div class="ttdeci">GenericISA::SimplePCState&lt; MachInst &gt; PCState</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2types_8hh_source.html#l00043">types.hh:43</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_aa93647de9b8d18e70a3a0aa4b28f4bb7"><div class="ttname"><a href="namespaceX86ISA.html#aa93647de9b8d18e70a3a0aa4b28f4bb7">X86ISA::convX87TagsToXTags</a></div><div class="ttdeci">uint8_t convX87TagsToXTags(uint16_t ftw)</div><div class="ttdoc">Convert an x87 tag word to abridged tag format. </div><div class="ttdef"><b>Definition:</b> <a href="x86_2utility_8cc_source.html#l00289">utility.cc:289</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ae2fa86145dfd7041a7c1387cd639377c"><div class="ttname"><a href="namespaceX86ISA.html#ae2fa86145dfd7041a7c1387cd639377c">X86ISA::advancePC</a></div><div class="ttdeci">void advancePC(PCState &amp;pc, const StaticInstPtr &amp;inst)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2utility_8hh_source.html#l00090">utility.hh:90</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_adaa2c2b77aafbc287d8624f8775f9fee"><div class="ttname"><a href="namespaceX86ISA.html#adaa2c2b77aafbc287d8624f8775f9fee">X86ISA::getDoubleBits</a></div><div class="ttdeci">uint64_t getDoubleBits(double val)</div><div class="ttdoc">Extract the bit string representing a double value. </div><div class="ttdef"><b>Definition:</b> <a href="x86_2utility_8hh_source.html#l00134">utility.hh:134</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a173af83929fd495f7bb40037ed01ad06"><div class="ttname"><a href="namespaceX86ISA.html#a173af83929fd495f7bb40037ed01ad06">X86ISA::loadFloat80</a></div><div class="ttdeci">double loadFloat80(const void *_mem)</div><div class="ttdoc">Load an 80-bit float from memory and convert it to double. </div><div class="ttdef"><b>Definition:</b> <a href="x86_2utility_8cc_source.html#l00355">utility.cc:355</a></div></div>
<div class="ttc" id="synth_2add__chain_2define_8h_html_aa12de60363bf768cdf96e76aa4ffbba0"><div class="ttname"><a href="synth_2add__chain_2define_8h.html#aa12de60363bf768cdf96e76aa4ffbba0">mem</a></div><div class="ttdeci">bool_vector8 mem[]</div><div class="ttdef"><b>Definition:</b> <a href="reset__stim_8h_source.html#l00043">reset_stim.h:43</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a34f1e0260a3bfa397bda36736e2caa41"><div class="ttname"><a href="namespaceArmISA.html#a34f1e0260a3bfa397bda36736e2caa41">ArmISA::fp</a></div><div class="ttdeci">Bitfield&lt; 19, 16 &gt; fp</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00175">miscregs_types.hh:175</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_aef160f7420c20954fafdeeef1ed81497"><div class="ttname"><a href="namespaceX86ISA.html#aef160f7420c20954fafdeeef1ed81497">X86ISA::startupCPU</a></div><div class="ttdeci">void startupCPU(ThreadContext *tc, int cpuId)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2utility_8cc_source.html#l00201">utility.cc:201</a></div></div>
<div class="ttc" id="full__system_8hh_html"><div class="ttname"><a href="full__system_8hh.html">full_system.hh</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:05 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
