Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Apr 13 11:18:12 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing -max_paths 10 -file ./report/fn1_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.631ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[2]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 0.642ns (23.533%)  route 2.086ns (76.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2097, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X34Y50         FDRE                                         r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=18, routed)          1.241     2.732    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]
    SLICE_X35Y45         LUT6 (Prop_lut6_I0_O)        0.124     2.856 r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_63/O
                         net (fo=2, routed)           0.845     3.701    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X2Y18          DSP48E1                                      r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2097, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X2Y18          DSP48E1                                      r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y18          DSP48E1 (Setup_dsp48e1_CLK_INMODE[2])
                                                     -5.557     5.332    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.332    
                         arrival time                          -3.701    
  -------------------------------------------------------------------
                         slack                                  1.631    

Slack (MET) :             1.841ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.377ns  (logic 0.668ns (28.106%)  route 1.709ns (71.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2097, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X32Y51         FDRE                                         r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=47, routed)          1.187     2.678    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X34Y46         LUT2 (Prop_lut2_I1_O)        0.150     2.828 r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_29/O
                         net (fo=1, routed)           0.522     3.350    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[10]
    DSP48_X2Y18          DSP48E1                                      r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2097, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X2Y18          DSP48E1                                      r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y18          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -5.698     5.191    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.191    
                         arrival time                          -3.350    
  -------------------------------------------------------------------
                         slack                                  1.841    

Slack (MET) :             1.905ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 0.635ns (27.459%)  route 1.678ns (72.541%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2097, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X32Y51         FDRE                                         r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=47, routed)          1.140     2.631    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X34Y45         LUT2 (Prop_lut2_I1_O)        0.117     2.748 r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_39/O
                         net (fo=1, routed)           0.538     3.286    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[0]
    DSP48_X2Y18          DSP48E1                                      r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2097, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X2Y18          DSP48E1                                      r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y18          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -5.698     5.191    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.191    
                         arrival time                          -3.286    
  -------------------------------------------------------------------
                         slack                                  1.905    

Slack (MET) :             1.907ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.634ns (27.197%)  route 1.697ns (72.803%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2097, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X32Y51         FDRE                                         r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=47, routed)          1.129     2.620    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X34Y45         LUT2 (Prop_lut2_I1_O)        0.116     2.736 r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_38/O
                         net (fo=1, routed)           0.568     3.304    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[1]
    DSP48_X2Y18          DSP48E1                                      r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2097, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X2Y18          DSP48E1                                      r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y18          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -5.678     5.211    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.211    
                         arrival time                          -3.304    
  -------------------------------------------------------------------
                         slack                                  1.907    

Slack (MET) :             1.923ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 0.642ns (26.353%)  route 1.794ns (73.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2097, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X34Y50         FDRE                                         r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=18, routed)          1.241     2.732    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]
    SLICE_X35Y45         LUT6 (Prop_lut6_I0_O)        0.124     2.856 r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_63/O
                         net (fo=2, routed)           0.553     3.409    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X2Y18          DSP48E1                                      r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2097, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X2Y18          DSP48E1                                      r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y18          DSP48E1 (Setup_dsp48e1_CLK_INMODE[1])
                                                     -5.557     5.332    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.332    
                         arrival time                          -3.409    
  -------------------------------------------------------------------
                         slack                                  1.923    

Slack (MET) :             1.965ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/D[5]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 0.799ns (33.221%)  route 1.606ns (66.779%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2097, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X34Y49         FDRE                                         r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]/Q
                         net (fo=2, routed)           0.737     2.188    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_0_[19]
    SLICE_X34Y48         LUT2 (Prop_lut2_I0_O)        0.321     2.509 r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_20__0/O
                         net (fo=2, routed)           0.869     3.378    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[19]
    DSP48_X2Y18          DSP48E1                                      r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2097, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X2Y18          DSP48E1                                      r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y18          DSP48E1 (Setup_dsp48e1_CLK_D[5])
                                                     -5.546     5.343    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.343    
                         arrival time                          -3.378    
  -------------------------------------------------------------------
                         slack                                  1.965    

Slack (MET) :             1.973ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.670ns (29.554%)  route 1.597ns (70.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2097, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X32Y51         FDRE                                         r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=47, routed)          1.205     2.696    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X33Y46         LUT2 (Prop_lut2_I1_O)        0.152     2.848 r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_33/O
                         net (fo=1, routed)           0.392     3.240    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[6]
    DSP48_X2Y18          DSP48E1                                      r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2097, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X2Y18          DSP48E1                                      r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y18          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -5.676     5.213    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.213    
                         arrival time                          -3.240    
  -------------------------------------------------------------------
                         slack                                  1.973    

Slack (MET) :             2.002ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.666ns (29.782%)  route 1.570ns (70.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2097, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X32Y51         FDRE                                         r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=47, routed)          1.189     2.680    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X34Y46         LUT2 (Prop_lut2_I1_O)        0.148     2.828 r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_34/O
                         net (fo=1, routed)           0.381     3.209    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[5]
    DSP48_X2Y18          DSP48E1                                      r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2097, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X2Y18          DSP48E1                                      r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y18          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -5.678     5.211    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.211    
                         arrival time                          -3.209    
  -------------------------------------------------------------------
                         slack                                  2.002    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/D[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 0.642ns (25.280%)  route 1.898ns (74.720%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2097, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X32Y51         FDRE                                         r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=47, routed)          0.916     2.407    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X33Y48         LUT3 (Prop_lut3_I2_O)        0.124     2.531 r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_25/O
                         net (fo=2, routed)           0.981     3.513    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[14]
    DSP48_X2Y18          DSP48E1                                      r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2097, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X2Y18          DSP48E1                                      r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y18          DSP48E1 (Setup_dsp48e1_CLK_D[0])
                                                     -5.342     5.547    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.547    
                         arrival time                          -3.513    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.075ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.367ns  (logic 0.642ns (27.119%)  route 1.725ns (72.881%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2097, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X32Y51         FDRE                                         r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=47, routed)          1.061     2.552    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X32Y47         LUT3 (Prop_lut3_I2_O)        0.124     2.676 r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_35/O
                         net (fo=1, routed)           0.665     3.340    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[4]
    DSP48_X2Y18          DSP48E1                                      r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2097, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X2Y18          DSP48E1                                      r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y18          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -5.474     5.415    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.415    
                         arrival time                          -3.340    
  -------------------------------------------------------------------
                         slack                                  2.075    




