#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Nov 10 12:14:02 2016
# Process ID: 2735
# Current directory: /home/young/work/axi_vdma
# Command line: vivado
# Log file: /home/young/work/axi_vdma/vivado.log
# Journal file: /home/young/work/axi_vdma/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/young/work/FPGA/vdma_test/vdma_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 5952.875 ; gain = 214.574 ; free physical = 5063 ; free virtual = 6455
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Enable_Reset_Synchronization {true}] [get_ips vdma_stream_fifo_512]
generate_target all [get_files  /home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vdma_stream_fifo_512'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vdma_stream_fifo_512'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vdma_stream_fifo_512'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'vdma_stream_fifo_512'...
export_ip_user_files -of_objects [get_files /home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512.xci] -no_script -force -quiet
reset_run vdma_stream_fifo_512_synth_1
launch_run -jobs 4 vdma_stream_fifo_512_synth_1
[Thu Nov 10 12:15:06 2016] Launched vdma_stream_fifo_512_synth_1...
Run output will be captured here: /home/young/work/FPGA/vdma_test/vdma_test.runs/vdma_stream_fifo_512_synth_1/runme.log
export_simulation -of_objects [get_files /home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512.xci] -directory /home/young/work/FPGA/vdma_test/vdma_test.ip_user_files/sim_scripts -ip_user_files_dir /home/young/work/FPGA/vdma_test/vdma_test.ip_user_files -ipstatic_source_dir /home/young/work/FPGA/vdma_test/vdma_test.ip_user_files/ipstatic -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Nov 10 12:18:40 2016] Launched synth_1...
Run output will be captured here: /home/young/work/FPGA/vdma_test/vdma_test.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-2
INFO: [Project 1-454] Reading design checkpoint '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.dcp' for cell 'system_mmcm_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/DDR_NATIVE_512/DDR_NATIVE_512.dcp' for cell 'u_DDR3_native'
INFO: [Project 1-454] Reading design checkpoint '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512.dcp' for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_interconnect_wrap_inst/AXI4_INFCNT_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.dcp' for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_to_native_for_ddr_ip_inst/FIFO_DDR_IP_BRG_rd'
INFO: [Project 1-454] Reading design checkpoint '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512.dcp' for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/stream_fifo_inst'
INFO: [Netlist 29-17] Analyzing 1071 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm_board.xdc] for cell 'system_mmcm_inst/inst'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm_board.xdc] for cell 'system_mmcm_inst/inst'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.xdc] for cell 'system_mmcm_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.xdc:57]
get_clocks: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 6927.152 ; gain = 471.656 ; free physical = 3053 ; free virtual = 5063
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.xdc] for cell 'system_mmcm_inst/inst'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/DDR_NATIVE_512/DDR_NATIVE_512/user_design/constraints/DDR_NATIVE_512.xdc] for cell 'u_DDR3_native'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/DDR_NATIVE_512/DDR_NATIVE_512/user_design/constraints/DDR_NATIVE_512.xdc] for cell 'u_DDR3_native'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'FIFO_DDR_IP_BRG'. The XDC file /home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG/FIFO_DDR_IP_BRG/FIFO_DDR_IP_BRG.xdc will not be read for any cell of this module.
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_to_native_for_ddr_ip_inst/FIFO_DDR_IP_BRG_rd/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_to_native_for_ddr_ip_inst/FIFO_DDR_IP_BRG_rd/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_to_native_for_ddr_ip_inst/FIFO_DDR_IP_BRG_wr/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_to_native_for_ddr_ip_inst/FIFO_DDR_IP_BRG_wr/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/stream_fifo_inst/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/stream_fifo_inst/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/stream_fifo_inst/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/stream_fifo_inst/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/stream_fifo_inst/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/stream_fifo_inst/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'vdma_stream_fifo'. The XDC file /home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo/vdma_stream_fifo/vdma_stream_fifo.xdc will not be read for any cell of this module.
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc]
CRITICAL WARNING: [Constraints 18-1055] Clock 'system_input_clock' completely overrides clock 'sysclk_p', which is referenced by one or more other constraints. Any constraints that refer to the overridden clock will be ignored.
New: create_clock -period 5.000 -name system_input_clock -waveform {0.000 2.500} [get_ports -filter { NAME =~  "*" && DIRECTION == "IN" }], [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:5]
Previous: create_clock -period 5.000 [get_ports sysclk_p], [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.xdc:56]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Constraints 18-633] Creating clock system_input_clock with 2 sources. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:5]
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/d' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/wr_rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/wclk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/rd_rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/rclk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[2]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_1/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[1]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[1]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[1]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[1]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[3]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[0]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[0]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/VCC/P' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[0]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/q[0]' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/d[0]' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/clk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/d' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/clk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/VCC/P' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_2/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_2/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I3' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I2' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I1' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/q[0]' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/d[0]' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/clk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/d' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/clk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/VCC/P' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_2/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_2/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I3' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I2' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I1' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-402' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/d' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/wr_rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/wclk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/rd_rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/rclk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[2]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[2]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[1]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[1]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[3]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/VCC/P' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/q[0]' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/d[0]' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/clk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/d' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/clk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/VCC/P' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_2/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_2/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I3' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I2' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I1' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/q[0]' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/d[0]' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/clk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/d' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/clk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/VCC/P' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_2/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_2/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I3' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I2' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I1' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/VCC/P' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/ltc[1][0]_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/ltc[1][0]_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/VCC/P' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/clk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_reg/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_reg/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_i_2/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_i_2/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_i_1/I3' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_i_1/I2' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_i_1/I1' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/dq_reg[3]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/dq_reg[2]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/dq_reg[2]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/dq_reg[1]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/dq_reg[1]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/dq_reg[3]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/dq_reg[0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/VCC/P' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/dq_reg[0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-401' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc]
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/hdmi_pin.xdc]
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/hdmi_pin.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/DDR_NATIVE_512/DDR_NATIVE_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512.dcp'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/stream_fifo_inst/U0'
INFO: [Timing 38-2] Deriving generated clocks [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc:53]
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/stream_fifo_inst/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/stream_fifo_inst/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/stream_fifo_inst/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/stream_fifo_inst/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/stream_fifo_inst/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'vdma_stream_fifo'. The XDC file /home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo/vdma_stream_fifo/vdma_stream_fifo_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'AXI4_INFCNT'. The XDC file /home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT/AXI4_INFCNT_impl_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'AXI4_INFCNT'. The XDC file /home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT/AXI4_INFCNT_clocks.xdc will not be read for any cell of this module.
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512_impl_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_interconnect_wrap_inst/AXI4_INFCNT_inst/inst'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512_impl_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_interconnect_wrap_inst/AXI4_INFCNT_inst/inst'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_interconnect_wrap_inst/AXI4_INFCNT_inst/inst'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_interconnect_wrap_inst/AXI4_INFCNT_inst/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 498 instances were transformed.
  IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 8 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 64 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 425 instances

open_run: Time (s): cpu = 00:00:56 ; elapsed = 00:00:44 . Memory (MB): peak = 7067.129 ; gain = 1000.188 ; free physical = 2799 ; free virtual = 4737
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "/home/young/work/axi_vdma/synthesis/fifo_status/fifo_status_ctrl.v" into library work [/home/young/work/axi_vdma/synthesis/fifo_status/fifo_status_ctrl.v:1]
[Thu Nov 10 12:28:42 2016] Launched synth_1...
Run output will be captured here: /home/young/work/FPGA/vdma_test/vdma_test.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.dcp' for cell 'system_mmcm_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/DDR_NATIVE_512/DDR_NATIVE_512.dcp' for cell 'u_DDR3_native'
INFO: [Project 1-454] Reading design checkpoint '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512.dcp' for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_interconnect_wrap_inst/AXI4_INFCNT_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.dcp' for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_to_native_for_ddr_ip_inst/FIFO_DDR_IP_BRG_rd'
INFO: [Project 1-454] Reading design checkpoint '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512.dcp' for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/stream_fifo_inst'
INFO: [Netlist 29-17] Analyzing 1071 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm_board.xdc] for cell 'system_mmcm_inst/inst'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm_board.xdc] for cell 'system_mmcm_inst/inst'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.xdc] for cell 'system_mmcm_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.xdc:57]
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.xdc] for cell 'system_mmcm_inst/inst'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/DDR_NATIVE_512/DDR_NATIVE_512/user_design/constraints/DDR_NATIVE_512.xdc] for cell 'u_DDR3_native'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/DDR_NATIVE_512/DDR_NATIVE_512/user_design/constraints/DDR_NATIVE_512.xdc] for cell 'u_DDR3_native'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'FIFO_DDR_IP_BRG'. The XDC file /home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG/FIFO_DDR_IP_BRG/FIFO_DDR_IP_BRG.xdc will not be read for any cell of this module.
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_to_native_for_ddr_ip_inst/FIFO_DDR_IP_BRG_rd/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_to_native_for_ddr_ip_inst/FIFO_DDR_IP_BRG_rd/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_to_native_for_ddr_ip_inst/FIFO_DDR_IP_BRG_wr/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_to_native_for_ddr_ip_inst/FIFO_DDR_IP_BRG_wr/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/stream_fifo_inst/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/stream_fifo_inst/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/stream_fifo_inst/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/stream_fifo_inst/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/stream_fifo_inst/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/stream_fifo_inst/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'vdma_stream_fifo'. The XDC file /home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo/vdma_stream_fifo/vdma_stream_fifo.xdc will not be read for any cell of this module.
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc]
CRITICAL WARNING: [Constraints 18-1055] Clock 'system_input_clock' completely overrides clock 'sysclk_p', which is referenced by one or more other constraints. Any constraints that refer to the overridden clock will be ignored.
New: create_clock -period 5.000 -name system_input_clock -waveform {0.000 2.500} [get_ports -filter { NAME =~  "*" && DIRECTION == "IN" }], [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:5]
Previous: create_clock -period 5.000 [get_ports sysclk_p], [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.xdc:56]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Constraints 18-633] Creating clock system_input_clock with 2 sources. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:5]
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/ltc_reg[1][0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/ltc_reg[1][0]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/GND/G' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/ltc_reg[1][0]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/d' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/clk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/d[0]' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/q[0]' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/rclk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/rd_rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/rd_rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/d' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/rd_rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/rclk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/d' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/wr_rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/wclk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/rd_rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/clk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/VCC/P' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[1]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/q[0]' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_2/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/d' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I1' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_2/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I2' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I3' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/VCC/P' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/d[0]' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[1]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/VCC/P' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[3]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[0]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[2]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_1/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[2]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[1]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[2]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[1]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[0]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[0]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/clk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/rclk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/wr_rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/wr_rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/wr_rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/rclk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/wclk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/q[0]' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/d[0]' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/clk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/d' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/clk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-402' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/GND/G' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/ltc_reg[1][0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/d' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/clk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/d[0]' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/q[0]' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/rclk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/rd_rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/rd_rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/d' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/rd_rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/rclk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/d' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/wr_rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/wclk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/rd_rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/clk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[1]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/VCC/P' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[1]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/q[0]' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_2/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/d' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I1' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_2/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I2' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I3' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/VCC/P' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/d[0]' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[2]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/VCC/P' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[3]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[2]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/clk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/rclk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/wr_rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/wr_rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/wr_rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/rclk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/wclk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/q[0]' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/d[0]' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/clk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/d' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/clk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/VCC/P' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_2/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_2/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I3' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I2' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I1' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-401' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc]
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/hdmi_pin.xdc]
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/hdmi_pin.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/DDR_NATIVE_512/DDR_NATIVE_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512.dcp'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/stream_fifo_inst/U0'
INFO: [Timing 38-2] Deriving generated clocks [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc:53]
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/stream_fifo_inst/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/stream_fifo_inst/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/stream_fifo_inst/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/stream_fifo_inst/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/stream_fifo_inst/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'vdma_stream_fifo'. The XDC file /home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo/vdma_stream_fifo/vdma_stream_fifo_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'AXI4_INFCNT'. The XDC file /home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT/AXI4_INFCNT_impl_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'AXI4_INFCNT'. The XDC file /home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT/AXI4_INFCNT_clocks.xdc will not be read for any cell of this module.
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512_impl_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_interconnect_wrap_inst/AXI4_INFCNT_inst/inst'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512_impl_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_interconnect_wrap_inst/AXI4_INFCNT_inst/inst'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_interconnect_wrap_inst/AXI4_INFCNT_inst/inst'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_interconnect_wrap_inst/AXI4_INFCNT_inst/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 7112.375 ; gain = 45.246 ; free physical = 2747 ; free virtual = 4724
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "/home/young/work/axi_vdma/synthesis/mm_tras.v" into library work [/home/young/work/axi_vdma/synthesis/mm_tras.v:1]
[Thu Nov 10 12:34:24 2016] Launched synth_1...
Run output will be captured here: /home/young/work/FPGA/vdma_test/vdma_test.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.dcp' for cell 'system_mmcm_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/DDR_NATIVE_512/DDR_NATIVE_512.dcp' for cell 'u_DDR3_native'
INFO: [Project 1-454] Reading design checkpoint '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512.dcp' for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_interconnect_wrap_inst/AXI4_INFCNT_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.dcp' for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_to_native_for_ddr_ip_inst/FIFO_DDR_IP_BRG_rd'
INFO: [Project 1-454] Reading design checkpoint '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512.dcp' for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/stream_fifo_inst'
INFO: [Netlist 29-17] Analyzing 1071 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm_board.xdc] for cell 'system_mmcm_inst/inst'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm_board.xdc] for cell 'system_mmcm_inst/inst'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.xdc] for cell 'system_mmcm_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.xdc:57]
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.xdc] for cell 'system_mmcm_inst/inst'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/DDR_NATIVE_512/DDR_NATIVE_512/user_design/constraints/DDR_NATIVE_512.xdc] for cell 'u_DDR3_native'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/DDR_NATIVE_512/DDR_NATIVE_512/user_design/constraints/DDR_NATIVE_512.xdc] for cell 'u_DDR3_native'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'FIFO_DDR_IP_BRG'. The XDC file /home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG/FIFO_DDR_IP_BRG/FIFO_DDR_IP_BRG.xdc will not be read for any cell of this module.
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_to_native_for_ddr_ip_inst/FIFO_DDR_IP_BRG_rd/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_to_native_for_ddr_ip_inst/FIFO_DDR_IP_BRG_rd/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_to_native_for_ddr_ip_inst/FIFO_DDR_IP_BRG_wr/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_to_native_for_ddr_ip_inst/FIFO_DDR_IP_BRG_wr/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/stream_fifo_inst/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/stream_fifo_inst/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/stream_fifo_inst/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/stream_fifo_inst/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/stream_fifo_inst/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/stream_fifo_inst/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'vdma_stream_fifo'. The XDC file /home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo/vdma_stream_fifo/vdma_stream_fifo.xdc will not be read for any cell of this module.
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc]
CRITICAL WARNING: [Constraints 18-1055] Clock 'system_input_clock' completely overrides clock 'sysclk_p', which is referenced by one or more other constraints. Any constraints that refer to the overridden clock will be ignored.
New: create_clock -period 5.000 -name system_input_clock -waveform {0.000 2.500} [get_ports -filter { NAME =~  "*" && DIRECTION == "IN" }], [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:5]
Previous: create_clock -period 5.000 [get_ports sysclk_p], [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.xdc:56]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Constraints 18-633] Creating clock system_input_clock with 2 sources. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:5]
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/d' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/wr_rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/rd_rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[0]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/d[0]' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/q[0]' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/clk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/clk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/d' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_2/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/VCC/P' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_2/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I3' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I2' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I1' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/wclk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/rclk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/wr_rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_2/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/d' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/d[0]' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/VCC/P' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/clk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I2' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I1' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I3' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/q[0]' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_2/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/clk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-402' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/d' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/wr_rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/rd_rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/d[0]' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/q[0]' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/clk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/clk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/d' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_2/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/VCC/P' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_2/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I3' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I2' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I1' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/wclk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/rclk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/wr_rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_2/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/d' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/d[0]' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/VCC/P' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/clk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I2' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I1' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I3' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/q[0]' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_2/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/clk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/VCC/P' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/wclk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/wclk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/clk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/dq_reg[1]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/dq_reg[2]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_i_2/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/dq_reg[3]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_i_1/I1' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/dq_reg[1]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/ltc_reg[0][0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_i_1/I2' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_i_2/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_i_1/I3' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/ltc_reg[0][0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[1][0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/ltc[1][0]_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/ltc[1][0]_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/d[0]' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/q[0]' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_reg/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_reg/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[1][0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/VCC/P' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-401' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc]
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/hdmi_pin.xdc]
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/hdmi_pin.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/DDR_NATIVE_512/DDR_NATIVE_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512.dcp'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/stream_fifo_inst/U0'
INFO: [Timing 38-2] Deriving generated clocks [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc:53]
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/stream_fifo_inst/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/stream_fifo_inst/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/stream_fifo_inst/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/stream_fifo_inst/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/stream_fifo_inst/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'vdma_stream_fifo'. The XDC file /home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo/vdma_stream_fifo/vdma_stream_fifo_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'AXI4_INFCNT'. The XDC file /home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT/AXI4_INFCNT_impl_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'AXI4_INFCNT'. The XDC file /home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT/AXI4_INFCNT_clocks.xdc will not be read for any cell of this module.
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512_impl_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_interconnect_wrap_inst/AXI4_INFCNT_inst/inst'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512_impl_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_interconnect_wrap_inst/AXI4_INFCNT_inst/inst'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_interconnect_wrap_inst/AXI4_INFCNT_inst/inst'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_interconnect_wrap_inst/AXI4_INFCNT_inst/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 7181.824 ; gain = 64.855 ; free physical = 2673 ; free virtual = 4655
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "/home/young/work/axi_vdma/synthesis/mm_tras.v" into library work [/home/young/work/axi_vdma/synthesis/mm_tras.v:1]
[Thu Nov 10 12:40:34 2016] Launched synth_1...
Run output will be captured here: /home/young/work/FPGA/vdma_test/vdma_test.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.dcp' for cell 'system_mmcm_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/DDR_NATIVE_512/DDR_NATIVE_512.dcp' for cell 'u_DDR3_native'
INFO: [Project 1-454] Reading design checkpoint '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512.dcp' for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_interconnect_wrap_inst/AXI4_INFCNT_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.dcp' for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_to_native_for_ddr_ip_inst/FIFO_DDR_IP_BRG_rd'
INFO: [Project 1-454] Reading design checkpoint '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512.dcp' for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/stream_fifo_inst'
INFO: [Netlist 29-17] Analyzing 1071 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm_board.xdc] for cell 'system_mmcm_inst/inst'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm_board.xdc] for cell 'system_mmcm_inst/inst'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.xdc] for cell 'system_mmcm_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.xdc:57]
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.xdc] for cell 'system_mmcm_inst/inst'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/DDR_NATIVE_512/DDR_NATIVE_512/user_design/constraints/DDR_NATIVE_512.xdc] for cell 'u_DDR3_native'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/DDR_NATIVE_512/DDR_NATIVE_512/user_design/constraints/DDR_NATIVE_512.xdc] for cell 'u_DDR3_native'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'FIFO_DDR_IP_BRG'. The XDC file /home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG/FIFO_DDR_IP_BRG/FIFO_DDR_IP_BRG.xdc will not be read for any cell of this module.
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_to_native_for_ddr_ip_inst/FIFO_DDR_IP_BRG_rd/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_to_native_for_ddr_ip_inst/FIFO_DDR_IP_BRG_rd/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_to_native_for_ddr_ip_inst/FIFO_DDR_IP_BRG_wr/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_to_native_for_ddr_ip_inst/FIFO_DDR_IP_BRG_wr/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/stream_fifo_inst/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/stream_fifo_inst/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/stream_fifo_inst/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/stream_fifo_inst/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/stream_fifo_inst/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/stream_fifo_inst/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'vdma_stream_fifo'. The XDC file /home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo/vdma_stream_fifo/vdma_stream_fifo.xdc will not be read for any cell of this module.
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc]
CRITICAL WARNING: [Constraints 18-1055] Clock 'system_input_clock' completely overrides clock 'sysclk_p', which is referenced by one or more other constraints. Any constraints that refer to the overridden clock will be ignored.
New: create_clock -period 5.000 -name system_input_clock -waveform {0.000 2.500} [get_ports -filter { NAME =~  "*" && DIRECTION == "IN" }], [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:5]
Previous: create_clock -period 5.000 [get_ports sysclk_p], [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.xdc:56]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Constraints 18-633] Creating clock system_input_clock with 2 sources. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:5]
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/wclk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/rd_rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/d' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/wr_rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/rclk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/rd_rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/GND/G' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/q[0]' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[1][0]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/d' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[1][0]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_1/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[0][0]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/d[0]' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_1/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[0][0]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[0][0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_reg/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[1][0]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_reg/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/VCC/P' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[1][0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/GND/G' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/clk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc[1][0]_i_1/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/VCC/P' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/clk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc[1][0]_i_1/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_reg/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[0][0]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_reg/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[2]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/GND/G' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_2/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_reg/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_reg/PRE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_reg/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_reg/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_reg/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/d' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/ltc_reg[1][0]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/ltc_reg[0][0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/ltc_reg[0][0]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/ltc_reg[0][0]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[0]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/ltc_reg[0][0]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/ltc[1][0]_i_1/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/ltc[1][0]_i_1/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/VCC/P' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/ltc_reg[1][0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/ltc_reg[1][0]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/ltc_reg[1][0]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[0]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[3]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_reg/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/clk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[0]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/d[0]' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[2]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/q[0]' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_i_1/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_reg/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[2]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/clk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_1/I2' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[3]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_i_1/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_2/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[3]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_1/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_1/I1' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/VCC/P' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/GND/G' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[1]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_1/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[1]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[1]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_1/I3' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_reg/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[1]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[3]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/VCC/P' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[2]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/rd_rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/d' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/d' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/rclk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/rd_rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/wclk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/wr_rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/rclk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-402' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/wclk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/rd_rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/d' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/wr_rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/rclk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/rd_rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/GND/G' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/q[0]' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/d' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[1][0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[0][0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/d[0]' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_reg/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[1][0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/VCC/P' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/GND/G' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/clk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc[1][0]_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/VCC/P' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/clk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc[1][0]_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_reg/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[0][0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/GND/G' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_2/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_reg/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_reg/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_reg/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/d' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/ltc_reg[1][0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/ltc_reg[0][0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/ltc_reg[0][0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/ltc[1][0]_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/ltc[1][0]_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/VCC/P' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/ltc_reg[1][0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[1]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/clk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_reg/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[3]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/d[0]' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/q[0]' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/clk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_1/I2' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_2/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_1/I1' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/VCC/P' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/GND/G' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[1]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_1/I3' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[3]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/VCC/P' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[2]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[2]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/rd_rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/d' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/d' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/rclk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/rd_rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/wclk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/wr_rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/rclk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/wclk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/wclk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/d' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/wr_rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/wr_rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/wclk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/rclk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[0][0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/VCC/P' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc[1][0]_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/d' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/wr_rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/rclk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/VCC/P' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-401' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc]
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/hdmi_pin.xdc]
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/hdmi_pin.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/DDR_NATIVE_512/DDR_NATIVE_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512.dcp'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/stream_fifo_inst/U0'
INFO: [Timing 38-2] Deriving generated clocks [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc:53]
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/stream_fifo_inst/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/stream_fifo_inst/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/stream_fifo_inst/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/stream_fifo_inst/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/stream_fifo_inst/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'vdma_stream_fifo'. The XDC file /home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo/vdma_stream_fifo/vdma_stream_fifo_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'AXI4_INFCNT'. The XDC file /home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT/AXI4_INFCNT_impl_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'AXI4_INFCNT'. The XDC file /home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT/AXI4_INFCNT_clocks.xdc will not be read for any cell of this module.
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512_impl_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_interconnect_wrap_inst/AXI4_INFCNT_inst/inst'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512_impl_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_interconnect_wrap_inst/AXI4_INFCNT_inst/inst'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_interconnect_wrap_inst/AXI4_INFCNT_inst/inst'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_interconnect_wrap_inst/AXI4_INFCNT_inst/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 7200.113 ; gain = 18.289 ; free physical = 2451 ; free virtual = 4489
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "/home/young/work/axi_vdma/synthesis/mm_tras.v" into library work [/home/young/work/axi_vdma/synthesis/mm_tras.v:1]
[Thu Nov 10 12:51:13 2016] Launched synth_1...
Run output will be captured here: /home/young/work/FPGA/vdma_test/vdma_test.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.dcp' for cell 'system_mmcm_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/DDR_NATIVE_512/DDR_NATIVE_512.dcp' for cell 'u_DDR3_native'
INFO: [Project 1-454] Reading design checkpoint '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512.dcp' for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_interconnect_wrap_inst/AXI4_INFCNT_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.dcp' for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_to_native_for_ddr_ip_inst/FIFO_DDR_IP_BRG_rd'
INFO: [Project 1-454] Reading design checkpoint '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512.dcp' for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/stream_fifo_inst'
INFO: [Netlist 29-17] Analyzing 1071 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm_board.xdc] for cell 'system_mmcm_inst/inst'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm_board.xdc] for cell 'system_mmcm_inst/inst'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.xdc] for cell 'system_mmcm_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.xdc:57]
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.xdc] for cell 'system_mmcm_inst/inst'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/DDR_NATIVE_512/DDR_NATIVE_512/user_design/constraints/DDR_NATIVE_512.xdc] for cell 'u_DDR3_native'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/DDR_NATIVE_512/DDR_NATIVE_512/user_design/constraints/DDR_NATIVE_512.xdc] for cell 'u_DDR3_native'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'FIFO_DDR_IP_BRG'. The XDC file /home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG/FIFO_DDR_IP_BRG/FIFO_DDR_IP_BRG.xdc will not be read for any cell of this module.
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_to_native_for_ddr_ip_inst/FIFO_DDR_IP_BRG_rd/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_to_native_for_ddr_ip_inst/FIFO_DDR_IP_BRG_rd/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_to_native_for_ddr_ip_inst/FIFO_DDR_IP_BRG_wr/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_to_native_for_ddr_ip_inst/FIFO_DDR_IP_BRG_wr/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/stream_fifo_inst/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/stream_fifo_inst/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/stream_fifo_inst/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/stream_fifo_inst/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/stream_fifo_inst/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/stream_fifo_inst/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'vdma_stream_fifo'. The XDC file /home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo/vdma_stream_fifo/vdma_stream_fifo.xdc will not be read for any cell of this module.
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc]
CRITICAL WARNING: [Constraints 18-1055] Clock 'system_input_clock' completely overrides clock 'sysclk_p', which is referenced by one or more other constraints. Any constraints that refer to the overridden clock will be ignored.
New: create_clock -period 5.000 -name system_input_clock -waveform {0.000 2.500} [get_ports -filter { NAME =~  "*" && DIRECTION == "IN" }], [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:5]
Previous: create_clock -period 5.000 [get_ports sysclk_p], [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.xdc:56]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Constraints 18-633] Creating clock system_input_clock with 2 sources. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:5]
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[1][0]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[3]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I1' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/clk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[1][0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_line_sum_rst/broaden_inst/q_reg_i_1/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_line_sum_rst/broaden_inst/q_reg_i_1/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[0][0]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc[1][0]_i_1/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[2]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_reg/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_reg/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_1/I2' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_reg/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_1/I1' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_1/I3' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[1][0]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/q[0]' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/d' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[3]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[0][0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_line_sum_rst/broaden_inst/VCC/P' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_2/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/d[0]' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[2]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[0][0]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/q[0]' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[0]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[0]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/clk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/clk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[1][0]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/VCC/P' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[3]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/VCC/P' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[0]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_2/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[0][0]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/VCC/P' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/d[0]' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc[1][0]_i_1/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_reg/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_1/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[3]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[1]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[1]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[1]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[1]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_1/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[2]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[2]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/VCC/P' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/wclk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_line_sum_rst/rclk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/clk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_2/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_2/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-402' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I1' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/clk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_line_sum_rst/broaden_inst/q_reg_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_line_sum_rst/broaden_inst/q_reg_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[0][0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc[1][0]_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_1/I2' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_1/I1' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_1/I3' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/q[0]' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[3]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/d' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_line_sum_rst/broaden_inst/VCC/P' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_2/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/d[0]' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[0][0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/q[0]' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/clk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/clk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[1][0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/VCC/P' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/VCC/P' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_2/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/VCC/P' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/d[0]' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc[1][0]_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[1][0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_reg/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_reg/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[3]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[1]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[1]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[2]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[2]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/VCC/P' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/wclk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_line_sum_rst/rclk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/clk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_2/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_2/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I3' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/q[0]' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/clk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/VCC/P' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I2' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/d[0]' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/d' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I1' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/wr_rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/rd_rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/rclk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/wr_rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/d' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_reg/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[1][0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/d' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[0][0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-401' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc]
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/hdmi_pin.xdc]
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/hdmi_pin.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/DDR_NATIVE_512/DDR_NATIVE_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512.dcp'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/stream_fifo_inst/U0'
INFO: [Timing 38-2] Deriving generated clocks [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc:53]
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/stream_fifo_inst/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/stream_fifo_inst/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/stream_fifo_inst/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/stream_fifo_inst/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/stream_fifo_inst/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'vdma_stream_fifo'. The XDC file /home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo/vdma_stream_fifo/vdma_stream_fifo_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'AXI4_INFCNT'. The XDC file /home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT/AXI4_INFCNT_impl_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'AXI4_INFCNT'. The XDC file /home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT/AXI4_INFCNT_clocks.xdc will not be read for any cell of this module.
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512_impl_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_interconnect_wrap_inst/AXI4_INFCNT_inst/inst'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512_impl_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_interconnect_wrap_inst/AXI4_INFCNT_inst/inst'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_interconnect_wrap_inst/AXI4_INFCNT_inst/inst'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_interconnect_wrap_inst/AXI4_INFCNT_inst/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 7220.074 ; gain = 19.961 ; free physical = 2322 ; free virtual = 4359
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "/home/young/work/axi_vdma/synthesis/mm_tras.v" into library work [/home/young/work/axi_vdma/synthesis/mm_tras.v:1]
[Thu Nov 10 12:59:03 2016] Launched synth_1...
Run output will be captured here: /home/young/work/FPGA/vdma_test/vdma_test.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.dcp' for cell 'system_mmcm_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/DDR_NATIVE_512/DDR_NATIVE_512.dcp' for cell 'u_DDR3_native'
INFO: [Project 1-454] Reading design checkpoint '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512.dcp' for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_interconnect_wrap_inst/AXI4_INFCNT_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.dcp' for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_to_native_for_ddr_ip_inst/FIFO_DDR_IP_BRG_rd'
INFO: [Project 1-454] Reading design checkpoint '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512.dcp' for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/stream_fifo_inst'
INFO: [Netlist 29-17] Analyzing 1071 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm_board.xdc] for cell 'system_mmcm_inst/inst'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm_board.xdc] for cell 'system_mmcm_inst/inst'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.xdc] for cell 'system_mmcm_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.xdc:57]
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.xdc] for cell 'system_mmcm_inst/inst'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/DDR_NATIVE_512/DDR_NATIVE_512/user_design/constraints/DDR_NATIVE_512.xdc] for cell 'u_DDR3_native'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/DDR_NATIVE_512/DDR_NATIVE_512/user_design/constraints/DDR_NATIVE_512.xdc] for cell 'u_DDR3_native'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'FIFO_DDR_IP_BRG'. The XDC file /home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG/FIFO_DDR_IP_BRG/FIFO_DDR_IP_BRG.xdc will not be read for any cell of this module.
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_to_native_for_ddr_ip_inst/FIFO_DDR_IP_BRG_rd/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_to_native_for_ddr_ip_inst/FIFO_DDR_IP_BRG_rd/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_to_native_for_ddr_ip_inst/FIFO_DDR_IP_BRG_wr/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_to_native_for_ddr_ip_inst/FIFO_DDR_IP_BRG_wr/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/stream_fifo_inst/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/stream_fifo_inst/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/stream_fifo_inst/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/stream_fifo_inst/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/stream_fifo_inst/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/stream_fifo_inst/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'vdma_stream_fifo'. The XDC file /home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo/vdma_stream_fifo/vdma_stream_fifo.xdc will not be read for any cell of this module.
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc]
CRITICAL WARNING: [Constraints 18-1055] Clock 'system_input_clock' completely overrides clock 'sysclk_p', which is referenced by one or more other constraints. Any constraints that refer to the overridden clock will be ignored.
New: create_clock -period 5.000 -name system_input_clock -waveform {0.000 2.500} [get_ports -filter { NAME =~  "*" && DIRECTION == "IN" }], [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:5]
Previous: create_clock -period 5.000 [get_ports sysclk_p], [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.xdc:56]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Constraints 18-633] Creating clock system_input_clock with 2 sources. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:5]
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/q[0]' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I2' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/VCC/P' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/clk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_2/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_2/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/clk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I3' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/d' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I1' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/d[0]' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/wclk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/rclk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/d' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/rd_rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/rd_rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/rclk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/wr_rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/d[0]' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/clk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/d' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I3' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_2/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/q[0]' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/clk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/VCC/P' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I1' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I2' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_2/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/clk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[0][0]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/d[0]' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[1][0]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-402' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/q[0]' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I2' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/VCC/P' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/clk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_2/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_2/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/clk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I3' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/d' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I1' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/d[0]' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/wclk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/rclk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/d' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/rd_rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/rd_rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/rclk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/wr_rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/d[0]' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/clk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/d' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I3' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_2/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/q[0]' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/clk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/VCC/P' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I1' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I2' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_2/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/clk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/d[0]' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[1][0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/d' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[0][0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[1][0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/clk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/VCC/P' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc[1][0]_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[0][0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/q[0]' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc[1][0]_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/VCC/P' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/VCC/P' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/VCC/P' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/wclk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/rclk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/d' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/rd_rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/d' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/wclk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/rclk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-401' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc]
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/hdmi_pin.xdc]
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/hdmi_pin.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/DDR_NATIVE_512/DDR_NATIVE_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512.dcp'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/stream_fifo_inst/U0'
INFO: [Timing 38-2] Deriving generated clocks [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc:53]
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/stream_fifo_inst/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/stream_fifo_inst/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/stream_fifo_inst/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/stream_fifo_inst/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/stream_fifo_inst/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'vdma_stream_fifo'. The XDC file /home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo/vdma_stream_fifo/vdma_stream_fifo_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'AXI4_INFCNT'. The XDC file /home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT/AXI4_INFCNT_impl_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'AXI4_INFCNT'. The XDC file /home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT/AXI4_INFCNT_clocks.xdc will not be read for any cell of this module.
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512_impl_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_interconnect_wrap_inst/AXI4_INFCNT_inst/inst'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512_impl_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_interconnect_wrap_inst/AXI4_INFCNT_inst/inst'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_interconnect_wrap_inst/AXI4_INFCNT_inst/inst'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_interconnect_wrap_inst/AXI4_INFCNT_inst/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 7236.363 ; gain = 16.289 ; free physical = 2215 ; free virtual = 4263
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "/home/young/work/axi_vdma/synthesis/address_ctrl/a_frame_addr.v" into library work [/home/young/work/axi_vdma/synthesis/address_ctrl/a_frame_addr.v:1]
[Thu Nov 10 13:03:26 2016] Launched synth_1...
Run output will be captured here: /home/young/work/FPGA/vdma_test/vdma_test.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.dcp' for cell 'system_mmcm_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/DDR_NATIVE_512/DDR_NATIVE_512.dcp' for cell 'u_DDR3_native'
INFO: [Project 1-454] Reading design checkpoint '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512.dcp' for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_interconnect_wrap_inst/AXI4_INFCNT_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.dcp' for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_to_native_for_ddr_ip_inst/FIFO_DDR_IP_BRG_rd'
INFO: [Project 1-454] Reading design checkpoint '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512.dcp' for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/stream_fifo_inst'
INFO: [Netlist 29-17] Analyzing 1071 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm_board.xdc] for cell 'system_mmcm_inst/inst'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm_board.xdc] for cell 'system_mmcm_inst/inst'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.xdc] for cell 'system_mmcm_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.xdc:57]
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.xdc] for cell 'system_mmcm_inst/inst'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/DDR_NATIVE_512/DDR_NATIVE_512/user_design/constraints/DDR_NATIVE_512.xdc] for cell 'u_DDR3_native'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/DDR_NATIVE_512/DDR_NATIVE_512/user_design/constraints/DDR_NATIVE_512.xdc] for cell 'u_DDR3_native'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'FIFO_DDR_IP_BRG'. The XDC file /home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG/FIFO_DDR_IP_BRG/FIFO_DDR_IP_BRG.xdc will not be read for any cell of this module.
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_to_native_for_ddr_ip_inst/FIFO_DDR_IP_BRG_rd/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_to_native_for_ddr_ip_inst/FIFO_DDR_IP_BRG_rd/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_to_native_for_ddr_ip_inst/FIFO_DDR_IP_BRG_wr/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_to_native_for_ddr_ip_inst/FIFO_DDR_IP_BRG_wr/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/stream_fifo_inst/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/stream_fifo_inst/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/stream_fifo_inst/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/stream_fifo_inst/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/stream_fifo_inst/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/stream_fifo_inst/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'vdma_stream_fifo'. The XDC file /home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo/vdma_stream_fifo/vdma_stream_fifo.xdc will not be read for any cell of this module.
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc]
CRITICAL WARNING: [Constraints 18-1055] Clock 'system_input_clock' completely overrides clock 'sysclk_p', which is referenced by one or more other constraints. Any constraints that refer to the overridden clock will be ignored.
New: create_clock -period 5.000 -name system_input_clock -waveform {0.000 2.500} [get_ports -filter { NAME =~  "*" && DIRECTION == "IN" }], [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:5]
Previous: create_clock -period 5.000 [get_ports sysclk_p], [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.xdc:56]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Constraints 18-633] Creating clock system_input_clock with 2 sources. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:5]
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/q[0]' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[1][0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/clk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/GND/G' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/d[0]' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/d' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/rclk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/wr_rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/wclk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[0][0]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[1][0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[0][0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[1][0]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/VCC/P' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc[1][0]_i_1/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/VCC/P' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I1' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/q[0]' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/d[0]' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/d' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/clk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[1][0]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/d' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/d[0]' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I3' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/VCC/P' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_2/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/clk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[0][0]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/q[0]' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/clk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_2/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[1][0]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/clk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I2' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc[1][0]_i_1/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[0][0]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/wclk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/rd_rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/rd_rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/clk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc[1][0]_i_1/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_1/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_reg/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/VCC/P' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc[1][0]_i_1/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[1][0]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_1/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/GND/G' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_reg/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[0][0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[1][0]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[1][0]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_reg/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[0][0]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[0][0]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/VCC/P' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[0][0]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_reg/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-402' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/q[0]' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/clk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/GND/G' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/d[0]' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/d' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/rclk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/wr_rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/wclk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/VCC/P' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc[1][0]_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[0][0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/VCC/P' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I1' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/q[0]' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/d[0]' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/d' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/clk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/d' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/d[0]' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I3' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/VCC/P' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_2/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/clk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[0][0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/q[0]' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/clk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_2/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[1][0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[1][0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/cross_clk_sync_false_path/clk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I2' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc[1][0]_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/wclk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/rd_rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/rd_rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/clk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[0][0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc[1][0]_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[1][0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/VCC/P' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc[1][0]_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/GND/G' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_reg/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[1][0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_reg/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/VCC/P' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/cross_clk_sync_false_path/ltc_reg[0][0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/rclk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/clk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/d[0]' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/VCC/P' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/clk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/q[0]' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/d' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/rclk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/VCC/P' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/wr_rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/f_broaden_and_cross_clk_inst/rclk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/rd_rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-401' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc]
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/hdmi_pin.xdc]
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/hdmi_pin.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/DDR_NATIVE_512/DDR_NATIVE_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512.dcp'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/stream_fifo_inst/U0'
INFO: [Timing 38-2] Deriving generated clocks [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc:53]
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/stream_fifo_inst/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/stream_fifo_inst/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/stream_fifo_inst/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/stream_fifo_inst/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/stream_fifo_inst/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'vdma_stream_fifo'. The XDC file /home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo/vdma_stream_fifo/vdma_stream_fifo_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'AXI4_INFCNT'. The XDC file /home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT/AXI4_INFCNT_impl_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'AXI4_INFCNT'. The XDC file /home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT/AXI4_INFCNT_clocks.xdc will not be read for any cell of this module.
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512_impl_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_interconnect_wrap_inst/AXI4_INFCNT_inst/inst'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512_impl_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_interconnect_wrap_inst/AXI4_INFCNT_inst/inst'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_interconnect_wrap_inst/AXI4_INFCNT_inst/inst'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_interconnect_wrap_inst/AXI4_INFCNT_inst/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 7255.324 ; gain = 18.961 ; free physical = 2171 ; free virtual = 4218
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "/home/young/work/axi_vdma/synthesis/line_length_status/read_line_len_sum.v" into library work [/home/young/work/axi_vdma/synthesis/line_length_status/read_line_len_sum.v:1]
[Thu Nov 10 13:11:14 2016] Launched synth_1...
Run output will be captured here: /home/young/work/FPGA/vdma_test/vdma_test.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.dcp' for cell 'system_mmcm_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/DDR_NATIVE_512/DDR_NATIVE_512.dcp' for cell 'u_DDR3_native'
INFO: [Project 1-454] Reading design checkpoint '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512.dcp' for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_interconnect_wrap_inst/AXI4_INFCNT_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.dcp' for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_to_native_for_ddr_ip_inst/FIFO_DDR_IP_BRG_rd'
INFO: [Project 1-454] Reading design checkpoint '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512.dcp' for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/stream_fifo_inst'
INFO: [Netlist 29-17] Analyzing 1155 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm_board.xdc] for cell 'system_mmcm_inst/inst'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm_board.xdc] for cell 'system_mmcm_inst/inst'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.xdc] for cell 'system_mmcm_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.xdc:57]
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.xdc] for cell 'system_mmcm_inst/inst'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/DDR_NATIVE_512/DDR_NATIVE_512/user_design/constraints/DDR_NATIVE_512.xdc] for cell 'u_DDR3_native'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/DDR_NATIVE_512/DDR_NATIVE_512/user_design/constraints/DDR_NATIVE_512.xdc] for cell 'u_DDR3_native'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'FIFO_DDR_IP_BRG'. The XDC file /home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG/FIFO_DDR_IP_BRG/FIFO_DDR_IP_BRG.xdc will not be read for any cell of this module.
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_to_native_for_ddr_ip_inst/FIFO_DDR_IP_BRG_rd/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_to_native_for_ddr_ip_inst/FIFO_DDR_IP_BRG_rd/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_to_native_for_ddr_ip_inst/FIFO_DDR_IP_BRG_wr/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_to_native_for_ddr_ip_inst/FIFO_DDR_IP_BRG_wr/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/stream_fifo_inst/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/stream_fifo_inst/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/stream_fifo_inst/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/stream_fifo_inst/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/stream_fifo_inst/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/stream_fifo_inst/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'vdma_stream_fifo'. The XDC file /home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo/vdma_stream_fifo/vdma_stream_fifo.xdc will not be read for any cell of this module.
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc]
CRITICAL WARNING: [Constraints 18-1055] Clock 'system_input_clock' completely overrides clock 'sysclk_p', which is referenced by one or more other constraints. Any constraints that refer to the overridden clock will be ignored.
New: create_clock -period 5.000 -name system_input_clock -waveform {0.000 2.500} [get_ports -filter { NAME =~  "*" && DIRECTION == "IN" }], [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:5]
Previous: create_clock -period 5.000 [get_ports sysclk_p], [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.xdc:56]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Constraints 18-633] Creating clock system_input_clock with 2 sources. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:5]
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/VCC/P' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/dq_reg[0]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/dq_reg[0]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[2]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[1]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[3]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_reg/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_1/I2' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_1/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_1/I1' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[3]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[2]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[0]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[1]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_1/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[1]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_2/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[2]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[3]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_2/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[3]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[1]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_1/I3' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[2]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/q[0]' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/clk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/VCC/P' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/d' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I3' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I1' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_2/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I2' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/d[0]' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_2/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/clk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst_i_1/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst_i_1/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/rclk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/wr_rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst_i_1/I1' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/wclk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/rd_rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/d' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/wr_rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/wclk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/rd_rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/d' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst_i_1/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst_i_1/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/rclk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/VCC/P' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/dq_reg[0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_i_1/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_i_1/I1' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/dq_reg[3]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/ltc_reg[1][0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/dq_reg[0]/PRE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_i_2/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/ltc_reg[0][0]/CLR' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[2]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/q[0]' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[1]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-402' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/dq_reg[0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/VCC/P' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/dq_reg[0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_reg/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_1/I2' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[1]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_1/I1' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[3]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[1]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_2/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_2/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[2]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_reg/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_1/I3' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[2]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[3]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/q[0]' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/clk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/VCC/P' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/d' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[1]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I3' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_reg/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I1' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[2]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_2/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_1/I2' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/d[0]' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q_reg_i_2/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/clk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[3]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/rclk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/wr_rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst_i_1/I1' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/wclk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/rd_rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/d' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/wr_rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/wclk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/rd_rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/d' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/rclk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/VCC/P' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_i_1/I1' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[2]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_i_2/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/dq_reg[3]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[2]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/q[0]' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[1]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/ltc[1][0]_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/dq_reg[1]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/ltc_reg[0][0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/dq_reg[3]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/ltc_reg[0][0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[3]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[1]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/VCC/P' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/dq_reg[2]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/ltc_reg[1][0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_reg/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/d[0]' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/dq_reg[1]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/clk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/ltc[1][0]_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_i_1/I3' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/VCC/P' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/d' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_i_2/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-401' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc]
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/hdmi_pin.xdc]
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/hdmi_pin.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/DDR_NATIVE_512/DDR_NATIVE_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512.dcp'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/stream_fifo_inst/U0'
INFO: [Timing 38-2] Deriving generated clocks [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc:53]
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/stream_fifo_inst/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/stream_fifo_inst/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/stream_fifo_inst/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/stream_fifo_inst/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/stream_fifo_inst/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'vdma_stream_fifo'. The XDC file /home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo/vdma_stream_fifo/vdma_stream_fifo_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'AXI4_INFCNT'. The XDC file /home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT/AXI4_INFCNT_impl_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'AXI4_INFCNT'. The XDC file /home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT/AXI4_INFCNT_clocks.xdc will not be read for any cell of this module.
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512_impl_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_interconnect_wrap_inst/AXI4_INFCNT_inst/inst'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512_impl_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_interconnect_wrap_inst/AXI4_INFCNT_inst/inst'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_interconnect_wrap_inst/AXI4_INFCNT_inst/inst'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_interconnect_wrap_inst/AXI4_INFCNT_inst/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 7269.613 ; gain = 14.289 ; free physical = 2121 ; free virtual = 4183
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/young/work/axi_vdma/vivado_pid2735.debug)
INFO: [Common 17-14] Message 'Vivado 12-106' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "/home/young/work/axi_vdma/synthesis/address_ctrl/a_frame_addr.v" into library work [/home/young/work/axi_vdma/synthesis/address_ctrl/a_frame_addr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/young/work/axi_vdma/synthesis/axi4_status/axi_inf_state_core.v" into library work [/home/young/work/axi_vdma/synthesis/axi4_status/axi_inf_state_core.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/young/work/axi_vdma/synthesis/base_addr/baseaddr_loop_A2.v" into library work [/home/young/work/axi_vdma/synthesis/base_addr/baseaddr_loop_A2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/young/work/axi_vdma/synthesis/base_addr/bit5_encode.v" into library work [/home/young/work/axi_vdma/synthesis/base_addr/bit5_encode.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/young/work/axi_vdma/synthesis/data_map/combin_data.v" into library work [/home/young/work/axi_vdma/synthesis/data_map/combin_data.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/young/work/axi_vdma/synthesis/data_map/destruct_data.v" into library work [/home/young/work/axi_vdma/synthesis/data_map/destruct_data.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/young/work/axi_vdma/synthesis/fifo_status/fifo_status_ctrl.v" into library work [/home/young/work/axi_vdma/synthesis/fifo_status/fifo_status_ctrl.v:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/young/work/axi_vdma/synthesis/fifo_status/fifo_status_ctrl.v:50]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [/home/young/work/axi_vdma/synthesis/fifo_status/fifo_status_ctrl.v:54]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [/home/young/work/axi_vdma/synthesis/fifo_status/fifo_status_ctrl.v:55]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/young/work/axi_vdma/synthesis/fifo_status/fifo_status_ctrl.v:107]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [/home/young/work/axi_vdma/synthesis/fifo_status/fifo_status_ctrl.v:112]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [/home/young/work/axi_vdma/synthesis/fifo_status/fifo_status_ctrl.v:113]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/young/work/axi_vdma/synthesis/fifo_status/fifo_status_ctrl.v:117]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [/home/young/work/axi_vdma/synthesis/fifo_status/fifo_status_ctrl.v:122]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [/home/young/work/axi_vdma/synthesis/fifo_status/fifo_status_ctrl.v:123]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/young/work/axi_vdma/synthesis/fifo_status/fifo_status_ctrl.v:130]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/young/work/axi_vdma/synthesis/fifo_status/fifo_status_ctrl.v:138]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [/home/young/work/axi_vdma/synthesis/fifo_status/fifo_status_ctrl.v:142]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [/home/young/work/axi_vdma/synthesis/fifo_status/fifo_status_ctrl.v:143]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/young/work/axi_vdma/synthesis/fifo_status/fifo_status_ctrl.v:153]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/young/work/axi_vdma/synthesis/fifo_status/fifo_status_ctrl.v:186]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [/home/young/work/axi_vdma/synthesis/fifo_status/fifo_status_ctrl.v:190]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [/home/young/work/axi_vdma/synthesis/fifo_status/fifo_status_ctrl.v:191]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/young/work/axi_vdma/synthesis/fifo_status/fifo_status_ctrl.v:208]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [/home/young/work/axi_vdma/synthesis/fifo_status/fifo_status_ctrl.v:212]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [/home/young/work/axi_vdma/synthesis/fifo_status/fifo_status_ctrl.v:213]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [/home/young/work/axi_vdma/synthesis/fifo_status/fifo_status_ctrl.v:214]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [/home/young/work/axi_vdma/synthesis/fifo_status/fifo_status_ctrl.v:216]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/young/work/axi_vdma/synthesis/fifo_status/fifo_status_ctrl.v:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [/home/young/work/axi_vdma/synthesis/fifo_status/fifo_status_ctrl.v:227]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [/home/young/work/axi_vdma/synthesis/fifo_status/fifo_status_ctrl.v:228]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [/home/young/work/axi_vdma/synthesis/fifo_status/fifo_status_ctrl.v:236]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [/home/young/work/axi_vdma/synthesis/fifo_status/fifo_status_ctrl.v:237]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/young/work/axi_vdma/synthesis/fifo_status/fifo_status_ctrl.v:245]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [/home/young/work/axi_vdma/synthesis/fifo_status/fifo_status_ctrl.v:249]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [/home/young/work/axi_vdma/synthesis/fifo_status/fifo_status_ctrl.v:250]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [/home/young/work/axi_vdma/synthesis/fifo_status/fifo_status_ctrl.v:258]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [/home/young/work/axi_vdma/synthesis/fifo_status/fifo_status_ctrl.v:259]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/young/work/axi_vdma/synthesis/fifo_status/fifo_status_ctrl.v:263]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [/home/young/work/axi_vdma/synthesis/fifo_status/fifo_status_ctrl.v:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [/home/young/work/axi_vdma/synthesis/fifo_status/fifo_status_ctrl.v:269]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/young/work/axi_vdma/synthesis/in_out_port/in_port.v" into library work [/home/young/work/axi_vdma/synthesis/in_out_port/in_port.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/young/work/axi_vdma/synthesis/mm_rev.v" into library work [/home/young/work/axi_vdma/synthesis/mm_rev.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/young/work/axi_vdma/synthesis/mm_tras.v" into library work [/home/young/work/axi_vdma/synthesis/mm_tras.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/young/work/axi_vdma/synthesis/in_out_port/native_in_port.v" into library work [/home/young/work/axi_vdma/synthesis/in_out_port/native_in_port.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/young/work/axi_vdma/synthesis/in_out_port/native_out_port.v" into library work [/home/young/work/axi_vdma/synthesis/in_out_port/native_out_port.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/young/work/axi_vdma/synthesis/native_to_axis/native_to_axis.v" into library work [/home/young/work/axi_vdma/synthesis/native_to_axis/native_to_axis.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/young/work/axi_vdma/synthesis/in_out_port/out_port.v" into library work [/home/young/work/axi_vdma/synthesis/in_out_port/out_port.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/young/work/axi_vdma/synthesis/base_addr/rd_base_loop.v" into library work [/home/young/work/axi_vdma/synthesis/base_addr/rd_base_loop.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/young/work/axi_vdma/synthesis/fifo_status/read_fifo_status_ctrl.v" into library work [/home/young/work/axi_vdma/synthesis/fifo_status/read_fifo_status_ctrl.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/young/work/axi_vdma/synthesis/line_length_status/read_line_len_sum.v" into library work [/home/young/work/axi_vdma/synthesis/line_length_status/read_line_len_sum.v:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/young/work/axi_vdma/synthesis/line_length_status/read_line_len_sum.v:71]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [/home/young/work/axi_vdma/synthesis/line_length_status/read_line_len_sum.v:74]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [/home/young/work/axi_vdma/synthesis/line_length_status/read_line_len_sum.v:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [/home/young/work/axi_vdma/synthesis/line_length_status/read_line_len_sum.v:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [/home/young/work/axi_vdma/synthesis/line_length_status/read_line_len_sum.v:81]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/young/work/axi_vdma/synthesis/line_length_status/read_line_len_sum.v:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [/home/young/work/axi_vdma/synthesis/line_length_status/read_line_len_sum.v:90]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [/home/young/work/axi_vdma/synthesis/line_length_status/read_line_len_sum.v:91]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/young/work/axi_vdma/synthesis/line_length_status/read_line_len_sum.v:99]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/young/work/axi_vdma/synthesis/base_addr/read_write_map_A2.v" into library work [/home/young/work/axi_vdma/synthesis/base_addr/read_write_map_A2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/young/work/axi_vdma/synthesis/in_out_port/stream_in_port.v" into library work [/home/young/work/axi_vdma/synthesis/in_out_port/stream_in_port.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/young/work/axi_vdma/synthesis/in_out_port/stream_out_port.v" into library work [/home/young/work/axi_vdma/synthesis/in_out_port/stream_out_port.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/young/work/axi_vdma/synthesis/line_length_status/write_line_len_sum.v" into library work [/home/young/work/axi_vdma/synthesis/line_length_status/write_line_len_sum.v:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/home/young/work/axi_vdma/synthesis/ac701_test_top.sv" into library work [/home/young/work/axi_vdma/synthesis/ac701_test_top.sv:1]
INFO: [HDL 9-1065] Parsing verilog file "/home/young/work/axi_vdma/multiports_vdma_tb_1028_inf_def.svi" included at line 77. [/home/young/work/axi_vdma/synthesis/ac701_test_top.sv:77]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/home/young/work/axi_vdma/synthesis/interconnect_wrap/axi4_interconnect_wrap.sv" into library work [/home/young/work/axi_vdma/synthesis/interconnect_wrap/axi4_interconnect_wrap.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/home/young/work/axi_vdma/synthesis/axi4_to_native/axi4_to_native_for_ddr_ip.sv" into library work [/home/young/work/axi_vdma/synthesis/axi4_to_native/axi4_to_native_for_ddr_ip.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/home/young/work/axi_vdma/synthesis/base_addr/baseaddr_ctrl.sv" into library work [/home/young/work/axi_vdma/synthesis/base_addr/baseaddr_ctrl.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/home/young/work/axi_vdma/synthesis/empty_axi4_master.sv" into library work [/home/young/work/axi_vdma/synthesis/empty_axi4_master.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/home/young/work/axi_vdma/synthesis/multiport_vdma.sv" into library work [/home/young/work/axi_vdma/synthesis/multiport_vdma.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/home/young/work/axi_vdma/synthesis/multiports_vdma_wrap.sv" into library work [/home/young/work/axi_vdma/synthesis/multiports_vdma_wrap.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/home/young/work/axi_vdma/simple_video_gen.sv" into library work [/home/young/work/axi_vdma/simple_video_gen.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/home/young/work/axi_vdma/synthesis/base_addr/vdma_baseaddr_ctrl_inf.sv" into library work [/home/young/work/axi_vdma/synthesis/base_addr/vdma_baseaddr_ctrl_inf.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/home/young/work/axi_vdma/synthesis/vdma_compact_port.sv" into library work [/home/young/work/axi_vdma/synthesis/vdma_compact_port.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/home/young/work/axi_vdma/video_interface.sv" into library work [/home/young/work/axi_vdma/video_interface.sv:1]
[Thu Nov 10 15:12:57 2016] Launched synth_1...
Run output will be captured here: /home/young/work/FPGA/vdma_test/vdma_test.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "/home/young/work/axi_vdma/synthesis/fifo_status/fifo_status_ctrl.v" into library work [/home/young/work/axi_vdma/synthesis/fifo_status/fifo_status_ctrl.v:1]
[Thu Nov 10 15:15:31 2016] Launched synth_1...
Run output will be captured here: /home/young/work/FPGA/vdma_test/vdma_test.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.dcp' for cell 'system_mmcm_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/DDR_NATIVE_512/DDR_NATIVE_512.dcp' for cell 'u_DDR3_native'
INFO: [Project 1-454] Reading design checkpoint '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512.dcp' for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_interconnect_wrap_inst/AXI4_INFCNT_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.dcp' for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_to_native_for_ddr_ip_inst/FIFO_DDR_IP_BRG_rd'
INFO: [Project 1-454] Reading design checkpoint '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512.dcp' for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/stream_fifo_inst'
INFO: [Netlist 29-17] Analyzing 1155 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm_board.xdc] for cell 'system_mmcm_inst/inst'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm_board.xdc] for cell 'system_mmcm_inst/inst'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.xdc] for cell 'system_mmcm_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.xdc:57]
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.xdc] for cell 'system_mmcm_inst/inst'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/DDR_NATIVE_512/DDR_NATIVE_512/user_design/constraints/DDR_NATIVE_512.xdc] for cell 'u_DDR3_native'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/DDR_NATIVE_512/DDR_NATIVE_512/user_design/constraints/DDR_NATIVE_512.xdc] for cell 'u_DDR3_native'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'FIFO_DDR_IP_BRG'. The XDC file /home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG/FIFO_DDR_IP_BRG/FIFO_DDR_IP_BRG.xdc will not be read for any cell of this module.
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_to_native_for_ddr_ip_inst/FIFO_DDR_IP_BRG_rd/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_to_native_for_ddr_ip_inst/FIFO_DDR_IP_BRG_rd/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_to_native_for_ddr_ip_inst/FIFO_DDR_IP_BRG_wr/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_to_native_for_ddr_ip_inst/FIFO_DDR_IP_BRG_wr/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/stream_fifo_inst/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/stream_fifo_inst/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/stream_fifo_inst/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/stream_fifo_inst/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/stream_fifo_inst/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/stream_fifo_inst/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'vdma_stream_fifo'. The XDC file /home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo/vdma_stream_fifo/vdma_stream_fifo.xdc will not be read for any cell of this module.
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc]
CRITICAL WARNING: [Constraints 18-1055] Clock 'system_input_clock' completely overrides clock 'sysclk_p', which is referenced by one or more other constraints. Any constraints that refer to the overridden clock will be ignored.
New: create_clock -period 5.000 -name system_input_clock -waveform {0.000 2.500} [get_ports -filter { NAME =~  "*" && DIRECTION == "IN" }], [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:5]
Previous: create_clock -period 5.000 [get_ports sysclk_p], [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.xdc:56]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Constraints 18-633] Creating clock system_input_clock with 2 sources. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:5]
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/wr_rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst_i_1/I1' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/wclk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/rclk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst_i_1/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/rd_rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst_i_1/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/rd_rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/wr_rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/d' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst_i_1/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/d' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/wclk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst_i_1/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/VCC/P' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/ltc_reg[1][0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[0]/R' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/ltc_reg[1][0]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[1]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[0]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/d' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/q[0]' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/d[0]' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/VCC/P' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/ltc_reg[1][0]/R' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_1/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[3]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/clk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[1]/R' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[0]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[1]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/clk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[1]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[0][0]_i_1/I1' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/R' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/clk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/d' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/I1' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/clk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/d[0]' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[0][0]_i_1/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/q[0]' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/R' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/l_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/l_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[0][0]_i_1/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/l_broaden_and_cross_clk_inst/broaden_inst/d' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/l_broaden_and_cross_clk_inst/cross_clk_sync_false_path/GND/G' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/l_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/l_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/l_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/l_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/l_broaden_and_cross_clk_inst/broaden_inst/clk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/l_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/R' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/l_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/R' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/l_broaden_and_cross_clk_inst/broaden_inst/q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/l_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/l_broaden_and_cross_clk_inst/cross_clk_sync_false_path/d[0]' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/l_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/I1' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/l_broaden_and_cross_clk_inst/cross_clk_sync_false_path/clk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/l_broaden_and_cross_clk_inst/cross_clk_sync_false_path/rst_n' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/l_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/O' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/l_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[0][0]_i_1/I1' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/l_broaden_and_cross_clk_inst/cross_clk_sync_false_path/VCC/P' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/l_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/l_broaden_and_cross_clk_inst/cross_clk_sync_false_path/q[0]' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/l_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[0][0]_i_1/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/rclk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_reg/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/dq_reg[3]/Q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/dq_reg[1]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/q' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_i_2/I2' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/wclk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/ltc[0][0]_i_1/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_i_2/I1' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_i_2/I0' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/dq_reg[2]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/dq_reg[2]/CE' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/dq_reg[2]/S' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/ltc[1][0]_i_1/I1' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/ltc_reg[0][0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/ltc[0][0]_i_1/I1' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/dq_reg[0]/D' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/rclk' is not a valid startpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-402' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/wr_rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst_i_1/I1' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/wclk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/rclk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/rd_rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/rd_rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/wr_rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/d' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/d' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/wclk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/dq_reg[0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/VCC/P' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/ltc_reg[1][0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/d' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/q[0]' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/d[0]' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/VCC/P' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/q_reg_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[3]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/clk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[1]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/clk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/broaden_inst/dq_reg[1]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[0][0]_i_1/I1' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/clk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/d' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/I1' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/clk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/d[0]' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[0][0]_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/q[0]' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/broaden_inst/q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/l_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/l_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[0][0]_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/l_broaden_and_cross_clk_inst/broaden_inst/d' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/l_broaden_and_cross_clk_inst/cross_clk_sync_false_path/GND/G' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/l_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/l_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/l_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[0][0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/l_broaden_and_cross_clk_inst/broaden_inst/clk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/l_broaden_and_cross_clk_inst/broaden_inst/q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/l_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc_reg[1][0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/l_broaden_and_cross_clk_inst/cross_clk_sync_false_path/d[0]' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/l_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/I1' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/l_broaden_and_cross_clk_inst/cross_clk_sync_false_path/clk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/l_broaden_and_cross_clk_inst/cross_clk_sync_false_path/rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/l_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[1][0]_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/l_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[0][0]_i_1/I1' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/l_broaden_and_cross_clk_inst/cross_clk_sync_false_path/VCC/P' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/l_broaden_and_cross_clk_inst/cross_clk_sync_false_path/q[0]' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/l_broaden_and_cross_clk_inst/cross_clk_sync_false_path/ltc[0][0]_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_fifo_rst/rclk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_reg/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/dq_reg[3]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_i_2/I2' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/wclk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/ltc[0][0]_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_i_2/I1' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/dq_reg[1]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_i_2/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_reg/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/ltc[1][0]_i_1/I1' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/ltc[0][0]_i_1/I1' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/ltc_reg[0][0]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/rclk' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/ltc_reg[0][0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/wr_rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/ltc[1][0]_i_1/I0' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/dq_reg[2]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/dq_reg[2]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/VCC/P' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/rd_rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/dq_reg[3]/C' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/GND/G' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/ltc[1][0]_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/rst_n' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/broaden_inst/q_reg_i_2/I3' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/ltc_reg[1][0]/Q' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/broaden_and_cross_clk_inst/d' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/broaden_and_cross_clk_in_port_rst/cross_clk_sync_false_path/ltc[0][0]_i_1/O' is not a valid endpoint. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-401' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc:13]
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/top.xdc]
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/hdmi_pin.xdc]
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/constrs_1/new/hdmi_pin.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/system_mmcm/system_mmcm.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/DDR_NATIVE_512/DDR_NATIVE_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/FIFO_DDR_IP_BRG_512/FIFO_DDR_IP_BRG_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512.dcp'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/stream_fifo_inst/U0'
INFO: [Timing 38-2] Deriving generated clocks [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc:53]
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/MM_REV_BLOCK.mm_rev_inst/stream_fifo_inst/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/stream_fifo_inst/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst0/mm_tras_inst/stream_fifo_inst/U0'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/stream_fifo_inst/U0'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo_512/vdma_stream_fifo_512/vdma_stream_fifo_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/vdma_compact_port_inst1/mm_tras_inst/stream_fifo_inst/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'vdma_stream_fifo'. The XDC file /home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/vdma_stream_fifo/vdma_stream_fifo/vdma_stream_fifo_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'AXI4_INFCNT'. The XDC file /home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT/AXI4_INFCNT_impl_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'AXI4_INFCNT'. The XDC file /home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT/AXI4_INFCNT_clocks.xdc will not be read for any cell of this module.
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512_impl_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_interconnect_wrap_inst/AXI4_INFCNT_inst/inst'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512_impl_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_interconnect_wrap_inst/AXI4_INFCNT_inst/inst'
Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_interconnect_wrap_inst/AXI4_INFCNT_inst/inst'
Finished Parsing XDC File [/home/young/work/FPGA/vdma_test/vdma_test.srcs/sources_1/ip/AXI4_INFCNT_512/AXI4_INFCNT_512_clocks.xdc] for cell 'multiports_vdma_wrap_inst/multiports_vdma_inst/axi4_interconnect_wrap_inst/AXI4_INFCNT_inst/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 7286.258 ; gain = 6.871 ; free physical = 1254 ; free virtual = 3405
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 10 15:18:54 2016...
