# assign_1
 
### Objective
 To model the graph for the given any combinational input circuit.
#### Authors
| Roll No. | Name |
| --- | --- |
| EDM18B037 | Mayank Navneet Mehta |
| EDM18B054 | Vishva Nilesh Bhate |

### Directory Details
- `test_cases`: contains `.v` and `.vm` files in their respective folders. `.vm` files are given as input to the main program.
- `generate_graph`: python package containing source code.
