// Seed: 1246636970
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    input wire id_2,
    output supply0 id_3,
    output uwire id_4,
    output wire id_5,
    output wor id_6,
    output supply1 id_7
);
  logic id_9;
  ;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    output uwire id_2,
    output uwire id_3,
    output tri id_4,
    output supply1 id_5,
    input tri id_6,
    input tri1 id_7,
    output wor id_8,
    input tri id_9,
    output tri id_10,
    inout supply0 id_11,
    input uwire id_12,
    input wand id_13,
    output supply0 id_14,
    output supply0 id_15,
    input supply1 id_16,
    output tri id_17
);
  logic [7:0] id_19;
  assign id_19 = id_12;
  logic id_20 = -1 & 1;
  module_0 modCall_1 (
      id_15,
      id_1,
      id_6,
      id_4,
      id_4,
      id_2,
      id_3,
      id_11
  );
  assign id_4 = -1;
  logic id_21, id_22;
  assign id_8 = id_19[-1];
endmodule
