// Seed: 1533091997
module module_0 (
    input wor id_0,
    output supply0 id_1,
    input supply1 id_2,
    input wire id_3,
    input supply0 id_4,
    output wor id_5,
    input tri0 id_6,
    input tri1 id_7
);
  wire id_9;
  wire id_10 = id_9;
  assign id_9 = id_9;
  wire id_11 = id_10;
  wire id_12;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input tri1 id_2,
    output wand id_3,
    input tri id_4,
    input wor id_5,
    output wand id_6,
    input tri0 id_7,
    input supply1 id_8,
    output wand id_9,
    input tri1 id_10,
    input uwire id_11,
    output tri0 id_12,
    output tri1 id_13,
    input wor id_14
    , id_19,
    input tri id_15,
    input tri1 id_16,
    input tri0 id_17
);
  wire id_20;
  tri  id_21 = (id_10 == id_15);
  module_0(
      id_0, id_13, id_7, id_8, id_2, id_3, id_14, id_0
  );
endmodule
