$date
	Sat Oct 22 19:55:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#417635
b1101 !
1"
#417638
b1101 &
b1101 %
1$
#417639
0"
#417642
b101000 &
b101000 %
#417646
b10100 &
b10100 %
#417650
b1010 &
b1010 %
#417654
b101 &
b101 %
#417658
b10000 &
b10000 %
#417662
b1000 &
b1000 %
#417666
b100 &
b100 %
#417670
b10 &
b10 %
#417674
b1 &
b1 %
1#
#417678
b0 &
0#
b0 %
0$
#1349144
b10101 !
1"
#1349146
b10101 &
b10101 %
1$
#1349147
0"
#1349150
b1000000 &
b1000000 %
#1349154
b100000 &
b100000 %
#1349158
b10000 &
b10000 %
#1349162
b1000 &
b1000 %
#1349166
b100 &
b100 %
#1349170
b10 &
b10 %
#1349174
b1 &
1#
b1 %
#1349178
b0 &
b0 %
0#
0$
#2389216
b1111 !
1"
#2389218
b1111 &
b1111 %
1$
#2389219
0"
#2389222
b101110 &
b101110 %
#2389226
b10111 &
b10111 %
#2389230
b1000110 &
b1000110 %
#2389234
b100011 &
b100011 %
#2389238
b1101010 &
b1101010 %
#2389242
b110101 &
b110101 %
#2389246
b10100000 &
b10100000 %
#2389250
b1010000 &
b1010000 %
#2389254
b101000 &
b101000 %
#2389258
b10100 &
b10100 %
#2389262
b1010 &
b1010 %
#2389266
b101 &
b101 %
#2389270
b10000 &
b10000 %
#2389274
b1000 &
b1000 %
#2389278
b100 &
b100 %
#2389282
b10 &
b10 %
#2389286
b1 &
1#
b1 %
#2389290
b0 &
b0 %
0#
0$
#4500012
