ğŸŒ Verilog Quest â€“ Building VLSI Dreams
Hey there! Iâ€™m Hodar Meet.Iâ€™m on a mission to master Verilog/SystemVerilog and break into the VLSI world with hands-on projects.


ğŸš€ About This Repo
This is my learning hub for Verilog and SystemVerilog, where Iâ€™m building projects from scratch to grow my VLSI skills. From gates to RTL, itâ€™s all here!
Whatâ€™s Inside:  

Beginner projects with testbenches  
A clear progression toward advanced designs  
My journey to becoming a VLSI pro


ğŸ› ï¸ My Projects



Project
Focus
Status



Half Adder
Logic gate basics
âœ… Done


Full Adder
Combinational design
âœ… Done


4:1 Multiplexer
Data selection
âœ… Done


1:4 Demultiplexer
Signal distribution
âœ… Done


D Flip-Flop
Sequential circuits
ğŸ› ï¸ In Progress


Traffic Light FSM
State machines
ğŸ“… Planned


Next Up: Encoders, Counters, and I2C Protocol  

âš™ï¸ Tools I Use

Icarus Verilog: For fast simulations  
GTKWave: To see my waveforms  
VS Code: Where I code my magic


ğŸ“ Connect With Me!
Letâ€™s talk VLSI, share ideas, or team up! Click below to reach out:  

Check out my LinkedIn profile: https://www.linkedin.com/in/hodar-meet-2200b1284
  


ğŸ“§ Email: hodarmeet99010@gmail.com  
Hit me up, and letâ€™s dive into digital design together!  

Letâ€™s create the future, one Verilog line at a time!
