Protel Design System Design Rule Check
PCB File : C:\hw\bluenrg1_v2\bluienrg.PcbDoc
Date     : 01/02/2018
Time     : 18:54:42

Processing Rule : Clearance Constraint (Gap=0.1mm) (InNetClass('RFB')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.2mm) (HasFootprint('MSOP-8')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.5mm) (HasFootprint('BALF-NRG')),(InPolygonClass('All Polygons'))
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.2mm) (HasFootprint('BALF-NRG')),(All)
   Violation between Clearance Constraint: (0.18mm < 0.2mm) Between Pad B1-G(6.555mm,10.759mm) on Top Layer And Pad B1-AN(6.555mm,10.279mm) on Top Layer 
Rule Violations :1

Processing Rule : Clearance Constraint (Gap=0.3mm) (InNet('NetA1_ANT')),(InPolygonClass('All Polygons'))
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.2mm) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.1mm) (InNet('NetA1_ANT')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.3mm) (All),(InPolygonClass('All Polygons'))
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.15mm) (HasFootprint('BLUENRG-1')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.5mm) (InNetClass('HC')),(InPolygonClass('All Polygons'))
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net VCC Between Pad R12-2(5.893mm,3.289mm) on Top Layer And Pad U12-VCC(14.837mm,-6.655mm) on Top Layer 
Rule Violations :1

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=40.00ohms) (Max=140.0ohms) (Preferred=50.00ohms) (InNet('NetA1_ANT'))
Rule Violations :0

Processing Rule : Width Constraint (Min=0.15mm) (Max=0.8mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.15mm) (Max=0.8mm) (Preferred=0.3mm) (InNetClass('HC'))
Rule Violations :0

Processing Rule : SMD Neck-Down Constraint (Percent=600%) (InNet('NetA1_ANT'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.02mm) (HasFootprint('BALF-NRG')),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.195mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.12mm) (HasFootprint('16MHZ_25_20')),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.1mm) (HasFootprint('MY_0603')),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.1mm) (HasFootprint('MY_0805')),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.2mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.2mm) Between Track (6.955mm,11.169mm)(7.555mm,11.169mm) on Top Overlay And Pad B1-RF1(7.555mm,10.759mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.2mm) Between Track (6.955mm,9.869mm)(7.555mm,9.869mm) on Top Overlay And Pad B1-RF0(7.555mm,10.279mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.185mm]
Rule Violations :2

Processing Rule : Silk to Silk (Clearance=0.19mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 4
Waived Violations : 0
Time Elapsed        : 00:00:08