Fitter report for i2c_try2
Thu Nov 14 17:49:54 2019
Quartus II 64-Bit Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Pin-Out File
  6. Fitter Resource Usage Summary
  7. Input Pins
  8. Output Pins
  9. Bidir Pins
 10. All Package Pins
 11. Output Pin Default Load For Reported TCO
 12. Fitter Resource Utilization by Entity
 13. Control Signals
 14. Non-Global High Fan-Out Signals
 15. Interconnect Usage Summary
 16. LAB External Interconnect
 17. LAB Macrocells
 18. Parallel Expander
 19. Logic Cell Interconnection
 20. Fitter Device Options
 21. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------+
; Fitter Summary                                                       ;
+---------------------------+------------------------------------------+
; Fitter Status             ; Successful - Thu Nov 14 17:49:54 2019    ;
; Quartus II 64-Bit Version ; 9.1 Build 222 10/21/2009 SJ Full Version ;
; Revision Name             ; i2c_try2                                 ;
; Top-level Entity Name     ; i2c_try2                                 ;
; Family                    ; MAX7000S                                 ;
; Device                    ; EPM7128SLC84-15                          ;
; Timing Models             ; Final                                    ;
; Total macrocells          ; 42 / 128 ( 33 % )                        ;
; Total pins                ; 16 / 68 ( 24 % )                         ;
+---------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                              ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Option                                                                     ; Setting         ; Default Value ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Device                                                                     ; EPM7128SLC84-15 ;               ;
; Use smart compilation                                                      ; Off             ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On              ; On            ;
; Enable compact report table                                                ; Off             ; Off           ;
; Use TimeQuest Timing Analyzer                                              ; Off             ; Off           ;
; Optimize Timing for ECOs                                                   ; Off             ; Off           ;
; Regenerate full fit report during ECO compiles                             ; Off             ; Off           ;
; Optimize IOC Register Placement for Timing                                 ; On              ; On            ;
; Limit to One Fitting Attempt                                               ; Off             ; Off           ;
; Fitter Initial Placement Seed                                              ; 1               ; 1             ;
; Slow Slew Rate                                                             ; Off             ; Off           ;
; Fitter Effort                                                              ; Auto Fit        ; Auto Fit      ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off             ; Off           ;
; Use Best Effort Settings for Compilation                                   ; Off             ; Off           ;
+----------------------------------------------------------------------------+-----------------+---------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Sherry/Desktop/Quartus Project/i2c_try2/i2c_try2.pin.


+-------------------------------------------------------+
; Fitter Resource Usage Summary                         ;
+-----------------------------------+-------------------+
; Resource                          ; Usage             ;
+-----------------------------------+-------------------+
; Logic cells                       ; 42 / 128 ( 33 % ) ;
; Registers                         ; 27 / 128 ( 21 % ) ;
; Number of pterms used             ; 171               ;
; User inserted logic elements      ; 0                 ;
; I/O pins                          ; 16 / 68 ( 24 % )  ;
;     -- Clock pins                 ; 0 / 2 ( 0 % )     ;
;     -- Dedicated input pins       ; 0 / 2 ( 0 % )     ;
; Global signals                    ; 0                 ;
; Shareable expanders               ; 0 / 128 ( 0 % )   ;
; Parallel expanders                ; 11 / 120 ( 9 % )  ;
; Cells using turbo bit             ; 42 / 128 ( 33 % ) ;
; Maximum fan-out node              ; rst               ;
; Maximum fan-out                   ; 36                ;
; Highest non-global fan-out signal ; rst               ;
; Highest non-global fan-out        ; 36                ;
; Total fan-out                     ; 458               ;
; Average fan-out                   ; 7.90              ;
+-----------------------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                   ;
+--------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+
; Name   ; Pin # ; I/O Bank ; LAB ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; I/O Standard ; Location assigned by ;
+--------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+
; button ; 51    ; --       ; 5   ; 0                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
; clk    ; 63    ; --       ; 7   ; 27                    ; 0                  ; no     ; no             ; TTL          ; User                 ;
; en     ; 60    ; --       ; 6   ; 9                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
; rst    ; 58    ; --       ; 6   ; 36                    ; 0                  ; no     ; no             ; TTL          ; User                 ;
+--------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                       ;
+---------------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; LAB ; Output Register ; Slow Slew Rate ; Open Drain ; TRI Primitive ; I/O Standard ; Location assigned by ; Load  ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+
; back_from_ack ; 6     ; --       ; 1   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; cfged_flag    ; 44    ; --       ; 5   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; led[0]        ; 49    ; --       ; 5   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; led[1]        ; 50    ; --       ; 5   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; led[2]        ; 45    ; --       ; 5   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; over_flag     ; 54    ; --       ; 6   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ; -                    ; -                   ;
; scl           ; 56    ; --       ; 6   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
+---------------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                      ;
+------+-------+----------+-----+-----------------------+--------------------+--------+----------------+-----------------+----------------+------------+--------------+----------------------+-------+----------------------+---------------------+
; Name ; Pin # ; I/O Bank ; LAB ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Slow Slew Rate ; Open Drain ; I/O Standard ; Location assigned by ; Load  ; Output Enable Source ; Output Enable Group ;
+------+-------+----------+-----+-----------------------+--------------------+--------+----------------+-----------------+----------------+------------+--------------+----------------------+-------+----------------------+---------------------+
; sda  ; 57    ; --       ; 6   ; 2                     ; 0                  ; no     ; no             ; no              ; no             ; no         ; TTL          ; User                 ; 10 pF ; link                 ; -                   ;
+------+-------+----------+-----+-----------------------+--------------------+--------+----------------+-----------------+----------------+------------+--------------+----------------------+-------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                      ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; User Assignment ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; 1        ; 0          ; --       ; GND+           ;        ;              ;         ;                 ;
; 2        ; 1          ; --       ; GND+           ;        ;              ;         ;                 ;
; 3        ; 2          ; --       ; VCCINT         ; power  ;              ; 5.0V    ;                 ;
; 4        ; 3          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 5        ; 4          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 6        ; 5          ; --       ; back_from_ack  ; output ; TTL          ;         ; N               ;
; 7        ; 6          ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 8        ; 7          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 9        ; 8          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 10       ; 9          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 11       ; 10         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 12       ; 11         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 13       ; 12         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 14       ; 13         ; --       ; TDI            ; input  ; TTL          ;         ; N               ;
; 15       ; 14         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 16       ; 15         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 17       ; 16         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 18       ; 17         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 19       ; 18         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 20       ; 19         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 21       ; 20         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 22       ; 21         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 23       ; 22         ; --       ; TMS            ; input  ; TTL          ;         ; N               ;
; 24       ; 23         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 25       ; 24         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 26       ; 25         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 27       ; 26         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 28       ; 27         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 29       ; 28         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 30       ; 29         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 31       ; 30         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 32       ; 31         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 33       ; 32         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 34       ; 33         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 35       ; 34         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 36       ; 35         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 37       ; 36         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 38       ; 37         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 39       ; 38         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 40       ; 39         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 41       ; 40         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 42       ; 41         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 43       ; 42         ; --       ; VCCINT         ; power  ;              ; 5.0V    ;                 ;
; 44       ; 43         ; --       ; cfged_flag     ; output ; TTL          ;         ; Y               ;
; 45       ; 44         ; --       ; led[2]         ; output ; TTL          ;         ; Y               ;
; 46       ; 45         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 47       ; 46         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 48       ; 47         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 49       ; 48         ; --       ; led[0]         ; output ; TTL          ;         ; Y               ;
; 50       ; 49         ; --       ; led[1]         ; output ; TTL          ;         ; Y               ;
; 51       ; 50         ; --       ; button         ; input  ; TTL          ;         ; Y               ;
; 52       ; 51         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 53       ; 52         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 54       ; 53         ; --       ; over_flag      ; output ; TTL          ;         ; N               ;
; 55       ; 54         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 56       ; 55         ; --       ; scl            ; output ; TTL          ;         ; Y               ;
; 57       ; 56         ; --       ; sda            ; bidir  ; TTL          ;         ; Y               ;
; 58       ; 57         ; --       ; rst            ; input  ; TTL          ;         ; Y               ;
; 59       ; 58         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 60       ; 59         ; --       ; en             ; input  ; TTL          ;         ; Y               ;
; 61       ; 60         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 62       ; 61         ; --       ; TCK            ; input  ; TTL          ;         ; N               ;
; 63       ; 62         ; --       ; clk            ; input  ; TTL          ;         ; Y               ;
; 64       ; 63         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 65       ; 64         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 66       ; 65         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 67       ; 66         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 68       ; 67         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 69       ; 68         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 70       ; 69         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 71       ; 70         ; --       ; TDO            ; output ; TTL          ;         ; N               ;
; 72       ; 71         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 73       ; 72         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 74       ; 73         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 75       ; 74         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 76       ; 75         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 77       ; 76         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 78       ; 77         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 79       ; 78         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 80       ; 79         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 81       ; 80         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 82       ; 81         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 83       ; 82         ; --       ; GND+           ;        ;              ;         ;                 ;
; 84       ; 83         ; --       ; GND+           ;        ;              ;         ;                 ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------+
; Output Pin Default Load For Reported TCO      ;
+--------------+-------+------------------------+
; I/O Standard ; Load  ; Termination Resistance ;
+--------------+-------+------------------------+
; 3.3-V LVTTL  ; 10 pF ; Not Available          ;
; 3.3-V LVCMOS ; 10 pF ; Not Available          ;
; TTL          ; 10 pF ; Not Available          ;
+--------------+-------+------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                       ;
+----------------------------------+------------+------+---------------------------------------+--------------+
; Compilation Hierarchy Node       ; Macrocells ; Pins ; Full Hierarchy Name                   ; Library Name ;
+----------------------------------+------------+------+---------------------------------------+--------------+
; |i2c_try2                        ; 42         ; 16   ; |i2c_try2                             ; work         ;
;    |lpm_counter:en_wr_cnt_rtl_0| ; 9          ; 0    ; |i2c_try2|lpm_counter:en_wr_cnt_rtl_0 ; work         ;
+----------------------------------+------------+------+---------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------+
; Control Signals                                                                                     ;
+------+----------+---------+----------------------+--------+----------------------+------------------+
; Name ; Location ; Fan-Out ; Usage                ; Global ; Global Resource Used ; Global Line Name ;
+------+----------+---------+----------------------+--------+----------------------+------------------+
; clk  ; PIN_63   ; 27      ; Clock                ; no     ; --                   ; --               ;
; rst  ; PIN_58   ; 36      ; Async. clear, Preset ; no     ; --                   ; --               ;
+------+----------+---------+----------------------+--------+----------------------+------------------+


+-----------------------------------------------+
; Non-Global High Fan-Out Signals               ;
+-------------------------------------+---------+
; Name                                ; Fan-Out ;
+-------------------------------------+---------+
; rst                                 ; 36      ;
; machine_state                       ; 29      ;
; clk                                 ; 27      ;
; i2c_substate.state_bit_1            ; 27      ;
; i2c_substate.state_bit_2            ; 27      ;
; i2c_substate.state_bit_0            ; 27      ;
; i2c_substate.state_bit_3            ; 26      ;
; bit_cycle_cnt.state_bit_0           ; 24      ;
; bit_cycle_cnt.state_bit_1           ; 24      ;
; i2c_state.state_bit_1               ; 20      ;
; sda_buf                             ; 14      ;
; i2c_state.state_bit_0               ; 13      ;
; over_flag~reg0                      ; 12      ;
; en_wr                               ; 10      ;
; lpm_counter:en_wr_cnt_rtl_0|dffs[8] ; 10      ;
; lpm_counter:en_wr_cnt_rtl_0|dffs[7] ; 10      ;
; lpm_counter:en_wr_cnt_rtl_0|dffs[6] ; 10      ;
; lpm_counter:en_wr_cnt_rtl_0|dffs[5] ; 10      ;
; lpm_counter:en_wr_cnt_rtl_0|dffs[4] ; 10      ;
; lpm_counter:en_wr_cnt_rtl_0|dffs[3] ; 10      ;
; lpm_counter:en_wr_cnt_rtl_0|dffs[2] ; 10      ;
; lpm_counter:en_wr_cnt_rtl_0|dffs[1] ; 10      ;
; lpm_counter:en_wr_cnt_rtl_0|dffs[0] ; 10      ;
; en                                  ; 9       ;
; seq_cnt[1]                          ; 8       ;
; seq_cnt[0]                          ; 7       ;
; scl~reg0                            ; 4       ;
; cfged_flag~reg0                     ; 3       ;
; sda~0                               ; 2       ;
; back_from_ack~reg0                  ; 2       ;
; link                                ; 2       ;
; scl~17                              ; 1       ;
; scl~11                              ; 1       ;
; i2c_substate.state_bit_1~23         ; 1       ;
; machine_state~17                    ; 1       ;
; bit_cycle_cnt.state_bit_0~12        ; 1       ;
; sda_buf~26                          ; 1       ;
; sda_buf~21                          ; 1       ;
; i2c_substate.state_bit_0~19         ; 1       ;
; bit_cycle_cnt.state_bit_1~15        ; 1       ;
; bit_cycle_cnt.state_bit_1~13        ; 1       ;
; link~10                             ; 1       ;
; Decoder0~7                          ; 1       ;
; Decoder0~4                          ; 1       ;
; sda_buf~14                          ; 1       ;
; sda_buf~8                           ; 1       ;
+-------------------------------------+---------+


+------------------------------------------------+
; Interconnect Usage Summary                     ;
+----------------------------+-------------------+
; Interconnect Resource Type ; Usage             ;
+----------------------------+-------------------+
; Output enables             ; 1 / 6 ( 17 % )    ;
; PIA buffers                ; 60 / 288 ( 21 % ) ;
; PIAs                       ; 60 / 288 ( 21 % ) ;
+----------------------------+-------------------+


+----------------------------------------------------------------------------+
; LAB External Interconnect                                                  ;
+----------------------------------------------+-----------------------------+
; LAB External Interconnects  (Average = 7.50) ; Number of LABs  (Total = 3) ;
+----------------------------------------------+-----------------------------+
; 0 - 1                                        ; 5                           ;
; 2 - 3                                        ; 0                           ;
; 4 - 5                                        ; 0                           ;
; 6 - 7                                        ; 0                           ;
; 8 - 9                                        ; 0                           ;
; 10 - 11                                      ; 0                           ;
; 12 - 13                                      ; 0                           ;
; 14 - 15                                      ; 1                           ;
; 16 - 17                                      ; 0                           ;
; 18 - 19                                      ; 0                           ;
; 20 - 21                                      ; 1                           ;
; 22 - 23                                      ; 0                           ;
; 24 - 25                                      ; 1                           ;
+----------------------------------------------+-----------------------------+


+----------------------------------------------------------------------+
; LAB Macrocells                                                       ;
+----------------------------------------+-----------------------------+
; Number of Macrocells  (Average = 5.25) ; Number of LABs  (Total = 3) ;
+----------------------------------------+-----------------------------+
; 0                                      ; 5                           ;
; 1                                      ; 0                           ;
; 2                                      ; 0                           ;
; 3                                      ; 0                           ;
; 4                                      ; 0                           ;
; 5                                      ; 0                           ;
; 6                                      ; 0                           ;
; 7                                      ; 0                           ;
; 8                                      ; 0                           ;
; 9                                      ; 0                           ;
; 10                                     ; 0                           ;
; 11                                     ; 0                           ;
; 12                                     ; 1                           ;
; 13                                     ; 0                           ;
; 14                                     ; 1                           ;
; 15                                     ; 0                           ;
; 16                                     ; 1                           ;
+----------------------------------------+-----------------------------+


+---------------------------------------------------------+
; Parallel Expander                                       ;
+--------------------------+------------------------------+
; Parallel Expander Length ; Number of Parallel Expanders ;
+--------------------------+------------------------------+
; 0                        ; 0                            ;
; 1                        ; 7                            ;
; 2                        ; 2                            ;
+--------------------------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Logic Cell Interconnection                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LAB ; Logic Cell ; Input                                                                                                                                                                                                                                                                                                                                                                            ; Output                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;  A  ; LC11       ; link~10, machine_state, i2c_substate.state_bit_1, i2c_substate.state_bit_0, i2c_substate.state_bit_2, i2c_substate.state_bit_3, clk, rst                                                                                                                                                                                                                                         ; sda, link~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  A  ; LC5        ; bit_cycle_cnt.state_bit_1~15, i2c_state.state_bit_0, machine_state, i2c_substate.state_bit_1, i2c_substate.state_bit_0, i2c_substate.state_bit_2, i2c_substate.state_bit_3, bit_cycle_cnt.state_bit_1, i2c_state.state_bit_1, rst, clk                                                                                                                                           ; cfged_flag~reg0, bit_cycle_cnt.state_bit_1, i2c_state.state_bit_1, i2c_substate.state_bit_0, i2c_substate.state_bit_2, i2c_substate.state_bit_3, sda_buf~8, sda_buf~14, i2c_state.state_bit_0, back_from_ack~reg0, seq_cnt[0], seq_cnt[1], over_flag~reg0, machine_state, i2c_substate.state_bit_1, scl~reg0, link~10, bit_cycle_cnt.state_bit_1~13, bit_cycle_cnt.state_bit_1~15, i2c_substate.state_bit_0~19, sda_buf~21, i2c_substate.state_bit_1~23, scl~11, scl~17                                                                             ;
;  A  ; LC9        ; i2c_substate.state_bit_0~19, sda_buf, i2c_state.state_bit_1, rst, i2c_substate.state_bit_1, bit_cycle_cnt.state_bit_0, bit_cycle_cnt.state_bit_1, i2c_substate.state_bit_0, i2c_substate.state_bit_3, i2c_substate.state_bit_2, clk                                                                                                                                              ; cfged_flag~reg0, link, bit_cycle_cnt.state_bit_1, i2c_state.state_bit_1, i2c_substate.state_bit_0, i2c_substate.state_bit_2, i2c_substate.state_bit_3, sda_buf~8, sda_buf~14, i2c_state.state_bit_0, bit_cycle_cnt.state_bit_0, back_from_ack~reg0, seq_cnt[0], seq_cnt[1], over_flag~reg0, machine_state, i2c_substate.state_bit_1, link~10, bit_cycle_cnt.state_bit_1~15, i2c_substate.state_bit_0~19, sda_buf~21, sda_buf~26, bit_cycle_cnt.state_bit_0~12, machine_state~17, i2c_substate.state_bit_1~23, scl~11, scl~17                        ;
;  A  ; LC7        ; bit_cycle_cnt.state_bit_0~12, machine_state, i2c_substate.state_bit_0, i2c_substate.state_bit_2, i2c_substate.state_bit_3, i2c_substate.state_bit_1, i2c_state.state_bit_1, bit_cycle_cnt.state_bit_0, rst, clk                                                                                                                                                                  ; cfged_flag~reg0, i2c_state.state_bit_1, i2c_substate.state_bit_0, i2c_substate.state_bit_2, i2c_substate.state_bit_3, sda_buf~8, sda_buf~14, i2c_state.state_bit_0, bit_cycle_cnt.state_bit_0, back_from_ack~reg0, seq_cnt[0], seq_cnt[1], over_flag~reg0, machine_state, i2c_substate.state_bit_1, scl~reg0, link~10, bit_cycle_cnt.state_bit_1~13, bit_cycle_cnt.state_bit_1~15, i2c_substate.state_bit_0~19, sda_buf~21, i2c_substate.state_bit_1~23, scl~11, scl~17                                                                             ;
;  A  ; LC13       ; machine_state, bit_cycle_cnt.state_bit_0, bit_cycle_cnt.state_bit_1, sda_buf, i2c_substate.state_bit_0, i2c_substate.state_bit_1, i2c_substate.state_bit_2, i2c_substate.state_bit_3, back_from_ack~reg0, clk, rst                                                                                                                                                               ; back_from_ack~reg0, back_from_ack                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  A  ; LC2        ; machine_state~17, machine_state, i2c_state.state_bit_1, i2c_substate.state_bit_0, i2c_substate.state_bit_2, i2c_substate.state_bit_3, i2c_substate.state_bit_1, sda_buf, bit_cycle_cnt.state_bit_0, bit_cycle_cnt.state_bit_1, clk, rst                                                                                                                                          ; cfged_flag~reg0, link, bit_cycle_cnt.state_bit_1, i2c_state.state_bit_1, i2c_substate.state_bit_2, i2c_substate.state_bit_3, sda_buf~8, sda_buf~14, sda_buf, i2c_state.state_bit_0, bit_cycle_cnt.state_bit_0, back_from_ack~reg0, seq_cnt[0], seq_cnt[1], over_flag~reg0, machine_state, i2c_substate.state_bit_1, scl~reg0, link~10, bit_cycle_cnt.state_bit_1~13, bit_cycle_cnt.state_bit_1~15, i2c_substate.state_bit_0~19, sda_buf~21, sda_buf~26, bit_cycle_cnt.state_bit_0~12, machine_state~17, i2c_substate.state_bit_1~23, scl~11, scl~17 ;
;  A  ; LC10       ; sda_buf, bit_cycle_cnt.state_bit_0, bit_cycle_cnt.state_bit_1, machine_state, i2c_substate.state_bit_0, link, i2c_state.state_bit_0, i2c_state.state_bit_1, i2c_substate.state_bit_1                                                                                                                                                                                             ; link                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  A  ; LC3        ; bit_cycle_cnt.state_bit_0, machine_state, bit_cycle_cnt.state_bit_1                                                                                                                                                                                                                                                                                                              ; bit_cycle_cnt.state_bit_1~15                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  A  ; LC4        ; bit_cycle_cnt.state_bit_1~13, bit_cycle_cnt.state_bit_0, i2c_state.state_bit_0, machine_state, i2c_state.state_bit_1, i2c_substate.state_bit_1, rst, bit_cycle_cnt.state_bit_1, i2c_substate.state_bit_0, i2c_substate.state_bit_2, i2c_substate.state_bit_3                                                                                                                     ; bit_cycle_cnt.state_bit_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  A  ; LC8        ; machine_state, i2c_substate.state_bit_3, rst, bit_cycle_cnt.state_bit_0, bit_cycle_cnt.state_bit_1, i2c_substate.state_bit_0, i2c_state.state_bit_0, i2c_state.state_bit_1, i2c_substate.state_bit_2, i2c_substate.state_bit_1                                                                                                                                                   ; i2c_substate.state_bit_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  A  ; LC6        ; i2c_state.state_bit_0, machine_state, i2c_substate.state_bit_0, i2c_substate.state_bit_2, i2c_substate.state_bit_3, i2c_substate.state_bit_1                                                                                                                                                                                                                                     ; bit_cycle_cnt.state_bit_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  A  ; LC1        ; en_wr, machine_state, i2c_state.state_bit_0, i2c_substate.state_bit_0, i2c_substate.state_bit_2, i2c_substate.state_bit_3, i2c_substate.state_bit_1                                                                                                                                                                                                                              ; machine_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  E  ; LC65       ; machine_state, bit_cycle_cnt.state_bit_0, bit_cycle_cnt.state_bit_1, i2c_state.state_bit_1, i2c_substate.state_bit_1, i2c_substate.state_bit_0, i2c_substate.state_bit_2, i2c_substate.state_bit_3, cfged_flag~reg0, clk, rst                                                                                                                                                    ; cfged_flag~reg0, cfged_flag, sda_buf~21                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  E  ; LC77       ; en_wr, en, lpm_counter:en_wr_cnt_rtl_0|dffs[0], over_flag~reg0, lpm_counter:en_wr_cnt_rtl_0|dffs[8], lpm_counter:en_wr_cnt_rtl_0|dffs[7], lpm_counter:en_wr_cnt_rtl_0|dffs[6], lpm_counter:en_wr_cnt_rtl_0|dffs[5], lpm_counter:en_wr_cnt_rtl_0|dffs[4], lpm_counter:en_wr_cnt_rtl_0|dffs[3], lpm_counter:en_wr_cnt_rtl_0|dffs[2], lpm_counter:en_wr_cnt_rtl_0|dffs[1], clk, rst ; lpm_counter:en_wr_cnt_rtl_0|dffs[0], lpm_counter:en_wr_cnt_rtl_0|dffs[1], lpm_counter:en_wr_cnt_rtl_0|dffs[2], lpm_counter:en_wr_cnt_rtl_0|dffs[3], lpm_counter:en_wr_cnt_rtl_0|dffs[4], lpm_counter:en_wr_cnt_rtl_0|dffs[5], lpm_counter:en_wr_cnt_rtl_0|dffs[6], lpm_counter:en_wr_cnt_rtl_0|dffs[7], lpm_counter:en_wr_cnt_rtl_0|dffs[8], en_wr                                                                                                                                                                                                  ;
;  E  ; LC74       ; lpm_counter:en_wr_cnt_rtl_0|dffs[2], lpm_counter:en_wr_cnt_rtl_0|dffs[1], en_wr, en, lpm_counter:en_wr_cnt_rtl_0|dffs[0], over_flag~reg0, lpm_counter:en_wr_cnt_rtl_0|dffs[8], lpm_counter:en_wr_cnt_rtl_0|dffs[7], lpm_counter:en_wr_cnt_rtl_0|dffs[6], lpm_counter:en_wr_cnt_rtl_0|dffs[5], lpm_counter:en_wr_cnt_rtl_0|dffs[4], lpm_counter:en_wr_cnt_rtl_0|dffs[3], clk, rst ; lpm_counter:en_wr_cnt_rtl_0|dffs[0], lpm_counter:en_wr_cnt_rtl_0|dffs[1], lpm_counter:en_wr_cnt_rtl_0|dffs[2], lpm_counter:en_wr_cnt_rtl_0|dffs[3], lpm_counter:en_wr_cnt_rtl_0|dffs[4], lpm_counter:en_wr_cnt_rtl_0|dffs[5], lpm_counter:en_wr_cnt_rtl_0|dffs[6], lpm_counter:en_wr_cnt_rtl_0|dffs[7], lpm_counter:en_wr_cnt_rtl_0|dffs[8], en_wr                                                                                                                                                                                                  ;
;  E  ; LC75       ; seq_cnt[0], machine_state, bit_cycle_cnt.state_bit_0, bit_cycle_cnt.state_bit_1, i2c_state.state_bit_1, i2c_substate.state_bit_1, i2c_substate.state_bit_0, i2c_substate.state_bit_2, i2c_substate.state_bit_3, seq_cnt[1], clk, rst                                                                                                                                             ; sda_buf~14, seq_cnt[0], seq_cnt[1], led[1], Decoder0~4, Decoder0~7, over_flag~reg0, sda_buf~26                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  E  ; LC67       ; seq_cnt[1], seq_cnt[0]                                                                                                                                                                                                                                                                                                                                                           ; led[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  E  ; LC73       ; seq_cnt[1], seq_cnt[0]                                                                                                                                                                                                                                                                                                                                                           ; led[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  E  ; LC76       ; lpm_counter:en_wr_cnt_rtl_0|dffs[1], en_wr, en, lpm_counter:en_wr_cnt_rtl_0|dffs[0], over_flag~reg0, lpm_counter:en_wr_cnt_rtl_0|dffs[8], lpm_counter:en_wr_cnt_rtl_0|dffs[7], lpm_counter:en_wr_cnt_rtl_0|dffs[6], lpm_counter:en_wr_cnt_rtl_0|dffs[5], lpm_counter:en_wr_cnt_rtl_0|dffs[4], lpm_counter:en_wr_cnt_rtl_0|dffs[3], lpm_counter:en_wr_cnt_rtl_0|dffs[2], clk, rst ; lpm_counter:en_wr_cnt_rtl_0|dffs[0], lpm_counter:en_wr_cnt_rtl_0|dffs[1], lpm_counter:en_wr_cnt_rtl_0|dffs[2], lpm_counter:en_wr_cnt_rtl_0|dffs[3], lpm_counter:en_wr_cnt_rtl_0|dffs[4], lpm_counter:en_wr_cnt_rtl_0|dffs[5], lpm_counter:en_wr_cnt_rtl_0|dffs[6], lpm_counter:en_wr_cnt_rtl_0|dffs[7], lpm_counter:en_wr_cnt_rtl_0|dffs[8], en_wr                                                                                                                                                                                                  ;
;  E  ; LC78       ; over_flag~reg0, en_wr, en, lpm_counter:en_wr_cnt_rtl_0|dffs[8], lpm_counter:en_wr_cnt_rtl_0|dffs[7], lpm_counter:en_wr_cnt_rtl_0|dffs[6], lpm_counter:en_wr_cnt_rtl_0|dffs[5], lpm_counter:en_wr_cnt_rtl_0|dffs[4], lpm_counter:en_wr_cnt_rtl_0|dffs[3], lpm_counter:en_wr_cnt_rtl_0|dffs[2], lpm_counter:en_wr_cnt_rtl_0|dffs[1], lpm_counter:en_wr_cnt_rtl_0|dffs[0], clk, rst ; lpm_counter:en_wr_cnt_rtl_0|dffs[0], lpm_counter:en_wr_cnt_rtl_0|dffs[1], lpm_counter:en_wr_cnt_rtl_0|dffs[2], lpm_counter:en_wr_cnt_rtl_0|dffs[3], lpm_counter:en_wr_cnt_rtl_0|dffs[4], lpm_counter:en_wr_cnt_rtl_0|dffs[5], lpm_counter:en_wr_cnt_rtl_0|dffs[6], lpm_counter:en_wr_cnt_rtl_0|dffs[7], lpm_counter:en_wr_cnt_rtl_0|dffs[8], en_wr                                                                                                                                                                                                  ;
;  E  ; LC68       ; lpm_counter:en_wr_cnt_rtl_0|dffs[3], lpm_counter:en_wr_cnt_rtl_0|dffs[2], lpm_counter:en_wr_cnt_rtl_0|dffs[1], en_wr, en, lpm_counter:en_wr_cnt_rtl_0|dffs[0], over_flag~reg0, lpm_counter:en_wr_cnt_rtl_0|dffs[8], lpm_counter:en_wr_cnt_rtl_0|dffs[7], lpm_counter:en_wr_cnt_rtl_0|dffs[6], lpm_counter:en_wr_cnt_rtl_0|dffs[5], lpm_counter:en_wr_cnt_rtl_0|dffs[4], clk, rst ; lpm_counter:en_wr_cnt_rtl_0|dffs[0], lpm_counter:en_wr_cnt_rtl_0|dffs[1], lpm_counter:en_wr_cnt_rtl_0|dffs[2], lpm_counter:en_wr_cnt_rtl_0|dffs[3], lpm_counter:en_wr_cnt_rtl_0|dffs[4], lpm_counter:en_wr_cnt_rtl_0|dffs[5], lpm_counter:en_wr_cnt_rtl_0|dffs[6], lpm_counter:en_wr_cnt_rtl_0|dffs[7], lpm_counter:en_wr_cnt_rtl_0|dffs[8], en_wr                                                                                                                                                                                                  ;
;  E  ; LC72       ; en_wr, en, lpm_counter:en_wr_cnt_rtl_0|dffs[4], lpm_counter:en_wr_cnt_rtl_0|dffs[3], lpm_counter:en_wr_cnt_rtl_0|dffs[2], lpm_counter:en_wr_cnt_rtl_0|dffs[1], lpm_counter:en_wr_cnt_rtl_0|dffs[0], over_flag~reg0, lpm_counter:en_wr_cnt_rtl_0|dffs[8], lpm_counter:en_wr_cnt_rtl_0|dffs[7], lpm_counter:en_wr_cnt_rtl_0|dffs[6], lpm_counter:en_wr_cnt_rtl_0|dffs[5], clk, rst ; lpm_counter:en_wr_cnt_rtl_0|dffs[0], lpm_counter:en_wr_cnt_rtl_0|dffs[1], lpm_counter:en_wr_cnt_rtl_0|dffs[2], lpm_counter:en_wr_cnt_rtl_0|dffs[3], lpm_counter:en_wr_cnt_rtl_0|dffs[4], lpm_counter:en_wr_cnt_rtl_0|dffs[5], lpm_counter:en_wr_cnt_rtl_0|dffs[6], lpm_counter:en_wr_cnt_rtl_0|dffs[7], lpm_counter:en_wr_cnt_rtl_0|dffs[8], en_wr                                                                                                                                                                                                  ;
;  E  ; LC71       ; lpm_counter:en_wr_cnt_rtl_0|dffs[5], en_wr, en, lpm_counter:en_wr_cnt_rtl_0|dffs[4], lpm_counter:en_wr_cnt_rtl_0|dffs[3], lpm_counter:en_wr_cnt_rtl_0|dffs[2], lpm_counter:en_wr_cnt_rtl_0|dffs[1], lpm_counter:en_wr_cnt_rtl_0|dffs[0], over_flag~reg0, lpm_counter:en_wr_cnt_rtl_0|dffs[8], lpm_counter:en_wr_cnt_rtl_0|dffs[7], lpm_counter:en_wr_cnt_rtl_0|dffs[6], clk, rst ; lpm_counter:en_wr_cnt_rtl_0|dffs[0], lpm_counter:en_wr_cnt_rtl_0|dffs[1], lpm_counter:en_wr_cnt_rtl_0|dffs[2], lpm_counter:en_wr_cnt_rtl_0|dffs[3], lpm_counter:en_wr_cnt_rtl_0|dffs[4], lpm_counter:en_wr_cnt_rtl_0|dffs[5], lpm_counter:en_wr_cnt_rtl_0|dffs[6], lpm_counter:en_wr_cnt_rtl_0|dffs[7], lpm_counter:en_wr_cnt_rtl_0|dffs[8], en_wr                                                                                                                                                                                                  ;
;  E  ; LC70       ; lpm_counter:en_wr_cnt_rtl_0|dffs[6], lpm_counter:en_wr_cnt_rtl_0|dffs[5], lpm_counter:en_wr_cnt_rtl_0|dffs[4], lpm_counter:en_wr_cnt_rtl_0|dffs[3], lpm_counter:en_wr_cnt_rtl_0|dffs[2], lpm_counter:en_wr_cnt_rtl_0|dffs[1], lpm_counter:en_wr_cnt_rtl_0|dffs[0], lpm_counter:en_wr_cnt_rtl_0|dffs[8], lpm_counter:en_wr_cnt_rtl_0|dffs[7], en_wr, en, over_flag~reg0, clk, rst ; lpm_counter:en_wr_cnt_rtl_0|dffs[0], lpm_counter:en_wr_cnt_rtl_0|dffs[1], lpm_counter:en_wr_cnt_rtl_0|dffs[2], lpm_counter:en_wr_cnt_rtl_0|dffs[3], lpm_counter:en_wr_cnt_rtl_0|dffs[4], lpm_counter:en_wr_cnt_rtl_0|dffs[5], lpm_counter:en_wr_cnt_rtl_0|dffs[6], lpm_counter:en_wr_cnt_rtl_0|dffs[7], lpm_counter:en_wr_cnt_rtl_0|dffs[8], en_wr                                                                                                                                                                                                  ;
;  E  ; LC69       ; en_wr, en, over_flag~reg0, lpm_counter:en_wr_cnt_rtl_0|dffs[1], lpm_counter:en_wr_cnt_rtl_0|dffs[2], lpm_counter:en_wr_cnt_rtl_0|dffs[3], lpm_counter:en_wr_cnt_rtl_0|dffs[4], lpm_counter:en_wr_cnt_rtl_0|dffs[5], lpm_counter:en_wr_cnt_rtl_0|dffs[6], lpm_counter:en_wr_cnt_rtl_0|dffs[7], lpm_counter:en_wr_cnt_rtl_0|dffs[0], lpm_counter:en_wr_cnt_rtl_0|dffs[8], clk, rst ; lpm_counter:en_wr_cnt_rtl_0|dffs[0], lpm_counter:en_wr_cnt_rtl_0|dffs[1], lpm_counter:en_wr_cnt_rtl_0|dffs[2], lpm_counter:en_wr_cnt_rtl_0|dffs[3], lpm_counter:en_wr_cnt_rtl_0|dffs[4], lpm_counter:en_wr_cnt_rtl_0|dffs[5], lpm_counter:en_wr_cnt_rtl_0|dffs[6], lpm_counter:en_wr_cnt_rtl_0|dffs[7], lpm_counter:en_wr_cnt_rtl_0|dffs[8], en_wr                                                                                                                                                                                                  ;
;  E  ; LC66       ; over_flag~reg0, lpm_counter:en_wr_cnt_rtl_0|dffs[8], lpm_counter:en_wr_cnt_rtl_0|dffs[7], lpm_counter:en_wr_cnt_rtl_0|dffs[6], lpm_counter:en_wr_cnt_rtl_0|dffs[5], lpm_counter:en_wr_cnt_rtl_0|dffs[4], lpm_counter:en_wr_cnt_rtl_0|dffs[3], lpm_counter:en_wr_cnt_rtl_0|dffs[2], lpm_counter:en_wr_cnt_rtl_0|dffs[1], lpm_counter:en_wr_cnt_rtl_0|dffs[0], clk, rst            ; lpm_counter:en_wr_cnt_rtl_0|dffs[0], lpm_counter:en_wr_cnt_rtl_0|dffs[1], lpm_counter:en_wr_cnt_rtl_0|dffs[2], lpm_counter:en_wr_cnt_rtl_0|dffs[3], lpm_counter:en_wr_cnt_rtl_0|dffs[4], lpm_counter:en_wr_cnt_rtl_0|dffs[5], lpm_counter:en_wr_cnt_rtl_0|dffs[6], lpm_counter:en_wr_cnt_rtl_0|dffs[7], lpm_counter:en_wr_cnt_rtl_0|dffs[8], machine_state~17                                                                                                                                                                                       ;
;  F  ; LC88       ; machine_state, sda_buf, rst, sda_buf~8, sda_buf~14, clk                                                                                                                                                                                                                                                                                                                          ; sda, i2c_state.state_bit_1, i2c_substate.state_bit_0, sda_buf~8, sda_buf~14, sda_buf, i2c_state.state_bit_0, back_from_ack~reg0, over_flag~reg0, machine_state, link~10, sda_buf~21, sda_buf~26, i2c_substate.state_bit_1~23                                                                                                                                                                                                                                                                                                                        ;
;  F  ; LC96       ; i2c_state.state_bit_1, sda_buf, i2c_substate.state_bit_0, i2c_substate.state_bit_1, i2c_substate.state_bit_2, i2c_substate.state_bit_3, bit_cycle_cnt.state_bit_0, bit_cycle_cnt.state_bit_1, rst, machine_state, i2c_state.state_bit_0, clk                                                                                                                                     ; bit_cycle_cnt.state_bit_1, i2c_state.state_bit_1, sda_buf~8, i2c_state.state_bit_0, link~10, bit_cycle_cnt.state_bit_1~15, i2c_substate.state_bit_0~19, sda_buf~21, sda_buf~26, bit_cycle_cnt.state_bit_0~12, machine_state~17, i2c_substate.state_bit_1~23, scl~11                                                                                                                                                                                                                                                                                 ;
;  F  ; LC95       ; machine_state, bit_cycle_cnt.state_bit_0, bit_cycle_cnt.state_bit_1, i2c_state.state_bit_1, i2c_substate.state_bit_1, i2c_substate.state_bit_0, i2c_substate.state_bit_2, i2c_substate.state_bit_3, seq_cnt[0], seq_cnt[1], clk, rst                                                                                                                                             ; sda_buf~14, seq_cnt[0], seq_cnt[1], Decoder0~4, Decoder0~7, over_flag~reg0, sda_buf~26                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  F  ; LC82       ; i2c_substate.state_bit_1~23, machine_state, i2c_substate.state_bit_0, rst, bit_cycle_cnt.state_bit_0, bit_cycle_cnt.state_bit_1, i2c_substate.state_bit_1, i2c_substate.state_bit_3, i2c_substate.state_bit_2, clk                                                                                                                                                               ; cfged_flag~reg0, link, bit_cycle_cnt.state_bit_1, i2c_state.state_bit_1, i2c_substate.state_bit_0, i2c_substate.state_bit_2, i2c_substate.state_bit_3, sda_buf~8, sda_buf~14, i2c_state.state_bit_0, bit_cycle_cnt.state_bit_0, back_from_ack~reg0, seq_cnt[0], seq_cnt[1], over_flag~reg0, machine_state, i2c_substate.state_bit_1, link~10, bit_cycle_cnt.state_bit_1~15, i2c_substate.state_bit_0~19, sda_buf~21, sda_buf~26, bit_cycle_cnt.state_bit_0~12, machine_state~17, i2c_substate.state_bit_1~23, scl~11, scl~17                        ;
;  F  ; LC86       ; scl~17, i2c_substate.state_bit_2, bit_cycle_cnt.state_bit_1, bit_cycle_cnt.state_bit_0, machine_state, rst, i2c_substate.state_bit_3, scl~reg0, clk                                                                                                                                                                                                                              ; scl~reg0, scl, scl~11, scl~17                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  F  ; LC83       ; seq_cnt[1], seq_cnt[0], i2c_state.state_bit_1, i2c_substate.state_bit_0, i2c_substate.state_bit_1, i2c_substate.state_bit_2, i2c_substate.state_bit_3, bit_cycle_cnt.state_bit_0, bit_cycle_cnt.state_bit_1, machine_state, over_flag~reg0, sda_buf, clk, rst                                                                                                                    ; over_flag~reg0, over_flag, lpm_counter:en_wr_cnt_rtl_0|dffs[0], lpm_counter:en_wr_cnt_rtl_0|dffs[1], lpm_counter:en_wr_cnt_rtl_0|dffs[2], lpm_counter:en_wr_cnt_rtl_0|dffs[3], lpm_counter:en_wr_cnt_rtl_0|dffs[4], lpm_counter:en_wr_cnt_rtl_0|dffs[5], lpm_counter:en_wr_cnt_rtl_0|dffs[6], lpm_counter:en_wr_cnt_rtl_0|dffs[7], lpm_counter:en_wr_cnt_rtl_0|dffs[8], en_wr                                                                                                                                                                       ;
;  F  ; LC94       ; i2c_substate.state_bit_0, i2c_substate.state_bit_1, bit_cycle_cnt.state_bit_0, bit_cycle_cnt.state_bit_1, rst, machine_state, i2c_substate.state_bit_2, clk                                                                                                                                                                                                                      ; cfged_flag~reg0, link, bit_cycle_cnt.state_bit_1, i2c_state.state_bit_1, i2c_substate.state_bit_0, i2c_substate.state_bit_2, i2c_substate.state_bit_3, sda_buf~8, sda_buf~14, i2c_state.state_bit_0, bit_cycle_cnt.state_bit_0, back_from_ack~reg0, seq_cnt[0], seq_cnt[1], over_flag~reg0, machine_state, i2c_substate.state_bit_1, scl~reg0, bit_cycle_cnt.state_bit_1~15, i2c_substate.state_bit_0~19, sda_buf~21, sda_buf~26, bit_cycle_cnt.state_bit_0~12, machine_state~17, i2c_substate.state_bit_1~23, scl~11, scl~17                       ;
;  F  ; LC87       ; i2c_state.state_bit_0, sda_buf, i2c_substate.state_bit_1, i2c_substate.state_bit_0, i2c_substate.state_bit_2, i2c_substate.state_bit_3, bit_cycle_cnt.state_bit_0, bit_cycle_cnt.state_bit_1, rst, machine_state, i2c_state.state_bit_1, clk                                                                                                                                     ; cfged_flag~reg0, bit_cycle_cnt.state_bit_1, i2c_state.state_bit_1, i2c_substate.state_bit_0, sda_buf~8, sda_buf~14, i2c_state.state_bit_0, bit_cycle_cnt.state_bit_0, seq_cnt[0], seq_cnt[1], over_flag~reg0, machine_state, link~10, bit_cycle_cnt.state_bit_1~15, i2c_substate.state_bit_0~19, sda_buf~21, sda_buf~26, i2c_substate.state_bit_1~23, scl~11, scl~17                                                                                                                                                                                ;
;  F  ; LC93       ; i2c_substate.state_bit_2, i2c_substate.state_bit_0, i2c_substate.state_bit_1, bit_cycle_cnt.state_bit_0, bit_cycle_cnt.state_bit_1, rst, machine_state, i2c_substate.state_bit_3, clk                                                                                                                                                                                            ; cfged_flag~reg0, link, bit_cycle_cnt.state_bit_1, i2c_state.state_bit_1, i2c_substate.state_bit_0, i2c_substate.state_bit_3, sda_buf~8, sda_buf~14, i2c_state.state_bit_0, bit_cycle_cnt.state_bit_0, back_from_ack~reg0, seq_cnt[0], seq_cnt[1], over_flag~reg0, machine_state, i2c_substate.state_bit_1, scl~reg0, bit_cycle_cnt.state_bit_1~15, i2c_substate.state_bit_0~19, sda_buf~21, sda_buf~26, bit_cycle_cnt.state_bit_0~12, machine_state~17, i2c_substate.state_bit_1~23, scl~11, scl~17                                                 ;
;  F  ; LC89       ; i2c_state.state_bit_0, i2c_substate.state_bit_3, i2c_state.state_bit_1, i2c_substate.state_bit_0, i2c_substate.state_bit_2, sda_buf, i2c_substate.state_bit_1, machine_state, rst, cfged_flag~reg0, bit_cycle_cnt.state_bit_1, bit_cycle_cnt.state_bit_0                                                                                                                         ; sda_buf~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  F  ; LC91       ; seq_cnt[1], i2c_state.state_bit_0, i2c_substate.state_bit_1, i2c_substate.state_bit_3, sda_buf, i2c_substate.state_bit_0, i2c_substate.state_bit_2, sda, machine_state, rst, i2c_state.state_bit_1, seq_cnt[0]                                                                                                                                                                   ; sda_buf~14                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  F  ; LC90       ; sda_buf~21, i2c_state.state_bit_0, i2c_substate.state_bit_1, machine_state, rst, i2c_state.state_bit_1, i2c_substate.state_bit_0, i2c_substate.state_bit_2, i2c_substate.state_bit_3, bit_cycle_cnt.state_bit_1, bit_cycle_cnt.state_bit_0, sda_buf, sda                                                                                                                         ; sda_buf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  F  ; LC92       ; sda_buf~26, i2c_substate.state_bit_1, i2c_substate.state_bit_3, i2c_state.state_bit_1, i2c_substate.state_bit_0, i2c_substate.state_bit_2, sda_buf, seq_cnt[1], machine_state, rst, seq_cnt[0], bit_cycle_cnt.state_bit_1, bit_cycle_cnt.state_bit_0                                                                                                                             ; sda_buf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  F  ; LC81       ; machine_state, i2c_substate.state_bit_0, rst, bit_cycle_cnt.state_bit_0, bit_cycle_cnt.state_bit_1, i2c_substate.state_bit_2, i2c_substate.state_bit_1, i2c_state.state_bit_1, sda_buf, i2c_state.state_bit_0, i2c_substate.state_bit_3                                                                                                                                          ; i2c_substate.state_bit_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  F  ; LC84       ; i2c_substate.state_bit_1, i2c_state.state_bit_1, i2c_substate.state_bit_0, i2c_substate.state_bit_2, i2c_substate.state_bit_3, scl~reg0, bit_cycle_cnt.state_bit_0, machine_state, rst, bit_cycle_cnt.state_bit_1, i2c_state.state_bit_0                                                                                                                                         ; scl~17                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  F  ; LC85       ; scl~11, i2c_substate.state_bit_1, i2c_state.state_bit_1, i2c_substate.state_bit_0, i2c_substate.state_bit_2, i2c_substate.state_bit_3, scl~reg0, bit_cycle_cnt.state_bit_1, bit_cycle_cnt.state_bit_0, machine_state, rst                                                                                                                                                        ; scl~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Fitter Device Options                                         ;
+----------------------------------------------+----------------+
; Option                                       ; Setting        ;
+----------------------------------------------+----------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off            ;
; Enable device-wide reset (DEV_CLRn)          ; Off            ;
; Enable device-wide output enable (DEV_OE)    ; Off            ;
; Enable INIT_DONE output                      ; Off            ;
; Configuration scheme                         ; Passive Serial ;
; Security bit                                 ; Off            ;
; Base pin-out file on sameframe device        ; Off            ;
+----------------------------------------------+----------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Fitter
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Thu Nov 14 17:49:53 2019
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off i2c_try2 -c i2c_try2
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Selected device EPM7128SLC84-15 for design "i2c_try2"
Warning: Ignored locations or region assignments to the following nodes
    Warning: Node "led" is assigned to location or region, but does not exist in design
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4437 megabytes
    Info: Processing ended: Thu Nov 14 17:49:54 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


