{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623994680152 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623994680159 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 18 00:38:00 2021 " "Processing started: Fri Jun 18 00:38:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623994680159 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994680159 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TRISC -c TRISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off TRISC -c TRISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994680159 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623994680883 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623994680883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/justu/desktop/past classes/spring 2021/cse 2441/register/output_files/accumulator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/justu/desktop/past classes/spring 2021/cse 2441/register/output_files/accumulator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Accumulator " "Found entity 1: Accumulator" {  } { { "../Register/output_files/Accumulator.bdf" "" { Schematic "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Register/output_files/Accumulator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623994690215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/justu/desktop/past classes/spring 2021/cse 2441/blank/flagregister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/justu/desktop/past classes/spring 2021/cse 2441/blank/flagregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FlagRegister " "Found entity 1: FlagRegister" {  } { { "../Blank/FlagRegister.bdf" "" { Schematic "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Blank/FlagRegister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623994690219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/justu/desktop/past classes/spring 2021/cse 2441/blank/block2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/justu/desktop/past classes/spring 2021/cse 2441/blank/block2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block2 " "Found entity 1: Block2" {  } { { "../Blank/Block2.bdf" "" { Schematic "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Blank/Block2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623994690223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/justu/desktop/past classes/spring 2021/cse 2441/twoscomplement/twoscomplement.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/justu/desktop/past classes/spring 2021/cse 2441/twoscomplement/twoscomplement.v" { { "Info" "ISGN_ENTITY_NAME" "1 TwosComplement " "Found entity 1: TwosComplement" {  } { { "../TwosComplement/TwosComplement.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/TwosComplement/TwosComplement.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623994690229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/justu/desktop/past classes/spring 2021/cse 2441/ripplecarryadder/ripplecarryadder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/justu/desktop/past classes/spring 2021/cse 2441/ripplecarryadder/ripplecarryadder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RippleCarryAdder " "Found entity 1: RippleCarryAdder" {  } { { "../RippleCarryAdder/RippleCarryAdder.bdf" "" { Schematic "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/RippleCarryAdder/RippleCarryAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623994690233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/justu/desktop/past classes/spring 2021/cse 2441/register/piporegister2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/justu/desktop/past classes/spring 2021/cse 2441/register/piporegister2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pipoRegister2 " "Found entity 1: pipoRegister2" {  } { { "../Register/pipoRegister2.bdf" "" { Schematic "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Register/pipoRegister2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623994690238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/justu/desktop/past classes/spring 2021/cse 2441/register/piporegister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/justu/desktop/past classes/spring 2021/cse 2441/register/piporegister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pipoRegister " "Found entity 1: pipoRegister" {  } { { "../Register/pipoRegister.bdf" "" { Schematic "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Register/pipoRegister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623994690242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/justu/desktop/past classes/spring 2021/cse 2441/lab10/labten.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/justu/desktop/past classes/spring 2021/cse 2441/lab10/labten.v" { { "Info" "ISGN_ENTITY_NAME" "1 LabTen " "Found entity 1: LabTen" {  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Lab10/LabTen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623994690248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/justu/desktop/past classes/spring 2021/cse 2441/lab9ram/lab9ram/block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/justu/desktop/past classes/spring 2021/cse 2441/lab9ram/lab9ram/block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "../Lab9RAM/Lab9RAM/Block1.bdf" "" { Schematic "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Lab9RAM/Lab9RAM/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623994690253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/justu/desktop/past classes/spring 2021/cse 2441/full adder/fulladder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/justu/desktop/past classes/spring 2021/cse 2441/full adder/fulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "../Full Adder/FullAdder.bdf" "" { Schematic "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Full Adder/FullAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623994690257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/justu/desktop/past classes/spring 2021/cse 2441/counter/counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/justu/desktop/past classes/spring 2021/cse 2441/counter/counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "../Counter/Counter.bdf" "" { Schematic "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Counter/Counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623994690261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/justu/desktop/past classes/spring 2021/cse 2441/controlunit/controlunit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/justu/desktop/past classes/spring 2021/cse 2441/controlunit/controlunit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "../ControlUnit/ControlUnit.bdf" "" { Schematic "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/ControlUnit/ControlUnit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623994690264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/justu/desktop/past classes/spring 2021/cse 2441/controller/triscfsm1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/justu/desktop/past classes/spring 2021/cse 2441/controller/triscfsm1.v" { { "Info" "ISGN_ENTITY_NAME" "1 triscFSM1 " "Found entity 1: triscFSM1" {  } { { "../Controller/triscFSM1.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Controller/triscFSM1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623994690271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/justu/desktop/past classes/spring 2021/cse 2441/bcdtoseven/bcdtoseven.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/justu/desktop/past classes/spring 2021/cse 2441/bcdtoseven/bcdtoseven.v" { { "Info" "ISGN_ENTITY_NAME" "1 BcdToSeven " "Found entity 1: BcdToSeven" {  } { { "../BcdToSeven/BcdToSeven.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/BcdToSeven/BcdToSeven.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623994690277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/justu/desktop/past classes/spring 2021/cse 2441/alu/multiplexer421.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/justu/desktop/past classes/spring 2021/cse 2441/alu/multiplexer421.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer421 " "Found entity 1: Multiplexer421" {  } { { "../ALU/Multiplexer421.bdf" "" { Schematic "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/ALU/Multiplexer421.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623994690281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/justu/desktop/past classes/spring 2021/cse 2441/alu/aluselection.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/justu/desktop/past classes/spring 2021/cse 2441/alu/aluselection.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALUSelection " "Found entity 1: ALUSelection" {  } { { "../ALU/ALUSelection.bdf" "" { Schematic "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/ALU/ALUSelection.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623994690286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/justu/desktop/past classes/spring 2021/cse 2441/alu/alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/justu/desktop/past classes/spring 2021/cse 2441/alu/alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU/ALU.bdf" "" { Schematic "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/ALU/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623994690291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/justu/desktop/past classes/spring 2021/cse 2441/alu/addersubtractorovr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/justu/desktop/past classes/spring 2021/cse 2441/alu/addersubtractorovr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AdderSubtractorOVR " "Found entity 1: AdderSubtractorOVR" {  } { { "../ALU/AdderSubtractorOVR.bdf" "" { Schematic "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/ALU/AdderSubtractorOVR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623994690296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/justu/desktop/past classes/spring 2021/cse 2441/alu/4bitxor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/justu/desktop/past classes/spring 2021/cse 2441/alu/4bitxor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4BitXOR " "Found entity 1: 4BitXOR" {  } { { "../ALU/4BitXOR.bdf" "" { Schematic "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/ALU/4BitXOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623994690300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/justu/desktop/past classes/spring 2021/cse 2441/alu/4bitand.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/justu/desktop/past classes/spring 2021/cse 2441/alu/4bitand.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4BitAND " "Found entity 1: 4BitAND" {  } { { "../ALU/4BitAND.bdf" "" { Schematic "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/ALU/4BitAND.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623994690304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/justu/desktop/past classes/spring 2021/cse 2441/triscramspring2021/triscramspring2021.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/justu/desktop/past classes/spring 2021/cse 2441/triscramspring2021/triscramspring2021.v" { { "Info" "ISGN_ENTITY_NAME" "1 TRISCRAMspring2021 " "Found entity 1: TRISCRAMspring2021" {  } { { "../TRISCRAMspring2021/TRISCRAMspring2021.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/TRISCRAMspring2021/TRISCRAMspring2021.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623994690310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trisc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trisc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TRISC " "Found entity 1: TRISC" {  } { { "TRISC.bdf" "" { Schematic "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/TRISC-Final/TRISC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623994690315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690315 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TRISC " "Elaborating entity \"TRISC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623994690407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BcdToSeven BcdToSeven:inst1 " "Elaborating entity \"BcdToSeven\" for hierarchy \"BcdToSeven:inst1\"" {  } { { "TRISC.bdf" "inst1" { Schematic "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/TRISC-Final/TRISC.bdf" { { -144 248 424 -32 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623994690412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRISCRAMspring2021 TRISCRAMspring2021:inst12 " "Elaborating entity \"TRISCRAMspring2021\" for hierarchy \"TRISCRAMspring2021:inst12\"" {  } { { "TRISC.bdf" "inst12" { Schematic "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/TRISC-Final/TRISC.bdf" { { 184 424 640 312 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623994690416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TRISCRAMspring2021:inst12\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"TRISCRAMspring2021:inst12\|altsyncram:altsyncram_component\"" {  } { { "../TRISCRAMspring2021/TRISCRAMspring2021.v" "altsyncram_component" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/TRISCRAMspring2021/TRISCRAMspring2021.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623994690497 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TRISCRAMspring2021:inst12\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"TRISCRAMspring2021:inst12\|altsyncram:altsyncram_component\"" {  } { { "../TRISCRAMspring2021/TRISCRAMspring2021.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/TRISCRAMspring2021/TRISCRAMspring2021.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623994690498 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TRISCRAMspring2021:inst12\|altsyncram:altsyncram_component " "Instantiated megafunction \"TRISCRAMspring2021:inst12\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623994690498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623994690498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file TRISCRAMspring2021data.hex " "Parameter \"init_file\" = \"TRISCRAMspring2021data.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623994690498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623994690498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623994690498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623994690498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623994690498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623994690498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623994690498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623994690498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623994690498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623994690498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623994690498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623994690498 ""}  } { { "../TRISCRAMspring2021/TRISCRAMspring2021.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/TRISCRAMspring2021/TRISCRAMspring2021.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623994690498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_73d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_73d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_73d1 " "Found entity 1: altsyncram_73d1" {  } { { "db/altsyncram_73d1.tdf" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/TRISC-Final/db/altsyncram_73d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623994690561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_73d1 TRISCRAMspring2021:inst12\|altsyncram:altsyncram_component\|altsyncram_73d1:auto_generated " "Elaborating entity \"altsyncram_73d1\" for hierarchy \"TRISCRAMspring2021:inst12\|altsyncram:altsyncram_component\|altsyncram_73d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623994690563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:inst " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:inst\"" {  } { { "TRISC.bdf" "inst" { Schematic "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/TRISC-Final/TRISC.bdf" { { 376 2208 2496 520 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623994690592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triscFSM1 ControlUnit:inst\|triscFSM1:inst " "Elaborating entity \"triscFSM1\" for hierarchy \"ControlUnit:inst\|triscFSM1:inst\"" {  } { { "../ControlUnit/ControlUnit.bdf" "inst" { Schematic "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/ControlUnit/ControlUnit.bdf" { { 344 816 976 648 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623994690595 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate triscFSM1.v(9) " "Verilog HDL Always Construct warning at triscFSM1.v(9): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "../Controller/triscFSM1.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Controller/triscFSM1.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1623994690597 "|TRISC|ControlUnit:inst|triscFSM1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.V triscFSM1.v(9) " "Inferred latch for \"nextstate.V\" at triscFSM1.v(9)" {  } { { "../Controller/triscFSM1.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Controller/triscFSM1.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690597 "|TRISC|ControlUnit:inst|triscFSM1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.U triscFSM1.v(9) " "Inferred latch for \"nextstate.U\" at triscFSM1.v(9)" {  } { { "../Controller/triscFSM1.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Controller/triscFSM1.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690597 "|TRISC|ControlUnit:inst|triscFSM1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.T triscFSM1.v(9) " "Inferred latch for \"nextstate.T\" at triscFSM1.v(9)" {  } { { "../Controller/triscFSM1.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Controller/triscFSM1.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690597 "|TRISC|ControlUnit:inst|triscFSM1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S triscFSM1.v(9) " "Inferred latch for \"nextstate.S\" at triscFSM1.v(9)" {  } { { "../Controller/triscFSM1.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Controller/triscFSM1.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690597 "|TRISC|ControlUnit:inst|triscFSM1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.R triscFSM1.v(9) " "Inferred latch for \"nextstate.R\" at triscFSM1.v(9)" {  } { { "../Controller/triscFSM1.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Controller/triscFSM1.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690597 "|TRISC|ControlUnit:inst|triscFSM1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Q triscFSM1.v(9) " "Inferred latch for \"nextstate.Q\" at triscFSM1.v(9)" {  } { { "../Controller/triscFSM1.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Controller/triscFSM1.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690597 "|TRISC|ControlUnit:inst|triscFSM1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.P triscFSM1.v(9) " "Inferred latch for \"nextstate.P\" at triscFSM1.v(9)" {  } { { "../Controller/triscFSM1.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Controller/triscFSM1.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690597 "|TRISC|ControlUnit:inst|triscFSM1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.O triscFSM1.v(9) " "Inferred latch for \"nextstate.O\" at triscFSM1.v(9)" {  } { { "../Controller/triscFSM1.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Controller/triscFSM1.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690597 "|TRISC|ControlUnit:inst|triscFSM1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.N triscFSM1.v(9) " "Inferred latch for \"nextstate.N\" at triscFSM1.v(9)" {  } { { "../Controller/triscFSM1.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Controller/triscFSM1.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690597 "|TRISC|ControlUnit:inst|triscFSM1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.M triscFSM1.v(9) " "Inferred latch for \"nextstate.M\" at triscFSM1.v(9)" {  } { { "../Controller/triscFSM1.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Controller/triscFSM1.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690597 "|TRISC|ControlUnit:inst|triscFSM1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.L triscFSM1.v(9) " "Inferred latch for \"nextstate.L\" at triscFSM1.v(9)" {  } { { "../Controller/triscFSM1.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Controller/triscFSM1.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690597 "|TRISC|ControlUnit:inst|triscFSM1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.K triscFSM1.v(9) " "Inferred latch for \"nextstate.K\" at triscFSM1.v(9)" {  } { { "../Controller/triscFSM1.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Controller/triscFSM1.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690597 "|TRISC|ControlUnit:inst|triscFSM1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.J triscFSM1.v(9) " "Inferred latch for \"nextstate.J\" at triscFSM1.v(9)" {  } { { "../Controller/triscFSM1.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Controller/triscFSM1.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690597 "|TRISC|ControlUnit:inst|triscFSM1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.I triscFSM1.v(9) " "Inferred latch for \"nextstate.I\" at triscFSM1.v(9)" {  } { { "../Controller/triscFSM1.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Controller/triscFSM1.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690597 "|TRISC|ControlUnit:inst|triscFSM1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.H triscFSM1.v(9) " "Inferred latch for \"nextstate.H\" at triscFSM1.v(9)" {  } { { "../Controller/triscFSM1.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Controller/triscFSM1.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690597 "|TRISC|ControlUnit:inst|triscFSM1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.G triscFSM1.v(9) " "Inferred latch for \"nextstate.G\" at triscFSM1.v(9)" {  } { { "../Controller/triscFSM1.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Controller/triscFSM1.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690597 "|TRISC|ControlUnit:inst|triscFSM1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.F triscFSM1.v(9) " "Inferred latch for \"nextstate.F\" at triscFSM1.v(9)" {  } { { "../Controller/triscFSM1.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Controller/triscFSM1.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690598 "|TRISC|ControlUnit:inst|triscFSM1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.E triscFSM1.v(9) " "Inferred latch for \"nextstate.E\" at triscFSM1.v(9)" {  } { { "../Controller/triscFSM1.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Controller/triscFSM1.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690598 "|TRISC|ControlUnit:inst|triscFSM1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.D triscFSM1.v(9) " "Inferred latch for \"nextstate.D\" at triscFSM1.v(9)" {  } { { "../Controller/triscFSM1.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Controller/triscFSM1.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690598 "|TRISC|ControlUnit:inst|triscFSM1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.C triscFSM1.v(9) " "Inferred latch for \"nextstate.C\" at triscFSM1.v(9)" {  } { { "../Controller/triscFSM1.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Controller/triscFSM1.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690598 "|TRISC|ControlUnit:inst|triscFSM1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.B triscFSM1.v(9) " "Inferred latch for \"nextstate.B\" at triscFSM1.v(9)" {  } { { "../Controller/triscFSM1.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Controller/triscFSM1.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690598 "|TRISC|ControlUnit:inst|triscFSM1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.A triscFSM1.v(9) " "Inferred latch for \"nextstate.A\" at triscFSM1.v(9)" {  } { { "../Controller/triscFSM1.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Controller/triscFSM1.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690598 "|TRISC|ControlUnit:inst|triscFSM1:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LabTen ControlUnit:inst\|LabTen:inst2 " "Elaborating entity \"LabTen\" for hierarchy \"ControlUnit:inst\|LabTen:inst2\"" {  } { { "../ControlUnit/ControlUnit.bdf" "inst2" { Schematic "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/ControlUnit/ControlUnit.bdf" { { 392 504 632 632 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623994690600 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LabTen.v(5) " "Verilog HDL Case Statement warning at LabTen.v(5): incomplete case statement has no default case item" {  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Lab10/LabTen.v" 5 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1623994690601 "|TRISC|ControlUnit:inst|LabTen:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LDA LabTen.v(4) " "Verilog HDL Always Construct warning at LabTen.v(4): inferring latch(es) for variable \"LDA\", which holds its previous value in one or more paths through the always construct" {  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1623994690602 "|TRISC|ControlUnit:inst|LabTen:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "STA LabTen.v(4) " "Verilog HDL Always Construct warning at LabTen.v(4): inferring latch(es) for variable \"STA\", which holds its previous value in one or more paths through the always construct" {  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1623994690602 "|TRISC|ControlUnit:inst|LabTen:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ADD LabTen.v(4) " "Verilog HDL Always Construct warning at LabTen.v(4): inferring latch(es) for variable \"ADD\", which holds its previous value in one or more paths through the always construct" {  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1623994690602 "|TRISC|ControlUnit:inst|LabTen:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SUB LabTen.v(4) " "Verilog HDL Always Construct warning at LabTen.v(4): inferring latch(es) for variable \"SUB\", which holds its previous value in one or more paths through the always construct" {  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1623994690602 "|TRISC|ControlUnit:inst|LabTen:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "XOR LabTen.v(4) " "Verilog HDL Always Construct warning at LabTen.v(4): inferring latch(es) for variable \"XOR\", which holds its previous value in one or more paths through the always construct" {  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1623994690602 "|TRISC|ControlUnit:inst|LabTen:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "INC LabTen.v(4) " "Verilog HDL Always Construct warning at LabTen.v(4): inferring latch(es) for variable \"INC\", which holds its previous value in one or more paths through the always construct" {  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1623994690602 "|TRISC|ControlUnit:inst|LabTen:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CLR LabTen.v(4) " "Verilog HDL Always Construct warning at LabTen.v(4): inferring latch(es) for variable \"CLR\", which holds its previous value in one or more paths through the always construct" {  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1623994690602 "|TRISC|ControlUnit:inst|LabTen:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "JMP LabTen.v(4) " "Verilog HDL Always Construct warning at LabTen.v(4): inferring latch(es) for variable \"JMP\", which holds its previous value in one or more paths through the always construct" {  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1623994690602 "|TRISC|ControlUnit:inst|LabTen:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "JPZ LabTen.v(4) " "Verilog HDL Always Construct warning at LabTen.v(4): inferring latch(es) for variable \"JPZ\", which holds its previous value in one or more paths through the always construct" {  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1623994690602 "|TRISC|ControlUnit:inst|LabTen:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "JPN LabTen.v(4) " "Verilog HDL Always Construct warning at LabTen.v(4): inferring latch(es) for variable \"JPN\", which holds its previous value in one or more paths through the always construct" {  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1623994690602 "|TRISC|ControlUnit:inst|LabTen:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HLT LabTen.v(4) " "Verilog HDL Always Construct warning at LabTen.v(4): inferring latch(es) for variable \"HLT\", which holds its previous value in one or more paths through the always construct" {  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1623994690602 "|TRISC|ControlUnit:inst|LabTen:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HLT LabTen.v(4) " "Inferred latch for \"HLT\" at LabTen.v(4)" {  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690602 "|TRISC|ControlUnit:inst|LabTen:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JPN LabTen.v(4) " "Inferred latch for \"JPN\" at LabTen.v(4)" {  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690603 "|TRISC|ControlUnit:inst|LabTen:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JPZ LabTen.v(4) " "Inferred latch for \"JPZ\" at LabTen.v(4)" {  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690603 "|TRISC|ControlUnit:inst|LabTen:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JMP LabTen.v(4) " "Inferred latch for \"JMP\" at LabTen.v(4)" {  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690603 "|TRISC|ControlUnit:inst|LabTen:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLR LabTen.v(4) " "Inferred latch for \"CLR\" at LabTen.v(4)" {  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690603 "|TRISC|ControlUnit:inst|LabTen:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INC LabTen.v(4) " "Inferred latch for \"INC\" at LabTen.v(4)" {  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690603 "|TRISC|ControlUnit:inst|LabTen:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "XOR LabTen.v(4) " "Inferred latch for \"XOR\" at LabTen.v(4)" {  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690603 "|TRISC|ControlUnit:inst|LabTen:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SUB LabTen.v(4) " "Inferred latch for \"SUB\" at LabTen.v(4)" {  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690603 "|TRISC|ControlUnit:inst|LabTen:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADD LabTen.v(4) " "Inferred latch for \"ADD\" at LabTen.v(4)" {  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690603 "|TRISC|ControlUnit:inst|LabTen:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STA LabTen.v(4) " "Inferred latch for \"STA\" at LabTen.v(4)" {  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690603 "|TRISC|ControlUnit:inst|LabTen:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LDA LabTen.v(4) " "Inferred latch for \"LDA\" at LabTen.v(4)" {  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994690603 "|TRISC|ControlUnit:inst|LabTen:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipoRegister2 pipoRegister2:inst9 " "Elaborating entity \"pipoRegister2\" for hierarchy \"pipoRegister2:inst9\"" {  } { { "TRISC.bdf" "inst9" { Schematic "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/TRISC-Final/TRISC.bdf" { { 216 2240 2432 336 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623994690606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74175 pipoRegister2:inst9\|74175:inst9 " "Elaborating entity \"74175\" for hierarchy \"pipoRegister2:inst9\|74175:inst9\"" {  } { { "../Register/pipoRegister2.bdf" "inst9" { Schematic "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Register/pipoRegister2.bdf" { { 168 456 576 344 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623994690638 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipoRegister2:inst9\|74175:inst9 " "Elaborated megafunction instantiation \"pipoRegister2:inst9\|74175:inst9\"" {  } { { "../Register/pipoRegister2.bdf" "" { Schematic "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Register/pipoRegister2.bdf" { { 168 456 576 344 "inst9" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623994690639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block2 Block2:inst17 " "Elaborating entity \"Block2\" for hierarchy \"Block2:inst17\"" {  } { { "TRISC.bdf" "inst17" { Schematic "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/TRISC-Final/TRISC.bdf" { { 168 104 200 360 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623994690643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:inst6 " "Elaborating entity \"Counter\" for hierarchy \"Counter:inst6\"" {  } { { "TRISC.bdf" "inst6" { Schematic "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/TRISC-Final/TRISC.bdf" { { 312 824 968 472 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623994690648 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "VCC inst2 " "Block or symbol \"VCC\" of instance \"inst2\" overlaps another block or symbol" {  } { { "../Counter/Counter.bdf" "" { Schematic "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Counter/Counter.bdf" { { 224 320 336 256 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1623994690650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74193 Counter:inst6\|74193:inst " "Elaborating entity \"74193\" for hierarchy \"Counter:inst6\|74193:inst\"" {  } { { "../Counter/Counter.bdf" "inst" { Schematic "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Counter/Counter.bdf" { { 136 392 512 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623994690682 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Counter:inst6\|74193:inst " "Elaborated megafunction instantiation \"Counter:inst6\|74193:inst\"" {  } { { "../Counter/Counter.bdf" "" { Schematic "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Counter/Counter.bdf" { { 136 392 512 296 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623994690683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Accumulator Accumulator:inst15 " "Elaborating entity \"Accumulator\" for hierarchy \"Accumulator:inst15\"" {  } { { "TRISC.bdf" "inst15" { Schematic "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/TRISC-Final/TRISC.bdf" { { 312 1296 1408 568 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623994690688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst18 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst18\"" {  } { { "TRISC.bdf" "inst18" { Schematic "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/TRISC-Final/TRISC.bdf" { { 368 1784 2008 464 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623994690704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUSelection ALU:inst18\|ALUSelection:inst4 " "Elaborating entity \"ALUSelection\" for hierarchy \"ALU:inst18\|ALUSelection:inst4\"" {  } { { "../ALU/ALU.bdf" "inst4" { Schematic "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/ALU/ALU.bdf" { { 488 400 752 584 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623994690708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer421 ALU:inst18\|ALUSelection:inst4\|Multiplexer421:inst " "Elaborating entity \"Multiplexer421\" for hierarchy \"ALU:inst18\|ALUSelection:inst4\|Multiplexer421:inst\"" {  } { { "../ALU/ALUSelection.bdf" "inst" { Schematic "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/ALU/ALUSelection.bdf" { { 400 104 264 496 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623994690713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4BitAND ALU:inst18\|4BitAND:inst " "Elaborating entity \"4BitAND\" for hierarchy \"ALU:inst18\|4BitAND:inst\"" {  } { { "../ALU/ALU.bdf" "inst" { Schematic "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/ALU/ALU.bdf" { { 272 240 432 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623994690723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4BitXOR ALU:inst18\|4BitXOR:inst2 " "Elaborating entity \"4BitXOR\" for hierarchy \"ALU:inst18\|4BitXOR:inst2\"" {  } { { "../ALU/ALU.bdf" "inst2" { Schematic "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/ALU/ALU.bdf" { { 272 480 672 368 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623994690727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderSubtractorOVR ALU:inst18\|AdderSubtractorOVR:inst3 " "Elaborating entity \"AdderSubtractorOVR\" for hierarchy \"ALU:inst18\|AdderSubtractorOVR:inst3\"" {  } { { "../ALU/ALU.bdf" "inst3" { Schematic "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/ALU/ALU.bdf" { { 272 712 904 368 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623994690731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RippleCarryAdder ALU:inst18\|AdderSubtractorOVR:inst3\|RippleCarryAdder:inst " "Elaborating entity \"RippleCarryAdder\" for hierarchy \"ALU:inst18\|AdderSubtractorOVR:inst3\|RippleCarryAdder:inst\"" {  } { { "../ALU/AdderSubtractorOVR.bdf" "inst" { Schematic "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/ALU/AdderSubtractorOVR.bdf" { { 64 1080 1176 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623994690735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder ALU:inst18\|AdderSubtractorOVR:inst3\|RippleCarryAdder:inst\|FullAdder:inst " "Elaborating entity \"FullAdder\" for hierarchy \"ALU:inst18\|AdderSubtractorOVR:inst3\|RippleCarryAdder:inst\|FullAdder:inst\"" {  } { { "../RippleCarryAdder/RippleCarryAdder.bdf" "inst" { Schematic "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/RippleCarryAdder/RippleCarryAdder.bdf" { { 368 216 312 464 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623994690738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:inst\|LabTen:inst2\|JMP " "Latch ControlUnit:inst\|LabTen:inst2\|JMP has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipoRegister2:inst9\|74175:inst9\|16 " "Ports D and ENA on the latch are fed by the same signal pipoRegister2:inst9\|74175:inst9\|16" {  } { { "74175.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74175.bdf" { { 40 352 416 120 "16" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1623994691227 ""}  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Lab10/LabTen.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1623994691227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:inst\|LabTen:inst2\|CLR " "Latch ControlUnit:inst\|LabTen:inst2\|CLR has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipoRegister2:inst9\|74175:inst9\|16 " "Ports D and ENA on the latch are fed by the same signal pipoRegister2:inst9\|74175:inst9\|16" {  } { { "74175.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74175.bdf" { { 40 352 416 120 "16" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1623994691229 ""}  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Lab10/LabTen.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1623994691229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:inst\|LabTen:inst2\|INC " "Latch ControlUnit:inst\|LabTen:inst2\|INC has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipoRegister2:inst9\|74175:inst9\|16 " "Ports D and ENA on the latch are fed by the same signal pipoRegister2:inst9\|74175:inst9\|16" {  } { { "74175.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74175.bdf" { { 40 352 416 120 "16" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1623994691229 ""}  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Lab10/LabTen.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1623994691229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:inst\|LabTen:inst2\|ADD " "Latch ControlUnit:inst\|LabTen:inst2\|ADD has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipoRegister2:inst9\|74175:inst9\|16 " "Ports D and ENA on the latch are fed by the same signal pipoRegister2:inst9\|74175:inst9\|16" {  } { { "74175.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74175.bdf" { { 40 352 416 120 "16" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1623994691229 ""}  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Lab10/LabTen.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1623994691229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:inst\|LabTen:inst2\|STA " "Latch ControlUnit:inst\|LabTen:inst2\|STA has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipoRegister2:inst9\|74175:inst9\|16 " "Ports D and ENA on the latch are fed by the same signal pipoRegister2:inst9\|74175:inst9\|16" {  } { { "74175.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74175.bdf" { { 40 352 416 120 "16" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1623994691229 ""}  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Lab10/LabTen.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1623994691229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:inst\|LabTen:inst2\|LDA " "Latch ControlUnit:inst\|LabTen:inst2\|LDA has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipoRegister2:inst9\|74175:inst9\|16 " "Ports D and ENA on the latch are fed by the same signal pipoRegister2:inst9\|74175:inst9\|16" {  } { { "74175.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74175.bdf" { { 40 352 416 120 "16" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1623994691229 ""}  } { { "../Lab10/LabTen.v" "" { Text "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/Lab10/LabTen.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1623994691229 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Accumulator:inst15\|Counter:inst\|74193:inst\|26 Accumulator:inst15\|Counter:inst\|74193:inst\|26~_emulated Accumulator:inst15\|Counter:inst\|74193:inst\|26~1 " "Register \"Accumulator:inst15\|Counter:inst\|74193:inst\|26\" is converted into an equivalent circuit using register \"Accumulator:inst15\|Counter:inst\|74193:inst\|26~_emulated\" and latch \"Accumulator:inst15\|Counter:inst\|74193:inst\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1623994691230 "|TRISC|Accumulator:inst15|Counter:inst|74193:inst|26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Accumulator:inst15\|Counter:inst\|74193:inst\|25 Accumulator:inst15\|Counter:inst\|74193:inst\|25~_emulated Accumulator:inst15\|Counter:inst\|74193:inst\|25~1 " "Register \"Accumulator:inst15\|Counter:inst\|74193:inst\|25\" is converted into an equivalent circuit using register \"Accumulator:inst15\|Counter:inst\|74193:inst\|25~_emulated\" and latch \"Accumulator:inst15\|Counter:inst\|74193:inst\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1623994691230 "|TRISC|Accumulator:inst15|Counter:inst|74193:inst|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Accumulator:inst15\|Counter:inst\|74193:inst\|24 Accumulator:inst15\|Counter:inst\|74193:inst\|24~_emulated Accumulator:inst15\|Counter:inst\|74193:inst\|24~1 " "Register \"Accumulator:inst15\|Counter:inst\|74193:inst\|24\" is converted into an equivalent circuit using register \"Accumulator:inst15\|Counter:inst\|74193:inst\|24~_emulated\" and latch \"Accumulator:inst15\|Counter:inst\|74193:inst\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1623994691230 "|TRISC|Accumulator:inst15|Counter:inst|74193:inst|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Accumulator:inst15\|Counter:inst\|74193:inst\|23 Accumulator:inst15\|Counter:inst\|74193:inst\|23~_emulated Accumulator:inst15\|Counter:inst\|74193:inst\|23~1 " "Register \"Accumulator:inst15\|Counter:inst\|74193:inst\|23\" is converted into an equivalent circuit using register \"Accumulator:inst15\|Counter:inst\|74193:inst\|23~_emulated\" and latch \"Accumulator:inst15\|Counter:inst\|74193:inst\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1623994691230 "|TRISC|Accumulator:inst15|Counter:inst|74193:inst|23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter:inst6\|74193:inst\|26 Counter:inst6\|74193:inst\|26~_emulated Counter:inst6\|74193:inst\|26~1 " "Register \"Counter:inst6\|74193:inst\|26\" is converted into an equivalent circuit using register \"Counter:inst6\|74193:inst\|26~_emulated\" and latch \"Counter:inst6\|74193:inst\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1623994691230 "|TRISC|Counter:inst6|74193:inst|26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter:inst6\|74193:inst\|25 Counter:inst6\|74193:inst\|25~_emulated Counter:inst6\|74193:inst\|25~1 " "Register \"Counter:inst6\|74193:inst\|25\" is converted into an equivalent circuit using register \"Counter:inst6\|74193:inst\|25~_emulated\" and latch \"Counter:inst6\|74193:inst\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1623994691230 "|TRISC|Counter:inst6|74193:inst|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter:inst6\|74193:inst\|24 Counter:inst6\|74193:inst\|24~_emulated Counter:inst6\|74193:inst\|24~1 " "Register \"Counter:inst6\|74193:inst\|24\" is converted into an equivalent circuit using register \"Counter:inst6\|74193:inst\|24~_emulated\" and latch \"Counter:inst6\|74193:inst\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1623994691230 "|TRISC|Counter:inst6|74193:inst|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter:inst6\|74193:inst\|23 Counter:inst6\|74193:inst\|23~_emulated Counter:inst6\|74193:inst\|23~1 " "Register \"Counter:inst6\|74193:inst\|23\" is converted into an equivalent circuit using register \"Counter:inst6\|74193:inst\|23~_emulated\" and latch \"Counter:inst6\|74193:inst\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1623994691230 "|TRISC|Counter:inst6|74193:inst|23"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1623994691230 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Cout10 GND " "Pin \"Cout10\" is stuck at GND" {  } { { "TRISC.bdf" "" { Schematic "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/TRISC-Final/TRISC.bdf" { { 424 2744 2760 600 "Cout10" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623994691255 "|TRISC|Cout10"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cout14 GND " "Pin \"Cout14\" is stuck at GND" {  } { { "TRISC.bdf" "" { Schematic "C:/Users/justu/Desktop/PAST CLASSES/Spring 2021/CSE 2441/TRISC-Final/TRISC.bdf" { { 456 2808 2824 632 "Cout14" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623994691255 "|TRISC|Cout14"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1623994691255 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1623994691316 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1623994691640 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623994691817 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623994691817 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "222 " "Implemented 222 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623994691890 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623994691890 ""} { "Info" "ICUT_CUT_TM_LCELLS" "170 " "Implemented 170 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1623994691890 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1623994691890 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623994691890 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623994691909 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 18 00:38:11 2021 " "Processing ended: Fri Jun 18 00:38:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623994691909 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623994691909 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623994691909 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623994691909 ""}
