#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jul 29 12:03:33 2020
# Process ID: 5756
# Current directory: C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4700 C:\Users\Administrator\Desktop\FPGA\SparkCameraPlus\project\beta\sparkcamplus\spartan_cam.xpr
# Log file: C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/vivado.log
# Journal file: C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_Dilate_V1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_move_en_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_Erode_V1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/IP/csi2_d_phy_rx_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/IP/if'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_ColorDetect_V1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_debounce_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_cam_ov7670_ov7725_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_PWM_gen_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/IP/rgb2dvi_v1_2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_RGB24_16_V1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_IICctrl_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/IP/csi_to_axis_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_ram_read_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_RGB16_24_V1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_ov7725_regData_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_servo_ctrl_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_region_cut_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_vga_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_xadc_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/xup_rgb2hsv_top_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 762.172 ; gain = 188.457
update_compile_order -fileset sources_1
close [ open C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/new/qspi_slave.v w ]
add_files C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/new/qspi_slave.v
close [ open C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/new/qspi_adder.v w ]
add_files C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/new/qspi_adder.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/new/qspi_adder.v] -no_script -reset -force -quiet
remove_files  C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/new/qspi_adder.v
close [ open C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/new/qspi_addr.v w ]
add_files C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/new/qspi_addr.v
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.runs/synth_1

launch_runs synth_1
[Wed Jul 29 12:16:31 2020] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.runs/synth_1/runme.log
launch_runs impl_1
[Wed Jul 29 12:22:18 2020] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
[Wed Jul 29 13:03:48 2020] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.runs/synth_1/runme.log
launch_runs impl_1
[Wed Jul 29 13:05:44 2020] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Wed Jul 29 15:10:54 2020] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
open_hw_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1795.355 ; gain = 368.004
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7s15_0]
current_hw_device [get_hw_devices xc7s15_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 29 15:29:05 2020...
