<?xml version="1.0"?>
<configuration platform="SKX" req_pch="True">
<!--
XML configuration file for Skylake/Purely Server
Intel (c) Xeon Processor Scalable Family datasheet Vol. 2
-->

  <!-- #################################### -->
  <!--                                      -->
  <!-- Information                          -->
  <!--                                      -->
  <!-- #################################### -->
  <info family="xeon" detection_value="0x406e0-0x406ef, 0x506e0-0x506ef, 0x50650-0x5065B">
    <sku did="0x2020" name="Skylake" code="SKX" longname="Intel Xeon Processor E5/E7 v5 (Skylake)" />
  </info>

  <pci>
  </pci>

  <mmio>
    <bar name="MMCFG"    bus="0" dev="5"  fun="0" reg="0x90" width="8" mask="0x7FFFFFC000000" size="0x1000" desc="PCI Express Register Range"/>
    <bar name="DMIBAR"   bus="0" dev="0"  fun="0" reg="0x50" width="4" mask="0xFFFFF000"      size="0x1000" enable_bit="0" desc="Root Complex Register Range"/>
  </mmio>

  <io>
  </io>

  <memory>
  </memory>

  <registers>

    <!-- MMCFG -->
    <register name="MMCFG_BASE"  type="pcicfg" bus="0" dev="5" fun="0" offset="0x90" size="8" desc="MMCFG Address Base">
      <field name="mmcfg_base_addr" bit="26" size="25" desc="MMCFG Base Address"/>
    </register>
    <register name="MMCFG_LIMIT" type="pcicfg" bus="0" dev="5" fun="0" offset="0x98" size="8" desc="MMCFG Address Limit">
      <field name="mmcfg_limit_addr" bit="26" size="25" desc="MMCFG Limit Address"/>
    </register>

    <register name="TSEG" type="pcicfg" bus="0" dev="5" fun="0" offset="0xA8" size="8" desc="TSEG Memory">
      <field name="base"  bit="20" size="12" desc="Base address"/>
      <field name="limit" bit="52" size="12" desc="Limit address"/>
    </register>
    <register name="TSEG_BASE" type="pcicfg" bus="0" dev="5" fun="0" offset="0xA8" size="4" desc="TSEG Memory Base">
      <field name="base"  bit="20" size="12" desc="Base address"/>
    </register>
    <register name="TSEG_LIMIT" type="pcicfg" bus="0" dev="5" fun="0" offset="0xAC" size="4" desc="TSEG Memory Limit">
      <field name="limit" bit="20" size="12" desc="Limit address"/>
    </register>

    <register name="TOLM" type="pcicfg" bus="0" dev="5" fun="0" offset="0xD0" size="4" desc="Top of Low Memory">
      <field name="addr" bit="26" size="6" desc="TOLM address"/>
    </register>
    <register name="TOHM" type="pcicfg" bus="0" dev="5" fun="0" offset="0xD8" size="8" desc="Top of High Memory">
      <field name="addr" bit="26" size="38" desc="TOHM address"/>
    </register>

    <register name="VTBAR" type="mmcfg" bus="0" dev="5" fun="0" offset="0x180" size="4" desc="VT BAR Register">
      <field name="Base"   bit="13" size="19" desc="Intel VT-d Base Address"/>
      <field name="Enable" bit="0"  size="1"  desc="VTBAR enable"/>
    </register>

  </registers>

  <controls>
  </controls>

</configuration>
