## ****************************************************************************
## ****************************************************************************
## Copyright SoC Design Research Group, All rights reserved.
## Electronics and Telecommunications Research Institute (ETRI)
##
## THESE DOCUMENTS CONTAIN CONFIDENTIAL INFORMATION AND KNOWLEDGE
## WHICH IS THE PROPERTY OF ETRI. NO PART OF THIS PUBLICATION IS
## TO BE USED FOR ANY OTHER PURPOSE, AND THESE ARE NOT TO BE
## REPRODUCED, COPIED, DISCLOSED, TRANSMITTED, STORED IN A RETRIEVAL
## SYSTEM OR TRANSLATED INTO ANY OTHER HUMAN OR COMPUTER LANGUAGE,
## IN ANY FORM, BY ANY MEANS, IN WHOLE OR IN PART, WITHOUT THE
## COMPLETE PRIOR WRITTEN PERMISSION OF ETRI.
## ****************************************************************************
## 2024-01-24 : Sukho Lee (shlee99@etri.re.kr)
## ****************************************************************************
## DDR4 Pin Map, 1.2V VCCO
## ****************************************************************************

set_property PACKAGE_PIN        T41     [get_ports {c1_ddr4_adr[0]}]
set_property PACKAGE_PIN        T42     [get_ports {c1_ddr4_adr[1]}]
set_property PACKAGE_PIN        R41     [get_ports {c1_ddr4_adr[2]}]
set_property PACKAGE_PIN        P41     [get_ports {c1_ddr4_adr[3]}]
set_property PACKAGE_PIN        P42     [get_ports {c1_ddr4_adr[4]}]
set_property PACKAGE_PIN        N42     [get_ports {c1_ddr4_adr[5]}]
set_property PACKAGE_PIN        T40     [get_ports {c1_ddr4_adr[6]}]
set_property PACKAGE_PIN        R40     [get_ports {c1_ddr4_adr[7]}]
set_property PACKAGE_PIN        N40     [get_ports {c1_ddr4_adr[8]}]
set_property PACKAGE_PIN        N41     [get_ports {c1_ddr4_adr[9]}]
set_property PACKAGE_PIN        M40     [get_ports {c1_ddr4_adr[10]}]
set_property PACKAGE_PIN        L40     [get_ports {c1_ddr4_adr[11]}]
set_property PACKAGE_PIN        R39     [get_ports {c1_ddr4_adr[12]}]
set_property PACKAGE_PIN        P39     [get_ports {c1_ddr4_adr[13]}]
set_property PACKAGE_PIN        T38     [get_ports {c1_ddr4_adr[14]}]
set_property PACKAGE_PIN        R38     [get_ports {c1_ddr4_adr[15]}]
set_property PACKAGE_PIN        P38     [get_ports {c1_ddr4_adr[16]}]


set_property PACKAGE_PIN        N39    [get_ports {    c1_ddr4_ba[0]                }]
set_property PACKAGE_PIN        N37    [get_ports {    c1_ddr4_ba[1]                }]

set_property PACKAGE_PIN        L37    [get_ports {    c1_ddr4_cke                }]
set_property PACKAGE_PIN        P37    [get_ports {    c1_ddr4_cs_n               }]

set_property PACKAGE_PIN        W36    [get_ports {    c1_ddr4_dm_dbi_n[0]          }]
set_property PACKAGE_PIN        AA33   [get_ports {    c1_ddr4_dm_dbi_n[1]          }]
set_property PACKAGE_PIN        L36    [get_ports {    c1_ddr4_dm_dbi_n[2]          }]
set_property PACKAGE_PIN        N34    [get_ports {    c1_ddr4_dm_dbi_n[3]          }]


set_property PACKAGE_PIN        AA35  [get_ports {c1_ddr4_dq[0]}]
set_property PACKAGE_PIN        Y36   [get_ports {c1_ddr4_dq[1]}]
set_property PACKAGE_PIN        V35   [get_ports {c1_ddr4_dq[2]}]
set_property PACKAGE_PIN        U35   [get_ports {c1_ddr4_dq[3]}]
set_property PACKAGE_PIN        Y34   [get_ports {c1_ddr4_dq[4]}]
set_property PACKAGE_PIN        Y35   [get_ports {c1_ddr4_dq[5]}]
set_property PACKAGE_PIN        V34   [get_ports {c1_ddr4_dq[6]}]
set_property PACKAGE_PIN        U34   [get_ports {c1_ddr4_dq[7]}]
set_property PACKAGE_PIN        W33   [get_ports {c1_ddr4_dq[8]}]
set_property PACKAGE_PIN        W34   [get_ports {c1_ddr4_dq[9]}]
set_property PACKAGE_PIN        W32   [get_ports {c1_ddr4_dq[10]}]
set_property PACKAGE_PIN        V32   [get_ports {c1_ddr4_dq[11]}]
set_property PACKAGE_PIN        AA31  [get_ports {c1_ddr4_dq[12]}]
set_property PACKAGE_PIN        Y31   [get_ports {c1_ddr4_dq[13]}]
set_property PACKAGE_PIN        W31   [get_ports {c1_ddr4_dq[14]}]
set_property PACKAGE_PIN        V31   [get_ports {c1_ddr4_dq[15]}]
set_property PACKAGE_PIN        T36   [get_ports {c1_ddr4_dq[16]}]
set_property PACKAGE_PIN        T37   [get_ports {c1_ddr4_dq[17]}]
set_property PACKAGE_PIN        R36   [get_ports {c1_ddr4_dq[18]}]
set_property PACKAGE_PIN        P36   [get_ports {c1_ddr4_dq[19]}]
set_property PACKAGE_PIN        M35   [get_ports {c1_ddr4_dq[20]}]
set_property PACKAGE_PIN        L35   [get_ports {c1_ddr4_dq[21]}]
set_property PACKAGE_PIN        R34   [get_ports {c1_ddr4_dq[22]}]
set_property PACKAGE_PIN        P34   [get_ports {c1_ddr4_dq[23]}]
set_property PACKAGE_PIN        R33   [get_ports {c1_ddr4_dq[24]}]
set_property PACKAGE_PIN        P33   [get_ports {c1_ddr4_dq[25]}]
set_property PACKAGE_PIN        T31   [get_ports {c1_ddr4_dq[26]}]
set_property PACKAGE_PIN        T32   [get_ports {c1_ddr4_dq[27]}]
set_property PACKAGE_PIN        R31   [get_ports {c1_ddr4_dq[28]}]
set_property PACKAGE_PIN        P31   [get_ports {c1_ddr4_dq[29]}]
set_property PACKAGE_PIN        N31   [get_ports {c1_ddr4_dq[30]}]
set_property PACKAGE_PIN        N32   [get_ports {c1_ddr4_dq[31]}]

set_property PACKAGE_PIN        AB34    [get_ports {    c1_ddr4_dqs_c[0]             }]
set_property PACKAGE_PIN        T33     [get_ports {    c1_ddr4_dqs_c[1]             }]
set_property PACKAGE_PIN        R35     [get_ports {    c1_ddr4_dqs_c[2]             }]
set_property PACKAGE_PIN        M34     [get_ports {    c1_ddr4_dqs_c[3]             }]

set_property PACKAGE_PIN        AB33    [get_ports {    c1_ddr4_dqs_t[0]             }]
set_property PACKAGE_PIN        U33     [get_ports {    c1_ddr4_dqs_t[1]             }]
set_property PACKAGE_PIN        T35     [get_ports {    c1_ddr4_dqs_t[2]             }]
set_property PACKAGE_PIN        M33     [get_ports {    c1_ddr4_dqs_t[3]             }]

set_property PACKAGE_PIN        N36    [get_ports {    c1_ddr4_odt                }]
set_property PACKAGE_PIN        M37    [get_ports {    c1_ddr4_bg                 }]
set_property PACKAGE_PIN        P32    [get_ports {    c1_ddr4_reset_n            }]
set_property PACKAGE_PIN        N35    [get_ports {    c1_ddr4_act_n              }]
set_property PACKAGE_PIN        L42    [get_ports {    c1_ddr4_ck_c               }]
set_property PACKAGE_PIN        L41    [get_ports {    c1_ddr4_ck_t               }]

set_property PACKAGE_PIN        M38    [get_ports {    c1_sys_clk_p         }]
set_property PACKAGE_PIN        M39    [get_ports {    c1_sys_clk_n         }]

set_property IOSTANDARD DIFF_SSTL12     [get_ports {    c1_sys_clk_p         }]
set_property IOSTANDARD DIFF_SSTL12     [get_ports {    c1_sys_clk_n         }]

create_clock -period 3.333 [get_ports c1_sys_clk_p]

