<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>Tomohiro Yoneda | Genetic Logic Lab</title><link>/author/tomohiro-yoneda/</link><atom:link href="/author/tomohiro-yoneda/index.xml" rel="self" type="application/rss+xml"/><description>Tomohiro Yoneda</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Tue, 01 Mar 2016 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>Tomohiro Yoneda</title><link>/author/tomohiro-yoneda/</link></image><item><title>An improved fault-tolerant routing algorithm for a Network-on-Chip derived with formal analysis</title><link>/publication/zhang-improved-2016/</link><pubDate>Tue, 01 Mar 2016 00:00:00 +0000</pubDate><guid>/publication/zhang-improved-2016/</guid><description/></item><item><title>Formal Analysis of a Fault-Tolerant Routing Algorithm for a Network-on-Chip</title><link>/publication/zhang-formal-2014/</link><pubDate>Mon, 01 Sep 2014 00:00:00 +0000</pubDate><guid>/publication/zhang-formal-2014/</guid><description/></item><item><title>Verification of Analog/Mixed-Signal Circuits Using Labeled Hybrid Petri Nets</title><link>/publication/little-verification-2011/</link><pubDate>Fri, 01 Apr 2011 00:00:00 +0000</pubDate><guid>/publication/little-verification-2011/</guid><description/></item><item><title>A Behavioral Synthesis System for Asynchronous Circuits with Bundled-data Implementation</title><link>/publication/hamada-behavioral-2009/</link><pubDate>Thu, 01 Jan 2009 00:00:00 +0000</pubDate><guid>/publication/hamada-behavioral-2009/</guid><description/></item><item><title>Verification of Analog/Mixed-Signal Circuits Using Symbolic Methods</title><link>/publication/walter-verification-2008/</link><pubDate>Mon, 01 Dec 2008 00:00:00 +0000</pubDate><guid>/publication/walter-verification-2008/</guid><description/></item><item><title>A behavioral synthesis method for asynchronous circuits with bundled-data implementation (Tool paper)</title><link>/publication/naohiro-hamada-behavioral-2008/</link><pubDate>Sun, 01 Jun 2008 00:00:00 +0000</pubDate><guid>/publication/naohiro-hamada-behavioral-2008/</guid><description/></item><item><title>Hazard Checking of Timed Asynchronous Circuits Revisited</title><link>/publication/beal-hazard-2007/</link><pubDate>Sun, 01 Jul 2007 00:00:00 +0000</pubDate><guid>/publication/beal-hazard-2007/</guid><description/></item><item><title>Synthesis of Timed Circuits Based on Decomposition</title><link>/publication/yoneda-synthesis-2007/</link><pubDate>Sun, 01 Jul 2007 00:00:00 +0000</pubDate><guid>/publication/yoneda-synthesis-2007/</guid><description/></item><item><title>Efficient Verification of Hazard-Freedom in Gate-Level Timed Asynchronous Circuits</title><link>/publication/nelson-efficient-2007/</link><pubDate>Thu, 01 Mar 2007 00:00:00 +0000</pubDate><guid>/publication/nelson-efficient-2007/</guid><description/></item><item><title>Symbolic Model Checking of Analog/Mixed-Signal Circuits</title><link>/publication/walter-symbolic-2007/</link><pubDate>Mon, 01 Jan 2007 00:00:00 +0000</pubDate><guid>/publication/walter-symbolic-2007/</guid><description/></item><item><title>Verification of Analog/Mixed-Signal Circuits Using Labeled Hybrid Petri Nets</title><link>/publication/little-verification-2006/</link><pubDate>Wed, 01 Nov 2006 00:00:00 +0000</pubDate><guid>/publication/little-verification-2006/</guid><description/></item><item><title>ILP-based Scheduling for Asynchronous Circuits in Bundled-Data Implementation</title><link>/publication/saito-ilp-based-2006/</link><pubDate>Fri, 01 Sep 2006 00:00:00 +0000</pubDate><guid>/publication/saito-ilp-based-2006/</guid><description/></item><item><title>Failure Trace Analysis of Timed Circuits for Automatic Timing Constraints Derivation</title><link>/publication/kitai-failure-2005/</link><pubDate>Tue, 01 Nov 2005 00:00:00 +0000</pubDate><guid>/publication/kitai-failure-2005/</guid><description/></item><item><title>Partial Order Reduction for Detecting Safety and Timing Failures of Timed Circuits</title><link>/publication/pradubsuwun-partial-2005/</link><pubDate>Fri, 01 Jul 2005 00:00:00 +0000</pubDate><guid>/publication/pradubsuwun-partial-2005/</guid><description/></item><item><title>A scheduling method for asynchronous bundled-data implementations</title><link>/publication/saito-scheduling-2005/</link><pubDate>Wed, 01 Jun 2005 00:00:00 +0000</pubDate><guid>/publication/saito-scheduling-2005/</guid><description/></item><item><title>Partial Order Reduction for Detecting Safety and Timing Failures of Timed Circuits</title><link>/publication/pradubsuwun-partial-2004/</link><pubDate>Mon, 01 Nov 2004 00:00:00 +0000</pubDate><guid>/publication/pradubsuwun-partial-2004/</guid><description/></item><item><title>Verification of Analog and Mixed-Signal Circuits Using Timed Hybrid Petri Nets</title><link>/publication/little-verification-2004/</link><pubDate>Mon, 01 Nov 2004 00:00:00 +0000</pubDate><guid>/publication/little-verification-2004/</guid><description/></item><item><title>Partial Order Reduction for Timed Circuit Verification Based on Level Oriented Model</title><link>/publication/kitai-partial-2003/</link><pubDate>Mon, 01 Dec 2003 00:00:00 +0000</pubDate><guid>/publication/kitai-partial-2003/</guid><description/></item><item><title>Verification of timed circuits with failure directed abstractions</title><link>/publication/zheng-verification-2003/</link><pubDate>Wed, 01 Oct 2003 00:00:00 +0000</pubDate><guid>/publication/zheng-verification-2003/</guid><description/></item><item><title>Modular Synthesis of Timed Circuits Using Partial Order Reduction</title><link>/publication/yoneda-modular-2002/</link><pubDate>Sun, 01 Dec 2002 00:00:00 +0000</pubDate><guid>/publication/yoneda-modular-2002/</guid><description/></item><item><title>Framework of Timed Trace Theoretic Verification Revisited</title><link>/publication/zhou-framework-2002/</link><pubDate>Tue, 01 Oct 2002 00:00:00 +0000</pubDate><guid>/publication/zhou-framework-2002/</guid><description/></item><item><title>Automatic Derivation of Timing Constraints by Failure Analysis</title><link>/publication/yoneda-automatic-2002/</link><pubDate>Mon, 01 Jul 2002 00:00:00 +0000</pubDate><guid>/publication/yoneda-automatic-2002/</guid><description/></item><item><title>Modular Synthesis of Timed Circuits using Partial Orders on LPNs</title><link>/publication/mercer-modular-2002/</link><pubDate>Mon, 01 Apr 2002 00:00:00 +0000</pubDate><guid>/publication/mercer-modular-2002/</guid><description/></item><item><title>Framework of Timed Trace Theoretic Verification Revisited</title><link>/publication/zhou-framework-2001/</link><pubDate>Thu, 01 Nov 2001 00:00:00 +0000</pubDate><guid>/publication/zhou-framework-2001/</guid><description/></item><item><title>Improved POSET timing analysis in timed Petri nets</title><link>/publication/mercer-improved-2001/</link><pubDate>Mon, 01 Oct 2001 00:00:00 +0000</pubDate><guid>/publication/mercer-improved-2001/</guid><description/></item><item><title>Modular Synthesis of Timed Circuits using Partial Orders on LPNs</title><link>/publication/mercer-modular-2001/</link><pubDate>Mon, 01 Oct 2001 00:00:00 +0000</pubDate><guid>/publication/mercer-modular-2001/</guid><description/></item></channel></rss>