#-----------------------------------------------------------
# xsim v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Jul 24 18:22:45 2020
# Process ID: 50616
# Current directory: C:/Users/manug/AppData/Roaming/Xilinx/Vivado/cam_simple/binaria_normal/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/top_function/xsim_script.tcl}
# Log file: C:/Users/manug/AppData/Roaming/Xilinx/Vivado/cam_simple/binaria_normal/sim/verilog/xsim.log
# Journal file: C:/Users/manug/AppData/Roaming/Xilinx/Vivado/cam_simple/binaria_normal/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/top_function/xsim_script.tcl
# xsim {top_function} -autoloadwcfg -tclbatch {top_function.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source top_function.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 6 [0.00%] @ "125000"
// RTL Simulation : 1 / 6 [100.00%] @ "7845000"
// RTL Simulation : 2 / 6 [100.00%] @ "15555000"
// RTL Simulation : 3 / 6 [100.00%] @ "23265000"
// RTL Simulation : 4 / 6 [100.00%] @ "30975000"
// RTL Simulation : 5 / 6 [100.00%] @ "38685000"
// RTL Simulation : 6 / 6 [100.00%] @ "46395000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 46435 ns : File "C:/Users/manug/AppData/Roaming/Xilinx/Vivado/cam_simple/binaria_normal/sim/verilog/top_function.autotb.v" Line 456
## quit
INFO: [Common 17-206] Exiting xsim at Fri Jul 24 18:23:03 2020...
