// Seed: 1791779129
module module_0 ();
  wire id_1, id_2, id_3;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input tri1 id_0,
    input wor  id_1,
    input wand id_2,
    input tri1 id_3,
    input wand id_4
);
  module_0 modCall_1 ();
endmodule
module module_2;
  assign id_1 = id_1;
  supply1 id_2, id_3;
  assign module_3.id_3 = 0;
  supply1 id_4;
  parameter id_5 = {(id_3) {-1}} & -1'b0;
  parameter id_6 = id_4;
  assign id_2 = -1;
  parameter id_7 = id_7;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = -1'b0;
  wire id_5;
  logic [7:0] id_6 = id_6[1], id_7;
  assign id_2 = id_4;
  assign id_3 = -1 || id_5;
  module_2 modCall_1 ();
  assign id_2 = -1;
endmodule
