Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Dec  3 21:06:41 2024
| Host         : GOSU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ADT_toplevel_control_sets_placed.rpt
| Design       : ADT_toplevel
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              46 |           26 |
| No           | No                    | Yes                    |              41 |           13 |
| No           | Yes                   | No                     |              57 |           15 |
| Yes          | No                    | No                     |               4 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              14 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+----------------------------------+----------------------------+------------------+----------------+--------------+
|                Clock Signal               |           Enable Signal          |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------+----------------------------------+----------------------------+------------------+----------------+--------------+
|  SYS_CLK_IBUF_BUFG                        | TWICtl/FSM_gray_state[3]_i_1_n_0 |                            |                3 |              4 |         1.33 |
|  SYS_CLK_IBUF_BUFG                        | TWICtl/dataByte[7]_i_2_n_0       | TWICtl/dataByte[7]_i_1_n_0 |                2 |              5 |         2.50 |
|  ADT/FSM_onehot_present_state_reg_n_0_[8] |                                  |                            |                5 |              8 |         1.60 |
|  ADT/FSM_onehot_present_state_reg_n_0_[6] |                                  |                            |                6 |              8 |         1.33 |
|  ADT/next_state                           |                                  |                            |                4 |              9 |         2.25 |
|  SYS_CLK_IBUF_BUFG                        | TWICtl/sclCnt[0]_i_2_n_0         | TWICtl/sclCnt[0]_i_1_n_0   |                3 |              9 |         3.00 |
|  SYS_CLK_IBUF_BUFG                        |                                  |                            |               11 |             21 |         1.91 |
|  SYS_CLK_IBUF_BUFG                        |                                  | CLK_DIV/sclki              |                7 |             25 |         3.57 |
|  SYS_CLK_IBUF_BUFG                        |                                  | TWICtl/busFreeCnt0         |                8 |             32 |         4.00 |
|  SYS_CLK_IBUF_BUFG                        |                                  | CLK_DIV/AS[0]              |               13 |             41 |         3.15 |
+-------------------------------------------+----------------------------------+----------------------------+------------------+----------------+--------------+


