<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230005964A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230005964</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17856493</doc-number><date>20220701</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>KR</country><doc-number>10-2021-0086924</doc-number><date>20210702</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>12</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>124</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>1225</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>1274</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e61">DISPLAY DEVICE</invention-title><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>Samsung Display Co., LTD.</orgname><address><city>Yongin-si</city><country>KR</country></address></addressbook><residence><country>KR</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>SON</last-name><first-name>Yongduck</first-name><address><city>Seongnam-si</city><country>KR</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>KIM</last-name><first-name>Jeong Hwan</first-name><address><city>Hwaseong-si</city><country>KR</country></address></addressbook></inventor><inventor sequence="02" designation="us-only"><addressbook><last-name>KIM</last-name><first-name>Taehui</first-name><address><city>Asan-si</city><country>KR</country></address></addressbook></inventor><inventor sequence="03" designation="us-only"><addressbook><last-name>PARK</last-name><first-name>Junhwi</first-name><address><city>Asan-si</city><country>KR</country></address></addressbook></inventor><inventor sequence="04" designation="us-only"><addressbook><last-name>LEE</last-name><first-name>Dabin</first-name><address><city>Seoul</city><country>KR</country></address></addressbook></inventor><inventor sequence="05" designation="us-only"><addressbook><last-name>LEE</last-name><first-name>Yujin</first-name><address><city>Cheonan-si</city><country>KR</country></address></addressbook></inventor><inventor sequence="06" designation="us-only"><addressbook><last-name>JANG</last-name><first-name>Wonho</first-name><address><city>Hwaseong-si</city><country>KR</country></address></addressbook></inventor></inventors></us-parties><assignees><assignee><addressbook><orgname>Samsung Display Co., LTD.</orgname><role>03</role><address><city>Yongin-si</city><country>KR</country></address></addressbook></assignee></assignees></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">A display device includes a first light blocking layer disposed on a substrate, a second light blocking layer disposed on the substrate and spaced apart from the first light blocking layer, an active layer including a first area disposed on the first light blocking layer, a second area disposed on the substrate between the first light blocking layer and the second light blocking layer, and a third area disposed between the first area and the second area, a gate electrode disposed on the active layer and overlapping a portion of the first area, a first electrode disposed on the gate electrode, and including at least a portion overlapping the first light blocking layer, and a second electrode disposed on the gate electrode, and including at least a portion overlapping the second light blocking layer and at least another portion overlapping the third area of the active layer.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="109.30mm" wi="158.75mm" file="US20230005964A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="174.24mm" wi="138.01mm" orientation="landscape" file="US20230005964A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="150.71mm" wi="143.26mm" file="US20230005964A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="182.12mm" wi="126.83mm" orientation="landscape" file="US20230005964A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="151.47mm" wi="148.42mm" file="US20230005964A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="183.90mm" wi="133.86mm" orientation="landscape" file="US20230005964A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="151.55mm" wi="148.08mm" file="US20230005964A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="193.21mm" wi="127.17mm" orientation="landscape" file="US20230005964A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="150.96mm" wi="144.70mm" file="US20230005964A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00009" num="00009"><img id="EMI-D00009" he="198.20mm" wi="127.17mm" orientation="landscape" file="US20230005964A1-20230105-D00009.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00010" num="00010"><img id="EMI-D00010" he="134.96mm" wi="148.67mm" file="US20230005964A1-20230105-D00010.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00011" num="00011"><img id="EMI-D00011" he="198.37mm" wi="127.25mm" orientation="landscape" file="US20230005964A1-20230105-D00011.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00012" num="00012"><img id="EMI-D00012" he="150.62mm" wi="148.51mm" file="US20230005964A1-20230105-D00012.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00013" num="00013"><img id="EMI-D00013" he="213.11mm" wi="127.17mm" orientation="landscape" file="US20230005964A1-20230105-D00013.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0001" level="1">CROSS-REFERENCE TO RELATED APPLICATION(S)</heading><p id="p-0002" num="0001">This application claims priority to and the benefit of Korean Patent Application No. 10-2021-0086924 under 35 USC &#xa7; 119, filed in the Korean Intellectual Property Office (KIPO) on Jul. 2, 2021, the entire content of which is incorporated herein by reference.</p><heading id="h-0002" level="1">BACKGROUND</heading><heading id="h-0003" level="1">1. Technical Field</heading><p id="p-0003" num="0002">The disclosure relates to a display device including a semiconductor element.</p><heading id="h-0004" level="1">2. Description of the Related Art</heading><p id="p-0004" num="0003">A display device includes multiple pixels. Each of the pixels may include at least one transistor including a semiconductor element. The semiconductor element may include an active layer, a gate electrode, first and second electrodes being in contact with the active layer, and an insulating material.</p><p id="p-0005" num="0004">The active layer may be made of oxide semiconductor. The oxide semiconductor may be susceptible to impurities. For example, the oxide semiconductor may be eroded or disconnected by the impurities. In this case, characteristic of the display device may be deteriorated.</p><heading id="h-0005" level="1">SUMMARY</heading><p id="p-0006" num="0005">Embodiments of the disclosure provide a display device having increased characteristic.</p><p id="p-0007" num="0006">However, embodiments of the disclosure are not restricted to those set forth herein. The above and other embodiments of the disclosure will become more apparent to one of ordinary skill in the art to which the disclosure pertains by referencing the detailed description of the disclosure given below.</p><p id="p-0008" num="0007">According to an embodiment of the disclosure, a display device may include a first light blocking layer disposed on a substrate, a second light blocking layer disposed on the substrate and spaced apart from the first light blocking layer in a first direction, an active layer including a first area disposed on the first light blocking layer, a second area disposed on the substrate between the first light blocking layer and the second light blocking layer, and a third area disposed between the first area and the second area, a gate electrode disposed on the active layer and overlapping at least a portion of the first area, a first electrode disposed on the gate electrode and including at least a portion overlapping the first light blocking layer, and a second electrode disposed on the gate electrode and including at least a portion overlapping the second light blocking layer and at least another portion overlapping the third area of the active layer.</p><p id="p-0009" num="0008">In an embodiment, the active layer may include a step overlapping a boundary of the first light blocking layer in the third area.</p><p id="p-0010" num="0009">In an embodiment, the display device may further include a first insulating layer disposed between the first light blocking layer and the active layer and overlapping the first light blocking layer and the second light blocking layer, a gate insulating layer disposed between the active layer and the gate electrode, and a second insulating layer disposed between the gate electrode and the first electrode and overlapping the gate electrode, the gate insulating layer, and the active layer.</p><p id="p-0011" num="0010">In an embodiment, the first electrode may contact the first area through a first through hole that penetrates the second insulating layer and exposes an upper surface of the first area, the second electrode may contact the second area through a second through hole that penetrates the second insulating layer and exposes an upper surface of the second area, and the second electrode may contact the second light blocking layer through a third through hole that penetrates the first insulating layer and the second insulating layer and exposes an upper surface of the second light blocking layer.</p><p id="p-0012" num="0011">In an embodiment, the active layer may include an oxide semiconductor.</p><p id="p-0013" num="0012">In an embodiment, the oxide semiconductor may include indium gallium zinc oxide.</p><p id="p-0014" num="0013">In an embodiment, the first light blocking layer may include a protruding portion protruding in the first direction, and the second light blocking layer may include an indenting portion indenting in the first direction corresponding to the protruding portion.</p><p id="p-0015" num="0014">In an embodiment, at least a portion of the first area may be disposed on the protruding portion.</p><p id="p-0016" num="0015">In an embodiment, the first area may further include a first extension area adjacent to the third area and extending in the first direction, a second extension area adjacent to the first extension area and extending in a second direction perpendicular to the first direction, and an overlapping area adjacent to the second extension area and including at least a portion overlapping the gate electrode.</p><p id="p-0017" num="0016">In an embodiment, the first area may further include a first extension area adjacent to the third area and extending in a second direction perpendicular to the first direction, a second extension area adjacent to the first extension area and extending in the first direction, a third extension area adjacent to the second extension area, spaced apart from the first extension area in a direction opposite to the first direction, and extending in the second direction, a fourth extension area adjacent to the third extension area and extending in the first direction, and an overlapping area adjacent to the fourth extension area and including at least a portion overlapping the gate electrode.</p><p id="p-0018" num="0017">A display device according to an embodiment may include a first light blocking layer disposed on a substrate and including a through hole, a second light blocking layer disposed on the substrate and spaced apart from the first light blocking layer in a first direction, an active layer disposed on the first light blocking layer and including a first area overlapping the through hole and a second area adjacent to the first area, a gate electrode disposed on the active layer and overlapping at least a portion of the second area, a first electrode disposed on the gate electrode and including at least a portion overlapping the first light blocking layer, and a second electrode disposed on the gate electrode and including at least a portion overlapping the second light blocking layer and at least another portion overlapping the through hole.</p><p id="p-0019" num="0018">In an embodiment, the active layer may include a step overlapping a boundary between the substrate and the through hole in the first area.</p><p id="p-0020" num="0019">In an embodiment, the display device may further include a first insulating layer disposed between the first light blocking layer and the active layer and overlapping the first light blocking layer and the second light blocking layer, a gate insulating layer disposed between the active layer and the gate electrode, and a second insulating layer disposed between the gate electrode and the first electrode and overlapping the gate electrode, the gate insulating layer, and the active layer.</p><p id="p-0021" num="0020">In an embodiment, the first electrode may contact the second area through a first through hole that penetrates the second insulating layer and exposes an upper surface of the second area, the second electrode may contact the first area through a second through hole that penetrates the second insulating layer, exposes an upper surface of the first area, and overlaps the through hole, and the second electrode may contact the second light blocking layer through a third through hole that penetrates the first insulating layer and the second insulating layer and exposes an upper surface of the second light blocking layer.</p><p id="p-0022" num="0021">In an embodiment, the active layer may include an oxide semiconductor.</p><p id="p-0023" num="0022">In an embodiment, the oxide semiconductor may include indium gallium zinc oxide.</p><p id="p-0024" num="0023">In an embodiment, the first light blocking layer may include a protruding portion protruding in the first direction, and the second light blocking layer may include an indenting portion indenting in the first direction corresponding to the protruding portion.</p><p id="p-0025" num="0024">In an embodiment, the through hole may overlap the protruding portion in plan view.</p><p id="p-0026" num="0025">In an embodiment, the second area may further include a first extension area adjacent to the first area and extending in the first direction, a second extension area adjacent to the first extension area and extending in a second direction perpendicular to the first direction, and an overlapping area adjacent to the second extension area and including at least a portion overlapping the gate electrode.</p><p id="p-0027" num="0026">In an embodiment, the second area may further include a first extension area adjacent to the first area and extending in a second direction perpendicular to the first direction, a second extension area adjacent to the first extension area and extending in the first direction, a third extension area adjacent to the second extension area, spaced apart from the first extension area in a direction opposite to the first direction, and extending in the second direction, a fourth extension area adjacent to the third extension area and extending in the first direction, and an overlapping area adjacent to the fourth extension area and including at least a portion overlapping the gate electrode.</p><p id="p-0028" num="0027">The second electrode of the display device according to the embodiments of the disclosure may overlap the step of the active layer. Accordingly, the second electrode may protect the step of the active layer from impurities.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0006" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0029" num="0028">Illustrative, non-limiting embodiments will be more clearly understood from the following detailed description taken in conjunction with the accompanying drawings.</p><p id="p-0030" num="0029"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a schematic plan view illustrating a display device according to an embodiment.</p><p id="p-0031" num="0030"><figref idref="DRAWINGS">FIGS. <b>2</b> to <b>7</b></figref> are schematic diagrams illustrating an embodiment of a pixel included in the display device of <figref idref="DRAWINGS">FIG. <b>1</b></figref>.</p><p id="p-0032" num="0031"><figref idref="DRAWINGS">FIGS. <b>8</b> to <b>13</b></figref> are schematic diagrams illustrating another embodiment of a pixel included in the display device of <figref idref="DRAWINGS">FIG. <b>1</b></figref>.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0007" level="1">DETAILED DESCRIPTION OF THE EMBODIMENTS</heading><p id="p-0033" num="0032">Reference will now be made in detail to embodiments, with the accompanying drawings wherein like reference numerals refer to like elements throughout. In this regard, the embodiments may have different forms and should not be construed as being limited to the descriptions set forth herein. Accordingly, the embodiments are merely described below, by referring to the figures, to explain aspects of the disclosure. As used herein, the term &#x201c;and/or&#x201d; includes any and all combinations of one or more of the associated listed items. Throughout the disclosure, the expression &#x201c;at least one of a, b, or c&#x201d; or &#x201c;at least one of a, b, or c&#x201d; indicates only a, only b, only c, both a and b, both a and c, both b and c, all of a, b, and c, or variations thereof.</p><p id="p-0034" num="0033">As the disclosure allows for various changes and numerous embodiments will be illustrated in the drawings and described in the detailed description. Effects and features of the disclosure, and methods for achieving the same will be apparent with reference to embodiments described below in detail with the accompanying drawings. However, the disclosure is not limited to the following embodiments disclosed below and may be implemented in various forms.</p><p id="p-0035" num="0034">Reference will now be made in detail to embodiments, examples of which are illustrated in the accompanying drawings, and in the drawings, the same elements are denoted by the same reference numerals, and thus a repeated description thereof will be omitted.</p><p id="p-0036" num="0035">Although the terms &#x201c;first,&#x201d; &#x201c;second,&#x201d; and the like may be used to describe various elements, these elements should not be limited by these terms. These terms are only used to distinguish one element from another.</p><p id="p-0037" num="0036">As used herein, the singular forms &#x201c;a,&#x201d; &#x201c;an,&#x201d; and &#x201c;the&#x201d; are intended to include the plural forms as well, unless the context clearly indicates otherwise.</p><p id="p-0038" num="0037">It will be further understood that the terms &#x201c;comprises&#x201d; or &#x201c;comprising&#x201d; used herein specify the presence of stated features or components, but do not preclude the presence or addition of one or more other features or components.</p><p id="p-0039" num="0038">It will be further understood that, when a layer, region, or component is referred to as being &#x201c;on&#x201d; another layer, region, or component, it may be directly on the other layer, region, or component, or may be indirectly on the other layer, region, or component with intervening layers, regions, or components therebetween.</p><p id="p-0040" num="0039">Sizes of components in the drawings may be exaggerated or contracted for convenience of explanation. For example, because sizes and thicknesses of elements in the drawings are arbitrarily illustrated for convenience of explanation, the disclosure is not limited thereto.</p><p id="p-0041" num="0040">When an embodiment may be implemented differently, a specific process order may be different from the described order. For example, two consecutively described processes may be performed substantially at the same time or may be performed in an order opposite to the described order.</p><p id="p-0042" num="0041">It will be understood that when a layer, region, or component is referred to as being &#x201c;connected,&#x201d; the layer, the region, or the component may be directly connected or may be indirectly connected with intervening layers, regions, or components therebetween. For example, when layers, regions, or components are referred to as being &#x201c;electrically connected,&#x201d; the layers, the regions, or the components may be directly electrically connected, or may be indirectly electrically connected with intervening layers, regions, or components therebetween.</p><p id="p-0043" num="0042">Further, in the specification, the phrase &#x201c;in a plan view&#x201d; means when an object portion is viewed from above, and the phrase &#x201c;in a schematic cross-sectional view&#x201d; means when a cross-section taken by vertically cutting an object portion is viewed from the side. Additionally, the terms &#x201c;overlap&#x201d; or &#x201c;overlapped&#x201d; mean that a first object may be above or below or to a side of a second object, and vice versa. Additionally, the term &#x201c;overlap&#x201d; may include layer, stack, face or facing, extending over, covering or partly covering or any other suitable term as would be appreciated and understood by those of ordinary skill in the art. The terms &#x201c;face&#x201d; and &#x201c;facing&#x201d; mean that a first object may directly or indirectly oppose a second object. In a case in which a third object intervenes between the first and second object, the first and second objects may be understood as being indirectly opposed to one another, although still facing each other.</p><p id="p-0044" num="0043">When a layer, region, substrate, or area, is referred to as being &#x201c;on&#x201d; another layer, region, substrate, or area, it may be directly on the other film, region, substrate, or area, or intervening regions, substrates, or areas, may be present therebetween. Conversely, when a layer, region, substrate, or area, is referred to as being &#x201c;directly on&#x201d; another layer, region, substrate, or area, intervening layers, regions, substrates, or areas, may be absent therebetween. Further when a layer, region, substrate, or area, is referred to as being &#x201c;below&#x201d; another layer, region, substrate, or area, it may be directly below the other layer, region, substrate, or area, or intervening layers, regions, substrates, or areas, may be present therebetween. Conversely, when a layer, region, substrate, or area, is referred to as being &#x201c;directly below&#x201d; another layer, region, substrate, or area, intervening layers, regions, substrates, or areas, may be absent therebetween. Further, &#x201c;over&#x201d; or &#x201c;on&#x201d; may include positioning on or below an object and does not necessarily imply a direction based upon gravity.</p><p id="p-0045" num="0044">The spatially relative terms &#x201c;below&#x201d;, &#x201c;beneath&#x201d;, &#x201c;lower&#x201d;, &#x201c;above&#x201d;, &#x201c;upper&#x201d;, or the like, may be used herein for ease of description to describe the relations between one element or component and another element or component as illustrated in the drawings. It will be understood that the spatially relative terms are intended to encompass different orientations of the device in use or operation, in addition to the orientation depicted in the drawings. For example, in the case where a device illustrated in the drawing is turned over, the device positioned &#x201c;below&#x201d; or &#x201c;beneath&#x201d; another device may be placed &#x201c;above&#x201d; another device. Accordingly, the illustrative term &#x201c;below&#x201d; may include both the lower and upper positions. The device may also be oriented in other directions and thus the spatially relative terms may be interpreted differently depending on the orientations.</p><p id="p-0046" num="0045"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a schematic plan view illustrating a display device according to an embodiment.</p><p id="p-0047" num="0046">Referring to <figref idref="DRAWINGS">FIG. <b>1</b></figref>, a display device <b>1000</b> may include a display area DA and a peripheral area SA.</p><p id="p-0048" num="0047">The display area DA may be an area displaying an image. A pixel PX may be disposed in the display area DA. The pixel PX may be arranged in a matrix form. The pixel PX may receive an electrical signal and may emit light having a luminance corresponding to an intensity of the electrical signal.</p><p id="p-0049" num="0048">The peripheral area SA may surround the display area DA. A driving circuit for driving the pixel PX may be disposed in the peripheral area SA. For example, the driving circuit may generate the electrical signal and provide the electrical signal to the pixel PX. In an embodiment, the peripheral area SA may be omitted. In this case, the driving circuit may be disposed in the display area DA.</p><p id="p-0050" num="0049"><figref idref="DRAWINGS">FIG. <b>2</b></figref> and <figref idref="DRAWINGS">FIG. <b>3</b></figref> are schematic diagrams illustrating an embodiment of a pixel PX included in the display device of <figref idref="DRAWINGS">FIG. <b>1</b></figref>. <figref idref="DRAWINGS">FIG. <b>2</b></figref> is a schematic plan view enlarging a partial area <b>100</b> of the pixel PX of <figref idref="DRAWINGS">FIG. <b>1</b></figref>. <figref idref="DRAWINGS">FIG. <b>3</b></figref> is a cross-sectional view taken along a line of <figref idref="DRAWINGS">FIG. <b>2</b></figref>.</p><p id="p-0051" num="0050">Referring to <figref idref="DRAWINGS">FIG. <b>2</b></figref> and <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the pixel PX may include a substrate SUB, a first light blocking layer B<b>1</b>, a second light blocking layer B<b>2</b>, an active layer ATV, a gate electrode G, a first electrode E<b>1</b>, a second electrode E<b>2</b>, a passivation layer PV, a first insulating layer ILL a second insulating layer IL<b>2</b>, and a gate insulating layer GI.</p><p id="p-0052" num="0051">The substrate SUB may include a glass substrate, a quartz substrate, etc. In an embodiment, the substrate may include a plastic substrate, and thus the display device <b>1000</b> may have a flexible characteristic.</p><p id="p-0053" num="0052">The first light blocking layer B<b>1</b> and the second light blocking layer B<b>2</b> may be disposed on the substrate SUB. The second light blocking layer B<b>2</b> may be spaced apart from the first light blocking layer B<b>1</b> in a first direction DR<b>1</b>. The first light blocking layer B<b>1</b> and the second light blocking layer B<b>2</b> may block light.</p><p id="p-0054" num="0053">The first light blocking layer B<b>1</b> and the second light blocking B<b>2</b> may include a conductive material. For example, the first light blocking layer B<b>1</b> and the second light blocking B<b>2</b> may include a metal, an alloy, a conductive metal oxide, etc. For example, the first light blocking layer B<b>1</b> and the second light blocking B<b>2</b> may include silver, alloy containing silver, molybdenum, alloy containing molybdenum, aluminum, alloy containing aluminum, aluminum nitride, tungsten, tungsten nitride, copper, nickel, chromium, chromium nitride, titanium, tantalum, platinum, scandium, indium tin oxide, indium zinc oxide, etc.</p><p id="p-0055" num="0054">The active layer ATV may be disposed on the first light blocking layer B<b>1</b>. The active layer ATV may include a semiconductor element. For example, the active layer ATV may include an oxide semiconductor. For example, the oxide semiconductor may include a metal oxide, and the metal oxide may include at least one selected from a group consisting of In&#x2014;Sn&#x2014;Ga&#x2014;Zn&#x2014;O based oxide semiconductor, In&#x2014;Ga&#x2014;Zn&#x2014;O based oxide semiconductor, In&#x2014;Sn&#x2014;Zn&#x2014;O based oxide semiconductor, In&#x2014;Al&#x2014;Zn&#x2014;O based oxide semiconductor, Sn&#x2014;Ga&#x2014;Zn&#x2014;O based oxide semiconductor, Al&#x2014;Ga&#x2014;Zn&#x2014;O based oxide semiconductor, Sn&#x2014;Al&#x2014;Zn&#x2014;O based oxide semiconductor, In&#x2014;Zn&#x2014;O based oxide semiconductor, Sn&#x2014;Zn&#x2014;O based oxide semiconductor, Al&#x2014;Zn&#x2014;O based oxide semiconductor, Zn&#x2014;Mg&#x2014;O based oxide semiconductor, Sn&#x2014;Mg&#x2014;O based oxide semiconductor, In&#x2014;Mg&#x2014;O based oxide semiconductor, In&#x2014;Ga&#x2014;O based oxide semiconductor, In&#x2014;O based oxide semiconductor, Sn&#x2014;O based oxide semiconductor, Zn&#x2014;O based oxide semiconductor, etc.</p><p id="p-0056" num="0055">The active layer ATV may extend to a portion of the substrate SUB that is between the first light blocking layer B<b>1</b> and the second light blocking layer B<b>2</b>. For example, the active layer ATV may include a first area A<b>1</b> disposed on the first light blocking layer B<b>1</b>, a second area A<b>2</b> disposed on the substrate SUB that is between the first light blocking layer B<b>1</b> and the second light blocking layer B<b>2</b>, and a third area STA disposed between the first area A<b>1</b> and the second area A<b>2</b>.</p><p id="p-0057" num="0056">In an embodiment, the active layer ATV may have a step ST in the third area STA. The step ST may overlap a boundary of the first light blocking layer B<b>1</b>. In other words, the active area ATV may have an inclined surface in the third area STA overlapping the boundary of the first light blocking layer B<b>1</b>. When the active layer ATV includes an oxide semiconductor, the step ST of the active layer ATV may be vulnerable to damage due to impurities.</p><p id="p-0058" num="0057">In an embodiment, the first light blocking layer B<b>1</b> may include a protruding portion <b>1</b> protruding in the first direction DR<b>1</b>. The second light blocking layer B<b>2</b> may include an indenting portion <b>2</b> indenting in the first direction DR<b>1</b> corresponding to the protruding portion <b>1</b>. At least a portion of the first area A<b>1</b> may be disposed on the protruding portion <b>1</b>.</p><p id="p-0059" num="0058">In an embodiment, the first insulating layer IL<b>1</b> may be disposed between the first light blocking layer B<b>1</b> and the active layer ATV. The first insulating layer IL<b>1</b> may overlap or cover the first light blocking layer B<b>1</b> and the second light blocking layer B<b>2</b>. The first insulating layer IL<b>1</b> may prevent impurities from diffusing into the active layer ATV from the substrate SUB, the first light blocking layer B<b>1</b>, and the second light blocking layer B<b>2</b>. The first insulating layer IL<b>1</b> may increase a uniformity of the active layer ATV by controlling a heat supply rate during a crystallization process for forming the active layer ATV. The first insulating layer IL<b>1</b> may include an inorganic insulating material. For example, the inorganic insulating material may include a silicon oxide, a silicon nitride, a titanium oxide, a tantalum oxide, etc.</p><p id="p-0060" num="0059">The gate electrode G may be disposed on the active layer ATV. The gate electrode G may overlap a portion of the first area A<b>1</b>. The gate electrode G may include a conductive material. For example, the gate electrode may include a metal, an alloy, a conductive metal oxide, etc. The gate electrode G may receive an electrical signal to adjust electrical conductivity of the active layer ATV. For example, when the gate electrode G receives the electrical signal greater than or equal to a predetermined voltage, the active layer ATV may have electrical conductivity.</p><p id="p-0061" num="0060">In an embodiment, the gate insulating layer GI may be disposed between the active layer ATV and the gate electrode G. The gate insulating layer GI may insulate the active layer ATV from the gate electrode G. The gate insulating layer GI may include an inorganic insulating material. In an embodiment, the gate insulating layer GI may be formed by chemical vapor deposition (CVD).</p><p id="p-0062" num="0061">The first electrode E<b>1</b> may be disposed on the gate electrode G. At least a portion of the first electrode E<b>1</b> may overlap the first light blocking layer B<b>1</b>. The second electrode E<b>2</b> may be disposed on the gate electrode G. At least a portion of the second electrode E<b>2</b> may overlap the second light blocking layer B<b>2</b>. At least another portion of the second electrode E<b>2</b> may overlap the third area STA. The first electrode E<b>1</b> and the second electrode E<b>2</b> may include a conductive material having electrical conductivity. Preferably, the first electrode E<b>1</b> and the second electrode E<b>2</b> may include copper.</p><p id="p-0063" num="0062">In an embodiment, the second insulating layer IL<b>2</b> may be disposed between the gate electrode G and the first electrode E<b>1</b>. The second insulating layer IL<b>2</b> may overlap or cover the gate electrode G, the gate insulating layer GI, and the active layer ATV. The second insulating layer IL<b>2</b> may insulate the first electrode E<b>1</b> and the second electrode E<b>2</b> from the gate electrode G. The second insulating layer IL<b>2</b> may include an inorganic insulating material.</p><p id="p-0064" num="0063">In an embodiment, the second insulating layer IL<b>2</b> may include multiple insulating layers. Each of the insulating layers may include an inorganic insulating material. For example, the second insulating layer IL<b>2</b> may include a first inorganic insulating layer, a second inorganic insulating layer disposed on the first inorganic insulating layer, and a third inorganic insulating layer disposed on the second inorganic insulating layer.</p><p id="p-0065" num="0064">In an embodiment, the passivation layer PV may be disposed on the first electrode E<b>1</b> and the second electrode E<b>2</b>. The passivation layer PV may overlap or cover the first electrode E<b>1</b> and the second electrode E<b>2</b>. The passivation layer PV may prevent external oxygen or moisture from contacting the first electrode E<b>1</b> and the second electrode E<b>2</b>. For example, the passivation layer PV may prevent oxidation of the first electrode E<b>1</b> and the second electrode E<b>2</b>. The passivation layer PV may include an inorganic insulating material.</p><p id="p-0066" num="0065">In an embodiment, the first electrode E<b>1</b> may contact the first area A<b>1</b> through a first through hole H<b>1</b> that penetrates the second insulating layer IL<b>2</b> and expose an upper surface of the first area A<b>1</b>. The second electrode E<b>2</b> may contact the second area A<b>2</b> through a second through hole H<b>2</b> that penetrates the second insulating layer IL<b>2</b> and exposes an upper surface of the second area A<b>2</b>. The second electrode E<b>2</b> may contact the second light blocking layer B<b>2</b> through a third through hole H<b>3</b> that penetrates the first insulating layer IL<b>1</b> and the second insulating layer IL<b>2</b> and exposes an upper surface of the second light blocking layer B<b>2</b>.</p><p id="p-0067" num="0066">The second through hole H<b>2</b> may expose the upper surface of the second area A<b>2</b>. For example, the second through hole H<b>2</b> may overlap the second area A<b>2</b> in a plan view and may not overlap the first blocking layer B<b>1</b>. Accordingly, even if the second through hole H<b>2</b> is overetched, a short may not occur between the second electrode E<b>2</b> and the first light blocking layer B<b>1</b>.</p><p id="p-0068" num="0067">The second electrode E<b>2</b> may overlap the third area STA. For example, the second electrode E<b>2</b> may overlap the step ST of the active layer ATV. A crack may occur in the second insulating layer IL<b>2</b> overlapping the step ST. Impurities introduced through the crack may contact the third area STA. Accordingly, since the second electrode E<b>2</b> overlaps the step ST, the second electrode E<b>2</b> may cover the crack and prevent the impurities from flowing into the step area STA through the crack.</p><p id="p-0069" num="0068">In an embodiment, the first electrode E<b>1</b> and the second electrode E<b>2</b> may be formed by patterning a conductive layer including a conductive material having electrical conductivity. As a method of patterning the conductive layer, a wet etching method may be used. For example, when the conductive layer includes copper, the first electrode E<b>1</b> and the second electrode E<b>2</b> may be formed by spraying an etchant on the conductive layer to pattern the conductive layer. The second electrode E<b>2</b> may overlap the third area STA, and accordingly, the second electrode E<b>2</b> may protect the third area STA from the etchant.</p><p id="p-0070" num="0069">In an embodiment, hydrogen gas may be introduced into the pixel PX through the passivation layer PV. When the hydrogen gas contacts the first electrode E<b>1</b> and the second electrode E<b>2</b>, the first electrode E<b>1</b> and the second electrode E<b>2</b> may not be oxidized, but when the hydrogen gas contacts the active layer ATV, the active layer ATV may be damaged. The second electrode E<b>2</b> may overlap the third area STA, and accordingly, the second electrode E<b>2</b> may protect the third area STA from the hydrogen gas.</p><p id="p-0071" num="0070"><figref idref="DRAWINGS">FIG. <b>4</b></figref> and <figref idref="DRAWINGS">FIG. <b>5</b></figref> are schematic diagrams illustrating an embodiment of a pixel PX included in the display device <b>1000</b> of <figref idref="DRAWINGS">FIG. <b>1</b></figref>. <figref idref="DRAWINGS">FIG. <b>4</b></figref> is a schematic plan view enlarging a partial area <b>100</b> of the pixel PX of <figref idref="DRAWINGS">FIG. <b>1</b></figref>. <figref idref="DRAWINGS">FIG. <b>5</b></figref> is a schematic cross-sectional view taken along a line II-IF of <figref idref="DRAWINGS">FIG. <b>4</b></figref>. A description of a configuration overlapping the configuration described with reference to <figref idref="DRAWINGS">FIG. <b>2</b></figref> and <figref idref="DRAWINGS">FIG. <b>3</b></figref> may be omitted.</p><p id="p-0072" num="0071">Referring to <figref idref="DRAWINGS">FIG. <b>4</b></figref> and <figref idref="DRAWINGS">FIG. <b>5</b></figref>, the active layer ATV may extend to a portion of the substrate SUB that is between the first light blocking layer B<b>1</b> and the second light blocking layer B<b>2</b>. For example, the active layer ATV may include a first area A<b>1</b> disposed on the first light blocking layer B<b>1</b>, a second area A<b>2</b> disposed on the substrate SUB that is between the first light blocking layer B<b>1</b> and the second light blocking layer B<b>2</b>, and a third area STA disposed between the first area A<b>1</b> and the second area A<b>2</b>.</p><p id="p-0073" num="0072">In an embodiment, the active layer ATV may have a step ST in the third area STA. The step ST may overlap a boundary of the first light blocking layer B<b>1</b>.</p><p id="p-0074" num="0073">The first area A<b>1</b> may include a first extension area EA<b>1</b>, a second extension area EA<b>2</b>, and an overlapping area AA.</p><p id="p-0075" num="0074">The first extension area EA<b>1</b> may be adjacent to the third area STA. The first extension area EA<b>1</b> may extend in the first direction DR<b>1</b>. The first extension area EA<b>1</b> may not overlap the gate electrode G.</p><p id="p-0076" num="0075">The second extension area EA<b>2</b> may be adjacent to the first extension area EA<b>1</b>. The second extension area EA<b>2</b> may extend in a second direction DR<b>2</b> perpendicular to the first direction DR<b>1</b>. The second extension area EA<b>2</b> may not overlap the gate electrode G.</p><p id="p-0077" num="0076">The overlapping area AA may be adjacent to the second extension area EA<b>2</b>. At least a portion of the overlapping area AA may overlap the gate electrode G. An area overlapping the gate electrode G in the overlapping area AA may define a channel area of a transistor. A first through hole H<b>1</b> may expose an upper surface of the overlapping area AA, and the first electrode E<b>1</b> may contact the overlapping area through the first through hole H<b>1</b>.</p><p id="p-0078" num="0077">The first extension area EA<b>1</b> and the second extension area EA<b>2</b> may increase a distance from the third area STA to the channel area. Accordingly, even if impurities are introduced into the third area STA, the impurities may be prevented from diffusing to the channel area.</p><p id="p-0079" num="0078"><figref idref="DRAWINGS">FIG. <b>6</b></figref>, and <figref idref="DRAWINGS">FIG. <b>7</b></figref> are schematic diagrams illustrating an embodiment of a pixel PX included in the display device <b>1000</b> of <figref idref="DRAWINGS">FIG. <b>1</b></figref>. <figref idref="DRAWINGS">FIG. <b>6</b></figref> is a schematic plan view enlarging a partial area <b>100</b> of the pixel PX of <figref idref="DRAWINGS">FIG. <b>1</b></figref>. <figref idref="DRAWINGS">FIG. <b>7</b></figref> is a schematic cross-sectional view taken along a line of <figref idref="DRAWINGS">FIG. <b>6</b></figref>. A description of a configuration overlapping the configuration described with reference to <figref idref="DRAWINGS">FIG. <b>2</b></figref> and <figref idref="DRAWINGS">FIG. <b>3</b></figref> may be omitted.</p><p id="p-0080" num="0079">Referring to <figref idref="DRAWINGS">FIG. <b>6</b></figref> and <figref idref="DRAWINGS">FIG. <b>7</b></figref>, the active layer ATV may extend to the substrate SUB that is between the first light blocking layer B<b>1</b> and the second light blocking layer B<b>2</b>. For example, the active layer ATV may include a first area A<b>1</b> disposed on the first light blocking layer B<b>1</b>, a second area A<b>2</b> disposed on the substrate SUB that is between the first light blocking layer B<b>1</b> and the second light blocking layer B<b>2</b>, and a third area STA disposed between the first area A<b>1</b> and the second area A<b>2</b>.</p><p id="p-0081" num="0080">In an embodiment, the active layer ATV may have a step ST in the third area STA. The step ST may overlap a boundary of the first light blocking layer B<b>1</b>.</p><p id="p-0082" num="0081">The first area A<b>1</b> may include a first extension area EA<b>1</b>, a second extension area EA<b>2</b>, a third extension area EA<b>3</b>, a fourth extension area EA<b>4</b>, and an overlapping area AA.</p><p id="p-0083" num="0082">The first extension area EA<b>1</b> may be adjacent to the third area STA. The first extension area EA<b>1</b> may extend in the second direction DR<b>2</b>. The first extension area EA<b>1</b> may not overlap the gate electrode G.</p><p id="p-0084" num="0083">The second extension area EA<b>2</b> may be adjacent to the first extension area EA<b>1</b>. The second extension area EA<b>2</b> may extend in the first direction DR<b>1</b>. The second extension area EA<b>2</b> may not overlap the gate electrode G.</p><p id="p-0085" num="0084">The third extension area EA<b>3</b> may be adjacent to the second extension area EA<b>2</b>. The third extension area EA<b>3</b> may extend in the second direction DR<b>2</b>. The third extension area EA<b>3</b> may be spaced apart from the first extension area EA<b>1</b> in a direction opposite to the first direction DR<b>1</b>. The third extension area EA<b>3</b> may not overlap the gate electrode G.</p><p id="p-0086" num="0085">The fourth extension area EA<b>4</b> may be adjacent to the third extension area EA<b>3</b>. The fourth extension area EA<b>4</b> may extend in the first direction DR<b>1</b>. The fourth extension area EA<b>4</b> may not overlap the gate electrode G.</p><p id="p-0087" num="0086">The overlapping area AA may be adjacent to the fourth extension area EA<b>4</b>. At least a portion of the overlapping area AA may overlap the gate electrode G. An area overlapping the gate electrode G in the overlapping area AA may define a channel area of a transistor. A first through hole H<b>1</b> may expose an upper surface of the overlapping area AA, and the first electrode E<b>1</b> may contact the overlapping area AA through the first through hole H<b>1</b>.</p><p id="p-0088" num="0087">The first extension area EA<b>1</b>, the second extension area EA<b>2</b>, the third extension area EA<b>3</b>, and the fourth extension area EA<b>4</b> may increase a distance from the third area STA to the channel area. Accordingly, even if impurities are introduced into the third area STA, the impurities may be prevented from diffusing to the channel.</p><p id="p-0089" num="0088"><figref idref="DRAWINGS">FIG. <b>8</b></figref> and <figref idref="DRAWINGS">FIG. <b>9</b></figref> are schematic diagrams illustrating an embodiment of a pixel PX included in the display device <b>1000</b> of <figref idref="DRAWINGS">FIG. <b>1</b></figref>. <figref idref="DRAWINGS">FIG. <b>8</b></figref> is a schematic plan view enlarging a partial area <b>100</b> of the pixel PX of <figref idref="DRAWINGS">FIG. <b>1</b></figref>. <figref idref="DRAWINGS">FIG. <b>9</b></figref> is a schematic cross-sectional view taken along a line IV-IV&#x2032; of <figref idref="DRAWINGS">FIG. <b>8</b></figref>.</p><p id="p-0090" num="0089">Referring to <figref idref="DRAWINGS">FIG. <b>8</b></figref> and <figref idref="DRAWINGS">FIG. <b>9</b></figref>, the pixel PX may include a substrate SUB, a first light blocking layer B<b>1</b>, a second light blocking layer B<b>2</b>, an active layer ATV, a gate electrode G, a first electrode E<b>1</b>, a second electrode E<b>2</b>, a passivation layer PV, a first insulating layer ILL a second insulating layer IL<b>2</b>, and a gate insulating layer GI.</p><p id="p-0091" num="0090">The substrate SUB may include a glass substrate, a quartz substrate, etc. In an embodiment, the substrate SUB may include a plastic substrate, and thus, the display device <b>1000</b> may have a flexible characteristic.</p><p id="p-0092" num="0091">The first light blocking layer B<b>1</b> and the second light blocking layer B<b>2</b> may be disposed on the substrate SUB. The second light blocking layer B<b>2</b> may be spaced apart from the first light blocking layer B<b>1</b> in the first direction DR<b>1</b>. The first light blocking layer B<b>1</b> may have a through hole H. In an embodiment, the through hole H may expose an upper surface of the substrate SUB.</p><p id="p-0093" num="0092">The first light blocking layer B<b>1</b> and the second light blocking layer B<b>2</b> may include a conductive material. For example, the first light blocking layer B<b>1</b> and the second light blocking B<b>2</b> may include a metal, an alloy, a conductive metal oxide, etc. For example, the first light blocking layer B<b>1</b> and the second light blocking B<b>2</b> may include silver, alloy containing silver, molybdenum, alloy containing molybdenum, aluminum, alloy containing aluminum, aluminum nitride, tungsten, tungsten nitride, copper, nickel, chromium, chromium nitride, titanium, tantalum, platinum, scandium, indium tin oxide, indium zinc oxide, etc.</p><p id="p-0094" num="0093">The active layer ATV may be disposed on the first light blocking layer B<b>1</b>. The active layer ATV may include a semiconductor element. For example, the active layer ATV may include an oxide semiconductor. For example, the oxide semiconductor may include a metal oxide, and the metal oxide may include at least one selected from a group consisting of In&#x2014;Sn&#x2014;Ga&#x2014;Zn&#x2014;O based oxide semiconductor, In&#x2014;Ga&#x2014;Zn&#x2014;O based oxide semiconductor, In&#x2014;Sn&#x2014;Zn&#x2014;O based oxide semiconductor, In&#x2014;Al&#x2014;Zn&#x2014;O based oxide semiconductor, Sn&#x2014;Ga&#x2014;Zn&#x2014;O based oxide semiconductor, Al&#x2014;Ga&#x2014;Zn&#x2014;O based oxide semiconductor, Sn&#x2014;Al&#x2014;Zn&#x2014;O based oxide semiconductor, In&#x2014;Zn&#x2014;O based oxide semiconductor, Sn&#x2014;Zn&#x2014;O based oxide semiconductor, Al&#x2014;Zn&#x2014;O based oxide semiconductor, Zn&#x2014;Mg&#x2014;O based oxide semiconductor, Sn&#x2014;Mg&#x2014;O based oxide semiconductor, In&#x2014;Mg&#x2014;O based oxide semiconductor, In&#x2014;Ga&#x2014;O based oxide semiconductor, In&#x2014;O based oxide semiconductor, Sn&#x2014;O based oxide semiconductor, Zn&#x2014;O based oxide semiconductor, etc.</p><p id="p-0095" num="0094">The active layer ATV may include a first area A<b>1</b> overlapping the through hole H and a second area A<b>2</b> adjacent to the first area A<b>1</b>. In an embodiment, the active layer ATV may have a step ST in the first area A<b>1</b>. The step ST may overlap a boundary of the through hole H. In other words, the active area ATV may have an inclined surface in the first area A<b>1</b> overlapping the boundary of the through hole H. When the active layer ATV includes an oxide semiconductor, the step ST of the active layer ATV may be vulnerable to damage due to impurities.</p><p id="p-0096" num="0095">In an embodiment, the first light blocking layer B<b>1</b> may include a protruding portion <b>1</b> protruding in the first direction DR<b>1</b>. The second light blocking layer B<b>2</b> may include an indenting portion <b>2</b> indenting in the first direction DR<b>1</b> corresponding to the protruding portion <b>1</b>. In this case, the through hole H may overlap the protruding portion <b>1</b>.</p><p id="p-0097" num="0096">In an embodiment, the first insulating layer IL<b>1</b> may be disposed between the first light blocking layer B<b>1</b> and the active layer ATV. The first insulating layer IL<b>1</b> may overlap or cover the first light blocking layer B<b>1</b> and the second light blocking layer B<b>2</b>. The first insulating layer IL<b>1</b> may prevent impurities from diffusing into the active layer ATV from the substrate SUB, the first light blocking layer B<b>1</b>, and the second light blocking layer B<b>2</b>. The first insulating layer IL<b>1</b> may increase a uniformity of the active layer ATV by controlling a heat supply rate during a crystallization process for forming the active layer ATV. The first insulating layer IL<b>1</b> may include an inorganic insulating material. For example, the inorganic insulating material may include a silicon oxide, a silicon nitride, a titanium oxide, a tantalum oxide, etc.</p><p id="p-0098" num="0097">The gate electrode G may be disposed on the active layer ATV. The gate electrode G may overlap a portion of the second area A<b>2</b>. The gate electrode G may include a conductive material. For example, the gate electrode G may include a metal, an alloy, a conductive metal oxide. The gate electrode G may receive an electrical signal to adjust a conductivity of the active layer ATV. For example, when the gate electrode G receives the electrical signal greater than or equal to a predetermined voltage, the active layer ATV may have electrical conductivity.</p><p id="p-0099" num="0098">In an embodiment, the gate insulating layer GI may be disposed between the active layer ATV and the gate electrode G. The gate insulating layer GI may insulate the active layer ATV from the gate electrode G. The gate insulating layer GI may include an inorganic insulating material. In an embodiment, the gate insulating layer GI may be formed by chemical vapor deposition (CVD).</p><p id="p-0100" num="0099">The first electrode E<b>1</b> may be disposed on the gate electrode G. At least a portion of the first electrode E<b>1</b> may overlap the first light blocking layer B<b>1</b>. The second electrode E<b>2</b> may be disposed on the gate electrode G. At least a portion of the second electrode E<b>2</b> may overlap the first light blocking layer B<b>1</b>. At least another portion of the second electrode E<b>2</b> may overlap the first area A<b>1</b>. The first electrode E<b>1</b> and the second electrode E<b>2</b> may include a conductive material having electrical conductivity. Preferably, the first electrode E<b>1</b> and the second electrode E<b>2</b> may include copper.</p><p id="p-0101" num="0100">In an embodiment, the second insulating layer IL<b>2</b> may be disposed between the gate electrode G and the first electrode E<b>1</b>. The second insulating layer IL<b>2</b> may overlap or cover the gate electrode G, the gate insulating layer GI, and the active layer ATV. The second insulating layer IL<b>2</b> may insulate the first electrode E<b>1</b> and the second electrode E<b>2</b> from the gate electrode G. The second insulating layer IL<b>2</b> may include an inorganic insulating material.</p><p id="p-0102" num="0101">In an embodiment, the second insulating layer IL<b>2</b> may include multiple insulating layers. Each of the insulating layers may include an inorganic insulating material. For example, the second insulating layer IL<b>2</b> may include a first inorganic insulating layer, a second inorganic insulating layer disposed on the first inorganic insulating layer, and a third inorganic insulating layer disposed on the second inorganic insulating layer.</p><p id="p-0103" num="0102">In an embodiment, the passivation layer PV may be disposed on the first electrode E<b>1</b> and the second electrode E<b>2</b>. The passivation layer PV may overlap or cover the first electrode E<b>1</b> and the second electrode E<b>2</b>. The passivation layer PV may prevent external oxygen or moisture from contacting the first electrode E<b>1</b> and the second electrode E<b>2</b>. For example, the passivation layer PV may prevent oxidation of the first electrode E<b>1</b> and the second electrode E<b>2</b>. The passivation layer PV may include an inorganic insulating material.</p><p id="p-0104" num="0103">In an embodiment, the first electrode E<b>1</b> may contact the second area A<b>2</b> through a first through hole H<b>1</b> that penetrates the second insulating layer IL<b>2</b> and exposes an upper surface of the second area A<b>2</b>. The second electrode E<b>2</b> may contact the first area A<b>1</b> through a second through hole H<b>2</b> that penetrates the second insulating layer IL<b>2</b> and exposes an upper surface of the first area A<b>1</b>. The second electrode E<b>2</b> may contact the second light blocking layer B<b>2</b> through a third through hole H<b>3</b> that penetrates the first insulating layer IL<b>1</b> and the second insulating layer IL<b>2</b> and exposes an upper surface of the second light blocking layer B<b>2</b>. The second through hole H<b>2</b> may overlap the through hole H.</p><p id="p-0105" num="0104">The second through hole H<b>2</b> may expose an upper surface of the first area A<b>1</b> that overlaps the through hole H. For example, the second through hole H<b>2</b> may overlap the first area A<b>1</b> in a plan view and may not overlap the first light blocking layer B<b>1</b>. Accordingly, even if the second through hole H<b>2</b> is overetched, a short may not occur between the second electrode E<b>2</b> and the first light blocking layer B<b>1</b>.</p><p id="p-0106" num="0105">A crack may occur in a portion of the second insulating layer IL<b>2</b> which overlaps the step ST. Impurities may introduced through the crack and may contact the first area A<b>1</b>. In an embodiment, the second electrode E<b>2</b> may overlap the through hole H. For example, the second electrode E<b>2</b> may overlap the step ST of the active layer ATV. Accordingly, since the second electrode E<b>2</b> overlaps the step ST, the second electrode E<b>2</b> may cover the crack and prevent the impurities from flowing into the first area A<b>1</b> through the crack.</p><p id="p-0107" num="0106"><figref idref="DRAWINGS">FIG. <b>10</b></figref> and <figref idref="DRAWINGS">FIG. <b>11</b></figref> are schematic diagrams illustrating an embodiment of a pixel PX introduced in the display device <b>1000</b> of <figref idref="DRAWINGS">FIG. <b>1</b></figref>. <figref idref="DRAWINGS">FIG. <b>10</b></figref> is a schematic plan view enlarging a partial area <b>100</b> of the pixel PX of <figref idref="DRAWINGS">FIG. <b>1</b></figref>. <figref idref="DRAWINGS">FIG. <b>11</b></figref> is a schematic cross-sectional view taken along a line V-V&#x2032;. A description of a configuration overlapping the configuration described with reference to <figref idref="DRAWINGS">FIG. <b>8</b></figref> and <figref idref="DRAWINGS">FIG. <b>9</b></figref> may be omitted.</p><p id="p-0108" num="0107">Referring to <figref idref="DRAWINGS">FIG. <b>10</b></figref> and <figref idref="DRAWINGS">FIG. <b>11</b></figref>, the active layer ATV may include a first area A<b>1</b> overlapping the through hole H and a second area A<b>2</b> adjacent to the first area A<b>1</b>. In an embodiment, the active layer ATV may have a step ST in the first area A<b>1</b>. The step ST may overlap the boundary between the through hole H and the substrate SUB.</p><p id="p-0109" num="0108">The second area A<b>2</b> may include a first extension area EA<b>1</b>, a second extension area EA<b>2</b>, and an overlapping area AA.</p><p id="p-0110" num="0109">The first extension area EA<b>1</b> may be adjacent to the first area A<b>1</b>. The first extension area EA<b>1</b> may extend in the first direction DR<b>1</b>. The first extension area EA<b>1</b> may not overlap the gate electrode G.</p><p id="p-0111" num="0110">The second extension area EA<b>2</b> may be adjacent to the first extension area EA<b>1</b>. The second extension area EA<b>2</b> may extend in the second direction DR<b>2</b>. The second extension area EA<b>2</b> may not overlap the gate electrode G.</p><p id="p-0112" num="0111">The overlapping area AA may be adjacent to the second extension area EA<b>2</b>. At least a portion of the overlapping area AA may overlap the gate electrode G. An area overlapping the gate electrode G in the overlapping area AA may define a channel area of a transistor. The first through hole H<b>1</b> may expose an upper surface of the overlapping area AA, and the first electrode E<b>1</b> may contact the overlapping area AA through the first through hole H<b>1</b>.</p><p id="p-0113" num="0112">The first extension area EA<b>1</b> and the second extension area EA<b>2</b> may increase a distance from the first area A<b>1</b> to the channel area. Accordingly, even if impurities are introduced into the step ST, the impurities may be prevented from diffusing to the channel area.</p><p id="p-0114" num="0113"><figref idref="DRAWINGS">FIG. <b>12</b></figref>, and <figref idref="DRAWINGS">FIG. <b>13</b></figref> are schematic diagrams illustrating an embodiment of a pixel PX included in the display device <b>1000</b> of <figref idref="DRAWINGS">FIG. <b>1</b></figref>.</p><p id="p-0115" num="0114">Referring to <figref idref="DRAWINGS">FIG. <b>12</b></figref> and <figref idref="DRAWINGS">FIG. <b>13</b></figref>, the active layer ATV may include a first area A<b>1</b> overlapping the through hole H and a second area A<b>2</b> adjacent to the first area A<b>1</b>. In an embodiment, the active layer ATV may have a step ST in the first area A<b>1</b>. The step ST may overlap a boundary of the through hole H.</p><p id="p-0116" num="0115">The second area A<b>2</b> may include a first extension area EA<b>1</b>, a second extension area EA<b>2</b>, a third extension area EA<b>3</b>, a fourth extension area EA<b>4</b>, and an overlapping area AA.</p><p id="p-0117" num="0116">The first extension area EA<b>1</b> may be adjacent to the first area A<b>1</b>. The first extension area EA<b>1</b> may extend in the second direction DR<b>2</b>. The first extension area EA<b>1</b> may not overlap the gate electrode G.</p><p id="p-0118" num="0117">The second extension area EA<b>2</b> may be adjacent to the first extension area EA<b>1</b>. The second extension area EA<b>2</b> may extend in the first direction DR<b>1</b>. The second extension area EA<b>2</b> may not overlap the gate electrode G.</p><p id="p-0119" num="0118">The third extension area EA<b>3</b> may be adjacent to the second extension area EA<b>2</b>. The third extension area EA<b>3</b> may extend in the second direction DR<b>2</b>. The third extension area EA<b>3</b> may be spaced apart from the first extension area EA<b>1</b> in a direction opposite to the first direction DR<b>1</b>. The third extension area EA<b>3</b> may not overlap the gate electrode G.</p><p id="p-0120" num="0119">The fourth extension area EA<b>4</b> may be adjacent to the third extension area EA<b>3</b>. The fourth extension area EA<b>4</b> may extend in the first direction DR<b>1</b>. The fourth extension area EA<b>4</b> may not overlap the gate electrode G.</p><p id="p-0121" num="0120">The overlapping area AA may be adjacent to the fourth extension area EA<b>4</b>. At least a portion of the overlapping area AA may overlap the gate electrode G. An area overlapping the gate electrode G in the overlapping area AA may define a channel area of a transistor. A first through hole H<b>1</b> may expose an upper surface of the overlapping area AA, and the first electrode E<b>1</b> may contact the overlapping area AA through the first through hole H<b>1</b>.</p><p id="p-0122" num="0121">The first extension area EA<b>1</b>, the second extension area EA<b>2</b>, the third extension area EA<b>3</b>, and the fourth extension area EA<b>4</b> may increase a distance from the first area A<b>1</b> to the channel area. Accordingly, even if impurities are introduced into the step ST, the impurities may be prevented from diffusing to the channel area.</p><p id="p-0123" num="0122">Although the display substrate and the display devices according to the embodiments have been described with reference to the drawings, the illustrated embodiments are examples, and may be modified and changed by a person with ordinary knowledge in the relevant technical field without departing from the technical spirit described in the following claims.</p><?detailed-description description="Detailed Description" end="tail"?></description><us-claim-statement>What is claimed is:</us-claim-statement><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A display device, comprising:<claim-text>a first light blocking layer disposed on a substrate;</claim-text><claim-text>a second light blocking layer disposed on the substrate and spaced apart from the first light blocking layer in a first direction;</claim-text><claim-text>an active layer comprising:<claim-text>a first area disposed on the first light blocking layer;</claim-text><claim-text>a second area disposed on the substrate between the first light blocking layer and the second light blocking layer; and</claim-text><claim-text>a third area disposed between the first area and the second area;</claim-text></claim-text><claim-text>a gate electrode disposed on the active layer and overlapping at least a portion of the first area;</claim-text><claim-text>a first electrode disposed on the gate electrode and including at least a portion overlapping the first light blocking layer; and</claim-text><claim-text>a second electrode disposed on the gate electrode and including:<claim-text>at least a portion overlapping the second light blocking layer; and</claim-text><claim-text>at least another portion overlapping the third area of the active layer.</claim-text></claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The display device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the active layer includes a step overlapping a boundary of the first light blocking layer in the third area.</claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The display device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising:<claim-text>a first insulating layer disposed between the first light blocking layer and the active layer and overlapping the first light blocking layer and the second light blocking layer;</claim-text><claim-text>a gate insulating layer disposed between the active layer and the gate electrode; and</claim-text><claim-text>a second insulating layer disposed between the gate electrode and the first electrode and overlapping the gate electrode, the gate insulating layer, and the active layer.</claim-text></claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The display device of <claim-ref idref="CLM-00003">claim 3</claim-ref>, wherein<claim-text>the first electrode contacts the first area through a first through hole that penetrates the second insulating layer and exposes an upper surface of the first area,</claim-text><claim-text>the second electrode contacts the second area through a second through hole that penetrates the second insulating layer and exposes an upper surface of the second area, and</claim-text><claim-text>the second electrode contacts the second light blocking layer through a third through hole that penetrates the first insulating layer and the second insulating layer and exposes an upper surface of the second light blocking layer.</claim-text></claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The display device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the active layer comprises an oxide semiconductor.</claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The display device of <claim-ref idref="CLM-00005">claim 5</claim-ref>, wherein the oxide semiconductor comprises indium gallium zinc oxide.</claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The display device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein<claim-text>the first light blocking layer comprises a protruding portion protruding in the first direction, and</claim-text><claim-text>the second light blocking layer comprises an indenting portion indenting in the first direction corresponding to the protruding portion.</claim-text></claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The display device of <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein at least a portion of the first area is disposed on the protruding portion.</claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The display device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the first area further comprises:<claim-text>a first extension area adjacent to the third area and extending in the first direction;</claim-text><claim-text>a second extension area adjacent to the first extension area and extending in a second direction perpendicular to the first direction; and</claim-text><claim-text>an overlapping area adjacent to the second extension area and including at least a portion overlapping the gate electrode.</claim-text></claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The display device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the first area further comprises:<claim-text>a first extension area adjacent to the third area and extending in a second direction perpendicular to the first direction;</claim-text><claim-text>a second extension area adjacent to the first extension area and extending in the first direction;</claim-text><claim-text>a third extension area adjacent to the second extension area, spaced apart from the first extension area in a direction opposite to the first direction, and extending in the second direction;</claim-text><claim-text>a fourth extension area adjacent to the third extension area and extending in the first direction; and</claim-text><claim-text>an overlapping area adjacent to the fourth extension area and including at least a portion overlapping the gate electrode.</claim-text></claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. A display device, comprising:<claim-text>a first light blocking layer disposed on a substrate and including a through hole;</claim-text><claim-text>a second light blocking layer disposed on the substrate and spaced apart from the first light blocking layer in a first direction;</claim-text><claim-text>an active layer disposed on the first light blocking layer and comprising:<claim-text>a first area overlapping the through hole; and</claim-text><claim-text>a second area adjacent to the first area;</claim-text></claim-text><claim-text>a gate electrode disposed on the active layer and overlapping at least a portion of the second area;</claim-text><claim-text>a first electrode disposed on the gate electrode and including at least a portion overlapping the first light blocking layer; and</claim-text><claim-text>a second electrode disposed on the gate electrode and including:<claim-text>at least a portion overlapping the second light blocking layer; and</claim-text><claim-text>at least another portion overlapping the through hole.</claim-text></claim-text></claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. The display device of <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein the active layer includes a step overlapping a boundary between the substrate and the through hole in the first area.</claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. The display device of <claim-ref idref="CLM-00011">claim 11</claim-ref>, further comprising:<claim-text>a first insulating layer disposed between the first light blocking layer and the active layer and overlapping the first light blocking layer and the second light blocking layer;</claim-text><claim-text>a gate insulating layer disposed between the active layer and the gate electrode; and</claim-text><claim-text>a second insulating layer disposed between the gate electrode and the first electrode and overlapping the gate electrode, the gate insulating layer, and the active layer.</claim-text></claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>. The display device of <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein<claim-text>the first electrode contacts the second area through a first through hole that penetrates the second insulating layer and exposes an upper surface of the second area,</claim-text><claim-text>the second electrode contacts the first area through a second through hole that penetrates the second insulating layer, exposes an upper surface of the first area, and overlaps the through hole, and</claim-text><claim-text>the second electrode contacts the second light blocking layer through a third through hole that penetrates the first insulating layer and the second insulating layer and exposes an upper surface of the second light blocking layer.</claim-text></claim-text></claim><claim id="CLM-00015" num="00015"><claim-text><b>15</b>. The display device of <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein the active layer comprises an oxide semiconductor.</claim-text></claim><claim id="CLM-00016" num="00016"><claim-text><b>16</b>. The display device of <claim-ref idref="CLM-00015">claim 15</claim-ref>, wherein the oxide semiconductor comprises indium gallium zinc oxide.</claim-text></claim><claim id="CLM-00017" num="00017"><claim-text><b>17</b>. The display device of <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein<claim-text>the first light blocking layer comprises a protruding portion protruding in the first direction, and</claim-text><claim-text>the second light blocking layer comprises an indenting portion indenting in the first direction corresponding to the protruding portion.</claim-text></claim-text></claim><claim id="CLM-00018" num="00018"><claim-text><b>18</b>. The display device of <claim-ref idref="CLM-00017">claim 17</claim-ref>, wherein the through hole overlaps the protruding portion.</claim-text></claim><claim id="CLM-00019" num="00019"><claim-text><b>19</b>. The display device of <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein the second area further comprises:<claim-text>a first extension area adjacent to the first area and extending in the first direction;</claim-text><claim-text>a second extension area adjacent to the first extension area and extending in a second direction perpendicular to the first direction; and</claim-text><claim-text>an overlapping area adjacent to the second extension area and including at least a portion overlapping the gate electrode.</claim-text></claim-text></claim><claim id="CLM-00020" num="00020"><claim-text><b>20</b>. The display device of <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein the second area further comprises:<claim-text>a first extension area adjacent to the first area and extending in a second direction perpendicular to the first direction;</claim-text><claim-text>a second extension area adjacent to the first extension area and extending in the first direction;</claim-text><claim-text>a third extension area adjacent to the second extension area, spaced apart from the first extension area in a direction opposite to the first direction, and extending in the second direction;</claim-text><claim-text>a fourth extension area adjacent to the third extension area and extending in the first direction; and</claim-text><claim-text>an overlapping area adjacent to the fourth extension area and including at least a portion overlapping the gate electrode.</claim-text></claim-text></claim></claims></us-patent-application>