{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 15 21:54:44 2021 " "Info: Processing started: Thu Apr 15 21:54:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FANGCUN-SYSTEM -c FANGCUN-SYSTEM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FANGCUN-SYSTEM -c FANGCUN-SYSTEM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CPMAR " "Info: Assuming node \"CPMAR\" is an undefined clock" {  } { { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -200 624 792 -184 "CPMAR" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPMAR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "HALT " "Info: Assuming node \"HALT\" is an undefined clock" {  } { { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 152 -32 136 168 "HALT" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "HALT" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "START " "Info: Assuming node \"START\" is an undefined clock" {  } { { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 184 -32 136 200 "START" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPMDR " "Info: Assuming node \"CPMDR\" is an undefined clock" {  } { { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -152 624 792 -136 "CPMDR" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPMDR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPPC " "Info: Assuming node \"CPPC\" is an undefined clock" {  } { { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -104 624 792 -88 "CPPC" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPPC" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "19 " "Warning: Found 19 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "counter:uPC\|inst3 " "Info: Detected ripple clock \"counter:uPC\|inst3\" as buffer" {  } { { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 168 232 664 "inst3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:uPC\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter:uPC\|inst8 " "Info: Detected ripple clock \"counter:uPC\|inst8\" as buffer" {  } { { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 384 448 664 "inst8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:uPC\|inst8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter:uPC\|inst9 " "Info: Detected ripple clock \"counter:uPC\|inst9\" as buffer" {  } { { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 608 672 664 "inst9" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:uPC\|inst9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter:uPC\|inst10 " "Info: Detected ripple clock \"counter:uPC\|inst10\" as buffer" {  } { { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 832 896 664 "inst10" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:uPC\|inst10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter:uPC\|inst11 " "Info: Detected ripple clock \"counter:uPC\|inst11\" as buffer" {  } { { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1064 1128 664 "inst11" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:uPC\|inst11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter:uPC\|inst12 " "Info: Detected ripple clock \"counter:uPC\|inst12\" as buffer" {  } { { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1296 1360 664 "inst12" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:uPC\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter:uPC\|inst13 " "Info: Detected ripple clock \"counter:uPC\|inst13\" as buffer" {  } { { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1520 1584 664 "inst13" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:uPC\|inst13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst19 " "Info: Detected gated clock \"inst19\" as buffer" {  } { { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -112 872 936 -64 "inst19" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter:PC\|inst3 " "Info: Detected ripple clock \"counter:PC\|inst3\" as buffer" {  } { { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 168 232 664 "inst3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:PC\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter:PC\|inst8 " "Info: Detected ripple clock \"counter:PC\|inst8\" as buffer" {  } { { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 384 448 664 "inst8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:PC\|inst8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter:PC\|inst9 " "Info: Detected ripple clock \"counter:PC\|inst9\" as buffer" {  } { { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 608 672 664 "inst9" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:PC\|inst9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter:PC\|inst10 " "Info: Detected ripple clock \"counter:PC\|inst10\" as buffer" {  } { { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 832 896 664 "inst10" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:PC\|inst10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter:PC\|inst11 " "Info: Detected ripple clock \"counter:PC\|inst11\" as buffer" {  } { { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1064 1128 664 "inst11" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:PC\|inst11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter:PC\|inst12 " "Info: Detected ripple clock \"counter:PC\|inst12\" as buffer" {  } { { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1296 1360 664 "inst12" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:PC\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter:PC\|inst13 " "Info: Detected ripple clock \"counter:PC\|inst13\" as buffer" {  } { { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1520 1584 664 "inst13" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:PC\|inst13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst18 " "Info: Detected gated clock \"inst18\" as buffer" {  } { { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -160 872 936 -112 "inst18" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "START-CP:inst7\|inst6 " "Info: Detected ripple clock \"START-CP:inst7\|inst6\" as buffer" {  } { { "../START-CP/START-CP.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/START-CP/START-CP.bdf" { { 200 560 624 280 "inst6" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START-CP:inst7\|inst6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "START-CP:inst7\|inst4 " "Info: Detected gated clock \"START-CP:inst7\|inst4\" as buffer" {  } { { "../START-CP/START-CP.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/START-CP/START-CP.bdf" { { 128 728 792 176 "inst4" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START-CP:inst7\|inst4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst17 " "Info: Detected gated clock \"inst17\" as buffer" {  } { { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -208 872 936 -160 "inst17" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPMAR " "Info: No valid register-to-register data paths exist for clock \"CPMAR\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "HALT register register counter:PC\|inst14 counter:PC\|inst14 405.02 MHz Internal " "Info: Clock \"HALT\" Internal fmax is restricted to 405.02 MHz between source register \"counter:PC\|inst14\" and destination register \"counter:PC\|inst14\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.469 ns " "Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Longest register register " "Info: + Longest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:PC\|inst14 1 REG LCFF_X23_Y12_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y12_N1; Fanout = 2; REG Node = 'counter:PC\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:PC|inst14 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns counter:PC\|inst14~2 2 COMB LCCOMB_X23_Y12_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X23_Y12_N0; Fanout = 1; COMB Node = 'counter:PC\|inst14~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { counter:PC|inst14 counter:PC|inst14~2 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns counter:PC\|inst14 3 REG LCFF_X23_Y12_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X23_Y12_N1; Fanout = 2; REG Node = 'counter:PC\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { counter:PC|inst14~2 counter:PC|inst14 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { counter:PC|inst14 counter:PC|inst14~2 counter:PC|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { counter:PC|inst14 {} counter:PC|inst14~2 {} counter:PC|inst14 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "HALT destination 15.956 ns + Shortest register " "Info: + Shortest clock path from clock \"HALT\" to destination register is 15.956 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns HALT 1 CLK PIN_99 1 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_99; Fanout = 1; CLK Node = 'HALT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { HALT } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 152 -32 136 168 "HALT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.580 ns) + CELL(0.177 ns) 2.660 ns START-CP:inst7\|inst4 2 COMB LCCOMB_X31_Y9_N20 7 " "Info: 2: + IC(1.580 ns) + CELL(0.177 ns) = 2.660 ns; Loc. = LCCOMB_X31_Y9_N20; Fanout = 7; COMB Node = 'START-CP:inst7\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.757 ns" { HALT START-CP:inst7|inst4 } "NODE_NAME" } } { "../START-CP/START-CP.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/START-CP/START-CP.bdf" { { 128 728 792 176 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.322 ns) 3.314 ns inst19 3 COMB LCCOMB_X31_Y9_N8 1 " "Info: 3: + IC(0.332 ns) + CELL(0.322 ns) = 3.314 ns; Loc. = LCCOMB_X31_Y9_N8; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { START-CP:inst7|inst4 inst19 } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -112 872 936 -64 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.106 ns) + CELL(0.879 ns) 5.299 ns counter:PC\|inst3 4 REG LCFF_X28_Y10_N3 3 " "Info: 4: + IC(1.106 ns) + CELL(0.879 ns) = 5.299 ns; Loc. = LCFF_X28_Y10_N3; Fanout = 3; REG Node = 'counter:PC\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.985 ns" { inst19 counter:PC|inst3 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 168 232 664 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 6.511 ns counter:PC\|inst8 5 REG LCFF_X28_Y10_N9 3 " "Info: 5: + IC(0.333 ns) + CELL(0.879 ns) = 6.511 ns; Loc. = LCFF_X28_Y10_N9; Fanout = 3; REG Node = 'counter:PC\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { counter:PC|inst3 counter:PC|inst8 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 384 448 664 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.879 ns) 8.248 ns counter:PC\|inst9 6 REG LCFF_X24_Y10_N11 3 " "Info: 6: + IC(0.858 ns) + CELL(0.879 ns) = 8.248 ns; Loc. = LCFF_X24_Y10_N11; Fanout = 3; REG Node = 'counter:PC\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { counter:PC|inst8 counter:PC|inst9 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 608 672 664 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.879 ns) 9.458 ns counter:PC\|inst10 7 REG LCFF_X24_Y10_N9 3 " "Info: 7: + IC(0.331 ns) + CELL(0.879 ns) = 9.458 ns; Loc. = LCFF_X24_Y10_N9; Fanout = 3; REG Node = 'counter:PC\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.210 ns" { counter:PC|inst9 counter:PC|inst10 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 832 896 664 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.470 ns) + CELL(0.879 ns) 11.807 ns counter:PC\|inst11 8 REG LCFF_X29_Y12_N3 3 " "Info: 8: + IC(1.470 ns) + CELL(0.879 ns) = 11.807 ns; Loc. = LCFF_X29_Y12_N3; Fanout = 3; REG Node = 'counter:PC\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.349 ns" { counter:PC|inst10 counter:PC|inst11 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1064 1128 664 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 13.019 ns counter:PC\|inst12 9 REG LCFF_X29_Y12_N1 3 " "Info: 9: + IC(0.333 ns) + CELL(0.879 ns) = 13.019 ns; Loc. = LCFF_X29_Y12_N1; Fanout = 3; REG Node = 'counter:PC\|inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { counter:PC|inst11 counter:PC|inst12 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1296 1360 664 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.123 ns) + CELL(0.879 ns) 15.021 ns counter:PC\|inst13 10 REG LCFF_X23_Y12_N3 3 " "Info: 10: + IC(1.123 ns) + CELL(0.879 ns) = 15.021 ns; Loc. = LCFF_X23_Y12_N3; Fanout = 3; REG Node = 'counter:PC\|inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.002 ns" { counter:PC|inst12 counter:PC|inst13 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1520 1584 664 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.602 ns) 15.956 ns counter:PC\|inst14 11 REG LCFF_X23_Y12_N1 2 " "Info: 11: + IC(0.333 ns) + CELL(0.602 ns) = 15.956 ns; Loc. = LCFF_X23_Y12_N1; Fanout = 2; REG Node = 'counter:PC\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { counter:PC|inst13 counter:PC|inst14 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.157 ns ( 51.12 % ) " "Info: Total cell delay = 8.157 ns ( 51.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.799 ns ( 48.88 % ) " "Info: Total interconnect delay = 7.799 ns ( 48.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.956 ns" { HALT START-CP:inst7|inst4 inst19 counter:PC|inst3 counter:PC|inst8 counter:PC|inst9 counter:PC|inst10 counter:PC|inst11 counter:PC|inst12 counter:PC|inst13 counter:PC|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.956 ns" { HALT {} HALT~combout {} START-CP:inst7|inst4 {} inst19 {} counter:PC|inst3 {} counter:PC|inst8 {} counter:PC|inst9 {} counter:PC|inst10 {} counter:PC|inst11 {} counter:PC|inst12 {} counter:PC|inst13 {} counter:PC|inst14 {} } { 0.000ns 0.000ns 1.580ns 0.332ns 1.106ns 0.333ns 0.858ns 0.331ns 1.470ns 0.333ns 1.123ns 0.333ns } { 0.000ns 0.903ns 0.177ns 0.322ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "HALT source 15.956 ns - Longest register " "Info: - Longest clock path from clock \"HALT\" to source register is 15.956 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns HALT 1 CLK PIN_99 1 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_99; Fanout = 1; CLK Node = 'HALT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { HALT } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 152 -32 136 168 "HALT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.580 ns) + CELL(0.177 ns) 2.660 ns START-CP:inst7\|inst4 2 COMB LCCOMB_X31_Y9_N20 7 " "Info: 2: + IC(1.580 ns) + CELL(0.177 ns) = 2.660 ns; Loc. = LCCOMB_X31_Y9_N20; Fanout = 7; COMB Node = 'START-CP:inst7\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.757 ns" { HALT START-CP:inst7|inst4 } "NODE_NAME" } } { "../START-CP/START-CP.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/START-CP/START-CP.bdf" { { 128 728 792 176 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.322 ns) 3.314 ns inst19 3 COMB LCCOMB_X31_Y9_N8 1 " "Info: 3: + IC(0.332 ns) + CELL(0.322 ns) = 3.314 ns; Loc. = LCCOMB_X31_Y9_N8; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { START-CP:inst7|inst4 inst19 } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -112 872 936 -64 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.106 ns) + CELL(0.879 ns) 5.299 ns counter:PC\|inst3 4 REG LCFF_X28_Y10_N3 3 " "Info: 4: + IC(1.106 ns) + CELL(0.879 ns) = 5.299 ns; Loc. = LCFF_X28_Y10_N3; Fanout = 3; REG Node = 'counter:PC\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.985 ns" { inst19 counter:PC|inst3 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 168 232 664 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 6.511 ns counter:PC\|inst8 5 REG LCFF_X28_Y10_N9 3 " "Info: 5: + IC(0.333 ns) + CELL(0.879 ns) = 6.511 ns; Loc. = LCFF_X28_Y10_N9; Fanout = 3; REG Node = 'counter:PC\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { counter:PC|inst3 counter:PC|inst8 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 384 448 664 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.879 ns) 8.248 ns counter:PC\|inst9 6 REG LCFF_X24_Y10_N11 3 " "Info: 6: + IC(0.858 ns) + CELL(0.879 ns) = 8.248 ns; Loc. = LCFF_X24_Y10_N11; Fanout = 3; REG Node = 'counter:PC\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { counter:PC|inst8 counter:PC|inst9 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 608 672 664 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.879 ns) 9.458 ns counter:PC\|inst10 7 REG LCFF_X24_Y10_N9 3 " "Info: 7: + IC(0.331 ns) + CELL(0.879 ns) = 9.458 ns; Loc. = LCFF_X24_Y10_N9; Fanout = 3; REG Node = 'counter:PC\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.210 ns" { counter:PC|inst9 counter:PC|inst10 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 832 896 664 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.470 ns) + CELL(0.879 ns) 11.807 ns counter:PC\|inst11 8 REG LCFF_X29_Y12_N3 3 " "Info: 8: + IC(1.470 ns) + CELL(0.879 ns) = 11.807 ns; Loc. = LCFF_X29_Y12_N3; Fanout = 3; REG Node = 'counter:PC\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.349 ns" { counter:PC|inst10 counter:PC|inst11 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1064 1128 664 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 13.019 ns counter:PC\|inst12 9 REG LCFF_X29_Y12_N1 3 " "Info: 9: + IC(0.333 ns) + CELL(0.879 ns) = 13.019 ns; Loc. = LCFF_X29_Y12_N1; Fanout = 3; REG Node = 'counter:PC\|inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { counter:PC|inst11 counter:PC|inst12 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1296 1360 664 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.123 ns) + CELL(0.879 ns) 15.021 ns counter:PC\|inst13 10 REG LCFF_X23_Y12_N3 3 " "Info: 10: + IC(1.123 ns) + CELL(0.879 ns) = 15.021 ns; Loc. = LCFF_X23_Y12_N3; Fanout = 3; REG Node = 'counter:PC\|inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.002 ns" { counter:PC|inst12 counter:PC|inst13 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1520 1584 664 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.602 ns) 15.956 ns counter:PC\|inst14 11 REG LCFF_X23_Y12_N1 2 " "Info: 11: + IC(0.333 ns) + CELL(0.602 ns) = 15.956 ns; Loc. = LCFF_X23_Y12_N1; Fanout = 2; REG Node = 'counter:PC\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { counter:PC|inst13 counter:PC|inst14 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.157 ns ( 51.12 % ) " "Info: Total cell delay = 8.157 ns ( 51.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.799 ns ( 48.88 % ) " "Info: Total interconnect delay = 7.799 ns ( 48.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.956 ns" { HALT START-CP:inst7|inst4 inst19 counter:PC|inst3 counter:PC|inst8 counter:PC|inst9 counter:PC|inst10 counter:PC|inst11 counter:PC|inst12 counter:PC|inst13 counter:PC|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.956 ns" { HALT {} HALT~combout {} START-CP:inst7|inst4 {} inst19 {} counter:PC|inst3 {} counter:PC|inst8 {} counter:PC|inst9 {} counter:PC|inst10 {} counter:PC|inst11 {} counter:PC|inst12 {} counter:PC|inst13 {} counter:PC|inst14 {} } { 0.000ns 0.000ns 1.580ns 0.332ns 1.106ns 0.333ns 0.858ns 0.331ns 1.470ns 0.333ns 1.123ns 0.333ns } { 0.000ns 0.903ns 0.177ns 0.322ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.956 ns" { HALT START-CP:inst7|inst4 inst19 counter:PC|inst3 counter:PC|inst8 counter:PC|inst9 counter:PC|inst10 counter:PC|inst11 counter:PC|inst12 counter:PC|inst13 counter:PC|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.956 ns" { HALT {} HALT~combout {} START-CP:inst7|inst4 {} inst19 {} counter:PC|inst3 {} counter:PC|inst8 {} counter:PC|inst9 {} counter:PC|inst10 {} counter:PC|inst11 {} counter:PC|inst12 {} counter:PC|inst13 {} counter:PC|inst14 {} } { 0.000ns 0.000ns 1.580ns 0.332ns 1.106ns 0.333ns 0.858ns 0.331ns 1.470ns 0.333ns 1.123ns 0.333ns } { 0.000ns 0.903ns 0.177ns 0.322ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.956 ns" { HALT {} HALT~combout {} START-CP:inst7|inst4 {} inst19 {} counter:PC|inst3 {} counter:PC|inst8 {} counter:PC|inst9 {} counter:PC|inst10 {} counter:PC|inst11 {} counter:PC|inst12 {} counter:PC|inst13 {} counter:PC|inst14 {} } { 0.000ns 0.000ns 1.580ns 0.332ns 1.106ns 0.333ns 0.858ns 0.331ns 1.470ns 0.333ns 1.123ns 0.333ns } { 0.000ns 0.903ns 0.177ns 0.322ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { counter:PC|inst14 counter:PC|inst14~2 counter:PC|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { counter:PC|inst14 {} counter:PC|inst14~2 {} counter:PC|inst14 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.956 ns" { HALT START-CP:inst7|inst4 inst19 counter:PC|inst3 counter:PC|inst8 counter:PC|inst9 counter:PC|inst10 counter:PC|inst11 counter:PC|inst12 counter:PC|inst13 counter:PC|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.956 ns" { HALT {} HALT~combout {} START-CP:inst7|inst4 {} inst19 {} counter:PC|inst3 {} counter:PC|inst8 {} counter:PC|inst9 {} counter:PC|inst10 {} counter:PC|inst11 {} counter:PC|inst12 {} counter:PC|inst13 {} counter:PC|inst14 {} } { 0.000ns 0.000ns 1.580ns 0.332ns 1.106ns 0.333ns 0.858ns 0.331ns 1.470ns 0.333ns 1.123ns 0.333ns } { 0.000ns 0.903ns 0.177ns 0.322ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.956 ns" { HALT {} HALT~combout {} START-CP:inst7|inst4 {} inst19 {} counter:PC|inst3 {} counter:PC|inst8 {} counter:PC|inst9 {} counter:PC|inst10 {} counter:PC|inst11 {} counter:PC|inst12 {} counter:PC|inst13 {} counter:PC|inst14 {} } { 0.000ns 0.000ns 1.580ns 0.332ns 1.106ns 0.333ns 0.858ns 0.331ns 1.470ns 0.333ns 1.123ns 0.333ns } { 0.000ns 0.903ns 0.177ns 0.322ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:PC|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { counter:PC|inst14 {} } {  } {  } "" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "START register counter:PC\|inst14 register counter:PC\|inst14 332.67 MHz 3.006 ns Internal " "Info: Clock \"START\" has Internal fmax of 332.67 MHz between source register \"counter:PC\|inst14\" and destination register \"counter:PC\|inst14\" (period= 3.006 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Longest register register " "Info: + Longest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:PC\|inst14 1 REG LCFF_X23_Y12_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y12_N1; Fanout = 2; REG Node = 'counter:PC\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:PC|inst14 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns counter:PC\|inst14~2 2 COMB LCCOMB_X23_Y12_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X23_Y12_N0; Fanout = 1; COMB Node = 'counter:PC\|inst14~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { counter:PC|inst14 counter:PC|inst14~2 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns counter:PC\|inst14 3 REG LCFF_X23_Y12_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X23_Y12_N1; Fanout = 2; REG Node = 'counter:PC\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { counter:PC|inst14~2 counter:PC|inst14 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { counter:PC|inst14 counter:PC|inst14~2 counter:PC|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { counter:PC|inst14 {} counter:PC|inst14~2 {} counter:PC|inst14 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.313 ns - Smallest " "Info: - Smallest clock skew is -2.313 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 15.939 ns + Shortest register " "Info: + Shortest clock path from clock \"START\" to destination register is 15.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns START 1 CLK PIN_132 2 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 2; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 184 -32 136 200 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.521 ns) 2.643 ns START-CP:inst7\|inst4 2 COMB LCCOMB_X31_Y9_N20 7 " "Info: 2: + IC(1.046 ns) + CELL(0.521 ns) = 2.643 ns; Loc. = LCCOMB_X31_Y9_N20; Fanout = 7; COMB Node = 'START-CP:inst7\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { START START-CP:inst7|inst4 } "NODE_NAME" } } { "../START-CP/START-CP.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/START-CP/START-CP.bdf" { { 128 728 792 176 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.322 ns) 3.297 ns inst19 3 COMB LCCOMB_X31_Y9_N8 1 " "Info: 3: + IC(0.332 ns) + CELL(0.322 ns) = 3.297 ns; Loc. = LCCOMB_X31_Y9_N8; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { START-CP:inst7|inst4 inst19 } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -112 872 936 -64 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.106 ns) + CELL(0.879 ns) 5.282 ns counter:PC\|inst3 4 REG LCFF_X28_Y10_N3 3 " "Info: 4: + IC(1.106 ns) + CELL(0.879 ns) = 5.282 ns; Loc. = LCFF_X28_Y10_N3; Fanout = 3; REG Node = 'counter:PC\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.985 ns" { inst19 counter:PC|inst3 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 168 232 664 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 6.494 ns counter:PC\|inst8 5 REG LCFF_X28_Y10_N9 3 " "Info: 5: + IC(0.333 ns) + CELL(0.879 ns) = 6.494 ns; Loc. = LCFF_X28_Y10_N9; Fanout = 3; REG Node = 'counter:PC\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { counter:PC|inst3 counter:PC|inst8 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 384 448 664 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.879 ns) 8.231 ns counter:PC\|inst9 6 REG LCFF_X24_Y10_N11 3 " "Info: 6: + IC(0.858 ns) + CELL(0.879 ns) = 8.231 ns; Loc. = LCFF_X24_Y10_N11; Fanout = 3; REG Node = 'counter:PC\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { counter:PC|inst8 counter:PC|inst9 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 608 672 664 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.879 ns) 9.441 ns counter:PC\|inst10 7 REG LCFF_X24_Y10_N9 3 " "Info: 7: + IC(0.331 ns) + CELL(0.879 ns) = 9.441 ns; Loc. = LCFF_X24_Y10_N9; Fanout = 3; REG Node = 'counter:PC\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.210 ns" { counter:PC|inst9 counter:PC|inst10 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 832 896 664 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.470 ns) + CELL(0.879 ns) 11.790 ns counter:PC\|inst11 8 REG LCFF_X29_Y12_N3 3 " "Info: 8: + IC(1.470 ns) + CELL(0.879 ns) = 11.790 ns; Loc. = LCFF_X29_Y12_N3; Fanout = 3; REG Node = 'counter:PC\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.349 ns" { counter:PC|inst10 counter:PC|inst11 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1064 1128 664 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 13.002 ns counter:PC\|inst12 9 REG LCFF_X29_Y12_N1 3 " "Info: 9: + IC(0.333 ns) + CELL(0.879 ns) = 13.002 ns; Loc. = LCFF_X29_Y12_N1; Fanout = 3; REG Node = 'counter:PC\|inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { counter:PC|inst11 counter:PC|inst12 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1296 1360 664 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.123 ns) + CELL(0.879 ns) 15.004 ns counter:PC\|inst13 10 REG LCFF_X23_Y12_N3 3 " "Info: 10: + IC(1.123 ns) + CELL(0.879 ns) = 15.004 ns; Loc. = LCFF_X23_Y12_N3; Fanout = 3; REG Node = 'counter:PC\|inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.002 ns" { counter:PC|inst12 counter:PC|inst13 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1520 1584 664 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.602 ns) 15.939 ns counter:PC\|inst14 11 REG LCFF_X23_Y12_N1 2 " "Info: 11: + IC(0.333 ns) + CELL(0.602 ns) = 15.939 ns; Loc. = LCFF_X23_Y12_N1; Fanout = 2; REG Node = 'counter:PC\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { counter:PC|inst13 counter:PC|inst14 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.674 ns ( 54.42 % ) " "Info: Total cell delay = 8.674 ns ( 54.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.265 ns ( 45.58 % ) " "Info: Total interconnect delay = 7.265 ns ( 45.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.939 ns" { START START-CP:inst7|inst4 inst19 counter:PC|inst3 counter:PC|inst8 counter:PC|inst9 counter:PC|inst10 counter:PC|inst11 counter:PC|inst12 counter:PC|inst13 counter:PC|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.939 ns" { START {} START~combout {} START-CP:inst7|inst4 {} inst19 {} counter:PC|inst3 {} counter:PC|inst8 {} counter:PC|inst9 {} counter:PC|inst10 {} counter:PC|inst11 {} counter:PC|inst12 {} counter:PC|inst13 {} counter:PC|inst14 {} } { 0.000ns 0.000ns 1.046ns 0.332ns 1.106ns 0.333ns 0.858ns 0.331ns 1.470ns 0.333ns 1.123ns 0.333ns } { 0.000ns 1.076ns 0.521ns 0.322ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 18.252 ns - Longest register " "Info: - Longest clock path from clock \"START\" to source register is 18.252 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns START 1 CLK PIN_132 2 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 2; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 184 -32 136 200 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.879 ns) 3.113 ns START-CP:inst7\|inst6 2 REG LCFF_X26_Y13_N17 1 " "Info: 2: + IC(1.158 ns) + CELL(0.879 ns) = 3.113 ns; Loc. = LCFF_X26_Y13_N17; Fanout = 1; REG Node = 'START-CP:inst7\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.037 ns" { START START-CP:inst7|inst6 } "NODE_NAME" } } { "../START-CP/START-CP.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/START-CP/START-CP.bdf" { { 200 560 624 280 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.521 ns) + CELL(0.322 ns) 4.956 ns START-CP:inst7\|inst4 3 COMB LCCOMB_X31_Y9_N20 7 " "Info: 3: + IC(1.521 ns) + CELL(0.322 ns) = 4.956 ns; Loc. = LCCOMB_X31_Y9_N20; Fanout = 7; COMB Node = 'START-CP:inst7\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.843 ns" { START-CP:inst7|inst6 START-CP:inst7|inst4 } "NODE_NAME" } } { "../START-CP/START-CP.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/START-CP/START-CP.bdf" { { 128 728 792 176 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.322 ns) 5.610 ns inst19 4 COMB LCCOMB_X31_Y9_N8 1 " "Info: 4: + IC(0.332 ns) + CELL(0.322 ns) = 5.610 ns; Loc. = LCCOMB_X31_Y9_N8; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { START-CP:inst7|inst4 inst19 } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -112 872 936 -64 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.106 ns) + CELL(0.879 ns) 7.595 ns counter:PC\|inst3 5 REG LCFF_X28_Y10_N3 3 " "Info: 5: + IC(1.106 ns) + CELL(0.879 ns) = 7.595 ns; Loc. = LCFF_X28_Y10_N3; Fanout = 3; REG Node = 'counter:PC\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.985 ns" { inst19 counter:PC|inst3 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 168 232 664 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 8.807 ns counter:PC\|inst8 6 REG LCFF_X28_Y10_N9 3 " "Info: 6: + IC(0.333 ns) + CELL(0.879 ns) = 8.807 ns; Loc. = LCFF_X28_Y10_N9; Fanout = 3; REG Node = 'counter:PC\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { counter:PC|inst3 counter:PC|inst8 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 384 448 664 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.879 ns) 10.544 ns counter:PC\|inst9 7 REG LCFF_X24_Y10_N11 3 " "Info: 7: + IC(0.858 ns) + CELL(0.879 ns) = 10.544 ns; Loc. = LCFF_X24_Y10_N11; Fanout = 3; REG Node = 'counter:PC\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { counter:PC|inst8 counter:PC|inst9 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 608 672 664 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.879 ns) 11.754 ns counter:PC\|inst10 8 REG LCFF_X24_Y10_N9 3 " "Info: 8: + IC(0.331 ns) + CELL(0.879 ns) = 11.754 ns; Loc. = LCFF_X24_Y10_N9; Fanout = 3; REG Node = 'counter:PC\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.210 ns" { counter:PC|inst9 counter:PC|inst10 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 832 896 664 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.470 ns) + CELL(0.879 ns) 14.103 ns counter:PC\|inst11 9 REG LCFF_X29_Y12_N3 3 " "Info: 9: + IC(1.470 ns) + CELL(0.879 ns) = 14.103 ns; Loc. = LCFF_X29_Y12_N3; Fanout = 3; REG Node = 'counter:PC\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.349 ns" { counter:PC|inst10 counter:PC|inst11 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1064 1128 664 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 15.315 ns counter:PC\|inst12 10 REG LCFF_X29_Y12_N1 3 " "Info: 10: + IC(0.333 ns) + CELL(0.879 ns) = 15.315 ns; Loc. = LCFF_X29_Y12_N1; Fanout = 3; REG Node = 'counter:PC\|inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { counter:PC|inst11 counter:PC|inst12 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1296 1360 664 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.123 ns) + CELL(0.879 ns) 17.317 ns counter:PC\|inst13 11 REG LCFF_X23_Y12_N3 3 " "Info: 11: + IC(1.123 ns) + CELL(0.879 ns) = 17.317 ns; Loc. = LCFF_X23_Y12_N3; Fanout = 3; REG Node = 'counter:PC\|inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.002 ns" { counter:PC|inst12 counter:PC|inst13 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1520 1584 664 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.602 ns) 18.252 ns counter:PC\|inst14 12 REG LCFF_X23_Y12_N1 2 " "Info: 12: + IC(0.333 ns) + CELL(0.602 ns) = 18.252 ns; Loc. = LCFF_X23_Y12_N1; Fanout = 2; REG Node = 'counter:PC\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { counter:PC|inst13 counter:PC|inst14 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.354 ns ( 51.25 % ) " "Info: Total cell delay = 9.354 ns ( 51.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.898 ns ( 48.75 % ) " "Info: Total interconnect delay = 8.898 ns ( 48.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.252 ns" { START START-CP:inst7|inst6 START-CP:inst7|inst4 inst19 counter:PC|inst3 counter:PC|inst8 counter:PC|inst9 counter:PC|inst10 counter:PC|inst11 counter:PC|inst12 counter:PC|inst13 counter:PC|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.252 ns" { START {} START~combout {} START-CP:inst7|inst6 {} START-CP:inst7|inst4 {} inst19 {} counter:PC|inst3 {} counter:PC|inst8 {} counter:PC|inst9 {} counter:PC|inst10 {} counter:PC|inst11 {} counter:PC|inst12 {} counter:PC|inst13 {} counter:PC|inst14 {} } { 0.000ns 0.000ns 1.158ns 1.521ns 0.332ns 1.106ns 0.333ns 0.858ns 0.331ns 1.470ns 0.333ns 1.123ns 0.333ns } { 0.000ns 1.076ns 0.879ns 0.322ns 0.322ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.939 ns" { START START-CP:inst7|inst4 inst19 counter:PC|inst3 counter:PC|inst8 counter:PC|inst9 counter:PC|inst10 counter:PC|inst11 counter:PC|inst12 counter:PC|inst13 counter:PC|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.939 ns" { START {} START~combout {} START-CP:inst7|inst4 {} inst19 {} counter:PC|inst3 {} counter:PC|inst8 {} counter:PC|inst9 {} counter:PC|inst10 {} counter:PC|inst11 {} counter:PC|inst12 {} counter:PC|inst13 {} counter:PC|inst14 {} } { 0.000ns 0.000ns 1.046ns 0.332ns 1.106ns 0.333ns 0.858ns 0.331ns 1.470ns 0.333ns 1.123ns 0.333ns } { 0.000ns 1.076ns 0.521ns 0.322ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.252 ns" { START START-CP:inst7|inst6 START-CP:inst7|inst4 inst19 counter:PC|inst3 counter:PC|inst8 counter:PC|inst9 counter:PC|inst10 counter:PC|inst11 counter:PC|inst12 counter:PC|inst13 counter:PC|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.252 ns" { START {} START~combout {} START-CP:inst7|inst6 {} START-CP:inst7|inst4 {} inst19 {} counter:PC|inst3 {} counter:PC|inst8 {} counter:PC|inst9 {} counter:PC|inst10 {} counter:PC|inst11 {} counter:PC|inst12 {} counter:PC|inst13 {} counter:PC|inst14 {} } { 0.000ns 0.000ns 1.158ns 1.521ns 0.332ns 1.106ns 0.333ns 0.858ns 0.331ns 1.470ns 0.333ns 1.123ns 0.333ns } { 0.000ns 1.076ns 0.879ns 0.322ns 0.322ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { counter:PC|inst14 counter:PC|inst14~2 counter:PC|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { counter:PC|inst14 {} counter:PC|inst14~2 {} counter:PC|inst14 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.939 ns" { START START-CP:inst7|inst4 inst19 counter:PC|inst3 counter:PC|inst8 counter:PC|inst9 counter:PC|inst10 counter:PC|inst11 counter:PC|inst12 counter:PC|inst13 counter:PC|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.939 ns" { START {} START~combout {} START-CP:inst7|inst4 {} inst19 {} counter:PC|inst3 {} counter:PC|inst8 {} counter:PC|inst9 {} counter:PC|inst10 {} counter:PC|inst11 {} counter:PC|inst12 {} counter:PC|inst13 {} counter:PC|inst14 {} } { 0.000ns 0.000ns 1.046ns 0.332ns 1.106ns 0.333ns 0.858ns 0.331ns 1.470ns 0.333ns 1.123ns 0.333ns } { 0.000ns 1.076ns 0.521ns 0.322ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.252 ns" { START START-CP:inst7|inst6 START-CP:inst7|inst4 inst19 counter:PC|inst3 counter:PC|inst8 counter:PC|inst9 counter:PC|inst10 counter:PC|inst11 counter:PC|inst12 counter:PC|inst13 counter:PC|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.252 ns" { START {} START~combout {} START-CP:inst7|inst6 {} START-CP:inst7|inst4 {} inst19 {} counter:PC|inst3 {} counter:PC|inst8 {} counter:PC|inst9 {} counter:PC|inst10 {} counter:PC|inst11 {} counter:PC|inst12 {} counter:PC|inst13 {} counter:PC|inst14 {} } { 0.000ns 0.000ns 1.158ns 1.521ns 0.332ns 1.106ns 0.333ns 0.858ns 0.331ns 1.470ns 0.333ns 1.123ns 0.333ns } { 0.000ns 1.076ns 0.879ns 0.322ns 0.322ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPMDR " "Info: No valid register-to-register data paths exist for clock \"CPMDR\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CPPC register register counter:PC\|inst14 counter:PC\|inst14 405.02 MHz Internal " "Info: Clock \"CPPC\" Internal fmax is restricted to 405.02 MHz between source register \"counter:PC\|inst14\" and destination register \"counter:PC\|inst14\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.469 ns " "Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Longest register register " "Info: + Longest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:PC\|inst14 1 REG LCFF_X23_Y12_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y12_N1; Fanout = 2; REG Node = 'counter:PC\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:PC|inst14 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns counter:PC\|inst14~2 2 COMB LCCOMB_X23_Y12_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X23_Y12_N0; Fanout = 1; COMB Node = 'counter:PC\|inst14~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { counter:PC|inst14 counter:PC|inst14~2 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns counter:PC\|inst14 3 REG LCFF_X23_Y12_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X23_Y12_N1; Fanout = 2; REG Node = 'counter:PC\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { counter:PC|inst14~2 counter:PC|inst14 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { counter:PC|inst14 counter:PC|inst14~2 counter:PC|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { counter:PC|inst14 {} counter:PC|inst14~2 {} counter:PC|inst14 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPPC destination 15.918 ns + Shortest register " "Info: + Shortest clock path from clock \"CPPC\" to destination register is 15.918 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns CPPC 1 CLK PIN_89 1 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_89; Fanout = 1; CLK Node = 'CPPC'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPPC } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -104 624 792 -88 "CPPC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.842 ns) + CELL(0.521 ns) 3.276 ns inst19 2 COMB LCCOMB_X31_Y9_N8 1 " "Info: 2: + IC(1.842 ns) + CELL(0.521 ns) = 3.276 ns; Loc. = LCCOMB_X31_Y9_N8; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.363 ns" { CPPC inst19 } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -112 872 936 -64 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.106 ns) + CELL(0.879 ns) 5.261 ns counter:PC\|inst3 3 REG LCFF_X28_Y10_N3 3 " "Info: 3: + IC(1.106 ns) + CELL(0.879 ns) = 5.261 ns; Loc. = LCFF_X28_Y10_N3; Fanout = 3; REG Node = 'counter:PC\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.985 ns" { inst19 counter:PC|inst3 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 168 232 664 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 6.473 ns counter:PC\|inst8 4 REG LCFF_X28_Y10_N9 3 " "Info: 4: + IC(0.333 ns) + CELL(0.879 ns) = 6.473 ns; Loc. = LCFF_X28_Y10_N9; Fanout = 3; REG Node = 'counter:PC\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { counter:PC|inst3 counter:PC|inst8 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 384 448 664 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.879 ns) 8.210 ns counter:PC\|inst9 5 REG LCFF_X24_Y10_N11 3 " "Info: 5: + IC(0.858 ns) + CELL(0.879 ns) = 8.210 ns; Loc. = LCFF_X24_Y10_N11; Fanout = 3; REG Node = 'counter:PC\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { counter:PC|inst8 counter:PC|inst9 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 608 672 664 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.879 ns) 9.420 ns counter:PC\|inst10 6 REG LCFF_X24_Y10_N9 3 " "Info: 6: + IC(0.331 ns) + CELL(0.879 ns) = 9.420 ns; Loc. = LCFF_X24_Y10_N9; Fanout = 3; REG Node = 'counter:PC\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.210 ns" { counter:PC|inst9 counter:PC|inst10 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 832 896 664 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.470 ns) + CELL(0.879 ns) 11.769 ns counter:PC\|inst11 7 REG LCFF_X29_Y12_N3 3 " "Info: 7: + IC(1.470 ns) + CELL(0.879 ns) = 11.769 ns; Loc. = LCFF_X29_Y12_N3; Fanout = 3; REG Node = 'counter:PC\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.349 ns" { counter:PC|inst10 counter:PC|inst11 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1064 1128 664 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 12.981 ns counter:PC\|inst12 8 REG LCFF_X29_Y12_N1 3 " "Info: 8: + IC(0.333 ns) + CELL(0.879 ns) = 12.981 ns; Loc. = LCFF_X29_Y12_N1; Fanout = 3; REG Node = 'counter:PC\|inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { counter:PC|inst11 counter:PC|inst12 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1296 1360 664 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.123 ns) + CELL(0.879 ns) 14.983 ns counter:PC\|inst13 9 REG LCFF_X23_Y12_N3 3 " "Info: 9: + IC(1.123 ns) + CELL(0.879 ns) = 14.983 ns; Loc. = LCFF_X23_Y12_N3; Fanout = 3; REG Node = 'counter:PC\|inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.002 ns" { counter:PC|inst12 counter:PC|inst13 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1520 1584 664 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.602 ns) 15.918 ns counter:PC\|inst14 10 REG LCFF_X23_Y12_N1 2 " "Info: 10: + IC(0.333 ns) + CELL(0.602 ns) = 15.918 ns; Loc. = LCFF_X23_Y12_N1; Fanout = 2; REG Node = 'counter:PC\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { counter:PC|inst13 counter:PC|inst14 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.189 ns ( 51.44 % ) " "Info: Total cell delay = 8.189 ns ( 51.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.729 ns ( 48.56 % ) " "Info: Total interconnect delay = 7.729 ns ( 48.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.918 ns" { CPPC inst19 counter:PC|inst3 counter:PC|inst8 counter:PC|inst9 counter:PC|inst10 counter:PC|inst11 counter:PC|inst12 counter:PC|inst13 counter:PC|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.918 ns" { CPPC {} CPPC~combout {} inst19 {} counter:PC|inst3 {} counter:PC|inst8 {} counter:PC|inst9 {} counter:PC|inst10 {} counter:PC|inst11 {} counter:PC|inst12 {} counter:PC|inst13 {} counter:PC|inst14 {} } { 0.000ns 0.000ns 1.842ns 1.106ns 0.333ns 0.858ns 0.331ns 1.470ns 0.333ns 1.123ns 0.333ns } { 0.000ns 0.913ns 0.521ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPPC source 15.918 ns - Longest register " "Info: - Longest clock path from clock \"CPPC\" to source register is 15.918 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns CPPC 1 CLK PIN_89 1 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_89; Fanout = 1; CLK Node = 'CPPC'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPPC } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -104 624 792 -88 "CPPC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.842 ns) + CELL(0.521 ns) 3.276 ns inst19 2 COMB LCCOMB_X31_Y9_N8 1 " "Info: 2: + IC(1.842 ns) + CELL(0.521 ns) = 3.276 ns; Loc. = LCCOMB_X31_Y9_N8; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.363 ns" { CPPC inst19 } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -112 872 936 -64 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.106 ns) + CELL(0.879 ns) 5.261 ns counter:PC\|inst3 3 REG LCFF_X28_Y10_N3 3 " "Info: 3: + IC(1.106 ns) + CELL(0.879 ns) = 5.261 ns; Loc. = LCFF_X28_Y10_N3; Fanout = 3; REG Node = 'counter:PC\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.985 ns" { inst19 counter:PC|inst3 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 168 232 664 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 6.473 ns counter:PC\|inst8 4 REG LCFF_X28_Y10_N9 3 " "Info: 4: + IC(0.333 ns) + CELL(0.879 ns) = 6.473 ns; Loc. = LCFF_X28_Y10_N9; Fanout = 3; REG Node = 'counter:PC\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { counter:PC|inst3 counter:PC|inst8 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 384 448 664 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.879 ns) 8.210 ns counter:PC\|inst9 5 REG LCFF_X24_Y10_N11 3 " "Info: 5: + IC(0.858 ns) + CELL(0.879 ns) = 8.210 ns; Loc. = LCFF_X24_Y10_N11; Fanout = 3; REG Node = 'counter:PC\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { counter:PC|inst8 counter:PC|inst9 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 608 672 664 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.879 ns) 9.420 ns counter:PC\|inst10 6 REG LCFF_X24_Y10_N9 3 " "Info: 6: + IC(0.331 ns) + CELL(0.879 ns) = 9.420 ns; Loc. = LCFF_X24_Y10_N9; Fanout = 3; REG Node = 'counter:PC\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.210 ns" { counter:PC|inst9 counter:PC|inst10 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 832 896 664 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.470 ns) + CELL(0.879 ns) 11.769 ns counter:PC\|inst11 7 REG LCFF_X29_Y12_N3 3 " "Info: 7: + IC(1.470 ns) + CELL(0.879 ns) = 11.769 ns; Loc. = LCFF_X29_Y12_N3; Fanout = 3; REG Node = 'counter:PC\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.349 ns" { counter:PC|inst10 counter:PC|inst11 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1064 1128 664 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 12.981 ns counter:PC\|inst12 8 REG LCFF_X29_Y12_N1 3 " "Info: 8: + IC(0.333 ns) + CELL(0.879 ns) = 12.981 ns; Loc. = LCFF_X29_Y12_N1; Fanout = 3; REG Node = 'counter:PC\|inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { counter:PC|inst11 counter:PC|inst12 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1296 1360 664 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.123 ns) + CELL(0.879 ns) 14.983 ns counter:PC\|inst13 9 REG LCFF_X23_Y12_N3 3 " "Info: 9: + IC(1.123 ns) + CELL(0.879 ns) = 14.983 ns; Loc. = LCFF_X23_Y12_N3; Fanout = 3; REG Node = 'counter:PC\|inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.002 ns" { counter:PC|inst12 counter:PC|inst13 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1520 1584 664 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.602 ns) 15.918 ns counter:PC\|inst14 10 REG LCFF_X23_Y12_N1 2 " "Info: 10: + IC(0.333 ns) + CELL(0.602 ns) = 15.918 ns; Loc. = LCFF_X23_Y12_N1; Fanout = 2; REG Node = 'counter:PC\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { counter:PC|inst13 counter:PC|inst14 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.189 ns ( 51.44 % ) " "Info: Total cell delay = 8.189 ns ( 51.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.729 ns ( 48.56 % ) " "Info: Total interconnect delay = 7.729 ns ( 48.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.918 ns" { CPPC inst19 counter:PC|inst3 counter:PC|inst8 counter:PC|inst9 counter:PC|inst10 counter:PC|inst11 counter:PC|inst12 counter:PC|inst13 counter:PC|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.918 ns" { CPPC {} CPPC~combout {} inst19 {} counter:PC|inst3 {} counter:PC|inst8 {} counter:PC|inst9 {} counter:PC|inst10 {} counter:PC|inst11 {} counter:PC|inst12 {} counter:PC|inst13 {} counter:PC|inst14 {} } { 0.000ns 0.000ns 1.842ns 1.106ns 0.333ns 0.858ns 0.331ns 1.470ns 0.333ns 1.123ns 0.333ns } { 0.000ns 0.913ns 0.521ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.918 ns" { CPPC inst19 counter:PC|inst3 counter:PC|inst8 counter:PC|inst9 counter:PC|inst10 counter:PC|inst11 counter:PC|inst12 counter:PC|inst13 counter:PC|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.918 ns" { CPPC {} CPPC~combout {} inst19 {} counter:PC|inst3 {} counter:PC|inst8 {} counter:PC|inst9 {} counter:PC|inst10 {} counter:PC|inst11 {} counter:PC|inst12 {} counter:PC|inst13 {} counter:PC|inst14 {} } { 0.000ns 0.000ns 1.842ns 1.106ns 0.333ns 0.858ns 0.331ns 1.470ns 0.333ns 1.123ns 0.333ns } { 0.000ns 0.913ns 0.521ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.918 ns" { CPPC {} CPPC~combout {} inst19 {} counter:PC|inst3 {} counter:PC|inst8 {} counter:PC|inst9 {} counter:PC|inst10 {} counter:PC|inst11 {} counter:PC|inst12 {} counter:PC|inst13 {} counter:PC|inst14 {} } { 0.000ns 0.000ns 1.842ns 1.106ns 0.333ns 0.858ns 0.331ns 1.470ns 0.333ns 1.123ns 0.333ns } { 0.000ns 0.913ns 0.521ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { counter:PC|inst14 counter:PC|inst14~2 counter:PC|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { counter:PC|inst14 {} counter:PC|inst14~2 {} counter:PC|inst14 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.918 ns" { CPPC inst19 counter:PC|inst3 counter:PC|inst8 counter:PC|inst9 counter:PC|inst10 counter:PC|inst11 counter:PC|inst12 counter:PC|inst13 counter:PC|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.918 ns" { CPPC {} CPPC~combout {} inst19 {} counter:PC|inst3 {} counter:PC|inst8 {} counter:PC|inst9 {} counter:PC|inst10 {} counter:PC|inst11 {} counter:PC|inst12 {} counter:PC|inst13 {} counter:PC|inst14 {} } { 0.000ns 0.000ns 1.842ns 1.106ns 0.333ns 0.858ns 0.331ns 1.470ns 0.333ns 1.123ns 0.333ns } { 0.000ns 0.913ns 0.521ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.918 ns" { CPPC {} CPPC~combout {} inst19 {} counter:PC|inst3 {} counter:PC|inst8 {} counter:PC|inst9 {} counter:PC|inst10 {} counter:PC|inst11 {} counter:PC|inst12 {} counter:PC|inst13 {} counter:PC|inst14 {} } { 0.000ns 0.000ns 1.842ns 1.106ns 0.333ns 0.858ns 0.331ns 1.470ns 0.333ns 1.123ns 0.333ns } { 0.000ns 0.913ns 0.521ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:PC|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { counter:PC|inst14 {} } {  } {  } "" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "HALT 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"HALT\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "IR-8:MDR\|inst7 THREE-STATE-GATE:inst8\|inst4 HALT 6.89 ns " "Info: Found hold time violation between source  pin or register \"IR-8:MDR\|inst7\" and destination pin or register \"THREE-STATE-GATE:inst8\|inst4\" for clock \"HALT\" (Hold time is 6.89 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.503 ns + Largest " "Info: + Largest clock skew is 7.503 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "HALT destination 13.613 ns + Longest register " "Info: + Longest clock path from clock \"HALT\" to destination register is 13.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns HALT 1 CLK PIN_99 1 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_99; Fanout = 1; CLK Node = 'HALT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { HALT } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 152 -32 136 168 "HALT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.580 ns) + CELL(0.177 ns) 2.660 ns START-CP:inst7\|inst4 2 COMB LCCOMB_X31_Y9_N20 7 " "Info: 2: + IC(1.580 ns) + CELL(0.177 ns) = 2.660 ns; Loc. = LCCOMB_X31_Y9_N20; Fanout = 7; COMB Node = 'START-CP:inst7\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.757 ns" { HALT START-CP:inst7|inst4 } "NODE_NAME" } } { "../START-CP/START-CP.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/START-CP/START-CP.bdf" { { 128 728 792 176 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(9.496 ns) + CELL(0.000 ns) 12.156 ns START-CP:inst7\|inst4~clkctrl 3 COMB CLKCTRL_G1 8 " "Info: 3: + IC(9.496 ns) + CELL(0.000 ns) = 12.156 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'START-CP:inst7\|inst4~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.496 ns" { START-CP:inst7|inst4 START-CP:inst7|inst4~clkctrl } "NODE_NAME" } } { "../START-CP/START-CP.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/START-CP/START-CP.bdf" { { 128 728 792 176 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.602 ns) 13.613 ns THREE-STATE-GATE:inst8\|inst4 4 REG LCFF_X8_Y18_N5 1 " "Info: 4: + IC(0.855 ns) + CELL(0.602 ns) = 13.613 ns; Loc. = LCFF_X8_Y18_N5; Fanout = 1; REG Node = 'THREE-STATE-GATE:inst8\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.457 ns" { START-CP:inst7|inst4~clkctrl THREE-STATE-GATE:inst8|inst4 } "NODE_NAME" } } { "../THREE-STATE-GATE/THREE-STATE-GATE.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/THREE-STATE-GATE/THREE-STATE-GATE.bdf" { { 528 512 576 608 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 12.36 % ) " "Info: Total cell delay = 1.682 ns ( 12.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.931 ns ( 87.64 % ) " "Info: Total interconnect delay = 11.931 ns ( 87.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.613 ns" { HALT START-CP:inst7|inst4 START-CP:inst7|inst4~clkctrl THREE-STATE-GATE:inst8|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.613 ns" { HALT {} HALT~combout {} START-CP:inst7|inst4 {} START-CP:inst7|inst4~clkctrl {} THREE-STATE-GATE:inst8|inst4 {} } { 0.000ns 0.000ns 1.580ns 9.496ns 0.855ns } { 0.000ns 0.903ns 0.177ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "HALT source 6.110 ns - Shortest register " "Info: - Shortest clock path from clock \"HALT\" to source register is 6.110 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns HALT 1 CLK PIN_99 1 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_99; Fanout = 1; CLK Node = 'HALT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { HALT } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 152 -32 136 168 "HALT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.580 ns) + CELL(0.177 ns) 2.660 ns START-CP:inst7\|inst4 2 COMB LCCOMB_X31_Y9_N20 7 " "Info: 2: + IC(1.580 ns) + CELL(0.177 ns) = 2.660 ns; Loc. = LCCOMB_X31_Y9_N20; Fanout = 7; COMB Node = 'START-CP:inst7\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.757 ns" { HALT START-CP:inst7|inst4 } "NODE_NAME" } } { "../START-CP/START-CP.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/START-CP/START-CP.bdf" { { 128 728 792 176 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.457 ns) 3.460 ns inst18 3 COMB LCCOMB_X31_Y9_N18 1 " "Info: 3: + IC(0.343 ns) + CELL(0.457 ns) = 3.460 ns; Loc. = LCCOMB_X31_Y9_N18; Fanout = 1; COMB Node = 'inst18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { START-CP:inst7|inst4 inst18 } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -160 872 936 -112 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.193 ns) + CELL(0.000 ns) 4.653 ns inst18~clkctrl 4 COMB CLKCTRL_G6 8 " "Info: 4: + IC(1.193 ns) + CELL(0.000 ns) = 4.653 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst18~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.193 ns" { inst18 inst18~clkctrl } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -160 872 936 -112 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.602 ns) 6.110 ns IR-8:MDR\|inst7 5 REG LCFF_X8_Y18_N13 1 " "Info: 5: + IC(0.855 ns) + CELL(0.602 ns) = 6.110 ns; Loc. = LCFF_X8_Y18_N13; Fanout = 1; REG Node = 'IR-8:MDR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.457 ns" { inst18~clkctrl IR-8:MDR|inst7 } "NODE_NAME" } } { "../IR-16/IR-8.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 704 464 528 784 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.139 ns ( 35.01 % ) " "Info: Total cell delay = 2.139 ns ( 35.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.971 ns ( 64.99 % ) " "Info: Total interconnect delay = 3.971 ns ( 64.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.110 ns" { HALT START-CP:inst7|inst4 inst18 inst18~clkctrl IR-8:MDR|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.110 ns" { HALT {} HALT~combout {} START-CP:inst7|inst4 {} inst18 {} inst18~clkctrl {} IR-8:MDR|inst7 {} } { 0.000ns 0.000ns 1.580ns 0.343ns 1.193ns 0.855ns } { 0.000ns 0.903ns 0.177ns 0.457ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.613 ns" { HALT START-CP:inst7|inst4 START-CP:inst7|inst4~clkctrl THREE-STATE-GATE:inst8|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.613 ns" { HALT {} HALT~combout {} START-CP:inst7|inst4 {} START-CP:inst7|inst4~clkctrl {} THREE-STATE-GATE:inst8|inst4 {} } { 0.000ns 0.000ns 1.580ns 9.496ns 0.855ns } { 0.000ns 0.903ns 0.177ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.110 ns" { HALT START-CP:inst7|inst4 inst18 inst18~clkctrl IR-8:MDR|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.110 ns" { HALT {} HALT~combout {} START-CP:inst7|inst4 {} inst18 {} inst18~clkctrl {} IR-8:MDR|inst7 {} } { 0.000ns 0.000ns 1.580ns 0.343ns 1.193ns 0.855ns } { 0.000ns 0.903ns 0.177ns 0.457ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "../IR-16/IR-8.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 704 464 528 784 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.622 ns - Shortest register register " "Info: - Shortest register to register delay is 0.622 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IR-8:MDR\|inst7 1 REG LCFF_X8_Y18_N13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y18_N13; Fanout = 1; REG Node = 'IR-8:MDR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR-8:MDR|inst7 } "NODE_NAME" } } { "../IR-16/IR-8.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 704 464 528 784 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.178 ns) 0.526 ns THREE-STATE-GATE:inst8\|inst4~feeder 2 COMB LCCOMB_X8_Y18_N4 1 " "Info: 2: + IC(0.348 ns) + CELL(0.178 ns) = 0.526 ns; Loc. = LCCOMB_X8_Y18_N4; Fanout = 1; COMB Node = 'THREE-STATE-GATE:inst8\|inst4~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { IR-8:MDR|inst7 THREE-STATE-GATE:inst8|inst4~feeder } "NODE_NAME" } } { "../THREE-STATE-GATE/THREE-STATE-GATE.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/THREE-STATE-GATE/THREE-STATE-GATE.bdf" { { 528 512 576 608 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.622 ns THREE-STATE-GATE:inst8\|inst4 3 REG LCFF_X8_Y18_N5 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.622 ns; Loc. = LCFF_X8_Y18_N5; Fanout = 1; REG Node = 'THREE-STATE-GATE:inst8\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { THREE-STATE-GATE:inst8|inst4~feeder THREE-STATE-GATE:inst8|inst4 } "NODE_NAME" } } { "../THREE-STATE-GATE/THREE-STATE-GATE.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/THREE-STATE-GATE/THREE-STATE-GATE.bdf" { { 528 512 576 608 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.274 ns ( 44.05 % ) " "Info: Total cell delay = 0.274 ns ( 44.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.348 ns ( 55.95 % ) " "Info: Total interconnect delay = 0.348 ns ( 55.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.622 ns" { IR-8:MDR|inst7 THREE-STATE-GATE:inst8|inst4~feeder THREE-STATE-GATE:inst8|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.622 ns" { IR-8:MDR|inst7 {} THREE-STATE-GATE:inst8|inst4~feeder {} THREE-STATE-GATE:inst8|inst4 {} } { 0.000ns 0.348ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "../THREE-STATE-GATE/THREE-STATE-GATE.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/THREE-STATE-GATE/THREE-STATE-GATE.bdf" { { 528 512 576 608 "inst4" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.613 ns" { HALT START-CP:inst7|inst4 START-CP:inst7|inst4~clkctrl THREE-STATE-GATE:inst8|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.613 ns" { HALT {} HALT~combout {} START-CP:inst7|inst4 {} START-CP:inst7|inst4~clkctrl {} THREE-STATE-GATE:inst8|inst4 {} } { 0.000ns 0.000ns 1.580ns 9.496ns 0.855ns } { 0.000ns 0.903ns 0.177ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.110 ns" { HALT START-CP:inst7|inst4 inst18 inst18~clkctrl IR-8:MDR|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.110 ns" { HALT {} HALT~combout {} START-CP:inst7|inst4 {} inst18 {} inst18~clkctrl {} IR-8:MDR|inst7 {} } { 0.000ns 0.000ns 1.580ns 0.343ns 1.193ns 0.855ns } { 0.000ns 0.903ns 0.177ns 0.457ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.622 ns" { IR-8:MDR|inst7 THREE-STATE-GATE:inst8|inst4~feeder THREE-STATE-GATE:inst8|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.622 ns" { IR-8:MDR|inst7 {} THREE-STATE-GATE:inst8|inst4~feeder {} THREE-STATE-GATE:inst8|inst4 {} } { 0.000ns 0.348ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "START 24 " "Warning: Circuit may not operate. Detected 24 non-operational path(s) clocked by clock \"START\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "IR-8:MDR\|inst7 THREE-STATE-GATE:inst8\|inst4 START 9.203 ns " "Info: Found hold time violation between source  pin or register \"IR-8:MDR\|inst7\" and destination pin or register \"THREE-STATE-GATE:inst8\|inst4\" for clock \"START\" (Hold time is 9.203 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.816 ns + Largest " "Info: + Largest clock skew is 9.816 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 15.909 ns + Longest register " "Info: + Longest clock path from clock \"START\" to destination register is 15.909 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns START 1 CLK PIN_132 2 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 2; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 184 -32 136 200 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.879 ns) 3.113 ns START-CP:inst7\|inst6 2 REG LCFF_X26_Y13_N17 1 " "Info: 2: + IC(1.158 ns) + CELL(0.879 ns) = 3.113 ns; Loc. = LCFF_X26_Y13_N17; Fanout = 1; REG Node = 'START-CP:inst7\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.037 ns" { START START-CP:inst7|inst6 } "NODE_NAME" } } { "../START-CP/START-CP.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/START-CP/START-CP.bdf" { { 200 560 624 280 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.521 ns) + CELL(0.322 ns) 4.956 ns START-CP:inst7\|inst4 3 COMB LCCOMB_X31_Y9_N20 7 " "Info: 3: + IC(1.521 ns) + CELL(0.322 ns) = 4.956 ns; Loc. = LCCOMB_X31_Y9_N20; Fanout = 7; COMB Node = 'START-CP:inst7\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.843 ns" { START-CP:inst7|inst6 START-CP:inst7|inst4 } "NODE_NAME" } } { "../START-CP/START-CP.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/START-CP/START-CP.bdf" { { 128 728 792 176 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(9.496 ns) + CELL(0.000 ns) 14.452 ns START-CP:inst7\|inst4~clkctrl 4 COMB CLKCTRL_G1 8 " "Info: 4: + IC(9.496 ns) + CELL(0.000 ns) = 14.452 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'START-CP:inst7\|inst4~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.496 ns" { START-CP:inst7|inst4 START-CP:inst7|inst4~clkctrl } "NODE_NAME" } } { "../START-CP/START-CP.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/START-CP/START-CP.bdf" { { 128 728 792 176 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.602 ns) 15.909 ns THREE-STATE-GATE:inst8\|inst4 5 REG LCFF_X8_Y18_N5 1 " "Info: 5: + IC(0.855 ns) + CELL(0.602 ns) = 15.909 ns; Loc. = LCFF_X8_Y18_N5; Fanout = 1; REG Node = 'THREE-STATE-GATE:inst8\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.457 ns" { START-CP:inst7|inst4~clkctrl THREE-STATE-GATE:inst8|inst4 } "NODE_NAME" } } { "../THREE-STATE-GATE/THREE-STATE-GATE.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/THREE-STATE-GATE/THREE-STATE-GATE.bdf" { { 528 512 576 608 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.879 ns ( 18.10 % ) " "Info: Total cell delay = 2.879 ns ( 18.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.030 ns ( 81.90 % ) " "Info: Total interconnect delay = 13.030 ns ( 81.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.909 ns" { START START-CP:inst7|inst6 START-CP:inst7|inst4 START-CP:inst7|inst4~clkctrl THREE-STATE-GATE:inst8|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.909 ns" { START {} START~combout {} START-CP:inst7|inst6 {} START-CP:inst7|inst4 {} START-CP:inst7|inst4~clkctrl {} THREE-STATE-GATE:inst8|inst4 {} } { 0.000ns 0.000ns 1.158ns 1.521ns 9.496ns 0.855ns } { 0.000ns 1.076ns 0.879ns 0.322ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 6.093 ns - Shortest register " "Info: - Shortest clock path from clock \"START\" to source register is 6.093 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns START 1 CLK PIN_132 2 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 2; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 184 -32 136 200 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.521 ns) 2.643 ns START-CP:inst7\|inst4 2 COMB LCCOMB_X31_Y9_N20 7 " "Info: 2: + IC(1.046 ns) + CELL(0.521 ns) = 2.643 ns; Loc. = LCCOMB_X31_Y9_N20; Fanout = 7; COMB Node = 'START-CP:inst7\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { START START-CP:inst7|inst4 } "NODE_NAME" } } { "../START-CP/START-CP.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/START-CP/START-CP.bdf" { { 128 728 792 176 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.457 ns) 3.443 ns inst18 3 COMB LCCOMB_X31_Y9_N18 1 " "Info: 3: + IC(0.343 ns) + CELL(0.457 ns) = 3.443 ns; Loc. = LCCOMB_X31_Y9_N18; Fanout = 1; COMB Node = 'inst18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { START-CP:inst7|inst4 inst18 } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -160 872 936 -112 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.193 ns) + CELL(0.000 ns) 4.636 ns inst18~clkctrl 4 COMB CLKCTRL_G6 8 " "Info: 4: + IC(1.193 ns) + CELL(0.000 ns) = 4.636 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst18~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.193 ns" { inst18 inst18~clkctrl } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -160 872 936 -112 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.602 ns) 6.093 ns IR-8:MDR\|inst7 5 REG LCFF_X8_Y18_N13 1 " "Info: 5: + IC(0.855 ns) + CELL(0.602 ns) = 6.093 ns; Loc. = LCFF_X8_Y18_N13; Fanout = 1; REG Node = 'IR-8:MDR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.457 ns" { inst18~clkctrl IR-8:MDR|inst7 } "NODE_NAME" } } { "../IR-16/IR-8.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 704 464 528 784 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.656 ns ( 43.59 % ) " "Info: Total cell delay = 2.656 ns ( 43.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.437 ns ( 56.41 % ) " "Info: Total interconnect delay = 3.437 ns ( 56.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.093 ns" { START START-CP:inst7|inst4 inst18 inst18~clkctrl IR-8:MDR|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.093 ns" { START {} START~combout {} START-CP:inst7|inst4 {} inst18 {} inst18~clkctrl {} IR-8:MDR|inst7 {} } { 0.000ns 0.000ns 1.046ns 0.343ns 1.193ns 0.855ns } { 0.000ns 1.076ns 0.521ns 0.457ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.909 ns" { START START-CP:inst7|inst6 START-CP:inst7|inst4 START-CP:inst7|inst4~clkctrl THREE-STATE-GATE:inst8|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.909 ns" { START {} START~combout {} START-CP:inst7|inst6 {} START-CP:inst7|inst4 {} START-CP:inst7|inst4~clkctrl {} THREE-STATE-GATE:inst8|inst4 {} } { 0.000ns 0.000ns 1.158ns 1.521ns 9.496ns 0.855ns } { 0.000ns 1.076ns 0.879ns 0.322ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.093 ns" { START START-CP:inst7|inst4 inst18 inst18~clkctrl IR-8:MDR|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.093 ns" { START {} START~combout {} START-CP:inst7|inst4 {} inst18 {} inst18~clkctrl {} IR-8:MDR|inst7 {} } { 0.000ns 0.000ns 1.046ns 0.343ns 1.193ns 0.855ns } { 0.000ns 1.076ns 0.521ns 0.457ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "../IR-16/IR-8.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 704 464 528 784 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.622 ns - Shortest register register " "Info: - Shortest register to register delay is 0.622 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IR-8:MDR\|inst7 1 REG LCFF_X8_Y18_N13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y18_N13; Fanout = 1; REG Node = 'IR-8:MDR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR-8:MDR|inst7 } "NODE_NAME" } } { "../IR-16/IR-8.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 704 464 528 784 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.178 ns) 0.526 ns THREE-STATE-GATE:inst8\|inst4~feeder 2 COMB LCCOMB_X8_Y18_N4 1 " "Info: 2: + IC(0.348 ns) + CELL(0.178 ns) = 0.526 ns; Loc. = LCCOMB_X8_Y18_N4; Fanout = 1; COMB Node = 'THREE-STATE-GATE:inst8\|inst4~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { IR-8:MDR|inst7 THREE-STATE-GATE:inst8|inst4~feeder } "NODE_NAME" } } { "../THREE-STATE-GATE/THREE-STATE-GATE.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/THREE-STATE-GATE/THREE-STATE-GATE.bdf" { { 528 512 576 608 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.622 ns THREE-STATE-GATE:inst8\|inst4 3 REG LCFF_X8_Y18_N5 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.622 ns; Loc. = LCFF_X8_Y18_N5; Fanout = 1; REG Node = 'THREE-STATE-GATE:inst8\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { THREE-STATE-GATE:inst8|inst4~feeder THREE-STATE-GATE:inst8|inst4 } "NODE_NAME" } } { "../THREE-STATE-GATE/THREE-STATE-GATE.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/THREE-STATE-GATE/THREE-STATE-GATE.bdf" { { 528 512 576 608 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.274 ns ( 44.05 % ) " "Info: Total cell delay = 0.274 ns ( 44.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.348 ns ( 55.95 % ) " "Info: Total interconnect delay = 0.348 ns ( 55.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.622 ns" { IR-8:MDR|inst7 THREE-STATE-GATE:inst8|inst4~feeder THREE-STATE-GATE:inst8|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.622 ns" { IR-8:MDR|inst7 {} THREE-STATE-GATE:inst8|inst4~feeder {} THREE-STATE-GATE:inst8|inst4 {} } { 0.000ns 0.348ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "../THREE-STATE-GATE/THREE-STATE-GATE.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/THREE-STATE-GATE/THREE-STATE-GATE.bdf" { { 528 512 576 608 "inst4" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.909 ns" { START START-CP:inst7|inst6 START-CP:inst7|inst4 START-CP:inst7|inst4~clkctrl THREE-STATE-GATE:inst8|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.909 ns" { START {} START~combout {} START-CP:inst7|inst6 {} START-CP:inst7|inst4 {} START-CP:inst7|inst4~clkctrl {} THREE-STATE-GATE:inst8|inst4 {} } { 0.000ns 0.000ns 1.158ns 1.521ns 9.496ns 0.855ns } { 0.000ns 1.076ns 0.879ns 0.322ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.093 ns" { START START-CP:inst7|inst4 inst18 inst18~clkctrl IR-8:MDR|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.093 ns" { START {} START~combout {} START-CP:inst7|inst4 {} inst18 {} inst18~clkctrl {} IR-8:MDR|inst7 {} } { 0.000ns 0.000ns 1.046ns 0.343ns 1.193ns 0.855ns } { 0.000ns 1.076ns 0.521ns 0.457ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.622 ns" { IR-8:MDR|inst7 THREE-STATE-GATE:inst8|inst4~feeder THREE-STATE-GATE:inst8|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.622 ns" { IR-8:MDR|inst7 {} THREE-STATE-GATE:inst8|inst4~feeder {} THREE-STATE-GATE:inst8|inst4 {} } { 0.000ns 0.348ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "IR-8:MAR\|inst2 RAMD4 CPMAR 1.251 ns register " "Info: tsu for register \"IR-8:MAR\|inst2\" (data pin = \"RAMD4\", clock pin = \"CPMAR\") is 1.251 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.894 ns + Longest pin register " "Info: + Longest pin to register delay is 7.894 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAMD4 1 PIN PIN_198 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_198; Fanout = 1; PIN Node = 'RAMD4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMD4 } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 904 112 288 920 "RAMD4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns RAMD4~0 2 COMB IOC_X5_Y19_N1 3 " "Info: 2: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = IOC_X5_Y19_N1; Fanout = 3; COMB Node = 'RAMD4~0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.913 ns" { RAMD4 RAMD4~0 } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 904 112 288 920 "RAMD4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.568 ns) + CELL(0.413 ns) 7.894 ns IR-8:MAR\|inst2 3 REG LCFF_X26_Y13_N23 1 " "Info: 3: + IC(6.568 ns) + CELL(0.413 ns) = 7.894 ns; Loc. = LCFF_X26_Y13_N23; Fanout = 1; REG Node = 'IR-8:MAR\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.981 ns" { RAMD4~0 IR-8:MAR|inst2 } "NODE_NAME" } } { "../IR-16/IR-8.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 416 464 528 496 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.326 ns ( 16.80 % ) " "Info: Total cell delay = 1.326 ns ( 16.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.568 ns ( 83.20 % ) " "Info: Total interconnect delay = 6.568 ns ( 83.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.894 ns" { RAMD4 RAMD4~0 IR-8:MAR|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.894 ns" { RAMD4 {} RAMD4~0 {} IR-8:MAR|inst2 {} } { 0.000ns 0.000ns 6.568ns } { 0.000ns 0.913ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../IR-16/IR-8.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 416 464 528 496 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPMAR destination 6.605 ns - Shortest register " "Info: - Shortest clock path from clock \"CPMAR\" to destination register is 6.605 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns CPMAR 1 CLK PIN_90 1 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_90; Fanout = 1; CLK Node = 'CPMAR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPMAR } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -200 624 792 -184 "CPMAR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.860 ns) + CELL(0.322 ns) 3.095 ns inst17 2 COMB LCCOMB_X31_Y9_N30 1 " "Info: 2: + IC(1.860 ns) + CELL(0.322 ns) = 3.095 ns; Loc. = LCCOMB_X31_Y9_N30; Fanout = 1; COMB Node = 'inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.182 ns" { CPMAR inst17 } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -208 872 936 -160 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.073 ns) + CELL(0.000 ns) 5.168 ns inst17~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(2.073 ns) + CELL(0.000 ns) = 5.168 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst17~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.073 ns" { inst17 inst17~clkctrl } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -208 872 936 -160 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.602 ns) 6.605 ns IR-8:MAR\|inst2 4 REG LCFF_X26_Y13_N23 1 " "Info: 4: + IC(0.835 ns) + CELL(0.602 ns) = 6.605 ns; Loc. = LCFF_X26_Y13_N23; Fanout = 1; REG Node = 'IR-8:MAR\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.437 ns" { inst17~clkctrl IR-8:MAR|inst2 } "NODE_NAME" } } { "../IR-16/IR-8.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 416 464 528 496 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.837 ns ( 27.81 % ) " "Info: Total cell delay = 1.837 ns ( 27.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.768 ns ( 72.19 % ) " "Info: Total interconnect delay = 4.768 ns ( 72.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.605 ns" { CPMAR inst17 inst17~clkctrl IR-8:MAR|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.605 ns" { CPMAR {} CPMAR~combout {} inst17 {} inst17~clkctrl {} IR-8:MAR|inst2 {} } { 0.000ns 0.000ns 1.860ns 2.073ns 0.835ns } { 0.000ns 0.913ns 0.322ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.894 ns" { RAMD4 RAMD4~0 IR-8:MAR|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.894 ns" { RAMD4 {} RAMD4~0 {} IR-8:MAR|inst2 {} } { 0.000ns 0.000ns 6.568ns } { 0.000ns 0.913ns 0.413ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.605 ns" { CPMAR inst17 inst17~clkctrl IR-8:MAR|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.605 ns" { CPMAR {} CPMAR~combout {} inst17 {} inst17~clkctrl {} IR-8:MAR|inst2 {} } { 0.000ns 0.000ns 1.860ns 2.073ns 0.835ns } { 0.000ns 0.913ns 0.322ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "START RAMA7 counter:PC\|inst14 24.691 ns register " "Info: tco from clock \"START\" to destination pin \"RAMA7\" through register \"counter:PC\|inst14\" is 24.691 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 18.252 ns + Longest register " "Info: + Longest clock path from clock \"START\" to source register is 18.252 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns START 1 CLK PIN_132 2 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 2; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 184 -32 136 200 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.879 ns) 3.113 ns START-CP:inst7\|inst6 2 REG LCFF_X26_Y13_N17 1 " "Info: 2: + IC(1.158 ns) + CELL(0.879 ns) = 3.113 ns; Loc. = LCFF_X26_Y13_N17; Fanout = 1; REG Node = 'START-CP:inst7\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.037 ns" { START START-CP:inst7|inst6 } "NODE_NAME" } } { "../START-CP/START-CP.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/START-CP/START-CP.bdf" { { 200 560 624 280 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.521 ns) + CELL(0.322 ns) 4.956 ns START-CP:inst7\|inst4 3 COMB LCCOMB_X31_Y9_N20 7 " "Info: 3: + IC(1.521 ns) + CELL(0.322 ns) = 4.956 ns; Loc. = LCCOMB_X31_Y9_N20; Fanout = 7; COMB Node = 'START-CP:inst7\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.843 ns" { START-CP:inst7|inst6 START-CP:inst7|inst4 } "NODE_NAME" } } { "../START-CP/START-CP.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/START-CP/START-CP.bdf" { { 128 728 792 176 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.322 ns) 5.610 ns inst19 4 COMB LCCOMB_X31_Y9_N8 1 " "Info: 4: + IC(0.332 ns) + CELL(0.322 ns) = 5.610 ns; Loc. = LCCOMB_X31_Y9_N8; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { START-CP:inst7|inst4 inst19 } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -112 872 936 -64 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.106 ns) + CELL(0.879 ns) 7.595 ns counter:PC\|inst3 5 REG LCFF_X28_Y10_N3 3 " "Info: 5: + IC(1.106 ns) + CELL(0.879 ns) = 7.595 ns; Loc. = LCFF_X28_Y10_N3; Fanout = 3; REG Node = 'counter:PC\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.985 ns" { inst19 counter:PC|inst3 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 168 232 664 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 8.807 ns counter:PC\|inst8 6 REG LCFF_X28_Y10_N9 3 " "Info: 6: + IC(0.333 ns) + CELL(0.879 ns) = 8.807 ns; Loc. = LCFF_X28_Y10_N9; Fanout = 3; REG Node = 'counter:PC\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { counter:PC|inst3 counter:PC|inst8 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 384 448 664 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.879 ns) 10.544 ns counter:PC\|inst9 7 REG LCFF_X24_Y10_N11 3 " "Info: 7: + IC(0.858 ns) + CELL(0.879 ns) = 10.544 ns; Loc. = LCFF_X24_Y10_N11; Fanout = 3; REG Node = 'counter:PC\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { counter:PC|inst8 counter:PC|inst9 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 608 672 664 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.879 ns) 11.754 ns counter:PC\|inst10 8 REG LCFF_X24_Y10_N9 3 " "Info: 8: + IC(0.331 ns) + CELL(0.879 ns) = 11.754 ns; Loc. = LCFF_X24_Y10_N9; Fanout = 3; REG Node = 'counter:PC\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.210 ns" { counter:PC|inst9 counter:PC|inst10 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 832 896 664 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.470 ns) + CELL(0.879 ns) 14.103 ns counter:PC\|inst11 9 REG LCFF_X29_Y12_N3 3 " "Info: 9: + IC(1.470 ns) + CELL(0.879 ns) = 14.103 ns; Loc. = LCFF_X29_Y12_N3; Fanout = 3; REG Node = 'counter:PC\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.349 ns" { counter:PC|inst10 counter:PC|inst11 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1064 1128 664 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 15.315 ns counter:PC\|inst12 10 REG LCFF_X29_Y12_N1 3 " "Info: 10: + IC(0.333 ns) + CELL(0.879 ns) = 15.315 ns; Loc. = LCFF_X29_Y12_N1; Fanout = 3; REG Node = 'counter:PC\|inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { counter:PC|inst11 counter:PC|inst12 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1296 1360 664 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.123 ns) + CELL(0.879 ns) 17.317 ns counter:PC\|inst13 11 REG LCFF_X23_Y12_N3 3 " "Info: 11: + IC(1.123 ns) + CELL(0.879 ns) = 17.317 ns; Loc. = LCFF_X23_Y12_N3; Fanout = 3; REG Node = 'counter:PC\|inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.002 ns" { counter:PC|inst12 counter:PC|inst13 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1520 1584 664 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.602 ns) 18.252 ns counter:PC\|inst14 12 REG LCFF_X23_Y12_N1 2 " "Info: 12: + IC(0.333 ns) + CELL(0.602 ns) = 18.252 ns; Loc. = LCFF_X23_Y12_N1; Fanout = 2; REG Node = 'counter:PC\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { counter:PC|inst13 counter:PC|inst14 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.354 ns ( 51.25 % ) " "Info: Total cell delay = 9.354 ns ( 51.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.898 ns ( 48.75 % ) " "Info: Total interconnect delay = 8.898 ns ( 48.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.252 ns" { START START-CP:inst7|inst6 START-CP:inst7|inst4 inst19 counter:PC|inst3 counter:PC|inst8 counter:PC|inst9 counter:PC|inst10 counter:PC|inst11 counter:PC|inst12 counter:PC|inst13 counter:PC|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.252 ns" { START {} START~combout {} START-CP:inst7|inst6 {} START-CP:inst7|inst4 {} inst19 {} counter:PC|inst3 {} counter:PC|inst8 {} counter:PC|inst9 {} counter:PC|inst10 {} counter:PC|inst11 {} counter:PC|inst12 {} counter:PC|inst13 {} counter:PC|inst14 {} } { 0.000ns 0.000ns 1.158ns 1.521ns 0.332ns 1.106ns 0.333ns 0.858ns 0.331ns 1.470ns 0.333ns 1.123ns 0.333ns } { 0.000ns 1.076ns 0.879ns 0.322ns 0.322ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.162 ns + Longest register pin " "Info: + Longest register to pin delay is 6.162 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:PC\|inst14 1 REG LCFF_X23_Y12_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y12_N1; Fanout = 2; REG Node = 'counter:PC\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:PC|inst14 } "NODE_NAME" } } { "../../GaoYue/counter/counter.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.544 ns) 1.459 ns selector:inst\|inst46 2 COMB LCCOMB_X26_Y13_N0 1 " "Info: 2: + IC(0.915 ns) + CELL(0.544 ns) = 1.459 ns; Loc. = LCCOMB_X26_Y13_N0; Fanout = 1; COMB Node = 'selector:inst\|inst46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.459 ns" { counter:PC|inst14 selector:inst|inst46 } "NODE_NAME" } } { "../../GaoYue/selector/selector.bdf" "" { Schematic "F:/sdu-computer-organization-project/GaoYue/selector/selector.bdf" { { 192 608 672 240 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.657 ns) + CELL(3.046 ns) 6.162 ns RAMA7 3 PIN PIN_179 0 " "Info: 3: + IC(1.657 ns) + CELL(3.046 ns) = 6.162 ns; Loc. = PIN_179; Fanout = 0; PIN Node = 'RAMA7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.703 ns" { selector:inst|inst46 RAMA7 } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 328 192 368 344 "RAMA7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.590 ns ( 58.26 % ) " "Info: Total cell delay = 3.590 ns ( 58.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.572 ns ( 41.74 % ) " "Info: Total interconnect delay = 2.572 ns ( 41.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.162 ns" { counter:PC|inst14 selector:inst|inst46 RAMA7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.162 ns" { counter:PC|inst14 {} selector:inst|inst46 {} RAMA7 {} } { 0.000ns 0.915ns 1.657ns } { 0.000ns 0.544ns 3.046ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.252 ns" { START START-CP:inst7|inst6 START-CP:inst7|inst4 inst19 counter:PC|inst3 counter:PC|inst8 counter:PC|inst9 counter:PC|inst10 counter:PC|inst11 counter:PC|inst12 counter:PC|inst13 counter:PC|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.252 ns" { START {} START~combout {} START-CP:inst7|inst6 {} START-CP:inst7|inst4 {} inst19 {} counter:PC|inst3 {} counter:PC|inst8 {} counter:PC|inst9 {} counter:PC|inst10 {} counter:PC|inst11 {} counter:PC|inst12 {} counter:PC|inst13 {} counter:PC|inst14 {} } { 0.000ns 0.000ns 1.158ns 1.521ns 0.332ns 1.106ns 0.333ns 0.858ns 0.331ns 1.470ns 0.333ns 1.123ns 0.333ns } { 0.000ns 1.076ns 0.879ns 0.322ns 0.322ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.162 ns" { counter:PC|inst14 selector:inst|inst46 RAMA7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.162 ns" { counter:PC|inst14 {} selector:inst|inst46 {} RAMA7 {} } { 0.000ns 0.915ns 1.657ns } { 0.000ns 0.544ns 3.046ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "HALT uRD 15.583 ns Longest " "Info: Longest tpd from source pin \"HALT\" to destination pin \"uRD\" is 15.583 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns HALT 1 CLK PIN_99 1 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_99; Fanout = 1; CLK Node = 'HALT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { HALT } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 152 -32 136 168 "HALT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.580 ns) + CELL(0.177 ns) 2.660 ns START-CP:inst7\|inst4 2 COMB LCCOMB_X31_Y9_N20 7 " "Info: 2: + IC(1.580 ns) + CELL(0.177 ns) = 2.660 ns; Loc. = LCCOMB_X31_Y9_N20; Fanout = 7; COMB Node = 'START-CP:inst7\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.757 ns" { HALT START-CP:inst7|inst4 } "NODE_NAME" } } { "../START-CP/START-CP.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/START-CP/START-CP.bdf" { { 128 728 792 176 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(9.847 ns) + CELL(3.076 ns) 15.583 ns uRD 3 PIN PIN_60 0 " "Info: 3: + IC(9.847 ns) + CELL(3.076 ns) = 15.583 ns; Loc. = PIN_60; Fanout = 0; PIN Node = 'uRD'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.923 ns" { START-CP:inst7|inst4 uRD } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 24 928 1104 40 "uRD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.156 ns ( 26.67 % ) " "Info: Total cell delay = 4.156 ns ( 26.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.427 ns ( 73.33 % ) " "Info: Total interconnect delay = 11.427 ns ( 73.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.583 ns" { HALT START-CP:inst7|inst4 uRD } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.583 ns" { HALT {} HALT~combout {} START-CP:inst7|inst4 {} uRD {} } { 0.000ns 0.000ns 1.580ns 9.847ns } { 0.000ns 0.903ns 0.177ns 3.076ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "IR-8:MDR\|inst4 RAMD1 START 2.285 ns register " "Info: th for register \"IR-8:MDR\|inst4\" (data pin = \"RAMD1\", clock pin = \"START\") is 2.285 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 8.406 ns + Longest register " "Info: + Longest clock path from clock \"START\" to destination register is 8.406 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns START 1 CLK PIN_132 2 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 2; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 184 -32 136 200 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.879 ns) 3.113 ns START-CP:inst7\|inst6 2 REG LCFF_X26_Y13_N17 1 " "Info: 2: + IC(1.158 ns) + CELL(0.879 ns) = 3.113 ns; Loc. = LCFF_X26_Y13_N17; Fanout = 1; REG Node = 'START-CP:inst7\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.037 ns" { START START-CP:inst7|inst6 } "NODE_NAME" } } { "../START-CP/START-CP.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/START-CP/START-CP.bdf" { { 200 560 624 280 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.521 ns) + CELL(0.322 ns) 4.956 ns START-CP:inst7\|inst4 3 COMB LCCOMB_X31_Y9_N20 7 " "Info: 3: + IC(1.521 ns) + CELL(0.322 ns) = 4.956 ns; Loc. = LCCOMB_X31_Y9_N20; Fanout = 7; COMB Node = 'START-CP:inst7\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.843 ns" { START-CP:inst7|inst6 START-CP:inst7|inst4 } "NODE_NAME" } } { "../START-CP/START-CP.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/START-CP/START-CP.bdf" { { 128 728 792 176 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.457 ns) 5.756 ns inst18 4 COMB LCCOMB_X31_Y9_N18 1 " "Info: 4: + IC(0.343 ns) + CELL(0.457 ns) = 5.756 ns; Loc. = LCCOMB_X31_Y9_N18; Fanout = 1; COMB Node = 'inst18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { START-CP:inst7|inst4 inst18 } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -160 872 936 -112 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.193 ns) + CELL(0.000 ns) 6.949 ns inst18~clkctrl 5 COMB CLKCTRL_G6 8 " "Info: 5: + IC(1.193 ns) + CELL(0.000 ns) = 6.949 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst18~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.193 ns" { inst18 inst18~clkctrl } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { -160 872 936 -112 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.602 ns) 8.406 ns IR-8:MDR\|inst4 6 REG LCFF_X8_Y18_N27 1 " "Info: 6: + IC(0.855 ns) + CELL(0.602 ns) = 8.406 ns; Loc. = LCFF_X8_Y18_N27; Fanout = 1; REG Node = 'IR-8:MDR\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.457 ns" { inst18~clkctrl IR-8:MDR|inst4 } "NODE_NAME" } } { "../IR-16/IR-8.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 808 464 528 888 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.336 ns ( 39.69 % ) " "Info: Total cell delay = 3.336 ns ( 39.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.070 ns ( 60.31 % ) " "Info: Total interconnect delay = 5.070 ns ( 60.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.406 ns" { START START-CP:inst7|inst6 START-CP:inst7|inst4 inst18 inst18~clkctrl IR-8:MDR|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.406 ns" { START {} START~combout {} START-CP:inst7|inst6 {} START-CP:inst7|inst4 {} inst18 {} inst18~clkctrl {} IR-8:MDR|inst4 {} } { 0.000ns 0.000ns 1.158ns 1.521ns 0.343ns 1.193ns 0.855ns } { 0.000ns 1.076ns 0.879ns 0.322ns 0.457ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "../IR-16/IR-8.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 808 464 528 888 "inst4" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.407 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAMD1 1 PIN PIN_193 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_193; Fanout = 1; PIN Node = 'RAMD1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMD1 } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 856 112 288 872 "RAMD1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns RAMD1~0 2 COMB IOC_X9_Y19_N1 3 " "Info: 2: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = IOC_X9_Y19_N1; Fanout = 3; COMB Node = 'RAMD1~0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.913 ns" { RAMD1 RAMD1~0 } "NODE_NAME" } } { "FANGCUN-SYSTEM.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/FANGCUN-SYSTEM/FANGCUN-SYSTEM.bdf" { { 856 112 288 872 "RAMD1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.220 ns) + CELL(0.178 ns) 6.311 ns IR-8:MDR\|inst4~feeder 3 COMB LCCOMB_X8_Y18_N26 1 " "Info: 3: + IC(5.220 ns) + CELL(0.178 ns) = 6.311 ns; Loc. = LCCOMB_X8_Y18_N26; Fanout = 1; COMB Node = 'IR-8:MDR\|inst4~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.398 ns" { RAMD1~0 IR-8:MDR|inst4~feeder } "NODE_NAME" } } { "../IR-16/IR-8.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 808 464 528 888 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.407 ns IR-8:MDR\|inst4 4 REG LCFF_X8_Y18_N27 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 6.407 ns; Loc. = LCFF_X8_Y18_N27; Fanout = 1; REG Node = 'IR-8:MDR\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { IR-8:MDR|inst4~feeder IR-8:MDR|inst4 } "NODE_NAME" } } { "../IR-16/IR-8.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 808 464 528 888 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.187 ns ( 18.53 % ) " "Info: Total cell delay = 1.187 ns ( 18.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.220 ns ( 81.47 % ) " "Info: Total interconnect delay = 5.220 ns ( 81.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.407 ns" { RAMD1 RAMD1~0 IR-8:MDR|inst4~feeder IR-8:MDR|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.407 ns" { RAMD1 {} RAMD1~0 {} IR-8:MDR|inst4~feeder {} IR-8:MDR|inst4 {} } { 0.000ns 0.000ns 5.220ns 0.000ns } { 0.000ns 0.913ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.406 ns" { START START-CP:inst7|inst6 START-CP:inst7|inst4 inst18 inst18~clkctrl IR-8:MDR|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.406 ns" { START {} START~combout {} START-CP:inst7|inst6 {} START-CP:inst7|inst4 {} inst18 {} inst18~clkctrl {} IR-8:MDR|inst4 {} } { 0.000ns 0.000ns 1.158ns 1.521ns 0.343ns 1.193ns 0.855ns } { 0.000ns 1.076ns 0.879ns 0.322ns 0.457ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.407 ns" { RAMD1 RAMD1~0 IR-8:MDR|inst4~feeder IR-8:MDR|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.407 ns" { RAMD1 {} RAMD1~0 {} IR-8:MDR|inst4~feeder {} IR-8:MDR|inst4 {} } { 0.000ns 0.000ns 5.220ns 0.000ns } { 0.000ns 0.913ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "157 " "Info: Peak virtual memory: 157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 15 21:54:47 2021 " "Info: Processing ended: Thu Apr 15 21:54:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
