

================================================================
== Vitis HLS Report for 'inner_layer_2_Pipeline_WEIGHTS_LOOP_2'
================================================================
* Date:           Tue Oct 29 15:19:21 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.084 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        2|   196607|  20.000 ns|  1.966 ms|    2|  196607|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- WEIGHTS_LOOP_2  |        0|   196605|         4|          3|          1|  0 ~ 65535|       yes|
        +------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    226|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        8|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|     65|    -|
|Register         |        -|    -|     181|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|    0|     181|    291|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-----------+---------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |   Memory  |                          Module                         | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------+---------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |WEIGHTS_U  |input_layer_Pipeline_WEIGHTS_LOOP_0_WEIGHTS_ROM_AUTO_1R  |        8|  0|   0|    0|  11328|    8|     1|        90624|
    +-----------+---------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total      |                                                         |        8|  0|   0|    0|  11328|    8|     1|        90624|
    +-----------+---------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln113_fu_167_p2     |         +|   0|  0|  71|          64|           1|
    |add_ln118_fu_189_p2     |         +|   0|  0|  23|          16|          16|
    |add_ln119_fu_195_p2     |         +|   0|  0|  20|          15|          15|
    |sub_ln115_fu_157_p2     |         -|   0|  0|  15|           8|           8|
    |icmp_ln113_fu_142_p2    |      icmp|   0|  0|  71|          64|          64|
    |select_ln119_fu_209_p3  |    select|   0|  0|  15|           1|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln115_fu_151_p2     |       xor|   0|  0|   9|           8|           9|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 226|         177|         116|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  20|          4|    1|          4|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |weight_index_fu_52           |   9|          2|   64|        128|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  65|         14|   69|        140|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |NEURONS_MEMBRANE_addr_reg_249  |   8|   0|    8|          0|
    |ap_CS_fsm                      |   3|   0|    3|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |icmp_ln113_reg_254             |   1|   0|    1|          0|
    |neuron_state_reg_263           |   1|   0|    1|          0|
    |select_ln119_reg_272           |  15|   0|   15|          0|
    |weight_index_4_reg_243         |  64|   0|   64|          0|
    |weight_index_fu_52             |  64|   0|   64|          0|
    |zext_ln110_cast_cast_reg_238   |   8|   0|   64|         56|
    |zext_ln113_1_cast_reg_233      |  14|   0|   64|         50|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 181|   0|  287|        106|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+---------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  inner_layer_2_Pipeline_WEIGHTS_LOOP_2|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  inner_layer_2_Pipeline_WEIGHTS_LOOP_2|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  inner_layer_2_Pipeline_WEIGHTS_LOOP_2|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  inner_layer_2_Pipeline_WEIGHTS_LOOP_2|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  inner_layer_2_Pipeline_WEIGHTS_LOOP_2|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  inner_layer_2_Pipeline_WEIGHTS_LOOP_2|  return value|
|zext_ln113                 |   in|   14|     ap_none|                             zext_ln113|        scalar|
|zext_ln110                 |   in|    7|     ap_none|                             zext_ln110|        scalar|
|zext_ln113_1               |   in|   14|     ap_none|                           zext_ln113_1|        scalar|
|trunc_ln                   |   in|    8|     ap_none|                               trunc_ln|        scalar|
|NEURONS_STATE_address0     |  out|    8|   ap_memory|                          NEURONS_STATE|         array|
|NEURONS_STATE_ce0          |  out|    1|   ap_memory|                          NEURONS_STATE|         array|
|NEURONS_STATE_q0           |   in|    1|   ap_memory|                          NEURONS_STATE|         array|
|NEURONS_MEMBRANE_address0  |  out|    8|   ap_memory|                       NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_ce0       |  out|    1|   ap_memory|                       NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_we0       |  out|    1|   ap_memory|                       NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_d0        |  out|   16|   ap_memory|                       NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_q0        |   in|   16|   ap_memory|                       NEURONS_MEMBRANE|         array|
+---------------------------+-----+-----+------------+---------------------------------------+--------------+

