INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sergaljerk/WSU-CPTE/Module_10/Module_10.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sergaljerk/WSU-CPTE/Module_10/Module_10.ip_user_files/bd/ARITH/ip/ARITH_ALU_0_0/sim/ARITH_ALU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARITH_ALU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sergaljerk/WSU-CPTE/Module_10/Module_10.ip_user_files/bd/ARITH/sim/ARITH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARITH
