/home1/std251_4/week04/mydesign/sim/tb/testbench.v
/home1/std251_4/week04/mydesign/syn/out/mapped/mydesign.v
/tools/dk/SAED32_EDK/lib/stdcell_rvt/verilog/saed32nm.v
