<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/RISCV/RISCVRegisterInfo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;19.1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',false);
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_fc62c913e8b7bfce256a9466d87d79c7.html">RISCV</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="headertitle"><div class="title">RISCVRegisterInfo.h</div></div>
</div><!--header-->
<div class="contents">
<a href="RISCVRegisterInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===-- RISCVRegisterInfo.h - RISC-V Register Information Impl --*- C++ -*-===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// This file contains the RISC-V implementation of the TargetRegisterInfo class.</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">//</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span> </div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">#ifndef LLVM_LIB_TARGET_RISCV_RISCVREGISTERINFO_H</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#define LLVM_LIB_TARGET_RISCV_RISCVREGISTERINFO_H</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span> </div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="RISCVTargetParser_8h.html">llvm/TargetParser/RISCVTargetParser.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="RISCVRegisterInfo_8h.html#aedf089544bf9a9a8ce4dd3bff13bcca2">   19</a></span><span class="preprocessor">#define GET_REGINFO_HEADER</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;RISCVGenRegisterInfo.inc&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span> </div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span> </div>
<div class="foldopen" id="foldopen00024" data-start="{" data-end="}">
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVRI.html">   24</a></span><span class="keyword">namespace </span>RISCVRI {</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="keyword">enum</span> {</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span>  <span class="comment">// The IsVRegClass value of this RegisterClass.</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVRI.html#a56f51372b601eaee3333e6b5cf590b31ab70e0b2c69d11661822b76a39791f561">   27</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVRI.html#a56f51372b601eaee3333e6b5cf590b31ab70e0b2c69d11661822b76a39791f561">IsVRegClassShift</a> = 0,</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVRI.html#a56f51372b601eaee3333e6b5cf590b31a18d930e1cf574b2b37518c426338ab67">   28</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVRI.html#a56f51372b601eaee3333e6b5cf590b31a18d930e1cf574b2b37518c426338ab67">IsVRegClassShiftMask</a> = 0b1 &lt;&lt; <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVRI.html#a56f51372b601eaee3333e6b5cf590b31ab70e0b2c69d11661822b76a39791f561">IsVRegClassShift</a>,</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>  <span class="comment">// The VLMul value of this RegisterClass. This value is valid iff IsVRegClass</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span>  <span class="comment">// is true.</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVRI.html#a56f51372b601eaee3333e6b5cf590b31aa1aab7fc1bc26b06971b5dee334b2755">   31</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVRI.html#a56f51372b601eaee3333e6b5cf590b31aa1aab7fc1bc26b06971b5dee334b2755">VLMulShift</a> = <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVRI.html#a56f51372b601eaee3333e6b5cf590b31ab70e0b2c69d11661822b76a39791f561">IsVRegClassShift</a> + 1,</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVRI.html#a56f51372b601eaee3333e6b5cf590b31a65b111b72f3fa0cb0aab3e18fb22f783">   32</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVRI.html#a56f51372b601eaee3333e6b5cf590b31a65b111b72f3fa0cb0aab3e18fb22f783">VLMulShiftMask</a> = 0b111 &lt;&lt; <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVRI.html#a56f51372b601eaee3333e6b5cf590b31aa1aab7fc1bc26b06971b5dee334b2755">VLMulShift</a>,</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>  <span class="comment">// The NF value of this RegisterClass. This value is valid iff IsVRegClass is</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>  <span class="comment">// true.</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVRI.html#a56f51372b601eaee3333e6b5cf590b31a61c080d5573d39f23cf0ed58399c7d8e">   36</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVRI.html#a56f51372b601eaee3333e6b5cf590b31a61c080d5573d39f23cf0ed58399c7d8e">NFShift</a> = <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVRI.html#a56f51372b601eaee3333e6b5cf590b31aa1aab7fc1bc26b06971b5dee334b2755">VLMulShift</a> + 3,</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVRI.html#a56f51372b601eaee3333e6b5cf590b31a5573d5572ea9c8a6f0c58234d2b5f09a">   37</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVRI.html#a56f51372b601eaee3333e6b5cf590b31a5573d5572ea9c8a6f0c58234d2b5f09a">NFShiftMask</a> = 0b111 &lt;&lt; <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVRI.html#a56f51372b601eaee3333e6b5cf590b31a61c080d5573d39f23cf0ed58399c7d8e">NFShift</a>,</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>};</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment"></span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/// \returns the IsVRegClass for the register class.</span></div>
<div class="foldopen" id="foldopen00041" data-start="{" data-end="}">
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVRI.html#af0b0c32a37a8ee1a3a8f8b3e1b2affa3">   41</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1RISCVRI.html#af0b0c32a37a8ee1a3a8f8b3e1b2affa3">isVRegClass</a>(<a class="code hl_class" href="classuint64__t.html">uint64_t</a> TSFlags) {</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>  <span class="keywordflow">return</span> TSFlags &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVRI.html#a56f51372b601eaee3333e6b5cf590b31a18d930e1cf574b2b37518c426338ab67">IsVRegClassShiftMask</a> &gt;&gt; <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVRI.html#a56f51372b601eaee3333e6b5cf590b31ab70e0b2c69d11661822b76a39791f561">IsVRegClassShift</a>;</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span>}</div>
</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment"></span> </div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">/// \returns the LMUL for the register class.</span></div>
<div class="foldopen" id="foldopen00046" data-start="{" data-end="}">
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVRI.html#a6342cae1bd76356e312a8dbcedd1cf4f">   46</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keyword">inline</span> <a class="code hl_enumeration" href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1c">RISCVII::VLMUL</a> <a class="code hl_function" href="namespacellvm_1_1RISCVRI.html#a6342cae1bd76356e312a8dbcedd1cf4f">getLMul</a>(<a class="code hl_class" href="classuint64__t.html">uint64_t</a> TSFlags) {</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>  <span class="keywordflow">return</span> <span class="keyword">static_cast&lt;</span><a class="code hl_enumeration" href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1c">RISCVII::VLMUL</a><span class="keyword">&gt;</span>((TSFlags &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVRI.html#a56f51372b601eaee3333e6b5cf590b31a65b111b72f3fa0cb0aab3e18fb22f783">VLMulShiftMask</a>) &gt;&gt; <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVRI.html#a56f51372b601eaee3333e6b5cf590b31aa1aab7fc1bc26b06971b5dee334b2755">VLMulShift</a>);</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>}</div>
</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment"></span> </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">/// \returns the NF for the register class.</span></div>
<div class="foldopen" id="foldopen00051" data-start="{" data-end="}">
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVRI.html#a98ed2715209a3dddd9b613c56c389210">   51</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1RISCVRI.html#a98ed2715209a3dddd9b613c56c389210">getNF</a>(<a class="code hl_class" href="classuint64__t.html">uint64_t</a> TSFlags) {</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>  <span class="keywordflow">return</span> <span class="keyword">static_cast&lt;</span><span class="keywordtype">unsigned</span><span class="keyword">&gt;</span>((TSFlags &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVRI.html#a56f51372b601eaee3333e6b5cf590b31a5573d5572ea9c8a6f0c58234d2b5f09a">NFShiftMask</a>) &gt;&gt; <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVRI.html#a56f51372b601eaee3333e6b5cf590b31a61c080d5573d39f23cf0ed58399c7d8e">NFShift</a>) + 1;</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>}</div>
</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>} <span class="comment">// namespace RISCVRI</span></div>
</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span> </div>
<div class="foldopen" id="foldopen00056" data-start="{" data-end="};">
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html">   56</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1RISCVRegisterInfo.html">RISCVRegisterInfo</a> : <span class="keyword">public</span> <a class="code hl_class" href="classRISCVGenRegisterInfo.html">RISCVGenRegisterInfo</a> {</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span> </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>  <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#a4b15b21859e0755a1426d8b06b973d06">RISCVRegisterInfo</a>(<span class="keywordtype">unsigned</span> HwMode);</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span> </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>  <span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> *<a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#a314b61dda54f91c5b5b16c57495de91b">getCallPreservedMask</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>                                       CallingConv::ID) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>  <span class="keyword">const</span> <a class="code hl_class" href="classuint16__t.html">MCPhysReg</a> *<a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#a24c02ac750fe944f0902c120ed0e773d">getCalleeSavedRegs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span> </div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>  <a class="code hl_class" href="classllvm_1_1BitVector.html">BitVector</a> <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#a277355964aa533df56cf3e0de6701b3d">getReservedRegs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#ab249b9c1f964160b8283b88d89524e87">isAsmClobberable</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>                        <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> PhysReg) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span> </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>  <span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> *<a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#ab2b51b83e4a81bcd5cdc3fcf63835032">getNoPreservedMask</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>  <span class="comment">// Update DestReg to have the value SrcReg plus an offset.  This is</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>  <span class="comment">// used during frame layout, and we may need to ensure that if we</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>  <span class="comment">// split the offset internally that the DestReg is always aligned,</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>  <span class="comment">// assuming that source reg was.</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#aa4909014e5875c7b2d1cd6fdd7ab7e89">adjustReg</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="NVVMIntrRange_8cpp.html#ac5804672fc0850438d63caec770647f8">II</a>,</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>                 <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DestReg, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg,</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>                 <a class="code hl_class" href="classllvm_1_1StackOffset.html">StackOffset</a> <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <a class="code hl_enumeration" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518">MachineInstr::MIFlag</a> Flag,</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>                 <a class="code hl_struct" href="structllvm_1_1MaybeAlign.html">MaybeAlign</a> RequiredAlign) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span> </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#afea15e305a01decf5c19eb0ccedc38a1">eliminateFrameIndex</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">int</span> SPAdj,</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>                           <span class="keywordtype">unsigned</span> FIOperandNum,</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>                           <a class="code hl_class" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span> </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#a03734d92bfe18e27f139b8a607b246a8">requiresVirtualBaseRegisters</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span> </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#a019cd64618c63f99af8a18d51edd11e6">needsFrameBaseReg</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int64_t <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span> </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#a6a21527d94be9d791694dc9a374b4245">isFrameOffsetLegal</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> BaseReg,</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>                          int64_t <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span> </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#a497ba80da227001f952a7d30cfe0552f">materializeFrameBaseRegister</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <span class="keywordtype">int</span> FrameIdx,</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>                                        int64_t <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span> </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#ad2b3e9a806b1c44edf1125a7eeb79801">resolveFrameIndex</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> BaseReg,</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>                         int64_t <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span> </div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>  int64_t <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#adce425f688e985438ed2aa38300b07b0">getFrameIndexInstrOffset</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>                                   <span class="keywordtype">int</span> Idx) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span> </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#a7238a4dd92fc1bb51c004c49c2b22263">lowerVSPILL</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="NVVMIntrRange_8cpp.html#ac5804672fc0850438d63caec770647f8">II</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#a293e39e43b6f68064cdfd37061c84128">lowerVRELOAD</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="NVVMIntrRange_8cpp.html#ac5804672fc0850438d63caec770647f8">II</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span> </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#a7e859708ad783a2c412c873b9dea6b4e">getFrameRegister</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span> </div>
<div class="foldopen" id="foldopen00105" data-start="{" data-end="}">
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#a08e69eb4f888c508479dc50ad1346169">  105</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#a08e69eb4f888c508479dc50ad1346169">requiresRegisterScavenging</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>  }</div>
</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span> </div>
<div class="foldopen" id="foldopen00109" data-start="{" data-end="}">
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#a409d7cf428109f17eaf4a55acc69c9c4">  109</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#a409d7cf428109f17eaf4a55acc69c9c4">requiresFrameIndexScavenging</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>  }</div>
</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span> </div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="foldopen" id="foldopen00114" data-start="{" data-end="}">
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#abb71935589fd49e828bb9dd6d2fd7053">  114</a></span>  <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#abb71935589fd49e828bb9dd6d2fd7053">getPointerRegClass</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>                     <span class="keywordtype">unsigned</span> Kind = 0)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>    <span class="keywordflow">return</span> &amp;RISCV::GPRRegClass;</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>  }</div>
</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span> </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>  <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#a12ace4f3daef15c858412ae8459af318">getLargestLegalSuperClass</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span> </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#a575bd978cab5f3910b4882f7f0c58217">getOffsetOpcodes</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1StackOffset.html">StackOffset</a> &amp;<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>                        <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;uint64_t&gt;</a> &amp;Ops) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span> </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#afafb9fe0c593f1f94f905d6186e8f712">getRegisterCostTableIndex</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span> </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#ad490ad7663a07141538a6f4049299550">getRegAllocationHints</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> VirtReg, <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> Order,</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>                             <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCPhysReg&gt;</a> &amp;Hints,</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>                             <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *VRM,</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>                             <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LiveRegMatrix.html">LiveRegMatrix</a> *<a class="code hl_variable" href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span> </div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="foldopen" id="foldopen00134" data-start="{" data-end="}">
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#a4fde3da4928cf677828a8e84220e4d80">  134</a></span>  <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#a4fde3da4928cf677828a8e84220e4d80">getLargestSuperClass</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>    <span class="keywordflow">if</span> (RISCV::VRM8RegClass.hasSubClassEq(RC))</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>      <span class="keywordflow">return</span> &amp;RISCV::VRM8RegClass;</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>    <span class="keywordflow">if</span> (RISCV::VRM4RegClass.hasSubClassEq(RC))</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>      <span class="keywordflow">return</span> &amp;RISCV::VRM4RegClass;</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>    <span class="keywordflow">if</span> (RISCV::VRM2RegClass.hasSubClassEq(RC))</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>      <span class="keywordflow">return</span> &amp;RISCV::VRM2RegClass;</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>    <span class="keywordflow">if</span> (RISCV::VRRegClass.hasSubClassEq(RC))</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>      <span class="keywordflow">return</span> &amp;RISCV::VRRegClass;</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>    <span class="keywordflow">return</span> RC;</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>  }</div>
</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span> </div>
<div class="foldopen" id="foldopen00146" data-start="{" data-end="}">
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#a68e66d1e9c4b7808bea812670cd544b5">  146</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#a68e66d1e9c4b7808bea812670cd544b5">doesRegClassHavePseudoInitUndef</a>(</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#acbb4c61a970c46bace27495c19538ac5">isVRRegClass</a>(RC);</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>  }</div>
</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span> </div>
<div class="foldopen" id="foldopen00151" data-start="{" data-end="}">
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#acbb4c61a970c46bace27495c19538ac5">  151</a></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#acbb4c61a970c46bace27495c19538ac5">isVRRegClass</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) {</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm_1_1RISCVRI.html#af0b0c32a37a8ee1a3a8f8b3e1b2affa3">RISCVRI::isVRegClass</a>(RC-&gt;<a class="code hl_variable" href="classllvm_1_1TargetRegisterClass.html#a1cc1ce48e42ab86c1419314bef07f00b">TSFlags</a>) &amp;&amp;</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>           <a class="code hl_function" href="namespacellvm_1_1RISCVRI.html#a98ed2715209a3dddd9b613c56c389210">RISCVRI::getNF</a>(RC-&gt;<a class="code hl_variable" href="classllvm_1_1TargetRegisterClass.html#a1cc1ce48e42ab86c1419314bef07f00b">TSFlags</a>) == 1;</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>  }</div>
</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span> </div>
<div class="foldopen" id="foldopen00156" data-start="{" data-end="}">
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#a332bd6d18c6843b98cd5638ed6516bf1">  156</a></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#a332bd6d18c6843b98cd5638ed6516bf1">isVRNRegClass</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) {</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm_1_1RISCVRI.html#af0b0c32a37a8ee1a3a8f8b3e1b2affa3">RISCVRI::isVRegClass</a>(RC-&gt;<a class="code hl_variable" href="classllvm_1_1TargetRegisterClass.html#a1cc1ce48e42ab86c1419314bef07f00b">TSFlags</a>) &amp;&amp; <a class="code hl_function" href="namespacellvm_1_1RISCVRI.html#a98ed2715209a3dddd9b613c56c389210">RISCVRI::getNF</a>(RC-&gt;<a class="code hl_variable" href="classllvm_1_1TargetRegisterClass.html#a1cc1ce48e42ab86c1419314bef07f00b">TSFlags</a>) &gt; 1;</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>  }</div>
</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span> </div>
<div class="foldopen" id="foldopen00160" data-start="{" data-end="}">
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#a6b0e6be6a451881260fcd7f29b7fb4fc">  160</a></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#a6b0e6be6a451881260fcd7f29b7fb4fc">isRVVRegClass</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) {</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm_1_1RISCVRI.html#af0b0c32a37a8ee1a3a8f8b3e1b2affa3">RISCVRI::isVRegClass</a>(RC-&gt;<a class="code hl_variable" href="classllvm_1_1TargetRegisterClass.html#a1cc1ce48e42ab86c1419314bef07f00b">TSFlags</a>);</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>  }</div>
</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>};</div>
</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>} <span class="comment">// namespace llvm</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span> </div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="preprocessor">#endif</span></div>
<div class="ttc" id="aARMSLSHardening_8cpp_html_a5958512eae2979bd2eb383977996a600"><div class="ttname"><a href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></div><div class="ttdeci">MachineBasicBlock &amp; MBB</div><div class="ttdef"><b>Definition</b> <a href="ARMSLSHardening_8cpp_source.html#l00071">ARMSLSHardening.cpp:71</a></div></div>
<div class="ttc" id="aARMSLSHardening_8cpp_html_ad467c4ab9119043f9b7750ab986be61a"><div class="ttname"><a href="ARMSLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator DebugLoc DL</div><div class="ttdef"><b>Definition</b> <a href="ARMSLSHardening_8cpp_source.html#l00073">ARMSLSHardening.cpp:73</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition</b> <a href="IRTranslator_8cpp_source.html#l00113">IRTranslator.cpp:113</a></div></div>
<div class="ttc" id="aLiveRegMatrix_8cpp_html_a8989acb71bd355e02bcf3a930b5e54ea"><div class="ttname"><a href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a></div><div class="ttdeci">Live Register Matrix</div><div class="ttdef"><b>Definition</b> <a href="LiveRegMatrix_8cpp_source.html#l00044">LiveRegMatrix.cpp:44</a></div></div>
<div class="ttc" id="aNVVMIntrRange_8cpp_html_ac5804672fc0850438d63caec770647f8"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#ac5804672fc0850438d63caec770647f8">II</a></div><div class="ttdeci">uint64_t IntrinsicInst * II</div><div class="ttdef"><b>Definition</b> <a href="NVVMIntrRange_8cpp_source.html#l00052">NVVMIntrRange.cpp:52</a></div></div>
<div class="ttc" id="aRISCVTargetParser_8h_html"><div class="ttname"><a href="RISCVTargetParser_8h.html">RISCVTargetParser.h</a></div></div>
<div class="ttc" id="aTargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="aclassRISCVGenRegisterInfo_html"><div class="ttname"><a href="classRISCVGenRegisterInfo.html">RISCVGenRegisterInfo</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition</b> <a href="X86ShuffleDecode_8h_source.html#l00025">X86ShuffleDecode.h:25</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition</b> <a href="BitVector_8h_source.html#l00082">BitVector.h:82</a></div></div>
<div class="ttc" id="aclassllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location.</div><div class="ttdef"><b>Definition</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveRegMatrix_html"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html">llvm::LiveRegMatrix</a></div><div class="ttdef"><b>Definition</b> <a href="LiveRegMatrix_8h_source.html#l00040">LiveRegMatrix.h:40</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value.</div><div class="ttdef"><b>Definition</b> <a href="MCRegister_8h_source.html#l00033">MCRegister.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition</b> <a href="MachineBasicBlock_8h_source.html#l00123">MachineBasicBlock.h:124</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00258">MachineFunction.h:258</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstr_8h_source.html#l00067">MachineInstr.h:69</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_aafacf84de1cb994a92dc045f4aa1d518"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518">llvm::MachineInstr::MIFlag</a></div><div class="ttdeci">MIFlag</div><div class="ttdef"><b>Definition</b> <a href="MachineInstr_8h_source.html#l00083">MachineInstr.h:83</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegScavenger_html"><div class="ttname"><a href="classllvm_1_1RegScavenger.html">llvm::RegScavenger</a></div><div class="ttdef"><b>Definition</b> <a href="RegisterScavenging_8h_source.html#l00034">RegisterScavenging.h:34</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition</b> <a href="X86ShuffleDecodeConstantPool_8h_source.html#l00023">X86ShuffleDecodeConstantPool.h:23</a></div></div>
<div class="ttc" id="aclassllvm_1_1StackOffset_html"><div class="ttname"><a href="classllvm_1_1StackOffset.html">llvm::StackOffset</a></div><div class="ttdoc">StackOffset holds a fixed and a scalable offset in bytes.</div><div class="ttdef"><b>Definition</b> <a href="TypeSize_8h_source.html#l00033">TypeSize.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition</b> <a href="TargetRegisterInfo_8h_source.html#l00045">TargetRegisterInfo.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html_a1cc1ce48e42ab86c1419314bef07f00b"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a1cc1ce48e42ab86c1419314bef07f00b">llvm::TargetRegisterClass::TSFlags</a></div><div class="ttdeci">const uint8_t TSFlags</div><div class="ttdoc">Configurable target specific flags.</div><div class="ttdef"><b>Definition</b> <a href="TargetRegisterInfo_8h_source.html#l00064">TargetRegisterInfo.h:64</a></div></div>
<div class="ttc" id="aclassllvm_1_1VirtRegMap_html"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html">llvm::VirtRegMap</a></div><div class="ttdef"><b>Definition</b> <a href="VirtRegMap_8h_source.html#l00033">VirtRegMap.h:33</a></div></div>
<div class="ttc" id="aclassuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="aclassuint64__t_html"><div class="ttname"><a href="classuint64__t.html">uint64_t</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVII_html_ab335a6694bd42d4d2f807ec281af1e1c"><div class="ttname"><a href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1c">llvm::RISCVII::VLMUL</a></div><div class="ttdeci">VLMUL</div><div class="ttdef"><b>Definition</b> <a href="RISCVTargetParser_8h_source.html#l00052">RISCVTargetParser.h:52</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVRI_html_a56f51372b601eaee3333e6b5cf590b31a18d930e1cf574b2b37518c426338ab67"><div class="ttname"><a href="namespacellvm_1_1RISCVRI.html#a56f51372b601eaee3333e6b5cf590b31a18d930e1cf574b2b37518c426338ab67">llvm::RISCVRI::IsVRegClassShiftMask</a></div><div class="ttdeci">@ IsVRegClassShiftMask</div><div class="ttdef"><b>Definition</b> <a href="#l00028">RISCVRegisterInfo.h:28</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVRI_html_a56f51372b601eaee3333e6b5cf590b31a5573d5572ea9c8a6f0c58234d2b5f09a"><div class="ttname"><a href="namespacellvm_1_1RISCVRI.html#a56f51372b601eaee3333e6b5cf590b31a5573d5572ea9c8a6f0c58234d2b5f09a">llvm::RISCVRI::NFShiftMask</a></div><div class="ttdeci">@ NFShiftMask</div><div class="ttdef"><b>Definition</b> <a href="#l00037">RISCVRegisterInfo.h:37</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVRI_html_a56f51372b601eaee3333e6b5cf590b31a61c080d5573d39f23cf0ed58399c7d8e"><div class="ttname"><a href="namespacellvm_1_1RISCVRI.html#a56f51372b601eaee3333e6b5cf590b31a61c080d5573d39f23cf0ed58399c7d8e">llvm::RISCVRI::NFShift</a></div><div class="ttdeci">@ NFShift</div><div class="ttdef"><b>Definition</b> <a href="#l00036">RISCVRegisterInfo.h:36</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVRI_html_a56f51372b601eaee3333e6b5cf590b31a65b111b72f3fa0cb0aab3e18fb22f783"><div class="ttname"><a href="namespacellvm_1_1RISCVRI.html#a56f51372b601eaee3333e6b5cf590b31a65b111b72f3fa0cb0aab3e18fb22f783">llvm::RISCVRI::VLMulShiftMask</a></div><div class="ttdeci">@ VLMulShiftMask</div><div class="ttdef"><b>Definition</b> <a href="#l00032">RISCVRegisterInfo.h:32</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVRI_html_a56f51372b601eaee3333e6b5cf590b31aa1aab7fc1bc26b06971b5dee334b2755"><div class="ttname"><a href="namespacellvm_1_1RISCVRI.html#a56f51372b601eaee3333e6b5cf590b31aa1aab7fc1bc26b06971b5dee334b2755">llvm::RISCVRI::VLMulShift</a></div><div class="ttdeci">@ VLMulShift</div><div class="ttdef"><b>Definition</b> <a href="#l00031">RISCVRegisterInfo.h:31</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVRI_html_a56f51372b601eaee3333e6b5cf590b31ab70e0b2c69d11661822b76a39791f561"><div class="ttname"><a href="namespacellvm_1_1RISCVRI.html#a56f51372b601eaee3333e6b5cf590b31ab70e0b2c69d11661822b76a39791f561">llvm::RISCVRI::IsVRegClassShift</a></div><div class="ttdeci">@ IsVRegClassShift</div><div class="ttdef"><b>Definition</b> <a href="#l00027">RISCVRegisterInfo.h:27</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVRI_html_a6342cae1bd76356e312a8dbcedd1cf4f"><div class="ttname"><a href="namespacellvm_1_1RISCVRI.html#a6342cae1bd76356e312a8dbcedd1cf4f">llvm::RISCVRI::getLMul</a></div><div class="ttdeci">static RISCVII::VLMUL getLMul(uint64_t TSFlags)</div><div class="ttdef"><b>Definition</b> <a href="#l00046">RISCVRegisterInfo.h:46</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVRI_html_a98ed2715209a3dddd9b613c56c389210"><div class="ttname"><a href="namespacellvm_1_1RISCVRI.html#a98ed2715209a3dddd9b613c56c389210">llvm::RISCVRI::getNF</a></div><div class="ttdeci">static unsigned getNF(uint64_t TSFlags)</div><div class="ttdef"><b>Definition</b> <a href="#l00051">RISCVRegisterInfo.h:51</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVRI_html_af0b0c32a37a8ee1a3a8f8b3e1b2affa3"><div class="ttname"><a href="namespacellvm_1_1RISCVRI.html#af0b0c32a37a8ee1a3a8f8b3e1b2affa3">llvm::RISCVRI::isVRegClass</a></div><div class="ttdeci">static bool isVRegClass(uint64_t TSFlags)</div><div class="ttdef"><b>Definition</b> <a href="#l00041">RISCVRegisterInfo.h:41</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="anamespacellvm_html_a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4"><div class="ttname"><a href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">llvm::Offset</a></div><div class="ttdeci">@ Offset</div><div class="ttdef"><b>Definition</b> <a href="DWP_8cpp_source.html#l00480">DWP.cpp:480</a></div></div>
<div class="ttc" id="astructllvm_1_1MaybeAlign_html"><div class="ttname"><a href="structllvm_1_1MaybeAlign.html">llvm::MaybeAlign</a></div><div class="ttdoc">This struct is a compact representation of a valid (power of two) or undefined (0) alignment.</div><div class="ttdef"><b>Definition</b> <a href="Alignment_8h_source.html#l00117">Alignment.h:117</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html">llvm::RISCVRegisterInfo</a></div><div class="ttdef"><b>Definition</b> <a href="#l00056">RISCVRegisterInfo.h:56</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_a019cd64618c63f99af8a18d51edd11e6"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#a019cd64618c63f99af8a18d51edd11e6">llvm::RISCVRegisterInfo::needsFrameBaseReg</a></div><div class="ttdeci">bool needsFrameBaseReg(MachineInstr *MI, int64_t Offset) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVRegisterInfo_8cpp_source.html#l00592">RISCVRegisterInfo.cpp:592</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_a03734d92bfe18e27f139b8a607b246a8"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#a03734d92bfe18e27f139b8a607b246a8">llvm::RISCVRegisterInfo::requiresVirtualBaseRegisters</a></div><div class="ttdeci">bool requiresVirtualBaseRegisters(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVRegisterInfo_8cpp_source.html#l00583">RISCVRegisterInfo.cpp:583</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_a08e69eb4f888c508479dc50ad1346169"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#a08e69eb4f888c508479dc50ad1346169">llvm::RISCVRegisterInfo::requiresRegisterScavenging</a></div><div class="ttdeci">bool requiresRegisterScavenging(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00105">RISCVRegisterInfo.h:105</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_a12ace4f3daef15c858412ae8459af318"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#a12ace4f3daef15c858412ae8459af318">llvm::RISCVRegisterInfo::getLargestLegalSuperClass</a></div><div class="ttdeci">const TargetRegisterClass * getLargestLegalSuperClass(const TargetRegisterClass *RC, const MachineFunction &amp;) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVRegisterInfo_8cpp_source.html#l00750">RISCVRegisterInfo.cpp:750</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_a24c02ac750fe944f0902c120ed0e773d"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#a24c02ac750fe944f0902c120ed0e773d">llvm::RISCVRegisterInfo::getCalleeSavedRegs</a></div><div class="ttdeci">const MCPhysReg * getCalleeSavedRegs(const MachineFunction *MF) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVRegisterInfo_8cpp_source.html#l00060">RISCVRegisterInfo.cpp:60</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_a277355964aa533df56cf3e0de6701b3d"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#a277355964aa533df56cf3e0de6701b3d">llvm::RISCVRegisterInfo::getReservedRegs</a></div><div class="ttdeci">BitVector getReservedRegs(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVRegisterInfo_8cpp_source.html#l00102">RISCVRegisterInfo.cpp:102</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_a293e39e43b6f68064cdfd37061c84128"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#a293e39e43b6f68064cdfd37061c84128">llvm::RISCVRegisterInfo::lowerVRELOAD</a></div><div class="ttdeci">void lowerVRELOAD(MachineBasicBlock::iterator II) const</div><div class="ttdef"><b>Definition</b> <a href="RISCVRegisterInfo_8cpp_source.html#l00382">RISCVRegisterInfo.cpp:382</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_a314b61dda54f91c5b5b16c57495de91b"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#a314b61dda54f91c5b5b16c57495de91b">llvm::RISCVRegisterInfo::getCallPreservedMask</a></div><div class="ttdeci">const uint32_t * getCallPreservedMask(const MachineFunction &amp;MF, CallingConv::ID) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVRegisterInfo_8cpp_source.html#l00719">RISCVRegisterInfo.cpp:719</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_a332bd6d18c6843b98cd5638ed6516bf1"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#a332bd6d18c6843b98cd5638ed6516bf1">llvm::RISCVRegisterInfo::isVRNRegClass</a></div><div class="ttdeci">static bool isVRNRegClass(const TargetRegisterClass *RC)</div><div class="ttdef"><b>Definition</b> <a href="#l00156">RISCVRegisterInfo.h:156</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_a409d7cf428109f17eaf4a55acc69c9c4"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#a409d7cf428109f17eaf4a55acc69c9c4">llvm::RISCVRegisterInfo::requiresFrameIndexScavenging</a></div><div class="ttdeci">bool requiresFrameIndexScavenging(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00109">RISCVRegisterInfo.h:109</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_a497ba80da227001f952a7d30cfe0552f"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#a497ba80da227001f952a7d30cfe0552f">llvm::RISCVRegisterInfo::materializeFrameBaseRegister</a></div><div class="ttdeci">Register materializeFrameBaseRegister(MachineBasicBlock *MBB, int FrameIdx, int64_t Offset) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVRegisterInfo_8cpp_source.html#l00665">RISCVRegisterInfo.cpp:665</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_a4b15b21859e0755a1426d8b06b973d06"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#a4b15b21859e0755a1426d8b06b973d06">llvm::RISCVRegisterInfo::RISCVRegisterInfo</a></div><div class="ttdeci">RISCVRegisterInfo(unsigned HwMode)</div><div class="ttdef"><b>Definition</b> <a href="RISCVRegisterInfo_8cpp_source.html#l00055">RISCVRegisterInfo.cpp:55</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_a4fde3da4928cf677828a8e84220e4d80"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#a4fde3da4928cf677828a8e84220e4d80">llvm::RISCVRegisterInfo::getLargestSuperClass</a></div><div class="ttdeci">const TargetRegisterClass * getLargestSuperClass(const TargetRegisterClass *RC) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00134">RISCVRegisterInfo.h:134</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_a575bd978cab5f3910b4882f7f0c58217"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#a575bd978cab5f3910b4882f7f0c58217">llvm::RISCVRegisterInfo::getOffsetOpcodes</a></div><div class="ttdeci">void getOffsetOpcodes(const StackOffset &amp;Offset, SmallVectorImpl&lt; uint64_t &gt; &amp;Ops) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVRegisterInfo_8cpp_source.html#l00765">RISCVRegisterInfo.cpp:765</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_a68e66d1e9c4b7808bea812670cd544b5"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#a68e66d1e9c4b7808bea812670cd544b5">llvm::RISCVRegisterInfo::doesRegClassHavePseudoInitUndef</a></div><div class="ttdeci">bool doesRegClassHavePseudoInitUndef(const TargetRegisterClass *RC) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00146">RISCVRegisterInfo.h:146</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_a6a21527d94be9d791694dc9a374b4245"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#a6a21527d94be9d791694dc9a374b4245">llvm::RISCVRegisterInfo::isFrameOffsetLegal</a></div><div class="ttdeci">bool isFrameOffsetLegal(const MachineInstr *MI, Register BaseReg, int64_t Offset) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVRegisterInfo_8cpp_source.html#l00648">RISCVRegisterInfo.cpp:648</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_a6b0e6be6a451881260fcd7f29b7fb4fc"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#a6b0e6be6a451881260fcd7f29b7fb4fc">llvm::RISCVRegisterInfo::isRVVRegClass</a></div><div class="ttdeci">static bool isRVVRegClass(const TargetRegisterClass *RC)</div><div class="ttdef"><b>Definition</b> <a href="#l00160">RISCVRegisterInfo.h:160</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_a7238a4dd92fc1bb51c004c49c2b22263"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#a7238a4dd92fc1bb51c004c49c2b22263">llvm::RISCVRegisterInfo::lowerVSPILL</a></div><div class="ttdeci">void lowerVSPILL(MachineBasicBlock::iterator II) const</div><div class="ttdef"><b>Definition</b> <a href="RISCVRegisterInfo_8cpp_source.html#l00305">RISCVRegisterInfo.cpp:305</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_a7e859708ad783a2c412c873b9dea6b4e"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#a7e859708ad783a2c412c873b9dea6b4e">llvm::RISCVRegisterInfo::getFrameRegister</a></div><div class="ttdeci">Register getFrameRegister(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVRegisterInfo_8cpp_source.html#l00713">RISCVRegisterInfo.cpp:713</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_aa4909014e5875c7b2d1cd6fdd7ab7e89"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#aa4909014e5875c7b2d1cd6fdd7ab7e89">llvm::RISCVRegisterInfo::adjustReg</a></div><div class="ttdeci">void adjustReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator II, const DebugLoc &amp;DL, Register DestReg, Register SrcReg, StackOffset Offset, MachineInstr::MIFlag Flag, MaybeAlign RequiredAlign) const</div><div class="ttdef"><b>Definition</b> <a href="RISCVRegisterInfo_8cpp_source.html#l00173">RISCVRegisterInfo.cpp:173</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_ab249b9c1f964160b8283b88d89524e87"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#ab249b9c1f964160b8283b88d89524e87">llvm::RISCVRegisterInfo::isAsmClobberable</a></div><div class="ttdeci">bool isAsmClobberable(const MachineFunction &amp;MF, MCRegister PhysReg) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVRegisterInfo_8cpp_source.html#l00164">RISCVRegisterInfo.cpp:164</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_ab2b51b83e4a81bcd5cdc3fcf63835032"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#ab2b51b83e4a81bcd5cdc3fcf63835032">llvm::RISCVRegisterInfo::getNoPreservedMask</a></div><div class="ttdeci">const uint32_t * getNoPreservedMask() const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVRegisterInfo_8cpp_source.html#l00169">RISCVRegisterInfo.cpp:169</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_abb71935589fd49e828bb9dd6d2fd7053"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#abb71935589fd49e828bb9dd6d2fd7053">llvm::RISCVRegisterInfo::getPointerRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getPointerRegClass(const MachineFunction &amp;MF, unsigned Kind=0) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00114">RISCVRegisterInfo.h:114</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_acbb4c61a970c46bace27495c19538ac5"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#acbb4c61a970c46bace27495c19538ac5">llvm::RISCVRegisterInfo::isVRRegClass</a></div><div class="ttdeci">static bool isVRRegClass(const TargetRegisterClass *RC)</div><div class="ttdef"><b>Definition</b> <a href="#l00151">RISCVRegisterInfo.h:151</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_ad2b3e9a806b1c44edf1125a7eeb79801"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#ad2b3e9a806b1c44edf1125a7eeb79801">llvm::RISCVRegisterInfo::resolveFrameIndex</a></div><div class="ttdeci">void resolveFrameIndex(MachineInstr &amp;MI, Register BaseReg, int64_t Offset) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVRegisterInfo_8cpp_source.html#l00685">RISCVRegisterInfo.cpp:685</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_ad490ad7663a07141538a6f4049299550"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#ad490ad7663a07141538a6f4049299550">llvm::RISCVRegisterInfo::getRegAllocationHints</a></div><div class="ttdeci">bool getRegAllocationHints(Register VirtReg, ArrayRef&lt; MCPhysReg &gt; Order, SmallVectorImpl&lt; MCPhysReg &gt; &amp;Hints, const MachineFunction &amp;MF, const VirtRegMap *VRM, const LiveRegMatrix *Matrix) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVRegisterInfo_8cpp_source.html#l00802">RISCVRegisterInfo.cpp:802</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_adce425f688e985438ed2aa38300b07b0"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#adce425f688e985438ed2aa38300b07b0">llvm::RISCVRegisterInfo::getFrameIndexInstrOffset</a></div><div class="ttdeci">int64_t getFrameIndexInstrOffset(const MachineInstr *MI, int Idx) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVRegisterInfo_8cpp_source.html#l00703">RISCVRegisterInfo.cpp:703</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_afafb9fe0c593f1f94f905d6186e8f712"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#afafb9fe0c593f1f94f905d6186e8f712">llvm::RISCVRegisterInfo::getRegisterCostTableIndex</a></div><div class="ttdeci">unsigned getRegisterCostTableIndex(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVRegisterInfo_8cpp_source.html#l00793">RISCVRegisterInfo.cpp:793</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_afea15e305a01decf5c19eb0ccedc38a1"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#afea15e305a01decf5c19eb0ccedc38a1">llvm::RISCVRegisterInfo::eliminateFrameIndex</a></div><div class="ttdeci">bool eliminateFrameIndex(MachineBasicBlock::iterator MI, int SPAdj, unsigned FIOperandNum, RegScavenger *RS=nullptr) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVRegisterInfo_8cpp_source.html#l00452">RISCVRegisterInfo.cpp:452</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Nov 1 2024 13:39:52 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
