
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                      Premise(F2)
	S3= ICache[addr]={0,rS,rT,rD,0,37}                          Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F4)
	S7= ALUOut_MEM.Out=>ALUOut_WB.In                            Premise(F5)
	S8= A_MEM.Out=>A_WB.In                                      Premise(F6)
	S9= B_MEM.Out=>B_WB.In                                      Premise(F7)
	S10= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F8)
	S11= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F9)
	S12= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F10)
	S13= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F11)
	S14= FU.Bub_IF=>CU_IF.Bub                                   Premise(F12)
	S15= FU.Halt_IF=>CU_IF.Halt                                 Premise(F13)
	S16= ICache.Hit=>CU_IF.ICacheHit                            Premise(F14)
	S17= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F15)
	S18= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F16)
	S19= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F17)
	S20= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F18)
	S21= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F19)
	S22= ICache.Hit=>FU.ICacheHit                               Premise(F20)
	S23= IR_MEM.Out=>FU.IR_MEM                                  Premise(F21)
	S24= ALUOut_MEM.Out=>FU.InMEM                               Premise(F22)
	S25= IR_MEM.Out15_11=>FU.InMEM_WReg                         Premise(F23)
	S26= IMMU.Addr=>IAddrReg.In                                 Premise(F24)
	S27= PC.Out=>ICache.IEA                                     Premise(F25)
	S28= ICache.IEA=addr                                        Path(S5,S27)
	S29= ICache.Hit=ICacheHit(addr)                             ICache-Search(S28)
	S30= ICache.Out={0,rS,rT,rD,0,37}                           ICache-Search(S28,S3)
	S31= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S29,S16)
	S32= FU.ICacheHit=ICacheHit(addr)                           Path(S29,S22)
	S33= ICache.Out=>ICacheReg.In                               Premise(F26)
	S34= ICacheReg.In={0,rS,rT,rD,0,37}                         Path(S30,S33)
	S35= PC.Out=>IMMU.IEA                                       Premise(F27)
	S36= IMMU.IEA=addr                                          Path(S5,S35)
	S37= CP0.ASID=>IMMU.PID                                     Premise(F28)
	S38= IMMU.PID=pid                                           Path(S4,S37)
	S39= IMMU.Addr={pid,addr}                                   IMMU-Search(S38,S36)
	S40= IAddrReg.In={pid,addr}                                 Path(S39,S26)
	S41= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S38,S36)
	S42= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S41,S17)
	S43= IR_MEM.Out=>IR_DMMU1.In                                Premise(F29)
	S44= ICache.Out=>IR_ID.In                                   Premise(F30)
	S45= IR_ID.In={0,rS,rT,rD,0,37}                             Path(S30,S44)
	S46= ICache.Out=>IR_IMMU.In                                 Premise(F31)
	S47= IR_IMMU.In={0,rS,rT,rD,0,37}                           Path(S30,S46)
	S48= IR_MEM.Out=>IR_WB.In                                   Premise(F32)
	S49= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F33)
	S50= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F34)
	S51= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F35)
	S52= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F36)
	S53= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F37)
	S54= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F38)
	S55= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F39)
	S56= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F40)
	S57= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F41)
	S58= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F42)
	S59= IR_EX.Out31_26=>CU_EX.Op                               Premise(F43)
	S60= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F44)
	S61= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F45)
	S62= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F46)
	S63= IR_ID.Out31_26=>CU_ID.Op                               Premise(F47)
	S64= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F48)
	S65= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F49)
	S66= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F50)
	S67= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F51)
	S68= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F52)
	S69= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F53)
	S70= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F54)
	S71= IR_WB.Out31_26=>CU_WB.Op                               Premise(F55)
	S72= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F56)
	S73= CtrlA_EX=0                                             Premise(F57)
	S74= CtrlB_EX=0                                             Premise(F58)
	S75= CtrlALUOut_MEM=0                                       Premise(F59)
	S76= CtrlALUOut_DMMU1=0                                     Premise(F60)
	S77= CtrlALUOut_DMMU2=0                                     Premise(F61)
	S78= CtrlALUOut_WB=0                                        Premise(F62)
	S79= CtrlA_MEM=0                                            Premise(F63)
	S80= CtrlA_WB=0                                             Premise(F64)
	S81= CtrlB_MEM=0                                            Premise(F65)
	S82= CtrlB_WB=0                                             Premise(F66)
	S83= CtrlICache=0                                           Premise(F67)
	S84= ICache[addr]={0,rS,rT,rD,0,37}                         ICache-Hold(S3,S83)
	S85= CtrlIMMU=0                                             Premise(F68)
	S86= CtrlIR_DMMU1=0                                         Premise(F69)
	S87= CtrlIR_DMMU2=0                                         Premise(F70)
	S88= CtrlIR_EX=0                                            Premise(F71)
	S89= CtrlIR_ID=1                                            Premise(F72)
	S90= [IR_ID]={0,rS,rT,rD,0,37}                              IR_ID-Write(S45,S89)
	S91= CtrlIR_IMMU=0                                          Premise(F73)
	S92= CtrlIR_MEM=0                                           Premise(F74)
	S93= CtrlIR_WB=0                                            Premise(F75)
	S94= CtrlGPR=0                                              Premise(F76)
	S95= CtrlIAddrReg=0                                         Premise(F77)
	S96= CtrlPC=0                                               Premise(F78)
	S97= CtrlPCInc=1                                            Premise(F79)
	S98= PC[Out]=addr+4                                         PC-Inc(S1,S96,S97)
	S99= PC[CIA]=addr                                           PC-Inc(S1,S96,S97)
	S100= CtrlIMem=0                                            Premise(F80)
	S101= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S2,S100)
	S102= CtrlICacheReg=0                                       Premise(F81)
	S103= CtrlASIDIn=0                                          Premise(F82)
	S104= CtrlCP0=0                                             Premise(F83)
	S105= CP0[ASID]=pid                                         CP0-Hold(S0,S104)
	S106= CtrlEPCIn=0                                           Premise(F84)
	S107= CtrlExCodeIn=0                                        Premise(F85)
	S108= CtrlIRMux=0                                           Premise(F86)
	S109= GPR[rS]=a                                             Premise(F87)
	S110= GPR[rT]=b                                             Premise(F88)

ID	S111= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S90)
	S112= IR_ID.Out31_26=0                                      IR-Out(S90)
	S113= IR_ID.Out25_21=rS                                     IR-Out(S90)
	S114= IR_ID.Out20_16=rT                                     IR-Out(S90)
	S115= IR_ID.Out15_11=rD                                     IR-Out(S90)
	S116= IR_ID.Out10_6=0                                       IR-Out(S90)
	S117= IR_ID.Out5_0=37                                       IR-Out(S90)
	S118= PC.Out=addr+4                                         PC-Out(S98)
	S119= PC.CIA=addr                                           PC-Out(S99)
	S120= PC.CIA31_28=addr[31:28]                               PC-Out(S99)
	S121= CP0.ASID=pid                                          CP0-Read-ASID(S105)
	S122= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F172)
	S123= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F173)
	S124= A_MEM.Out=>A_WB.In                                    Premise(F174)
	S125= B_MEM.Out=>B_WB.In                                    Premise(F175)
	S126= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F176)
	S127= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F177)
	S128= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F178)
	S129= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F179)
	S130= FU.Bub_IF=>CU_IF.Bub                                  Premise(F180)
	S131= FU.Halt_IF=>CU_IF.Halt                                Premise(F181)
	S132= ICache.Hit=>CU_IF.ICacheHit                           Premise(F182)
	S133= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F183)
	S134= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F184)
	S135= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F185)
	S136= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F186)
	S137= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F187)
	S138= ICache.Hit=>FU.ICacheHit                              Premise(F188)
	S139= IR_MEM.Out=>FU.IR_MEM                                 Premise(F189)
	S140= ALUOut_MEM.Out=>FU.InMEM                              Premise(F190)
	S141= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F191)
	S142= IMMU.Addr=>IAddrReg.In                                Premise(F192)
	S143= PC.Out=>ICache.IEA                                    Premise(F193)
	S144= ICache.IEA=addr+4                                     Path(S118,S143)
	S145= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S144)
	S146= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S145,S132)
	S147= FU.ICacheHit=ICacheHit(addr+4)                        Path(S145,S138)
	S148= ICache.Out=>ICacheReg.In                              Premise(F194)
	S149= PC.Out=>IMMU.IEA                                      Premise(F195)
	S150= IMMU.IEA=addr+4                                       Path(S118,S149)
	S151= CP0.ASID=>IMMU.PID                                    Premise(F196)
	S152= IMMU.PID=pid                                          Path(S121,S151)
	S153= IMMU.Addr={pid,addr+4}                                IMMU-Search(S152,S150)
	S154= IAddrReg.In={pid,addr+4}                              Path(S153,S142)
	S155= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S152,S150)
	S156= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S155,S133)
	S157= IR_MEM.Out=>IR_DMMU1.In                               Premise(F197)
	S158= ICache.Out=>IR_ID.In                                  Premise(F198)
	S159= ICache.Out=>IR_IMMU.In                                Premise(F199)
	S160= IR_MEM.Out=>IR_WB.In                                  Premise(F200)
	S161= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F201)
	S162= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F202)
	S163= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F203)
	S164= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F204)
	S165= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F205)
	S166= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F206)
	S167= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F207)
	S168= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F208)
	S169= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F209)
	S170= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F210)
	S171= IR_EX.Out31_26=>CU_EX.Op                              Premise(F211)
	S172= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F212)
	S173= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F213)
	S174= CU_ID.IRFunc1=rT                                      Path(S114,S173)
	S175= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F214)
	S176= CU_ID.IRFunc2=rS                                      Path(S113,S175)
	S177= IR_ID.Out31_26=>CU_ID.Op                              Premise(F215)
	S178= CU_ID.Op=0                                            Path(S112,S177)
	S179= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F216)
	S180= CU_ID.IRFunc=37                                       Path(S117,S179)
	S181= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F217)
	S182= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F218)
	S183= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F219)
	S184= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F220)
	S185= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F221)
	S186= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F222)
	S187= IR_WB.Out31_26=>CU_WB.Op                              Premise(F223)
	S188= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F224)
	S189= CtrlA_EX=1                                            Premise(F225)
	S190= CtrlB_EX=1                                            Premise(F226)
	S191= CtrlALUOut_MEM=0                                      Premise(F227)
	S192= CtrlALUOut_DMMU1=0                                    Premise(F228)
	S193= CtrlALUOut_DMMU2=0                                    Premise(F229)
	S194= CtrlALUOut_WB=0                                       Premise(F230)
	S195= CtrlA_MEM=0                                           Premise(F231)
	S196= CtrlA_WB=0                                            Premise(F232)
	S197= CtrlB_MEM=0                                           Premise(F233)
	S198= CtrlB_WB=0                                            Premise(F234)
	S199= CtrlICache=0                                          Premise(F235)
	S200= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S84,S199)
	S201= CtrlIMMU=0                                            Premise(F236)
	S202= CtrlIR_DMMU1=0                                        Premise(F237)
	S203= CtrlIR_DMMU2=0                                        Premise(F238)
	S204= CtrlIR_EX=1                                           Premise(F239)
	S205= CtrlIR_ID=0                                           Premise(F240)
	S206= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S90,S205)
	S207= CtrlIR_IMMU=0                                         Premise(F241)
	S208= CtrlIR_MEM=0                                          Premise(F242)
	S209= CtrlIR_WB=0                                           Premise(F243)
	S210= CtrlGPR=0                                             Premise(F244)
	S211= GPR[rS]=a                                             GPR-Hold(S109,S210)
	S212= GPR[rT]=b                                             GPR-Hold(S110,S210)
	S213= CtrlIAddrReg=0                                        Premise(F245)
	S214= CtrlPC=0                                              Premise(F246)
	S215= CtrlPCInc=0                                           Premise(F247)
	S216= PC[CIA]=addr                                          PC-Hold(S99,S215)
	S217= PC[Out]=addr+4                                        PC-Hold(S98,S214,S215)
	S218= CtrlIMem=0                                            Premise(F248)
	S219= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S101,S218)
	S220= CtrlICacheReg=0                                       Premise(F249)
	S221= CtrlASIDIn=0                                          Premise(F250)
	S222= CtrlCP0=0                                             Premise(F251)
	S223= CP0[ASID]=pid                                         CP0-Hold(S105,S222)
	S224= CtrlEPCIn=0                                           Premise(F252)
	S225= CtrlExCodeIn=0                                        Premise(F253)
	S226= CtrlIRMux=0                                           Premise(F254)

EX	S227= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S206)
	S228= IR_ID.Out31_26=0                                      IR-Out(S206)
	S229= IR_ID.Out25_21=rS                                     IR-Out(S206)
	S230= IR_ID.Out20_16=rT                                     IR-Out(S206)
	S231= IR_ID.Out15_11=rD                                     IR-Out(S206)
	S232= IR_ID.Out10_6=0                                       IR-Out(S206)
	S233= IR_ID.Out5_0=37                                       IR-Out(S206)
	S234= PC.CIA=addr                                           PC-Out(S216)
	S235= PC.CIA31_28=addr[31:28]                               PC-Out(S216)
	S236= PC.Out=addr+4                                         PC-Out(S217)
	S237= CP0.ASID=pid                                          CP0-Read-ASID(S223)
	S238= ALU.Func=6'b000001                                    Premise(F255)
	S239= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F256)
	S240= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F257)
	S241= A_MEM.Out=>A_WB.In                                    Premise(F258)
	S242= B_MEM.Out=>B_WB.In                                    Premise(F259)
	S243= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F260)
	S244= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F261)
	S245= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F262)
	S246= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F263)
	S247= FU.Bub_IF=>CU_IF.Bub                                  Premise(F264)
	S248= FU.Halt_IF=>CU_IF.Halt                                Premise(F265)
	S249= ICache.Hit=>CU_IF.ICacheHit                           Premise(F266)
	S250= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F267)
	S251= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F268)
	S252= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F269)
	S253= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F270)
	S254= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F271)
	S255= ICache.Hit=>FU.ICacheHit                              Premise(F272)
	S256= IR_MEM.Out=>FU.IR_MEM                                 Premise(F273)
	S257= ALUOut_MEM.Out=>FU.InMEM                              Premise(F274)
	S258= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F275)
	S259= IMMU.Addr=>IAddrReg.In                                Premise(F276)
	S260= PC.Out=>ICache.IEA                                    Premise(F277)
	S261= ICache.IEA=addr+4                                     Path(S236,S260)
	S262= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S261)
	S263= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S262,S249)
	S264= FU.ICacheHit=ICacheHit(addr+4)                        Path(S262,S255)
	S265= ICache.Out=>ICacheReg.In                              Premise(F278)
	S266= PC.Out=>IMMU.IEA                                      Premise(F279)
	S267= IMMU.IEA=addr+4                                       Path(S236,S266)
	S268= CP0.ASID=>IMMU.PID                                    Premise(F280)
	S269= IMMU.PID=pid                                          Path(S237,S268)
	S270= IMMU.Addr={pid,addr+4}                                IMMU-Search(S269,S267)
	S271= IAddrReg.In={pid,addr+4}                              Path(S270,S259)
	S272= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S269,S267)
	S273= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S272,S250)
	S274= IR_MEM.Out=>IR_DMMU1.In                               Premise(F281)
	S275= ICache.Out=>IR_ID.In                                  Premise(F282)
	S276= ICache.Out=>IR_IMMU.In                                Premise(F283)
	S277= IR_MEM.Out=>IR_WB.In                                  Premise(F284)
	S278= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F285)
	S279= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F286)
	S280= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F287)
	S281= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F288)
	S282= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F289)
	S283= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F290)
	S284= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F291)
	S285= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F292)
	S286= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F293)
	S287= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F294)
	S288= IR_EX.Out31_26=>CU_EX.Op                              Premise(F295)
	S289= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F296)
	S290= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F297)
	S291= CU_ID.IRFunc1=rT                                      Path(S230,S290)
	S292= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F298)
	S293= CU_ID.IRFunc2=rS                                      Path(S229,S292)
	S294= IR_ID.Out31_26=>CU_ID.Op                              Premise(F299)
	S295= CU_ID.Op=0                                            Path(S228,S294)
	S296= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F300)
	S297= CU_ID.IRFunc=37                                       Path(S233,S296)
	S298= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F301)
	S299= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F302)
	S300= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F303)
	S301= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F304)
	S302= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F305)
	S303= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F306)
	S304= IR_WB.Out31_26=>CU_WB.Op                              Premise(F307)
	S305= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F308)
	S306= CtrlA_EX=0                                            Premise(F309)
	S307= CtrlB_EX=0                                            Premise(F310)
	S308= CtrlALUOut_MEM=1                                      Premise(F311)
	S309= CtrlALUOut_DMMU1=0                                    Premise(F312)
	S310= CtrlALUOut_DMMU2=0                                    Premise(F313)
	S311= CtrlALUOut_WB=0                                       Premise(F314)
	S312= CtrlA_MEM=0                                           Premise(F315)
	S313= CtrlA_WB=0                                            Premise(F316)
	S314= CtrlB_MEM=0                                           Premise(F317)
	S315= CtrlB_WB=0                                            Premise(F318)
	S316= CtrlICache=0                                          Premise(F319)
	S317= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S200,S316)
	S318= CtrlIMMU=0                                            Premise(F320)
	S319= CtrlIR_DMMU1=0                                        Premise(F321)
	S320= CtrlIR_DMMU2=0                                        Premise(F322)
	S321= CtrlIR_EX=0                                           Premise(F323)
	S322= CtrlIR_ID=0                                           Premise(F324)
	S323= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S206,S322)
	S324= CtrlIR_IMMU=0                                         Premise(F325)
	S325= CtrlIR_MEM=1                                          Premise(F326)
	S326= CtrlIR_WB=0                                           Premise(F327)
	S327= CtrlGPR=0                                             Premise(F328)
	S328= GPR[rS]=a                                             GPR-Hold(S211,S327)
	S329= GPR[rT]=b                                             GPR-Hold(S212,S327)
	S330= CtrlIAddrReg=0                                        Premise(F329)
	S331= CtrlPC=0                                              Premise(F330)
	S332= CtrlPCInc=0                                           Premise(F331)
	S333= PC[CIA]=addr                                          PC-Hold(S216,S332)
	S334= PC[Out]=addr+4                                        PC-Hold(S217,S331,S332)
	S335= CtrlIMem=0                                            Premise(F332)
	S336= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S219,S335)
	S337= CtrlICacheReg=0                                       Premise(F333)
	S338= CtrlASIDIn=0                                          Premise(F334)
	S339= CtrlCP0=0                                             Premise(F335)
	S340= CP0[ASID]=pid                                         CP0-Hold(S223,S339)
	S341= CtrlEPCIn=0                                           Premise(F336)
	S342= CtrlExCodeIn=0                                        Premise(F337)
	S343= CtrlIRMux=0                                           Premise(F338)

MEM	S344= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S323)
	S345= IR_ID.Out31_26=0                                      IR-Out(S323)
	S346= IR_ID.Out25_21=rS                                     IR-Out(S323)
	S347= IR_ID.Out20_16=rT                                     IR-Out(S323)
	S348= IR_ID.Out15_11=rD                                     IR-Out(S323)
	S349= IR_ID.Out10_6=0                                       IR-Out(S323)
	S350= IR_ID.Out5_0=37                                       IR-Out(S323)
	S351= PC.CIA=addr                                           PC-Out(S333)
	S352= PC.CIA31_28=addr[31:28]                               PC-Out(S333)
	S353= PC.Out=addr+4                                         PC-Out(S334)
	S354= CP0.ASID=pid                                          CP0-Read-ASID(S340)
	S355= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F339)
	S356= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F340)
	S357= A_MEM.Out=>A_WB.In                                    Premise(F341)
	S358= B_MEM.Out=>B_WB.In                                    Premise(F342)
	S359= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F343)
	S360= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F344)
	S361= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F345)
	S362= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F346)
	S363= FU.Bub_IF=>CU_IF.Bub                                  Premise(F347)
	S364= FU.Halt_IF=>CU_IF.Halt                                Premise(F348)
	S365= ICache.Hit=>CU_IF.ICacheHit                           Premise(F349)
	S366= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F350)
	S367= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F351)
	S368= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F352)
	S369= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F353)
	S370= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F354)
	S371= ICache.Hit=>FU.ICacheHit                              Premise(F355)
	S372= IR_MEM.Out=>FU.IR_MEM                                 Premise(F356)
	S373= ALUOut_MEM.Out=>FU.InMEM                              Premise(F357)
	S374= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F358)
	S375= IMMU.Addr=>IAddrReg.In                                Premise(F359)
	S376= PC.Out=>ICache.IEA                                    Premise(F360)
	S377= ICache.IEA=addr+4                                     Path(S353,S376)
	S378= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S377)
	S379= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S378,S365)
	S380= FU.ICacheHit=ICacheHit(addr+4)                        Path(S378,S371)
	S381= ICache.Out=>ICacheReg.In                              Premise(F361)
	S382= PC.Out=>IMMU.IEA                                      Premise(F362)
	S383= IMMU.IEA=addr+4                                       Path(S353,S382)
	S384= CP0.ASID=>IMMU.PID                                    Premise(F363)
	S385= IMMU.PID=pid                                          Path(S354,S384)
	S386= IMMU.Addr={pid,addr+4}                                IMMU-Search(S385,S383)
	S387= IAddrReg.In={pid,addr+4}                              Path(S386,S375)
	S388= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S385,S383)
	S389= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S388,S366)
	S390= IR_MEM.Out=>IR_DMMU1.In                               Premise(F364)
	S391= ICache.Out=>IR_ID.In                                  Premise(F365)
	S392= ICache.Out=>IR_IMMU.In                                Premise(F366)
	S393= IR_MEM.Out=>IR_WB.In                                  Premise(F367)
	S394= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F368)
	S395= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F369)
	S396= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F370)
	S397= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F371)
	S398= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F372)
	S399= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F373)
	S400= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F374)
	S401= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F375)
	S402= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F376)
	S403= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F377)
	S404= IR_EX.Out31_26=>CU_EX.Op                              Premise(F378)
	S405= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F379)
	S406= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F380)
	S407= CU_ID.IRFunc1=rT                                      Path(S347,S406)
	S408= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F381)
	S409= CU_ID.IRFunc2=rS                                      Path(S346,S408)
	S410= IR_ID.Out31_26=>CU_ID.Op                              Premise(F382)
	S411= CU_ID.Op=0                                            Path(S345,S410)
	S412= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F383)
	S413= CU_ID.IRFunc=37                                       Path(S350,S412)
	S414= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F384)
	S415= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F385)
	S416= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F386)
	S417= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F387)
	S418= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F388)
	S419= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F389)
	S420= IR_WB.Out31_26=>CU_WB.Op                              Premise(F390)
	S421= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F391)
	S422= CtrlA_EX=0                                            Premise(F392)
	S423= CtrlB_EX=0                                            Premise(F393)
	S424= CtrlALUOut_MEM=0                                      Premise(F394)
	S425= CtrlALUOut_DMMU1=1                                    Premise(F395)
	S426= CtrlALUOut_DMMU2=0                                    Premise(F396)
	S427= CtrlALUOut_WB=1                                       Premise(F397)
	S428= CtrlA_MEM=0                                           Premise(F398)
	S429= CtrlA_WB=1                                            Premise(F399)
	S430= CtrlB_MEM=0                                           Premise(F400)
	S431= CtrlB_WB=1                                            Premise(F401)
	S432= CtrlICache=0                                          Premise(F402)
	S433= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S317,S432)
	S434= CtrlIMMU=0                                            Premise(F403)
	S435= CtrlIR_DMMU1=1                                        Premise(F404)
	S436= CtrlIR_DMMU2=0                                        Premise(F405)
	S437= CtrlIR_EX=0                                           Premise(F406)
	S438= CtrlIR_ID=0                                           Premise(F407)
	S439= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S323,S438)
	S440= CtrlIR_IMMU=0                                         Premise(F408)
	S441= CtrlIR_MEM=0                                          Premise(F409)
	S442= CtrlIR_WB=1                                           Premise(F410)
	S443= CtrlGPR=0                                             Premise(F411)
	S444= GPR[rS]=a                                             GPR-Hold(S328,S443)
	S445= GPR[rT]=b                                             GPR-Hold(S329,S443)
	S446= CtrlIAddrReg=0                                        Premise(F412)
	S447= CtrlPC=0                                              Premise(F413)
	S448= CtrlPCInc=0                                           Premise(F414)
	S449= PC[CIA]=addr                                          PC-Hold(S333,S448)
	S450= PC[Out]=addr+4                                        PC-Hold(S334,S447,S448)
	S451= CtrlIMem=0                                            Premise(F415)
	S452= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S336,S451)
	S453= CtrlICacheReg=0                                       Premise(F416)
	S454= CtrlASIDIn=0                                          Premise(F417)
	S455= CtrlCP0=0                                             Premise(F418)
	S456= CP0[ASID]=pid                                         CP0-Hold(S340,S455)
	S457= CtrlEPCIn=0                                           Premise(F419)
	S458= CtrlExCodeIn=0                                        Premise(F420)
	S459= CtrlIRMux=0                                           Premise(F421)

WB	S460= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S439)
	S461= IR_ID.Out31_26=0                                      IR-Out(S439)
	S462= IR_ID.Out25_21=rS                                     IR-Out(S439)
	S463= IR_ID.Out20_16=rT                                     IR-Out(S439)
	S464= IR_ID.Out15_11=rD                                     IR-Out(S439)
	S465= IR_ID.Out10_6=0                                       IR-Out(S439)
	S466= IR_ID.Out5_0=37                                       IR-Out(S439)
	S467= PC.CIA=addr                                           PC-Out(S449)
	S468= PC.CIA31_28=addr[31:28]                               PC-Out(S449)
	S469= PC.Out=addr+4                                         PC-Out(S450)
	S470= CP0.ASID=pid                                          CP0-Read-ASID(S456)
	S471= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F588)
	S472= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F589)
	S473= A_MEM.Out=>A_WB.In                                    Premise(F590)
	S474= B_MEM.Out=>B_WB.In                                    Premise(F591)
	S475= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F592)
	S476= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F593)
	S477= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F594)
	S478= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F595)
	S479= FU.Bub_IF=>CU_IF.Bub                                  Premise(F596)
	S480= FU.Halt_IF=>CU_IF.Halt                                Premise(F597)
	S481= ICache.Hit=>CU_IF.ICacheHit                           Premise(F598)
	S482= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F599)
	S483= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F600)
	S484= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F601)
	S485= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F602)
	S486= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F603)
	S487= ICache.Hit=>FU.ICacheHit                              Premise(F604)
	S488= IR_MEM.Out=>FU.IR_MEM                                 Premise(F605)
	S489= ALUOut_MEM.Out=>FU.InMEM                              Premise(F606)
	S490= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F607)
	S491= IMMU.Addr=>IAddrReg.In                                Premise(F608)
	S492= PC.Out=>ICache.IEA                                    Premise(F609)
	S493= ICache.IEA=addr+4                                     Path(S469,S492)
	S494= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S493)
	S495= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S494,S481)
	S496= FU.ICacheHit=ICacheHit(addr+4)                        Path(S494,S487)
	S497= ICache.Out=>ICacheReg.In                              Premise(F610)
	S498= PC.Out=>IMMU.IEA                                      Premise(F611)
	S499= IMMU.IEA=addr+4                                       Path(S469,S498)
	S500= CP0.ASID=>IMMU.PID                                    Premise(F612)
	S501= IMMU.PID=pid                                          Path(S470,S500)
	S502= IMMU.Addr={pid,addr+4}                                IMMU-Search(S501,S499)
	S503= IAddrReg.In={pid,addr+4}                              Path(S502,S491)
	S504= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S501,S499)
	S505= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S504,S482)
	S506= IR_MEM.Out=>IR_DMMU1.In                               Premise(F613)
	S507= ICache.Out=>IR_ID.In                                  Premise(F614)
	S508= ICache.Out=>IR_IMMU.In                                Premise(F615)
	S509= IR_MEM.Out=>IR_WB.In                                  Premise(F616)
	S510= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F617)
	S511= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F618)
	S512= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F619)
	S513= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F620)
	S514= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F621)
	S515= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F622)
	S516= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F623)
	S517= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F624)
	S518= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F625)
	S519= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F626)
	S520= IR_EX.Out31_26=>CU_EX.Op                              Premise(F627)
	S521= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F628)
	S522= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F629)
	S523= CU_ID.IRFunc1=rT                                      Path(S463,S522)
	S524= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F630)
	S525= CU_ID.IRFunc2=rS                                      Path(S462,S524)
	S526= IR_ID.Out31_26=>CU_ID.Op                              Premise(F631)
	S527= CU_ID.Op=0                                            Path(S461,S526)
	S528= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F632)
	S529= CU_ID.IRFunc=37                                       Path(S466,S528)
	S530= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F633)
	S531= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F634)
	S532= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F635)
	S533= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F636)
	S534= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F637)
	S535= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F638)
	S536= IR_WB.Out31_26=>CU_WB.Op                              Premise(F639)
	S537= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F640)
	S538= CtrlA_EX=0                                            Premise(F641)
	S539= CtrlB_EX=0                                            Premise(F642)
	S540= CtrlALUOut_MEM=0                                      Premise(F643)
	S541= CtrlALUOut_DMMU1=0                                    Premise(F644)
	S542= CtrlALUOut_DMMU2=0                                    Premise(F645)
	S543= CtrlALUOut_WB=0                                       Premise(F646)
	S544= CtrlA_MEM=0                                           Premise(F647)
	S545= CtrlA_WB=0                                            Premise(F648)
	S546= CtrlB_MEM=0                                           Premise(F649)
	S547= CtrlB_WB=0                                            Premise(F650)
	S548= CtrlICache=0                                          Premise(F651)
	S549= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S433,S548)
	S550= CtrlIMMU=0                                            Premise(F652)
	S551= CtrlIR_DMMU1=0                                        Premise(F653)
	S552= CtrlIR_DMMU2=0                                        Premise(F654)
	S553= CtrlIR_EX=0                                           Premise(F655)
	S554= CtrlIR_ID=0                                           Premise(F656)
	S555= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S439,S554)
	S556= CtrlIR_IMMU=0                                         Premise(F657)
	S557= CtrlIR_MEM=0                                          Premise(F658)
	S558= CtrlIR_WB=0                                           Premise(F659)
	S559= CtrlGPR=1                                             Premise(F660)
	S560= CtrlIAddrReg=0                                        Premise(F661)
	S561= CtrlPC=0                                              Premise(F662)
	S562= CtrlPCInc=0                                           Premise(F663)
	S563= PC[CIA]=addr                                          PC-Hold(S449,S562)
	S564= PC[Out]=addr+4                                        PC-Hold(S450,S561,S562)
	S565= CtrlIMem=0                                            Premise(F664)
	S566= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S452,S565)
	S567= CtrlICacheReg=0                                       Premise(F665)
	S568= CtrlASIDIn=0                                          Premise(F666)
	S569= CtrlCP0=0                                             Premise(F667)
	S570= CP0[ASID]=pid                                         CP0-Hold(S456,S569)
	S571= CtrlEPCIn=0                                           Premise(F668)
	S572= CtrlExCodeIn=0                                        Premise(F669)
	S573= CtrlIRMux=0                                           Premise(F670)

POST	S549= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S433,S548)
	S555= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S439,S554)
	S563= PC[CIA]=addr                                          PC-Hold(S449,S562)
	S564= PC[Out]=addr+4                                        PC-Hold(S450,S561,S562)
	S566= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S452,S565)
	S570= CP0[ASID]=pid                                         CP0-Hold(S456,S569)

