// Seed: 3180929704
module module_0 (
    input  uwire id_0,
    input  tri   id_1,
    output wor   id_2,
    input  tri0  id_3,
    input  tri0  id_4,
    output tri1  id_5,
    input  wire  id_6,
    output wire  id_7,
    output tri0  id_8
);
  assign id_2 = id_6;
  assign module_1.id_4 = 0;
  assign id_7 = id_0;
  wire id_10;
  assign id_10 = id_0;
  assign id_10 = id_0;
  wire id_11, id_12, id_13;
endmodule
module module_1 #(
    parameter id_6 = 32'd37
) (
    output uwire id_0,
    input tri1 id_1,
    input wand id_2,
    input tri0 id_3,
    input wire id_4
    , id_12,
    output uwire id_5,
    input tri _id_6,
    output logic id_7,
    output supply0 id_8,
    output tri0 id_9,
    output tri id_10
);
  always id_7 = -1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_1,
      id_3,
      id_5,
      id_3,
      id_8,
      id_0
  );
  reg [id_6  ==  1 'h0 <=  id_6  ||  -1 : 1] id_13, id_14, id_15;
  for (id_16 = 1; -1; id_15 = id_13) assign id_7 = id_16 - 1;
  assign id_16 = id_14 - 1;
  logic id_17;
  ;
  xor primCall (id_0, id_3, id_4, id_1, id_12);
endmodule
