<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>xgbe-common.h source code [linux-4.14.y/drivers/net/ethernet/amd/xgbe/xgbe-common.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/drivers/net/ethernet/amd/xgbe/xgbe-common.h'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>linux-4.14.y</a>/<a href='../../../..'>drivers</a>/<a href='../../..'>net</a>/<a href='../..'>ethernet</a>/<a href='..'>amd</a>/<a href='./'>xgbe</a>/<a href='xgbe-common.h.html'>xgbe-common.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * AMD 10Gb Ethernet driver</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> * This file is available to you under your choice of the following two</i></td></tr>
<tr><th id="5">5</th><td><i> * licenses:</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * License 1: GPLv2</i></td></tr>
<tr><th id="8">8</th><td><i> *</i></td></tr>
<tr><th id="9">9</th><td><i> * Copyright (c) 2014-2016 Advanced Micro Devices, Inc.</i></td></tr>
<tr><th id="10">10</th><td><i> *</i></td></tr>
<tr><th id="11">11</th><td><i> * This file is free software; you may copy, redistribute and/or modify</i></td></tr>
<tr><th id="12">12</th><td><i> * it under the terms of the GNU General Public License as published by</i></td></tr>
<tr><th id="13">13</th><td><i> * the Free Software Foundation, either version 2 of the License, or (at</i></td></tr>
<tr><th id="14">14</th><td><i> * your option) any later version.</i></td></tr>
<tr><th id="15">15</th><td><i> *</i></td></tr>
<tr><th id="16">16</th><td><i> * This file is distributed in the hope that it will be useful, but</i></td></tr>
<tr><th id="17">17</th><td><i> * WITHOUT ANY WARRANTY; without even the implied warranty of</i></td></tr>
<tr><th id="18">18</th><td><i> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU</i></td></tr>
<tr><th id="19">19</th><td><i> * General Public License for more details.</i></td></tr>
<tr><th id="20">20</th><td><i> *</i></td></tr>
<tr><th id="21">21</th><td><i> * You should have received a copy of the GNU General Public License</i></td></tr>
<tr><th id="22">22</th><td><i> * along with this program.  If not, see &lt;<a href="http://www.gnu.org/licenses/">http://www.gnu.org/licenses/</a>&gt;.</i></td></tr>
<tr><th id="23">23</th><td><i> *</i></td></tr>
<tr><th id="24">24</th><td><i> * This file incorporates work covered by the following copyright and</i></td></tr>
<tr><th id="25">25</th><td><i> * permission notice:</i></td></tr>
<tr><th id="26">26</th><td><i> *     The Synopsys DWC ETHER XGMAC Software Driver and documentation</i></td></tr>
<tr><th id="27">27</th><td><i> *     (hereinafter "Software") is an unsupported proprietary work of Synopsys,</i></td></tr>
<tr><th id="28">28</th><td><i> *     Inc. unless otherwise expressly agreed to in writing between Synopsys</i></td></tr>
<tr><th id="29">29</th><td><i> *     and you.</i></td></tr>
<tr><th id="30">30</th><td><i> *</i></td></tr>
<tr><th id="31">31</th><td><i> *     The Software IS NOT an item of Licensed Software or Licensed Product</i></td></tr>
<tr><th id="32">32</th><td><i> *     under any End User Software License Agreement or Agreement for Licensed</i></td></tr>
<tr><th id="33">33</th><td><i> *     Product with Synopsys or any supplement thereto.  Permission is hereby</i></td></tr>
<tr><th id="34">34</th><td><i> *     granted, free of charge, to any person obtaining a copy of this software</i></td></tr>
<tr><th id="35">35</th><td><i> *     annotated with this license and the Software, to deal in the Software</i></td></tr>
<tr><th id="36">36</th><td><i> *     without restriction, including without limitation the rights to use,</i></td></tr>
<tr><th id="37">37</th><td><i> *     copy, modify, merge, publish, distribute, sublicense, and/or sell copies</i></td></tr>
<tr><th id="38">38</th><td><i> *     of the Software, and to permit persons to whom the Software is furnished</i></td></tr>
<tr><th id="39">39</th><td><i> *     to do so, subject to the following conditions:</i></td></tr>
<tr><th id="40">40</th><td><i> *</i></td></tr>
<tr><th id="41">41</th><td><i> *     The above copyright notice and this permission notice shall be included</i></td></tr>
<tr><th id="42">42</th><td><i> *     in all copies or substantial portions of the Software.</i></td></tr>
<tr><th id="43">43</th><td><i> *</i></td></tr>
<tr><th id="44">44</th><td><i> *     THIS SOFTWARE IS BEING DISTRIBUTED BY SYNOPSYS SOLELY ON AN "AS IS"</i></td></tr>
<tr><th id="45">45</th><td><i> *     BASIS AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="46">46</th><td><i> *     TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A</i></td></tr>
<tr><th id="47">47</th><td><i> *     PARTICULAR PURPOSE ARE HEREBY DISCLAIMED. IN NO EVENT SHALL SYNOPSYS</i></td></tr>
<tr><th id="48">48</th><td><i> *     BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="49">49</th><td><i> *     CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="50">50</th><td><i> *     SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="51">51</th><td><i> *     INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="52">52</th><td><i> *     CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="53">53</th><td><i> *     ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF</i></td></tr>
<tr><th id="54">54</th><td><i> *     THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="55">55</th><td><i> *</i></td></tr>
<tr><th id="56">56</th><td><i> *</i></td></tr>
<tr><th id="57">57</th><td><i> * License 2: Modified BSD</i></td></tr>
<tr><th id="58">58</th><td><i> *</i></td></tr>
<tr><th id="59">59</th><td><i> * Copyright (c) 2014-2016 Advanced Micro Devices, Inc.</i></td></tr>
<tr><th id="60">60</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="61">61</th><td><i> *</i></td></tr>
<tr><th id="62">62</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="63">63</th><td><i> * modification, are permitted provided that the following conditions are met:</i></td></tr>
<tr><th id="64">64</th><td><i> *     * Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="65">65</th><td><i> *       notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="66">66</th><td><i> *     * Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="67">67</th><td><i> *       notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="68">68</th><td><i> *       documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="69">69</th><td><i> *     * Neither the name of Advanced Micro Devices, Inc. nor the</i></td></tr>
<tr><th id="70">70</th><td><i> *       names of its contributors may be used to endorse or promote products</i></td></tr>
<tr><th id="71">71</th><td><i> *       derived from this software without specific prior written permission.</i></td></tr>
<tr><th id="72">72</th><td><i> *</i></td></tr>
<tr><th id="73">73</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"</i></td></tr>
<tr><th id="74">74</th><td><i> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="75">75</th><td><i> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="76">76</th><td><i> * ARE DISCLAIMED. IN NO EVENT SHALL &lt;COPYRIGHT HOLDER&gt; BE LIABLE FOR ANY</i></td></tr>
<tr><th id="77">77</th><td><i> * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</i></td></tr>
<tr><th id="78">78</th><td><i> * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</i></td></tr>
<tr><th id="79">79</th><td><i> * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND</i></td></tr>
<tr><th id="80">80</th><td><i> * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</i></td></tr>
<tr><th id="81">81</th><td><i> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</i></td></tr>
<tr><th id="82">82</th><td><i> * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="83">83</th><td><i> *</i></td></tr>
<tr><th id="84">84</th><td><i> * This file incorporates work covered by the following copyright and</i></td></tr>
<tr><th id="85">85</th><td><i> * permission notice:</i></td></tr>
<tr><th id="86">86</th><td><i> *     The Synopsys DWC ETHER XGMAC Software Driver and documentation</i></td></tr>
<tr><th id="87">87</th><td><i> *     (hereinafter "Software") is an unsupported proprietary work of Synopsys,</i></td></tr>
<tr><th id="88">88</th><td><i> *     Inc. unless otherwise expressly agreed to in writing between Synopsys</i></td></tr>
<tr><th id="89">89</th><td><i> *     and you.</i></td></tr>
<tr><th id="90">90</th><td><i> *</i></td></tr>
<tr><th id="91">91</th><td><i> *     The Software IS NOT an item of Licensed Software or Licensed Product</i></td></tr>
<tr><th id="92">92</th><td><i> *     under any End User Software License Agreement or Agreement for Licensed</i></td></tr>
<tr><th id="93">93</th><td><i> *     Product with Synopsys or any supplement thereto.  Permission is hereby</i></td></tr>
<tr><th id="94">94</th><td><i> *     granted, free of charge, to any person obtaining a copy of this software</i></td></tr>
<tr><th id="95">95</th><td><i> *     annotated with this license and the Software, to deal in the Software</i></td></tr>
<tr><th id="96">96</th><td><i> *     without restriction, including without limitation the rights to use,</i></td></tr>
<tr><th id="97">97</th><td><i> *     copy, modify, merge, publish, distribute, sublicense, and/or sell copies</i></td></tr>
<tr><th id="98">98</th><td><i> *     of the Software, and to permit persons to whom the Software is furnished</i></td></tr>
<tr><th id="99">99</th><td><i> *     to do so, subject to the following conditions:</i></td></tr>
<tr><th id="100">100</th><td><i> *</i></td></tr>
<tr><th id="101">101</th><td><i> *     The above copyright notice and this permission notice shall be included</i></td></tr>
<tr><th id="102">102</th><td><i> *     in all copies or substantial portions of the Software.</i></td></tr>
<tr><th id="103">103</th><td><i> *</i></td></tr>
<tr><th id="104">104</th><td><i> *     THIS SOFTWARE IS BEING DISTRIBUTED BY SYNOPSYS SOLELY ON AN "AS IS"</i></td></tr>
<tr><th id="105">105</th><td><i> *     BASIS AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="106">106</th><td><i> *     TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A</i></td></tr>
<tr><th id="107">107</th><td><i> *     PARTICULAR PURPOSE ARE HEREBY DISCLAIMED. IN NO EVENT SHALL SYNOPSYS</i></td></tr>
<tr><th id="108">108</th><td><i> *     BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="109">109</th><td><i> *     CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="110">110</th><td><i> *     SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="111">111</th><td><i> *     INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="112">112</th><td><i> *     CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="113">113</th><td><i> *     ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF</i></td></tr>
<tr><th id="114">114</th><td><i> *     THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="115">115</th><td><i> */</i></td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td><u>#<span data-ppcond="117">ifndef</span> <span class="macro" data-ref="_M/__XGBE_COMMON_H__">__XGBE_COMMON_H__</span></u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/__XGBE_COMMON_H__" data-ref="_M/__XGBE_COMMON_H__">__XGBE_COMMON_H__</dfn></u></td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><i>/* DMA register offsets */</i></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/DMA_MR" data-ref="_M/DMA_MR">DMA_MR</dfn>				0x3000</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/DMA_SBMR" data-ref="_M/DMA_SBMR">DMA_SBMR</dfn>			0x3004</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/DMA_ISR" data-ref="_M/DMA_ISR">DMA_ISR</dfn>				0x3008</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/DMA_AXIARCR" data-ref="_M/DMA_AXIARCR">DMA_AXIARCR</dfn>			0x3010</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/DMA_AXIAWCR" data-ref="_M/DMA_AXIAWCR">DMA_AXIAWCR</dfn>			0x3018</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/DMA_AXIAWARCR" data-ref="_M/DMA_AXIAWARCR">DMA_AXIAWARCR</dfn>			0x301c</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/DMA_DSR0" data-ref="_M/DMA_DSR0">DMA_DSR0</dfn>			0x3020</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/DMA_DSR1" data-ref="_M/DMA_DSR1">DMA_DSR1</dfn>			0x3024</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/DMA_TXEDMACR" data-ref="_M/DMA_TXEDMACR">DMA_TXEDMACR</dfn>			0x3040</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/DMA_RXEDMACR" data-ref="_M/DMA_RXEDMACR">DMA_RXEDMACR</dfn>			0x3044</u></td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><i>/* DMA register entry bit positions and sizes */</i></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/DMA_ISR_MACIS_INDEX" data-ref="_M/DMA_ISR_MACIS_INDEX">DMA_ISR_MACIS_INDEX</dfn>		17</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/DMA_ISR_MACIS_WIDTH" data-ref="_M/DMA_ISR_MACIS_WIDTH">DMA_ISR_MACIS_WIDTH</dfn>		1</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/DMA_ISR_MTLIS_INDEX" data-ref="_M/DMA_ISR_MTLIS_INDEX">DMA_ISR_MTLIS_INDEX</dfn>		16</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/DMA_ISR_MTLIS_WIDTH" data-ref="_M/DMA_ISR_MTLIS_WIDTH">DMA_ISR_MTLIS_WIDTH</dfn>		1</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/DMA_MR_INTM_INDEX" data-ref="_M/DMA_MR_INTM_INDEX">DMA_MR_INTM_INDEX</dfn>		12</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/DMA_MR_INTM_WIDTH" data-ref="_M/DMA_MR_INTM_WIDTH">DMA_MR_INTM_WIDTH</dfn>		2</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/DMA_MR_SWR_INDEX" data-ref="_M/DMA_MR_SWR_INDEX">DMA_MR_SWR_INDEX</dfn>		0</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/DMA_MR_SWR_WIDTH" data-ref="_M/DMA_MR_SWR_WIDTH">DMA_MR_SWR_WIDTH</dfn>		1</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/DMA_RXEDMACR_RDPS_INDEX" data-ref="_M/DMA_RXEDMACR_RDPS_INDEX">DMA_RXEDMACR_RDPS_INDEX</dfn>		0</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/DMA_RXEDMACR_RDPS_WIDTH" data-ref="_M/DMA_RXEDMACR_RDPS_WIDTH">DMA_RXEDMACR_RDPS_WIDTH</dfn>		3</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/DMA_SBMR_AAL_INDEX" data-ref="_M/DMA_SBMR_AAL_INDEX">DMA_SBMR_AAL_INDEX</dfn>		12</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/DMA_SBMR_AAL_WIDTH" data-ref="_M/DMA_SBMR_AAL_WIDTH">DMA_SBMR_AAL_WIDTH</dfn>		1</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/DMA_SBMR_EAME_INDEX" data-ref="_M/DMA_SBMR_EAME_INDEX">DMA_SBMR_EAME_INDEX</dfn>		11</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/DMA_SBMR_EAME_WIDTH" data-ref="_M/DMA_SBMR_EAME_WIDTH">DMA_SBMR_EAME_WIDTH</dfn>		1</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/DMA_SBMR_BLEN_INDEX" data-ref="_M/DMA_SBMR_BLEN_INDEX">DMA_SBMR_BLEN_INDEX</dfn>		1</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/DMA_SBMR_BLEN_WIDTH" data-ref="_M/DMA_SBMR_BLEN_WIDTH">DMA_SBMR_BLEN_WIDTH</dfn>		7</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/DMA_SBMR_RD_OSR_LMT_INDEX" data-ref="_M/DMA_SBMR_RD_OSR_LMT_INDEX">DMA_SBMR_RD_OSR_LMT_INDEX</dfn>	16</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/DMA_SBMR_RD_OSR_LMT_WIDTH" data-ref="_M/DMA_SBMR_RD_OSR_LMT_WIDTH">DMA_SBMR_RD_OSR_LMT_WIDTH</dfn>	6</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/DMA_SBMR_UNDEF_INDEX" data-ref="_M/DMA_SBMR_UNDEF_INDEX">DMA_SBMR_UNDEF_INDEX</dfn>		0</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/DMA_SBMR_UNDEF_WIDTH" data-ref="_M/DMA_SBMR_UNDEF_WIDTH">DMA_SBMR_UNDEF_WIDTH</dfn>		1</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/DMA_SBMR_WR_OSR_LMT_INDEX" data-ref="_M/DMA_SBMR_WR_OSR_LMT_INDEX">DMA_SBMR_WR_OSR_LMT_INDEX</dfn>	24</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/DMA_SBMR_WR_OSR_LMT_WIDTH" data-ref="_M/DMA_SBMR_WR_OSR_LMT_WIDTH">DMA_SBMR_WR_OSR_LMT_WIDTH</dfn>	6</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/DMA_TXEDMACR_TDPS_INDEX" data-ref="_M/DMA_TXEDMACR_TDPS_INDEX">DMA_TXEDMACR_TDPS_INDEX</dfn>		0</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/DMA_TXEDMACR_TDPS_WIDTH" data-ref="_M/DMA_TXEDMACR_TDPS_WIDTH">DMA_TXEDMACR_TDPS_WIDTH</dfn>		3</u></td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td><i>/* DMA register values */</i></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/DMA_SBMR_BLEN_256" data-ref="_M/DMA_SBMR_BLEN_256">DMA_SBMR_BLEN_256</dfn>		256</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/DMA_SBMR_BLEN_128" data-ref="_M/DMA_SBMR_BLEN_128">DMA_SBMR_BLEN_128</dfn>		128</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/DMA_SBMR_BLEN_64" data-ref="_M/DMA_SBMR_BLEN_64">DMA_SBMR_BLEN_64</dfn>		64</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/DMA_SBMR_BLEN_32" data-ref="_M/DMA_SBMR_BLEN_32">DMA_SBMR_BLEN_32</dfn>		32</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/DMA_SBMR_BLEN_16" data-ref="_M/DMA_SBMR_BLEN_16">DMA_SBMR_BLEN_16</dfn>		16</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/DMA_SBMR_BLEN_8" data-ref="_M/DMA_SBMR_BLEN_8">DMA_SBMR_BLEN_8</dfn>			8</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/DMA_SBMR_BLEN_4" data-ref="_M/DMA_SBMR_BLEN_4">DMA_SBMR_BLEN_4</dfn>			4</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/DMA_DSR_RPS_WIDTH" data-ref="_M/DMA_DSR_RPS_WIDTH">DMA_DSR_RPS_WIDTH</dfn>		4</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/DMA_DSR_TPS_WIDTH" data-ref="_M/DMA_DSR_TPS_WIDTH">DMA_DSR_TPS_WIDTH</dfn>		4</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/DMA_DSR_Q_WIDTH" data-ref="_M/DMA_DSR_Q_WIDTH">DMA_DSR_Q_WIDTH</dfn>			(DMA_DSR_RPS_WIDTH + DMA_DSR_TPS_WIDTH)</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/DMA_DSR0_RPS_START" data-ref="_M/DMA_DSR0_RPS_START">DMA_DSR0_RPS_START</dfn>		8</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/DMA_DSR0_TPS_START" data-ref="_M/DMA_DSR0_TPS_START">DMA_DSR0_TPS_START</dfn>		12</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/DMA_DSRX_FIRST_QUEUE" data-ref="_M/DMA_DSRX_FIRST_QUEUE">DMA_DSRX_FIRST_QUEUE</dfn>		3</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/DMA_DSRX_INC" data-ref="_M/DMA_DSRX_INC">DMA_DSRX_INC</dfn>			4</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/DMA_DSRX_QPR" data-ref="_M/DMA_DSRX_QPR">DMA_DSRX_QPR</dfn>			4</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/DMA_DSRX_RPS_START" data-ref="_M/DMA_DSRX_RPS_START">DMA_DSRX_RPS_START</dfn>		0</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/DMA_DSRX_TPS_START" data-ref="_M/DMA_DSRX_TPS_START">DMA_DSRX_TPS_START</dfn>		4</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/DMA_TPS_STOPPED" data-ref="_M/DMA_TPS_STOPPED">DMA_TPS_STOPPED</dfn>			0x00</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/DMA_TPS_SUSPENDED" data-ref="_M/DMA_TPS_SUSPENDED">DMA_TPS_SUSPENDED</dfn>		0x06</u></td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td><i>/* DMA channel register offsets</i></td></tr>
<tr><th id="180">180</th><td><i> *   Multiple channels can be active.  The first channel has registers</i></td></tr>
<tr><th id="181">181</th><td><i> *   that begin at 0x3100.  Each subsequent channel has registers that</i></td></tr>
<tr><th id="182">182</th><td><i> *   are accessed using an offset of 0x80 from the previous channel.</i></td></tr>
<tr><th id="183">183</th><td><i> */</i></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_BASE" data-ref="_M/DMA_CH_BASE">DMA_CH_BASE</dfn>			0x3100</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_INC" data-ref="_M/DMA_CH_INC">DMA_CH_INC</dfn>			0x80</u></td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_CR" data-ref="_M/DMA_CH_CR">DMA_CH_CR</dfn>			0x00</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_TCR" data-ref="_M/DMA_CH_TCR">DMA_CH_TCR</dfn>			0x04</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_RCR" data-ref="_M/DMA_CH_RCR">DMA_CH_RCR</dfn>			0x08</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_TDLR_HI" data-ref="_M/DMA_CH_TDLR_HI">DMA_CH_TDLR_HI</dfn>			0x10</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_TDLR_LO" data-ref="_M/DMA_CH_TDLR_LO">DMA_CH_TDLR_LO</dfn>			0x14</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_RDLR_HI" data-ref="_M/DMA_CH_RDLR_HI">DMA_CH_RDLR_HI</dfn>			0x18</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_RDLR_LO" data-ref="_M/DMA_CH_RDLR_LO">DMA_CH_RDLR_LO</dfn>			0x1c</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_TDTR_LO" data-ref="_M/DMA_CH_TDTR_LO">DMA_CH_TDTR_LO</dfn>			0x24</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_RDTR_LO" data-ref="_M/DMA_CH_RDTR_LO">DMA_CH_RDTR_LO</dfn>			0x2c</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_TDRLR" data-ref="_M/DMA_CH_TDRLR">DMA_CH_TDRLR</dfn>			0x30</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_RDRLR" data-ref="_M/DMA_CH_RDRLR">DMA_CH_RDRLR</dfn>			0x34</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_IER" data-ref="_M/DMA_CH_IER">DMA_CH_IER</dfn>			0x38</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_RIWT" data-ref="_M/DMA_CH_RIWT">DMA_CH_RIWT</dfn>			0x3c</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_CATDR_LO" data-ref="_M/DMA_CH_CATDR_LO">DMA_CH_CATDR_LO</dfn>			0x44</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_CARDR_LO" data-ref="_M/DMA_CH_CARDR_LO">DMA_CH_CARDR_LO</dfn>			0x4c</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_CATBR_HI" data-ref="_M/DMA_CH_CATBR_HI">DMA_CH_CATBR_HI</dfn>			0x50</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_CATBR_LO" data-ref="_M/DMA_CH_CATBR_LO">DMA_CH_CATBR_LO</dfn>			0x54</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_CARBR_HI" data-ref="_M/DMA_CH_CARBR_HI">DMA_CH_CARBR_HI</dfn>			0x58</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_CARBR_LO" data-ref="_M/DMA_CH_CARBR_LO">DMA_CH_CARBR_LO</dfn>			0x5c</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_SR" data-ref="_M/DMA_CH_SR">DMA_CH_SR</dfn>			0x60</u></td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td><i>/* DMA channel register entry bit positions and sizes */</i></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_CR_PBLX8_INDEX" data-ref="_M/DMA_CH_CR_PBLX8_INDEX">DMA_CH_CR_PBLX8_INDEX</dfn>		16</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_CR_PBLX8_WIDTH" data-ref="_M/DMA_CH_CR_PBLX8_WIDTH">DMA_CH_CR_PBLX8_WIDTH</dfn>		1</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_CR_SPH_INDEX" data-ref="_M/DMA_CH_CR_SPH_INDEX">DMA_CH_CR_SPH_INDEX</dfn>		24</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_CR_SPH_WIDTH" data-ref="_M/DMA_CH_CR_SPH_WIDTH">DMA_CH_CR_SPH_WIDTH</dfn>		1</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_IER_AIE20_INDEX" data-ref="_M/DMA_CH_IER_AIE20_INDEX">DMA_CH_IER_AIE20_INDEX</dfn>		15</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_IER_AIE20_WIDTH" data-ref="_M/DMA_CH_IER_AIE20_WIDTH">DMA_CH_IER_AIE20_WIDTH</dfn>		1</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_IER_AIE_INDEX" data-ref="_M/DMA_CH_IER_AIE_INDEX">DMA_CH_IER_AIE_INDEX</dfn>		14</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_IER_AIE_WIDTH" data-ref="_M/DMA_CH_IER_AIE_WIDTH">DMA_CH_IER_AIE_WIDTH</dfn>		1</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_IER_FBEE_INDEX" data-ref="_M/DMA_CH_IER_FBEE_INDEX">DMA_CH_IER_FBEE_INDEX</dfn>		12</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_IER_FBEE_WIDTH" data-ref="_M/DMA_CH_IER_FBEE_WIDTH">DMA_CH_IER_FBEE_WIDTH</dfn>		1</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_IER_NIE20_INDEX" data-ref="_M/DMA_CH_IER_NIE20_INDEX">DMA_CH_IER_NIE20_INDEX</dfn>		16</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_IER_NIE20_WIDTH" data-ref="_M/DMA_CH_IER_NIE20_WIDTH">DMA_CH_IER_NIE20_WIDTH</dfn>		1</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_IER_NIE_INDEX" data-ref="_M/DMA_CH_IER_NIE_INDEX">DMA_CH_IER_NIE_INDEX</dfn>		15</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_IER_NIE_WIDTH" data-ref="_M/DMA_CH_IER_NIE_WIDTH">DMA_CH_IER_NIE_WIDTH</dfn>		1</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_IER_RBUE_INDEX" data-ref="_M/DMA_CH_IER_RBUE_INDEX">DMA_CH_IER_RBUE_INDEX</dfn>		7</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_IER_RBUE_WIDTH" data-ref="_M/DMA_CH_IER_RBUE_WIDTH">DMA_CH_IER_RBUE_WIDTH</dfn>		1</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_IER_RIE_INDEX" data-ref="_M/DMA_CH_IER_RIE_INDEX">DMA_CH_IER_RIE_INDEX</dfn>		6</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_IER_RIE_WIDTH" data-ref="_M/DMA_CH_IER_RIE_WIDTH">DMA_CH_IER_RIE_WIDTH</dfn>		1</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_IER_RSE_INDEX" data-ref="_M/DMA_CH_IER_RSE_INDEX">DMA_CH_IER_RSE_INDEX</dfn>		8</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_IER_RSE_WIDTH" data-ref="_M/DMA_CH_IER_RSE_WIDTH">DMA_CH_IER_RSE_WIDTH</dfn>		1</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_IER_TBUE_INDEX" data-ref="_M/DMA_CH_IER_TBUE_INDEX">DMA_CH_IER_TBUE_INDEX</dfn>		2</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_IER_TBUE_WIDTH" data-ref="_M/DMA_CH_IER_TBUE_WIDTH">DMA_CH_IER_TBUE_WIDTH</dfn>		1</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_IER_TIE_INDEX" data-ref="_M/DMA_CH_IER_TIE_INDEX">DMA_CH_IER_TIE_INDEX</dfn>		0</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_IER_TIE_WIDTH" data-ref="_M/DMA_CH_IER_TIE_WIDTH">DMA_CH_IER_TIE_WIDTH</dfn>		1</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_IER_TXSE_INDEX" data-ref="_M/DMA_CH_IER_TXSE_INDEX">DMA_CH_IER_TXSE_INDEX</dfn>		1</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_IER_TXSE_WIDTH" data-ref="_M/DMA_CH_IER_TXSE_WIDTH">DMA_CH_IER_TXSE_WIDTH</dfn>		1</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_RCR_PBL_INDEX" data-ref="_M/DMA_CH_RCR_PBL_INDEX">DMA_CH_RCR_PBL_INDEX</dfn>		16</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_RCR_PBL_WIDTH" data-ref="_M/DMA_CH_RCR_PBL_WIDTH">DMA_CH_RCR_PBL_WIDTH</dfn>		6</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_RCR_RBSZ_INDEX" data-ref="_M/DMA_CH_RCR_RBSZ_INDEX">DMA_CH_RCR_RBSZ_INDEX</dfn>		1</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_RCR_RBSZ_WIDTH" data-ref="_M/DMA_CH_RCR_RBSZ_WIDTH">DMA_CH_RCR_RBSZ_WIDTH</dfn>		14</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_RCR_SR_INDEX" data-ref="_M/DMA_CH_RCR_SR_INDEX">DMA_CH_RCR_SR_INDEX</dfn>		0</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_RCR_SR_WIDTH" data-ref="_M/DMA_CH_RCR_SR_WIDTH">DMA_CH_RCR_SR_WIDTH</dfn>		1</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_RIWT_RWT_INDEX" data-ref="_M/DMA_CH_RIWT_RWT_INDEX">DMA_CH_RIWT_RWT_INDEX</dfn>		0</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_RIWT_RWT_WIDTH" data-ref="_M/DMA_CH_RIWT_RWT_WIDTH">DMA_CH_RIWT_RWT_WIDTH</dfn>		8</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_SR_FBE_INDEX" data-ref="_M/DMA_CH_SR_FBE_INDEX">DMA_CH_SR_FBE_INDEX</dfn>		12</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_SR_FBE_WIDTH" data-ref="_M/DMA_CH_SR_FBE_WIDTH">DMA_CH_SR_FBE_WIDTH</dfn>		1</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_SR_RBU_INDEX" data-ref="_M/DMA_CH_SR_RBU_INDEX">DMA_CH_SR_RBU_INDEX</dfn>		7</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_SR_RBU_WIDTH" data-ref="_M/DMA_CH_SR_RBU_WIDTH">DMA_CH_SR_RBU_WIDTH</dfn>		1</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_SR_RI_INDEX" data-ref="_M/DMA_CH_SR_RI_INDEX">DMA_CH_SR_RI_INDEX</dfn>		6</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_SR_RI_WIDTH" data-ref="_M/DMA_CH_SR_RI_WIDTH">DMA_CH_SR_RI_WIDTH</dfn>		1</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_SR_RPS_INDEX" data-ref="_M/DMA_CH_SR_RPS_INDEX">DMA_CH_SR_RPS_INDEX</dfn>		8</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_SR_RPS_WIDTH" data-ref="_M/DMA_CH_SR_RPS_WIDTH">DMA_CH_SR_RPS_WIDTH</dfn>		1</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_SR_TBU_INDEX" data-ref="_M/DMA_CH_SR_TBU_INDEX">DMA_CH_SR_TBU_INDEX</dfn>		2</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_SR_TBU_WIDTH" data-ref="_M/DMA_CH_SR_TBU_WIDTH">DMA_CH_SR_TBU_WIDTH</dfn>		1</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_SR_TI_INDEX" data-ref="_M/DMA_CH_SR_TI_INDEX">DMA_CH_SR_TI_INDEX</dfn>		0</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_SR_TI_WIDTH" data-ref="_M/DMA_CH_SR_TI_WIDTH">DMA_CH_SR_TI_WIDTH</dfn>		1</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_SR_TPS_INDEX" data-ref="_M/DMA_CH_SR_TPS_INDEX">DMA_CH_SR_TPS_INDEX</dfn>		1</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_SR_TPS_WIDTH" data-ref="_M/DMA_CH_SR_TPS_WIDTH">DMA_CH_SR_TPS_WIDTH</dfn>		1</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_TCR_OSP_INDEX" data-ref="_M/DMA_CH_TCR_OSP_INDEX">DMA_CH_TCR_OSP_INDEX</dfn>		4</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_TCR_OSP_WIDTH" data-ref="_M/DMA_CH_TCR_OSP_WIDTH">DMA_CH_TCR_OSP_WIDTH</dfn>		1</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_TCR_PBL_INDEX" data-ref="_M/DMA_CH_TCR_PBL_INDEX">DMA_CH_TCR_PBL_INDEX</dfn>		16</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_TCR_PBL_WIDTH" data-ref="_M/DMA_CH_TCR_PBL_WIDTH">DMA_CH_TCR_PBL_WIDTH</dfn>		6</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_TCR_ST_INDEX" data-ref="_M/DMA_CH_TCR_ST_INDEX">DMA_CH_TCR_ST_INDEX</dfn>		0</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_TCR_ST_WIDTH" data-ref="_M/DMA_CH_TCR_ST_WIDTH">DMA_CH_TCR_ST_WIDTH</dfn>		1</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_TCR_TSE_INDEX" data-ref="_M/DMA_CH_TCR_TSE_INDEX">DMA_CH_TCR_TSE_INDEX</dfn>		12</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/DMA_CH_TCR_TSE_WIDTH" data-ref="_M/DMA_CH_TCR_TSE_WIDTH">DMA_CH_TCR_TSE_WIDTH</dfn>		1</u></td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td><i>/* DMA channel register values */</i></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/DMA_OSP_DISABLE" data-ref="_M/DMA_OSP_DISABLE">DMA_OSP_DISABLE</dfn>			0x00</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/DMA_OSP_ENABLE" data-ref="_M/DMA_OSP_ENABLE">DMA_OSP_ENABLE</dfn>			0x01</u></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/DMA_PBL_1" data-ref="_M/DMA_PBL_1">DMA_PBL_1</dfn>			1</u></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/DMA_PBL_2" data-ref="_M/DMA_PBL_2">DMA_PBL_2</dfn>			2</u></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/DMA_PBL_4" data-ref="_M/DMA_PBL_4">DMA_PBL_4</dfn>			4</u></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/DMA_PBL_8" data-ref="_M/DMA_PBL_8">DMA_PBL_8</dfn>			8</u></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/DMA_PBL_16" data-ref="_M/DMA_PBL_16">DMA_PBL_16</dfn>			16</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/DMA_PBL_32" data-ref="_M/DMA_PBL_32">DMA_PBL_32</dfn>			32</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/DMA_PBL_64" data-ref="_M/DMA_PBL_64">DMA_PBL_64</dfn>			64      /* 8 x 8 */</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/DMA_PBL_128" data-ref="_M/DMA_PBL_128">DMA_PBL_128</dfn>			128     /* 8 x 16 */</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/DMA_PBL_256" data-ref="_M/DMA_PBL_256">DMA_PBL_256</dfn>			256     /* 8 x 32 */</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/DMA_PBL_X8_DISABLE" data-ref="_M/DMA_PBL_X8_DISABLE">DMA_PBL_X8_DISABLE</dfn>		0x00</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/DMA_PBL_X8_ENABLE" data-ref="_M/DMA_PBL_X8_ENABLE">DMA_PBL_X8_ENABLE</dfn>		0x01</u></td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td><i>/* MAC register offsets */</i></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/MAC_TCR" data-ref="_M/MAC_TCR">MAC_TCR</dfn>				0x0000</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/MAC_RCR" data-ref="_M/MAC_RCR">MAC_RCR</dfn>				0x0004</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/MAC_PFR" data-ref="_M/MAC_PFR">MAC_PFR</dfn>				0x0008</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/MAC_WTR" data-ref="_M/MAC_WTR">MAC_WTR</dfn>				0x000c</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/MAC_HTR0" data-ref="_M/MAC_HTR0">MAC_HTR0</dfn>			0x0010</u></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/MAC_VLANTR" data-ref="_M/MAC_VLANTR">MAC_VLANTR</dfn>			0x0050</u></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/MAC_VLANHTR" data-ref="_M/MAC_VLANHTR">MAC_VLANHTR</dfn>			0x0058</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/MAC_VLANIR" data-ref="_M/MAC_VLANIR">MAC_VLANIR</dfn>			0x0060</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/MAC_IVLANIR" data-ref="_M/MAC_IVLANIR">MAC_IVLANIR</dfn>			0x0064</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/MAC_RETMR" data-ref="_M/MAC_RETMR">MAC_RETMR</dfn>			0x006c</u></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/MAC_Q0TFCR" data-ref="_M/MAC_Q0TFCR">MAC_Q0TFCR</dfn>			0x0070</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/MAC_RFCR" data-ref="_M/MAC_RFCR">MAC_RFCR</dfn>			0x0090</u></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/MAC_RQC0R" data-ref="_M/MAC_RQC0R">MAC_RQC0R</dfn>			0x00a0</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/MAC_RQC1R" data-ref="_M/MAC_RQC1R">MAC_RQC1R</dfn>			0x00a4</u></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/MAC_RQC2R" data-ref="_M/MAC_RQC2R">MAC_RQC2R</dfn>			0x00a8</u></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/MAC_RQC3R" data-ref="_M/MAC_RQC3R">MAC_RQC3R</dfn>			0x00ac</u></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/MAC_ISR" data-ref="_M/MAC_ISR">MAC_ISR</dfn>				0x00b0</u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/MAC_IER" data-ref="_M/MAC_IER">MAC_IER</dfn>				0x00b4</u></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/MAC_RTSR" data-ref="_M/MAC_RTSR">MAC_RTSR</dfn>			0x00b8</u></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/MAC_PMTCSR" data-ref="_M/MAC_PMTCSR">MAC_PMTCSR</dfn>			0x00c0</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/MAC_RWKPFR" data-ref="_M/MAC_RWKPFR">MAC_RWKPFR</dfn>			0x00c4</u></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/MAC_LPICSR" data-ref="_M/MAC_LPICSR">MAC_LPICSR</dfn>			0x00d0</u></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/MAC_LPITCR" data-ref="_M/MAC_LPITCR">MAC_LPITCR</dfn>			0x00d4</u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/MAC_TIR" data-ref="_M/MAC_TIR">MAC_TIR</dfn>				0x00e0</u></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/MAC_VR" data-ref="_M/MAC_VR">MAC_VR</dfn>				0x0110</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/MAC_DR" data-ref="_M/MAC_DR">MAC_DR</dfn>				0x0114</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF0R" data-ref="_M/MAC_HWF0R">MAC_HWF0R</dfn>			0x011c</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF1R" data-ref="_M/MAC_HWF1R">MAC_HWF1R</dfn>			0x0120</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF2R" data-ref="_M/MAC_HWF2R">MAC_HWF2R</dfn>			0x0124</u></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/MAC_MDIOSCAR" data-ref="_M/MAC_MDIOSCAR">MAC_MDIOSCAR</dfn>			0x0200</u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/MAC_MDIOSCCDR" data-ref="_M/MAC_MDIOSCCDR">MAC_MDIOSCCDR</dfn>			0x0204</u></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/MAC_MDIOISR" data-ref="_M/MAC_MDIOISR">MAC_MDIOISR</dfn>			0x0214</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/MAC_MDIOIER" data-ref="_M/MAC_MDIOIER">MAC_MDIOIER</dfn>			0x0218</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/MAC_MDIOCL22R" data-ref="_M/MAC_MDIOCL22R">MAC_MDIOCL22R</dfn>			0x0220</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/MAC_GPIOCR" data-ref="_M/MAC_GPIOCR">MAC_GPIOCR</dfn>			0x0278</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/MAC_GPIOSR" data-ref="_M/MAC_GPIOSR">MAC_GPIOSR</dfn>			0x027c</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/MAC_MACA0HR" data-ref="_M/MAC_MACA0HR">MAC_MACA0HR</dfn>			0x0300</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/MAC_MACA0LR" data-ref="_M/MAC_MACA0LR">MAC_MACA0LR</dfn>			0x0304</u></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/MAC_MACA1HR" data-ref="_M/MAC_MACA1HR">MAC_MACA1HR</dfn>			0x0308</u></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/MAC_MACA1LR" data-ref="_M/MAC_MACA1LR">MAC_MACA1LR</dfn>			0x030c</u></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/MAC_RSSCR" data-ref="_M/MAC_RSSCR">MAC_RSSCR</dfn>			0x0c80</u></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/MAC_RSSAR" data-ref="_M/MAC_RSSAR">MAC_RSSAR</dfn>			0x0c88</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/MAC_RSSDR" data-ref="_M/MAC_RSSDR">MAC_RSSDR</dfn>			0x0c8c</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/MAC_TSCR" data-ref="_M/MAC_TSCR">MAC_TSCR</dfn>			0x0d00</u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/MAC_SSIR" data-ref="_M/MAC_SSIR">MAC_SSIR</dfn>			0x0d04</u></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/MAC_STSR" data-ref="_M/MAC_STSR">MAC_STSR</dfn>			0x0d08</u></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/MAC_STNR" data-ref="_M/MAC_STNR">MAC_STNR</dfn>			0x0d0c</u></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/MAC_STSUR" data-ref="_M/MAC_STSUR">MAC_STSUR</dfn>			0x0d10</u></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/MAC_STNUR" data-ref="_M/MAC_STNUR">MAC_STNUR</dfn>			0x0d14</u></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/MAC_TSAR" data-ref="_M/MAC_TSAR">MAC_TSAR</dfn>			0x0d18</u></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/MAC_TSSR" data-ref="_M/MAC_TSSR">MAC_TSSR</dfn>			0x0d20</u></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/MAC_TXSNR" data-ref="_M/MAC_TXSNR">MAC_TXSNR</dfn>			0x0d30</u></td></tr>
<tr><th id="334">334</th><td><u>#define <dfn class="macro" id="_M/MAC_TXSSR" data-ref="_M/MAC_TXSSR">MAC_TXSSR</dfn>			0x0d34</u></td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/MAC_QTFCR_INC" data-ref="_M/MAC_QTFCR_INC">MAC_QTFCR_INC</dfn>			4</u></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/MAC_MACA_INC" data-ref="_M/MAC_MACA_INC">MAC_MACA_INC</dfn>			4</u></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/MAC_HTR_INC" data-ref="_M/MAC_HTR_INC">MAC_HTR_INC</dfn>			4</u></td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td><u>#define <dfn class="macro" id="_M/MAC_RQC2_INC" data-ref="_M/MAC_RQC2_INC">MAC_RQC2_INC</dfn>			4</u></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/MAC_RQC2_Q_PER_REG" data-ref="_M/MAC_RQC2_Q_PER_REG">MAC_RQC2_Q_PER_REG</dfn>		4</u></td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td><i>/* MAC register entry bit positions and sizes */</i></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF0R_ADDMACADRSEL_INDEX" data-ref="_M/MAC_HWF0R_ADDMACADRSEL_INDEX">MAC_HWF0R_ADDMACADRSEL_INDEX</dfn>	18</u></td></tr>
<tr><th id="345">345</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF0R_ADDMACADRSEL_WIDTH" data-ref="_M/MAC_HWF0R_ADDMACADRSEL_WIDTH">MAC_HWF0R_ADDMACADRSEL_WIDTH</dfn>	5</u></td></tr>
<tr><th id="346">346</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF0R_ARPOFFSEL_INDEX" data-ref="_M/MAC_HWF0R_ARPOFFSEL_INDEX">MAC_HWF0R_ARPOFFSEL_INDEX</dfn>	9</u></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF0R_ARPOFFSEL_WIDTH" data-ref="_M/MAC_HWF0R_ARPOFFSEL_WIDTH">MAC_HWF0R_ARPOFFSEL_WIDTH</dfn>	1</u></td></tr>
<tr><th id="348">348</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF0R_EEESEL_INDEX" data-ref="_M/MAC_HWF0R_EEESEL_INDEX">MAC_HWF0R_EEESEL_INDEX</dfn>		13</u></td></tr>
<tr><th id="349">349</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF0R_EEESEL_WIDTH" data-ref="_M/MAC_HWF0R_EEESEL_WIDTH">MAC_HWF0R_EEESEL_WIDTH</dfn>		1</u></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF0R_GMIISEL_INDEX" data-ref="_M/MAC_HWF0R_GMIISEL_INDEX">MAC_HWF0R_GMIISEL_INDEX</dfn>		1</u></td></tr>
<tr><th id="351">351</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF0R_GMIISEL_WIDTH" data-ref="_M/MAC_HWF0R_GMIISEL_WIDTH">MAC_HWF0R_GMIISEL_WIDTH</dfn>		1</u></td></tr>
<tr><th id="352">352</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF0R_MGKSEL_INDEX" data-ref="_M/MAC_HWF0R_MGKSEL_INDEX">MAC_HWF0R_MGKSEL_INDEX</dfn>		7</u></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF0R_MGKSEL_WIDTH" data-ref="_M/MAC_HWF0R_MGKSEL_WIDTH">MAC_HWF0R_MGKSEL_WIDTH</dfn>		1</u></td></tr>
<tr><th id="354">354</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF0R_MMCSEL_INDEX" data-ref="_M/MAC_HWF0R_MMCSEL_INDEX">MAC_HWF0R_MMCSEL_INDEX</dfn>		8</u></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF0R_MMCSEL_WIDTH" data-ref="_M/MAC_HWF0R_MMCSEL_WIDTH">MAC_HWF0R_MMCSEL_WIDTH</dfn>		1</u></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF0R_RWKSEL_INDEX" data-ref="_M/MAC_HWF0R_RWKSEL_INDEX">MAC_HWF0R_RWKSEL_INDEX</dfn>		6</u></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF0R_RWKSEL_WIDTH" data-ref="_M/MAC_HWF0R_RWKSEL_WIDTH">MAC_HWF0R_RWKSEL_WIDTH</dfn>		1</u></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF0R_RXCOESEL_INDEX" data-ref="_M/MAC_HWF0R_RXCOESEL_INDEX">MAC_HWF0R_RXCOESEL_INDEX</dfn>	16</u></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF0R_RXCOESEL_WIDTH" data-ref="_M/MAC_HWF0R_RXCOESEL_WIDTH">MAC_HWF0R_RXCOESEL_WIDTH</dfn>	1</u></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF0R_SAVLANINS_INDEX" data-ref="_M/MAC_HWF0R_SAVLANINS_INDEX">MAC_HWF0R_SAVLANINS_INDEX</dfn>	27</u></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF0R_SAVLANINS_WIDTH" data-ref="_M/MAC_HWF0R_SAVLANINS_WIDTH">MAC_HWF0R_SAVLANINS_WIDTH</dfn>	1</u></td></tr>
<tr><th id="362">362</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF0R_SMASEL_INDEX" data-ref="_M/MAC_HWF0R_SMASEL_INDEX">MAC_HWF0R_SMASEL_INDEX</dfn>		5</u></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF0R_SMASEL_WIDTH" data-ref="_M/MAC_HWF0R_SMASEL_WIDTH">MAC_HWF0R_SMASEL_WIDTH</dfn>		1</u></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF0R_TSSEL_INDEX" data-ref="_M/MAC_HWF0R_TSSEL_INDEX">MAC_HWF0R_TSSEL_INDEX</dfn>		12</u></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF0R_TSSEL_WIDTH" data-ref="_M/MAC_HWF0R_TSSEL_WIDTH">MAC_HWF0R_TSSEL_WIDTH</dfn>		1</u></td></tr>
<tr><th id="366">366</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF0R_TSSTSSEL_INDEX" data-ref="_M/MAC_HWF0R_TSSTSSEL_INDEX">MAC_HWF0R_TSSTSSEL_INDEX</dfn>	25</u></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF0R_TSSTSSEL_WIDTH" data-ref="_M/MAC_HWF0R_TSSTSSEL_WIDTH">MAC_HWF0R_TSSTSSEL_WIDTH</dfn>	2</u></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF0R_TXCOESEL_INDEX" data-ref="_M/MAC_HWF0R_TXCOESEL_INDEX">MAC_HWF0R_TXCOESEL_INDEX</dfn>	14</u></td></tr>
<tr><th id="369">369</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF0R_TXCOESEL_WIDTH" data-ref="_M/MAC_HWF0R_TXCOESEL_WIDTH">MAC_HWF0R_TXCOESEL_WIDTH</dfn>	1</u></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF0R_VLHASH_INDEX" data-ref="_M/MAC_HWF0R_VLHASH_INDEX">MAC_HWF0R_VLHASH_INDEX</dfn>		4</u></td></tr>
<tr><th id="371">371</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF0R_VLHASH_WIDTH" data-ref="_M/MAC_HWF0R_VLHASH_WIDTH">MAC_HWF0R_VLHASH_WIDTH</dfn>		1</u></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF0R_VXN_INDEX" data-ref="_M/MAC_HWF0R_VXN_INDEX">MAC_HWF0R_VXN_INDEX</dfn>		29</u></td></tr>
<tr><th id="373">373</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF0R_VXN_WIDTH" data-ref="_M/MAC_HWF0R_VXN_WIDTH">MAC_HWF0R_VXN_WIDTH</dfn>		1</u></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF1R_ADDR64_INDEX" data-ref="_M/MAC_HWF1R_ADDR64_INDEX">MAC_HWF1R_ADDR64_INDEX</dfn>		14</u></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF1R_ADDR64_WIDTH" data-ref="_M/MAC_HWF1R_ADDR64_WIDTH">MAC_HWF1R_ADDR64_WIDTH</dfn>		2</u></td></tr>
<tr><th id="376">376</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF1R_ADVTHWORD_INDEX" data-ref="_M/MAC_HWF1R_ADVTHWORD_INDEX">MAC_HWF1R_ADVTHWORD_INDEX</dfn>	13</u></td></tr>
<tr><th id="377">377</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF1R_ADVTHWORD_WIDTH" data-ref="_M/MAC_HWF1R_ADVTHWORD_WIDTH">MAC_HWF1R_ADVTHWORD_WIDTH</dfn>	1</u></td></tr>
<tr><th id="378">378</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF1R_DBGMEMA_INDEX" data-ref="_M/MAC_HWF1R_DBGMEMA_INDEX">MAC_HWF1R_DBGMEMA_INDEX</dfn>		19</u></td></tr>
<tr><th id="379">379</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF1R_DBGMEMA_WIDTH" data-ref="_M/MAC_HWF1R_DBGMEMA_WIDTH">MAC_HWF1R_DBGMEMA_WIDTH</dfn>		1</u></td></tr>
<tr><th id="380">380</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF1R_DCBEN_INDEX" data-ref="_M/MAC_HWF1R_DCBEN_INDEX">MAC_HWF1R_DCBEN_INDEX</dfn>		16</u></td></tr>
<tr><th id="381">381</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF1R_DCBEN_WIDTH" data-ref="_M/MAC_HWF1R_DCBEN_WIDTH">MAC_HWF1R_DCBEN_WIDTH</dfn>		1</u></td></tr>
<tr><th id="382">382</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF1R_HASHTBLSZ_INDEX" data-ref="_M/MAC_HWF1R_HASHTBLSZ_INDEX">MAC_HWF1R_HASHTBLSZ_INDEX</dfn>	24</u></td></tr>
<tr><th id="383">383</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF1R_HASHTBLSZ_WIDTH" data-ref="_M/MAC_HWF1R_HASHTBLSZ_WIDTH">MAC_HWF1R_HASHTBLSZ_WIDTH</dfn>	3</u></td></tr>
<tr><th id="384">384</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF1R_L3L4FNUM_INDEX" data-ref="_M/MAC_HWF1R_L3L4FNUM_INDEX">MAC_HWF1R_L3L4FNUM_INDEX</dfn>	27</u></td></tr>
<tr><th id="385">385</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF1R_L3L4FNUM_WIDTH" data-ref="_M/MAC_HWF1R_L3L4FNUM_WIDTH">MAC_HWF1R_L3L4FNUM_WIDTH</dfn>	4</u></td></tr>
<tr><th id="386">386</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF1R_NUMTC_INDEX" data-ref="_M/MAC_HWF1R_NUMTC_INDEX">MAC_HWF1R_NUMTC_INDEX</dfn>		21</u></td></tr>
<tr><th id="387">387</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF1R_NUMTC_WIDTH" data-ref="_M/MAC_HWF1R_NUMTC_WIDTH">MAC_HWF1R_NUMTC_WIDTH</dfn>		3</u></td></tr>
<tr><th id="388">388</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF1R_RSSEN_INDEX" data-ref="_M/MAC_HWF1R_RSSEN_INDEX">MAC_HWF1R_RSSEN_INDEX</dfn>		20</u></td></tr>
<tr><th id="389">389</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF1R_RSSEN_WIDTH" data-ref="_M/MAC_HWF1R_RSSEN_WIDTH">MAC_HWF1R_RSSEN_WIDTH</dfn>		1</u></td></tr>
<tr><th id="390">390</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF1R_RXFIFOSIZE_INDEX" data-ref="_M/MAC_HWF1R_RXFIFOSIZE_INDEX">MAC_HWF1R_RXFIFOSIZE_INDEX</dfn>	0</u></td></tr>
<tr><th id="391">391</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF1R_RXFIFOSIZE_WIDTH" data-ref="_M/MAC_HWF1R_RXFIFOSIZE_WIDTH">MAC_HWF1R_RXFIFOSIZE_WIDTH</dfn>	5</u></td></tr>
<tr><th id="392">392</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF1R_SPHEN_INDEX" data-ref="_M/MAC_HWF1R_SPHEN_INDEX">MAC_HWF1R_SPHEN_INDEX</dfn>		17</u></td></tr>
<tr><th id="393">393</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF1R_SPHEN_WIDTH" data-ref="_M/MAC_HWF1R_SPHEN_WIDTH">MAC_HWF1R_SPHEN_WIDTH</dfn>		1</u></td></tr>
<tr><th id="394">394</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF1R_TSOEN_INDEX" data-ref="_M/MAC_HWF1R_TSOEN_INDEX">MAC_HWF1R_TSOEN_INDEX</dfn>		18</u></td></tr>
<tr><th id="395">395</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF1R_TSOEN_WIDTH" data-ref="_M/MAC_HWF1R_TSOEN_WIDTH">MAC_HWF1R_TSOEN_WIDTH</dfn>		1</u></td></tr>
<tr><th id="396">396</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF1R_TXFIFOSIZE_INDEX" data-ref="_M/MAC_HWF1R_TXFIFOSIZE_INDEX">MAC_HWF1R_TXFIFOSIZE_INDEX</dfn>	6</u></td></tr>
<tr><th id="397">397</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF1R_TXFIFOSIZE_WIDTH" data-ref="_M/MAC_HWF1R_TXFIFOSIZE_WIDTH">MAC_HWF1R_TXFIFOSIZE_WIDTH</dfn>	5</u></td></tr>
<tr><th id="398">398</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF2R_AUXSNAPNUM_INDEX" data-ref="_M/MAC_HWF2R_AUXSNAPNUM_INDEX">MAC_HWF2R_AUXSNAPNUM_INDEX</dfn>	28</u></td></tr>
<tr><th id="399">399</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF2R_AUXSNAPNUM_WIDTH" data-ref="_M/MAC_HWF2R_AUXSNAPNUM_WIDTH">MAC_HWF2R_AUXSNAPNUM_WIDTH</dfn>	3</u></td></tr>
<tr><th id="400">400</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF2R_PPSOUTNUM_INDEX" data-ref="_M/MAC_HWF2R_PPSOUTNUM_INDEX">MAC_HWF2R_PPSOUTNUM_INDEX</dfn>	24</u></td></tr>
<tr><th id="401">401</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF2R_PPSOUTNUM_WIDTH" data-ref="_M/MAC_HWF2R_PPSOUTNUM_WIDTH">MAC_HWF2R_PPSOUTNUM_WIDTH</dfn>	3</u></td></tr>
<tr><th id="402">402</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF2R_RXCHCNT_INDEX" data-ref="_M/MAC_HWF2R_RXCHCNT_INDEX">MAC_HWF2R_RXCHCNT_INDEX</dfn>		12</u></td></tr>
<tr><th id="403">403</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF2R_RXCHCNT_WIDTH" data-ref="_M/MAC_HWF2R_RXCHCNT_WIDTH">MAC_HWF2R_RXCHCNT_WIDTH</dfn>		4</u></td></tr>
<tr><th id="404">404</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF2R_RXQCNT_INDEX" data-ref="_M/MAC_HWF2R_RXQCNT_INDEX">MAC_HWF2R_RXQCNT_INDEX</dfn>		0</u></td></tr>
<tr><th id="405">405</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF2R_RXQCNT_WIDTH" data-ref="_M/MAC_HWF2R_RXQCNT_WIDTH">MAC_HWF2R_RXQCNT_WIDTH</dfn>		4</u></td></tr>
<tr><th id="406">406</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF2R_TXCHCNT_INDEX" data-ref="_M/MAC_HWF2R_TXCHCNT_INDEX">MAC_HWF2R_TXCHCNT_INDEX</dfn>		18</u></td></tr>
<tr><th id="407">407</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF2R_TXCHCNT_WIDTH" data-ref="_M/MAC_HWF2R_TXCHCNT_WIDTH">MAC_HWF2R_TXCHCNT_WIDTH</dfn>		4</u></td></tr>
<tr><th id="408">408</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF2R_TXQCNT_INDEX" data-ref="_M/MAC_HWF2R_TXQCNT_INDEX">MAC_HWF2R_TXQCNT_INDEX</dfn>		6</u></td></tr>
<tr><th id="409">409</th><td><u>#define <dfn class="macro" id="_M/MAC_HWF2R_TXQCNT_WIDTH" data-ref="_M/MAC_HWF2R_TXQCNT_WIDTH">MAC_HWF2R_TXQCNT_WIDTH</dfn>		4</u></td></tr>
<tr><th id="410">410</th><td><u>#define <dfn class="macro" id="_M/MAC_IER_TSIE_INDEX" data-ref="_M/MAC_IER_TSIE_INDEX">MAC_IER_TSIE_INDEX</dfn>		12</u></td></tr>
<tr><th id="411">411</th><td><u>#define <dfn class="macro" id="_M/MAC_IER_TSIE_WIDTH" data-ref="_M/MAC_IER_TSIE_WIDTH">MAC_IER_TSIE_WIDTH</dfn>		1</u></td></tr>
<tr><th id="412">412</th><td><u>#define <dfn class="macro" id="_M/MAC_ISR_MMCRXIS_INDEX" data-ref="_M/MAC_ISR_MMCRXIS_INDEX">MAC_ISR_MMCRXIS_INDEX</dfn>		9</u></td></tr>
<tr><th id="413">413</th><td><u>#define <dfn class="macro" id="_M/MAC_ISR_MMCRXIS_WIDTH" data-ref="_M/MAC_ISR_MMCRXIS_WIDTH">MAC_ISR_MMCRXIS_WIDTH</dfn>		1</u></td></tr>
<tr><th id="414">414</th><td><u>#define <dfn class="macro" id="_M/MAC_ISR_MMCTXIS_INDEX" data-ref="_M/MAC_ISR_MMCTXIS_INDEX">MAC_ISR_MMCTXIS_INDEX</dfn>		10</u></td></tr>
<tr><th id="415">415</th><td><u>#define <dfn class="macro" id="_M/MAC_ISR_MMCTXIS_WIDTH" data-ref="_M/MAC_ISR_MMCTXIS_WIDTH">MAC_ISR_MMCTXIS_WIDTH</dfn>		1</u></td></tr>
<tr><th id="416">416</th><td><u>#define <dfn class="macro" id="_M/MAC_ISR_PMTIS_INDEX" data-ref="_M/MAC_ISR_PMTIS_INDEX">MAC_ISR_PMTIS_INDEX</dfn>		4</u></td></tr>
<tr><th id="417">417</th><td><u>#define <dfn class="macro" id="_M/MAC_ISR_PMTIS_WIDTH" data-ref="_M/MAC_ISR_PMTIS_WIDTH">MAC_ISR_PMTIS_WIDTH</dfn>		1</u></td></tr>
<tr><th id="418">418</th><td><u>#define <dfn class="macro" id="_M/MAC_ISR_SMI_INDEX" data-ref="_M/MAC_ISR_SMI_INDEX">MAC_ISR_SMI_INDEX</dfn>		1</u></td></tr>
<tr><th id="419">419</th><td><u>#define <dfn class="macro" id="_M/MAC_ISR_SMI_WIDTH" data-ref="_M/MAC_ISR_SMI_WIDTH">MAC_ISR_SMI_WIDTH</dfn>		1</u></td></tr>
<tr><th id="420">420</th><td><u>#define <dfn class="macro" id="_M/MAC_ISR_TSIS_INDEX" data-ref="_M/MAC_ISR_TSIS_INDEX">MAC_ISR_TSIS_INDEX</dfn>		12</u></td></tr>
<tr><th id="421">421</th><td><u>#define <dfn class="macro" id="_M/MAC_ISR_TSIS_WIDTH" data-ref="_M/MAC_ISR_TSIS_WIDTH">MAC_ISR_TSIS_WIDTH</dfn>		1</u></td></tr>
<tr><th id="422">422</th><td><u>#define <dfn class="macro" id="_M/MAC_MACA1HR_AE_INDEX" data-ref="_M/MAC_MACA1HR_AE_INDEX">MAC_MACA1HR_AE_INDEX</dfn>		31</u></td></tr>
<tr><th id="423">423</th><td><u>#define <dfn class="macro" id="_M/MAC_MACA1HR_AE_WIDTH" data-ref="_M/MAC_MACA1HR_AE_WIDTH">MAC_MACA1HR_AE_WIDTH</dfn>		1</u></td></tr>
<tr><th id="424">424</th><td><u>#define <dfn class="macro" id="_M/MAC_MDIOIER_SNGLCOMPIE_INDEX" data-ref="_M/MAC_MDIOIER_SNGLCOMPIE_INDEX">MAC_MDIOIER_SNGLCOMPIE_INDEX</dfn>	12</u></td></tr>
<tr><th id="425">425</th><td><u>#define <dfn class="macro" id="_M/MAC_MDIOIER_SNGLCOMPIE_WIDTH" data-ref="_M/MAC_MDIOIER_SNGLCOMPIE_WIDTH">MAC_MDIOIER_SNGLCOMPIE_WIDTH</dfn>	1</u></td></tr>
<tr><th id="426">426</th><td><u>#define <dfn class="macro" id="_M/MAC_MDIOISR_SNGLCOMPINT_INDEX" data-ref="_M/MAC_MDIOISR_SNGLCOMPINT_INDEX">MAC_MDIOISR_SNGLCOMPINT_INDEX</dfn>	12</u></td></tr>
<tr><th id="427">427</th><td><u>#define <dfn class="macro" id="_M/MAC_MDIOISR_SNGLCOMPINT_WIDTH" data-ref="_M/MAC_MDIOISR_SNGLCOMPINT_WIDTH">MAC_MDIOISR_SNGLCOMPINT_WIDTH</dfn>	1</u></td></tr>
<tr><th id="428">428</th><td><u>#define <dfn class="macro" id="_M/MAC_MDIOSCAR_DA_INDEX" data-ref="_M/MAC_MDIOSCAR_DA_INDEX">MAC_MDIOSCAR_DA_INDEX</dfn>		21</u></td></tr>
<tr><th id="429">429</th><td><u>#define <dfn class="macro" id="_M/MAC_MDIOSCAR_DA_WIDTH" data-ref="_M/MAC_MDIOSCAR_DA_WIDTH">MAC_MDIOSCAR_DA_WIDTH</dfn>		5</u></td></tr>
<tr><th id="430">430</th><td><u>#define <dfn class="macro" id="_M/MAC_MDIOSCAR_PA_INDEX" data-ref="_M/MAC_MDIOSCAR_PA_INDEX">MAC_MDIOSCAR_PA_INDEX</dfn>		16</u></td></tr>
<tr><th id="431">431</th><td><u>#define <dfn class="macro" id="_M/MAC_MDIOSCAR_PA_WIDTH" data-ref="_M/MAC_MDIOSCAR_PA_WIDTH">MAC_MDIOSCAR_PA_WIDTH</dfn>		5</u></td></tr>
<tr><th id="432">432</th><td><u>#define <dfn class="macro" id="_M/MAC_MDIOSCAR_RA_INDEX" data-ref="_M/MAC_MDIOSCAR_RA_INDEX">MAC_MDIOSCAR_RA_INDEX</dfn>		0</u></td></tr>
<tr><th id="433">433</th><td><u>#define <dfn class="macro" id="_M/MAC_MDIOSCAR_RA_WIDTH" data-ref="_M/MAC_MDIOSCAR_RA_WIDTH">MAC_MDIOSCAR_RA_WIDTH</dfn>		16</u></td></tr>
<tr><th id="434">434</th><td><u>#define <dfn class="macro" id="_M/MAC_MDIOSCAR_REG_INDEX" data-ref="_M/MAC_MDIOSCAR_REG_INDEX">MAC_MDIOSCAR_REG_INDEX</dfn>		0</u></td></tr>
<tr><th id="435">435</th><td><u>#define <dfn class="macro" id="_M/MAC_MDIOSCAR_REG_WIDTH" data-ref="_M/MAC_MDIOSCAR_REG_WIDTH">MAC_MDIOSCAR_REG_WIDTH</dfn>		21</u></td></tr>
<tr><th id="436">436</th><td><u>#define <dfn class="macro" id="_M/MAC_MDIOSCCDR_BUSY_INDEX" data-ref="_M/MAC_MDIOSCCDR_BUSY_INDEX">MAC_MDIOSCCDR_BUSY_INDEX</dfn>	22</u></td></tr>
<tr><th id="437">437</th><td><u>#define <dfn class="macro" id="_M/MAC_MDIOSCCDR_BUSY_WIDTH" data-ref="_M/MAC_MDIOSCCDR_BUSY_WIDTH">MAC_MDIOSCCDR_BUSY_WIDTH</dfn>	1</u></td></tr>
<tr><th id="438">438</th><td><u>#define <dfn class="macro" id="_M/MAC_MDIOSCCDR_CMD_INDEX" data-ref="_M/MAC_MDIOSCCDR_CMD_INDEX">MAC_MDIOSCCDR_CMD_INDEX</dfn>		16</u></td></tr>
<tr><th id="439">439</th><td><u>#define <dfn class="macro" id="_M/MAC_MDIOSCCDR_CMD_WIDTH" data-ref="_M/MAC_MDIOSCCDR_CMD_WIDTH">MAC_MDIOSCCDR_CMD_WIDTH</dfn>		2</u></td></tr>
<tr><th id="440">440</th><td><u>#define <dfn class="macro" id="_M/MAC_MDIOSCCDR_CR_INDEX" data-ref="_M/MAC_MDIOSCCDR_CR_INDEX">MAC_MDIOSCCDR_CR_INDEX</dfn>		19</u></td></tr>
<tr><th id="441">441</th><td><u>#define <dfn class="macro" id="_M/MAC_MDIOSCCDR_CR_WIDTH" data-ref="_M/MAC_MDIOSCCDR_CR_WIDTH">MAC_MDIOSCCDR_CR_WIDTH</dfn>		3</u></td></tr>
<tr><th id="442">442</th><td><u>#define <dfn class="macro" id="_M/MAC_MDIOSCCDR_DATA_INDEX" data-ref="_M/MAC_MDIOSCCDR_DATA_INDEX">MAC_MDIOSCCDR_DATA_INDEX</dfn>	0</u></td></tr>
<tr><th id="443">443</th><td><u>#define <dfn class="macro" id="_M/MAC_MDIOSCCDR_DATA_WIDTH" data-ref="_M/MAC_MDIOSCCDR_DATA_WIDTH">MAC_MDIOSCCDR_DATA_WIDTH</dfn>	16</u></td></tr>
<tr><th id="444">444</th><td><u>#define <dfn class="macro" id="_M/MAC_MDIOSCCDR_SADDR_INDEX" data-ref="_M/MAC_MDIOSCCDR_SADDR_INDEX">MAC_MDIOSCCDR_SADDR_INDEX</dfn>	18</u></td></tr>
<tr><th id="445">445</th><td><u>#define <dfn class="macro" id="_M/MAC_MDIOSCCDR_SADDR_WIDTH" data-ref="_M/MAC_MDIOSCCDR_SADDR_WIDTH">MAC_MDIOSCCDR_SADDR_WIDTH</dfn>	1</u></td></tr>
<tr><th id="446">446</th><td><u>#define <dfn class="macro" id="_M/MAC_PFR_HMC_INDEX" data-ref="_M/MAC_PFR_HMC_INDEX">MAC_PFR_HMC_INDEX</dfn>		2</u></td></tr>
<tr><th id="447">447</th><td><u>#define <dfn class="macro" id="_M/MAC_PFR_HMC_WIDTH" data-ref="_M/MAC_PFR_HMC_WIDTH">MAC_PFR_HMC_WIDTH</dfn>		1</u></td></tr>
<tr><th id="448">448</th><td><u>#define <dfn class="macro" id="_M/MAC_PFR_HPF_INDEX" data-ref="_M/MAC_PFR_HPF_INDEX">MAC_PFR_HPF_INDEX</dfn>		10</u></td></tr>
<tr><th id="449">449</th><td><u>#define <dfn class="macro" id="_M/MAC_PFR_HPF_WIDTH" data-ref="_M/MAC_PFR_HPF_WIDTH">MAC_PFR_HPF_WIDTH</dfn>		1</u></td></tr>
<tr><th id="450">450</th><td><u>#define <dfn class="macro" id="_M/MAC_PFR_HUC_INDEX" data-ref="_M/MAC_PFR_HUC_INDEX">MAC_PFR_HUC_INDEX</dfn>		1</u></td></tr>
<tr><th id="451">451</th><td><u>#define <dfn class="macro" id="_M/MAC_PFR_HUC_WIDTH" data-ref="_M/MAC_PFR_HUC_WIDTH">MAC_PFR_HUC_WIDTH</dfn>		1</u></td></tr>
<tr><th id="452">452</th><td><u>#define <dfn class="macro" id="_M/MAC_PFR_PM_INDEX" data-ref="_M/MAC_PFR_PM_INDEX">MAC_PFR_PM_INDEX</dfn>		4</u></td></tr>
<tr><th id="453">453</th><td><u>#define <dfn class="macro" id="_M/MAC_PFR_PM_WIDTH" data-ref="_M/MAC_PFR_PM_WIDTH">MAC_PFR_PM_WIDTH</dfn>		1</u></td></tr>
<tr><th id="454">454</th><td><u>#define <dfn class="macro" id="_M/MAC_PFR_PR_INDEX" data-ref="_M/MAC_PFR_PR_INDEX">MAC_PFR_PR_INDEX</dfn>		0</u></td></tr>
<tr><th id="455">455</th><td><u>#define <dfn class="macro" id="_M/MAC_PFR_PR_WIDTH" data-ref="_M/MAC_PFR_PR_WIDTH">MAC_PFR_PR_WIDTH</dfn>		1</u></td></tr>
<tr><th id="456">456</th><td><u>#define <dfn class="macro" id="_M/MAC_PFR_VTFE_INDEX" data-ref="_M/MAC_PFR_VTFE_INDEX">MAC_PFR_VTFE_INDEX</dfn>		16</u></td></tr>
<tr><th id="457">457</th><td><u>#define <dfn class="macro" id="_M/MAC_PFR_VTFE_WIDTH" data-ref="_M/MAC_PFR_VTFE_WIDTH">MAC_PFR_VTFE_WIDTH</dfn>		1</u></td></tr>
<tr><th id="458">458</th><td><u>#define <dfn class="macro" id="_M/MAC_PFR_VUCC_INDEX" data-ref="_M/MAC_PFR_VUCC_INDEX">MAC_PFR_VUCC_INDEX</dfn>		22</u></td></tr>
<tr><th id="459">459</th><td><u>#define <dfn class="macro" id="_M/MAC_PFR_VUCC_WIDTH" data-ref="_M/MAC_PFR_VUCC_WIDTH">MAC_PFR_VUCC_WIDTH</dfn>		1</u></td></tr>
<tr><th id="460">460</th><td><u>#define <dfn class="macro" id="_M/MAC_PMTCSR_MGKPKTEN_INDEX" data-ref="_M/MAC_PMTCSR_MGKPKTEN_INDEX">MAC_PMTCSR_MGKPKTEN_INDEX</dfn>	1</u></td></tr>
<tr><th id="461">461</th><td><u>#define <dfn class="macro" id="_M/MAC_PMTCSR_MGKPKTEN_WIDTH" data-ref="_M/MAC_PMTCSR_MGKPKTEN_WIDTH">MAC_PMTCSR_MGKPKTEN_WIDTH</dfn>	1</u></td></tr>
<tr><th id="462">462</th><td><u>#define <dfn class="macro" id="_M/MAC_PMTCSR_PWRDWN_INDEX" data-ref="_M/MAC_PMTCSR_PWRDWN_INDEX">MAC_PMTCSR_PWRDWN_INDEX</dfn>		0</u></td></tr>
<tr><th id="463">463</th><td><u>#define <dfn class="macro" id="_M/MAC_PMTCSR_PWRDWN_WIDTH" data-ref="_M/MAC_PMTCSR_PWRDWN_WIDTH">MAC_PMTCSR_PWRDWN_WIDTH</dfn>		1</u></td></tr>
<tr><th id="464">464</th><td><u>#define <dfn class="macro" id="_M/MAC_PMTCSR_RWKFILTRST_INDEX" data-ref="_M/MAC_PMTCSR_RWKFILTRST_INDEX">MAC_PMTCSR_RWKFILTRST_INDEX</dfn>	31</u></td></tr>
<tr><th id="465">465</th><td><u>#define <dfn class="macro" id="_M/MAC_PMTCSR_RWKFILTRST_WIDTH" data-ref="_M/MAC_PMTCSR_RWKFILTRST_WIDTH">MAC_PMTCSR_RWKFILTRST_WIDTH</dfn>	1</u></td></tr>
<tr><th id="466">466</th><td><u>#define <dfn class="macro" id="_M/MAC_PMTCSR_RWKPKTEN_INDEX" data-ref="_M/MAC_PMTCSR_RWKPKTEN_INDEX">MAC_PMTCSR_RWKPKTEN_INDEX</dfn>	2</u></td></tr>
<tr><th id="467">467</th><td><u>#define <dfn class="macro" id="_M/MAC_PMTCSR_RWKPKTEN_WIDTH" data-ref="_M/MAC_PMTCSR_RWKPKTEN_WIDTH">MAC_PMTCSR_RWKPKTEN_WIDTH</dfn>	1</u></td></tr>
<tr><th id="468">468</th><td><u>#define <dfn class="macro" id="_M/MAC_Q0TFCR_PT_INDEX" data-ref="_M/MAC_Q0TFCR_PT_INDEX">MAC_Q0TFCR_PT_INDEX</dfn>		16</u></td></tr>
<tr><th id="469">469</th><td><u>#define <dfn class="macro" id="_M/MAC_Q0TFCR_PT_WIDTH" data-ref="_M/MAC_Q0TFCR_PT_WIDTH">MAC_Q0TFCR_PT_WIDTH</dfn>		16</u></td></tr>
<tr><th id="470">470</th><td><u>#define <dfn class="macro" id="_M/MAC_Q0TFCR_TFE_INDEX" data-ref="_M/MAC_Q0TFCR_TFE_INDEX">MAC_Q0TFCR_TFE_INDEX</dfn>		1</u></td></tr>
<tr><th id="471">471</th><td><u>#define <dfn class="macro" id="_M/MAC_Q0TFCR_TFE_WIDTH" data-ref="_M/MAC_Q0TFCR_TFE_WIDTH">MAC_Q0TFCR_TFE_WIDTH</dfn>		1</u></td></tr>
<tr><th id="472">472</th><td><u>#define <dfn class="macro" id="_M/MAC_RCR_ACS_INDEX" data-ref="_M/MAC_RCR_ACS_INDEX">MAC_RCR_ACS_INDEX</dfn>		1</u></td></tr>
<tr><th id="473">473</th><td><u>#define <dfn class="macro" id="_M/MAC_RCR_ACS_WIDTH" data-ref="_M/MAC_RCR_ACS_WIDTH">MAC_RCR_ACS_WIDTH</dfn>		1</u></td></tr>
<tr><th id="474">474</th><td><u>#define <dfn class="macro" id="_M/MAC_RCR_CST_INDEX" data-ref="_M/MAC_RCR_CST_INDEX">MAC_RCR_CST_INDEX</dfn>		2</u></td></tr>
<tr><th id="475">475</th><td><u>#define <dfn class="macro" id="_M/MAC_RCR_CST_WIDTH" data-ref="_M/MAC_RCR_CST_WIDTH">MAC_RCR_CST_WIDTH</dfn>		1</u></td></tr>
<tr><th id="476">476</th><td><u>#define <dfn class="macro" id="_M/MAC_RCR_DCRCC_INDEX" data-ref="_M/MAC_RCR_DCRCC_INDEX">MAC_RCR_DCRCC_INDEX</dfn>		3</u></td></tr>
<tr><th id="477">477</th><td><u>#define <dfn class="macro" id="_M/MAC_RCR_DCRCC_WIDTH" data-ref="_M/MAC_RCR_DCRCC_WIDTH">MAC_RCR_DCRCC_WIDTH</dfn>		1</u></td></tr>
<tr><th id="478">478</th><td><u>#define <dfn class="macro" id="_M/MAC_RCR_HDSMS_INDEX" data-ref="_M/MAC_RCR_HDSMS_INDEX">MAC_RCR_HDSMS_INDEX</dfn>		12</u></td></tr>
<tr><th id="479">479</th><td><u>#define <dfn class="macro" id="_M/MAC_RCR_HDSMS_WIDTH" data-ref="_M/MAC_RCR_HDSMS_WIDTH">MAC_RCR_HDSMS_WIDTH</dfn>		3</u></td></tr>
<tr><th id="480">480</th><td><u>#define <dfn class="macro" id="_M/MAC_RCR_IPC_INDEX" data-ref="_M/MAC_RCR_IPC_INDEX">MAC_RCR_IPC_INDEX</dfn>		9</u></td></tr>
<tr><th id="481">481</th><td><u>#define <dfn class="macro" id="_M/MAC_RCR_IPC_WIDTH" data-ref="_M/MAC_RCR_IPC_WIDTH">MAC_RCR_IPC_WIDTH</dfn>		1</u></td></tr>
<tr><th id="482">482</th><td><u>#define <dfn class="macro" id="_M/MAC_RCR_JE_INDEX" data-ref="_M/MAC_RCR_JE_INDEX">MAC_RCR_JE_INDEX</dfn>		8</u></td></tr>
<tr><th id="483">483</th><td><u>#define <dfn class="macro" id="_M/MAC_RCR_JE_WIDTH" data-ref="_M/MAC_RCR_JE_WIDTH">MAC_RCR_JE_WIDTH</dfn>		1</u></td></tr>
<tr><th id="484">484</th><td><u>#define <dfn class="macro" id="_M/MAC_RCR_LM_INDEX" data-ref="_M/MAC_RCR_LM_INDEX">MAC_RCR_LM_INDEX</dfn>		10</u></td></tr>
<tr><th id="485">485</th><td><u>#define <dfn class="macro" id="_M/MAC_RCR_LM_WIDTH" data-ref="_M/MAC_RCR_LM_WIDTH">MAC_RCR_LM_WIDTH</dfn>		1</u></td></tr>
<tr><th id="486">486</th><td><u>#define <dfn class="macro" id="_M/MAC_RCR_RE_INDEX" data-ref="_M/MAC_RCR_RE_INDEX">MAC_RCR_RE_INDEX</dfn>		0</u></td></tr>
<tr><th id="487">487</th><td><u>#define <dfn class="macro" id="_M/MAC_RCR_RE_WIDTH" data-ref="_M/MAC_RCR_RE_WIDTH">MAC_RCR_RE_WIDTH</dfn>		1</u></td></tr>
<tr><th id="488">488</th><td><u>#define <dfn class="macro" id="_M/MAC_RFCR_PFCE_INDEX" data-ref="_M/MAC_RFCR_PFCE_INDEX">MAC_RFCR_PFCE_INDEX</dfn>		8</u></td></tr>
<tr><th id="489">489</th><td><u>#define <dfn class="macro" id="_M/MAC_RFCR_PFCE_WIDTH" data-ref="_M/MAC_RFCR_PFCE_WIDTH">MAC_RFCR_PFCE_WIDTH</dfn>		1</u></td></tr>
<tr><th id="490">490</th><td><u>#define <dfn class="macro" id="_M/MAC_RFCR_RFE_INDEX" data-ref="_M/MAC_RFCR_RFE_INDEX">MAC_RFCR_RFE_INDEX</dfn>		0</u></td></tr>
<tr><th id="491">491</th><td><u>#define <dfn class="macro" id="_M/MAC_RFCR_RFE_WIDTH" data-ref="_M/MAC_RFCR_RFE_WIDTH">MAC_RFCR_RFE_WIDTH</dfn>		1</u></td></tr>
<tr><th id="492">492</th><td><u>#define <dfn class="macro" id="_M/MAC_RFCR_UP_INDEX" data-ref="_M/MAC_RFCR_UP_INDEX">MAC_RFCR_UP_INDEX</dfn>		1</u></td></tr>
<tr><th id="493">493</th><td><u>#define <dfn class="macro" id="_M/MAC_RFCR_UP_WIDTH" data-ref="_M/MAC_RFCR_UP_WIDTH">MAC_RFCR_UP_WIDTH</dfn>		1</u></td></tr>
<tr><th id="494">494</th><td><u>#define <dfn class="macro" id="_M/MAC_RQC0R_RXQ0EN_INDEX" data-ref="_M/MAC_RQC0R_RXQ0EN_INDEX">MAC_RQC0R_RXQ0EN_INDEX</dfn>		0</u></td></tr>
<tr><th id="495">495</th><td><u>#define <dfn class="macro" id="_M/MAC_RQC0R_RXQ0EN_WIDTH" data-ref="_M/MAC_RQC0R_RXQ0EN_WIDTH">MAC_RQC0R_RXQ0EN_WIDTH</dfn>		2</u></td></tr>
<tr><th id="496">496</th><td><u>#define <dfn class="macro" id="_M/MAC_RSSAR_ADDRT_INDEX" data-ref="_M/MAC_RSSAR_ADDRT_INDEX">MAC_RSSAR_ADDRT_INDEX</dfn>		2</u></td></tr>
<tr><th id="497">497</th><td><u>#define <dfn class="macro" id="_M/MAC_RSSAR_ADDRT_WIDTH" data-ref="_M/MAC_RSSAR_ADDRT_WIDTH">MAC_RSSAR_ADDRT_WIDTH</dfn>		1</u></td></tr>
<tr><th id="498">498</th><td><u>#define <dfn class="macro" id="_M/MAC_RSSAR_CT_INDEX" data-ref="_M/MAC_RSSAR_CT_INDEX">MAC_RSSAR_CT_INDEX</dfn>		1</u></td></tr>
<tr><th id="499">499</th><td><u>#define <dfn class="macro" id="_M/MAC_RSSAR_CT_WIDTH" data-ref="_M/MAC_RSSAR_CT_WIDTH">MAC_RSSAR_CT_WIDTH</dfn>		1</u></td></tr>
<tr><th id="500">500</th><td><u>#define <dfn class="macro" id="_M/MAC_RSSAR_OB_INDEX" data-ref="_M/MAC_RSSAR_OB_INDEX">MAC_RSSAR_OB_INDEX</dfn>		0</u></td></tr>
<tr><th id="501">501</th><td><u>#define <dfn class="macro" id="_M/MAC_RSSAR_OB_WIDTH" data-ref="_M/MAC_RSSAR_OB_WIDTH">MAC_RSSAR_OB_WIDTH</dfn>		1</u></td></tr>
<tr><th id="502">502</th><td><u>#define <dfn class="macro" id="_M/MAC_RSSAR_RSSIA_INDEX" data-ref="_M/MAC_RSSAR_RSSIA_INDEX">MAC_RSSAR_RSSIA_INDEX</dfn>		8</u></td></tr>
<tr><th id="503">503</th><td><u>#define <dfn class="macro" id="_M/MAC_RSSAR_RSSIA_WIDTH" data-ref="_M/MAC_RSSAR_RSSIA_WIDTH">MAC_RSSAR_RSSIA_WIDTH</dfn>		8</u></td></tr>
<tr><th id="504">504</th><td><u>#define <dfn class="macro" id="_M/MAC_RSSCR_IP2TE_INDEX" data-ref="_M/MAC_RSSCR_IP2TE_INDEX">MAC_RSSCR_IP2TE_INDEX</dfn>		1</u></td></tr>
<tr><th id="505">505</th><td><u>#define <dfn class="macro" id="_M/MAC_RSSCR_IP2TE_WIDTH" data-ref="_M/MAC_RSSCR_IP2TE_WIDTH">MAC_RSSCR_IP2TE_WIDTH</dfn>		1</u></td></tr>
<tr><th id="506">506</th><td><u>#define <dfn class="macro" id="_M/MAC_RSSCR_RSSE_INDEX" data-ref="_M/MAC_RSSCR_RSSE_INDEX">MAC_RSSCR_RSSE_INDEX</dfn>		0</u></td></tr>
<tr><th id="507">507</th><td><u>#define <dfn class="macro" id="_M/MAC_RSSCR_RSSE_WIDTH" data-ref="_M/MAC_RSSCR_RSSE_WIDTH">MAC_RSSCR_RSSE_WIDTH</dfn>		1</u></td></tr>
<tr><th id="508">508</th><td><u>#define <dfn class="macro" id="_M/MAC_RSSCR_TCP4TE_INDEX" data-ref="_M/MAC_RSSCR_TCP4TE_INDEX">MAC_RSSCR_TCP4TE_INDEX</dfn>		2</u></td></tr>
<tr><th id="509">509</th><td><u>#define <dfn class="macro" id="_M/MAC_RSSCR_TCP4TE_WIDTH" data-ref="_M/MAC_RSSCR_TCP4TE_WIDTH">MAC_RSSCR_TCP4TE_WIDTH</dfn>		1</u></td></tr>
<tr><th id="510">510</th><td><u>#define <dfn class="macro" id="_M/MAC_RSSCR_UDP4TE_INDEX" data-ref="_M/MAC_RSSCR_UDP4TE_INDEX">MAC_RSSCR_UDP4TE_INDEX</dfn>		3</u></td></tr>
<tr><th id="511">511</th><td><u>#define <dfn class="macro" id="_M/MAC_RSSCR_UDP4TE_WIDTH" data-ref="_M/MAC_RSSCR_UDP4TE_WIDTH">MAC_RSSCR_UDP4TE_WIDTH</dfn>		1</u></td></tr>
<tr><th id="512">512</th><td><u>#define <dfn class="macro" id="_M/MAC_RSSDR_DMCH_INDEX" data-ref="_M/MAC_RSSDR_DMCH_INDEX">MAC_RSSDR_DMCH_INDEX</dfn>		0</u></td></tr>
<tr><th id="513">513</th><td><u>#define <dfn class="macro" id="_M/MAC_RSSDR_DMCH_WIDTH" data-ref="_M/MAC_RSSDR_DMCH_WIDTH">MAC_RSSDR_DMCH_WIDTH</dfn>		4</u></td></tr>
<tr><th id="514">514</th><td><u>#define <dfn class="macro" id="_M/MAC_SSIR_SNSINC_INDEX" data-ref="_M/MAC_SSIR_SNSINC_INDEX">MAC_SSIR_SNSINC_INDEX</dfn>		8</u></td></tr>
<tr><th id="515">515</th><td><u>#define <dfn class="macro" id="_M/MAC_SSIR_SNSINC_WIDTH" data-ref="_M/MAC_SSIR_SNSINC_WIDTH">MAC_SSIR_SNSINC_WIDTH</dfn>		8</u></td></tr>
<tr><th id="516">516</th><td><u>#define <dfn class="macro" id="_M/MAC_SSIR_SSINC_INDEX" data-ref="_M/MAC_SSIR_SSINC_INDEX">MAC_SSIR_SSINC_INDEX</dfn>		16</u></td></tr>
<tr><th id="517">517</th><td><u>#define <dfn class="macro" id="_M/MAC_SSIR_SSINC_WIDTH" data-ref="_M/MAC_SSIR_SSINC_WIDTH">MAC_SSIR_SSINC_WIDTH</dfn>		8</u></td></tr>
<tr><th id="518">518</th><td><u>#define <dfn class="macro" id="_M/MAC_TCR_SS_INDEX" data-ref="_M/MAC_TCR_SS_INDEX">MAC_TCR_SS_INDEX</dfn>		29</u></td></tr>
<tr><th id="519">519</th><td><u>#define <dfn class="macro" id="_M/MAC_TCR_SS_WIDTH" data-ref="_M/MAC_TCR_SS_WIDTH">MAC_TCR_SS_WIDTH</dfn>		2</u></td></tr>
<tr><th id="520">520</th><td><u>#define <dfn class="macro" id="_M/MAC_TCR_TE_INDEX" data-ref="_M/MAC_TCR_TE_INDEX">MAC_TCR_TE_INDEX</dfn>		0</u></td></tr>
<tr><th id="521">521</th><td><u>#define <dfn class="macro" id="_M/MAC_TCR_TE_WIDTH" data-ref="_M/MAC_TCR_TE_WIDTH">MAC_TCR_TE_WIDTH</dfn>		1</u></td></tr>
<tr><th id="522">522</th><td><u>#define <dfn class="macro" id="_M/MAC_TCR_VNE_INDEX" data-ref="_M/MAC_TCR_VNE_INDEX">MAC_TCR_VNE_INDEX</dfn>		24</u></td></tr>
<tr><th id="523">523</th><td><u>#define <dfn class="macro" id="_M/MAC_TCR_VNE_WIDTH" data-ref="_M/MAC_TCR_VNE_WIDTH">MAC_TCR_VNE_WIDTH</dfn>		1</u></td></tr>
<tr><th id="524">524</th><td><u>#define <dfn class="macro" id="_M/MAC_TCR_VNM_INDEX" data-ref="_M/MAC_TCR_VNM_INDEX">MAC_TCR_VNM_INDEX</dfn>		25</u></td></tr>
<tr><th id="525">525</th><td><u>#define <dfn class="macro" id="_M/MAC_TCR_VNM_WIDTH" data-ref="_M/MAC_TCR_VNM_WIDTH">MAC_TCR_VNM_WIDTH</dfn>		1</u></td></tr>
<tr><th id="526">526</th><td><u>#define <dfn class="macro" id="_M/MAC_TIR_TNID_INDEX" data-ref="_M/MAC_TIR_TNID_INDEX">MAC_TIR_TNID_INDEX</dfn>		0</u></td></tr>
<tr><th id="527">527</th><td><u>#define <dfn class="macro" id="_M/MAC_TIR_TNID_WIDTH" data-ref="_M/MAC_TIR_TNID_WIDTH">MAC_TIR_TNID_WIDTH</dfn>		16</u></td></tr>
<tr><th id="528">528</th><td><u>#define <dfn class="macro" id="_M/MAC_TSCR_AV8021ASMEN_INDEX" data-ref="_M/MAC_TSCR_AV8021ASMEN_INDEX">MAC_TSCR_AV8021ASMEN_INDEX</dfn>	28</u></td></tr>
<tr><th id="529">529</th><td><u>#define <dfn class="macro" id="_M/MAC_TSCR_AV8021ASMEN_WIDTH" data-ref="_M/MAC_TSCR_AV8021ASMEN_WIDTH">MAC_TSCR_AV8021ASMEN_WIDTH</dfn>	1</u></td></tr>
<tr><th id="530">530</th><td><u>#define <dfn class="macro" id="_M/MAC_TSCR_SNAPTYPSEL_INDEX" data-ref="_M/MAC_TSCR_SNAPTYPSEL_INDEX">MAC_TSCR_SNAPTYPSEL_INDEX</dfn>	16</u></td></tr>
<tr><th id="531">531</th><td><u>#define <dfn class="macro" id="_M/MAC_TSCR_SNAPTYPSEL_WIDTH" data-ref="_M/MAC_TSCR_SNAPTYPSEL_WIDTH">MAC_TSCR_SNAPTYPSEL_WIDTH</dfn>	2</u></td></tr>
<tr><th id="532">532</th><td><u>#define <dfn class="macro" id="_M/MAC_TSCR_TSADDREG_INDEX" data-ref="_M/MAC_TSCR_TSADDREG_INDEX">MAC_TSCR_TSADDREG_INDEX</dfn>		5</u></td></tr>
<tr><th id="533">533</th><td><u>#define <dfn class="macro" id="_M/MAC_TSCR_TSADDREG_WIDTH" data-ref="_M/MAC_TSCR_TSADDREG_WIDTH">MAC_TSCR_TSADDREG_WIDTH</dfn>		1</u></td></tr>
<tr><th id="534">534</th><td><u>#define <dfn class="macro" id="_M/MAC_TSCR_TSCFUPDT_INDEX" data-ref="_M/MAC_TSCR_TSCFUPDT_INDEX">MAC_TSCR_TSCFUPDT_INDEX</dfn>		1</u></td></tr>
<tr><th id="535">535</th><td><u>#define <dfn class="macro" id="_M/MAC_TSCR_TSCFUPDT_WIDTH" data-ref="_M/MAC_TSCR_TSCFUPDT_WIDTH">MAC_TSCR_TSCFUPDT_WIDTH</dfn>		1</u></td></tr>
<tr><th id="536">536</th><td><u>#define <dfn class="macro" id="_M/MAC_TSCR_TSCTRLSSR_INDEX" data-ref="_M/MAC_TSCR_TSCTRLSSR_INDEX">MAC_TSCR_TSCTRLSSR_INDEX</dfn>	9</u></td></tr>
<tr><th id="537">537</th><td><u>#define <dfn class="macro" id="_M/MAC_TSCR_TSCTRLSSR_WIDTH" data-ref="_M/MAC_TSCR_TSCTRLSSR_WIDTH">MAC_TSCR_TSCTRLSSR_WIDTH</dfn>	1</u></td></tr>
<tr><th id="538">538</th><td><u>#define <dfn class="macro" id="_M/MAC_TSCR_TSENA_INDEX" data-ref="_M/MAC_TSCR_TSENA_INDEX">MAC_TSCR_TSENA_INDEX</dfn>		0</u></td></tr>
<tr><th id="539">539</th><td><u>#define <dfn class="macro" id="_M/MAC_TSCR_TSENA_WIDTH" data-ref="_M/MAC_TSCR_TSENA_WIDTH">MAC_TSCR_TSENA_WIDTH</dfn>		1</u></td></tr>
<tr><th id="540">540</th><td><u>#define <dfn class="macro" id="_M/MAC_TSCR_TSENALL_INDEX" data-ref="_M/MAC_TSCR_TSENALL_INDEX">MAC_TSCR_TSENALL_INDEX</dfn>		8</u></td></tr>
<tr><th id="541">541</th><td><u>#define <dfn class="macro" id="_M/MAC_TSCR_TSENALL_WIDTH" data-ref="_M/MAC_TSCR_TSENALL_WIDTH">MAC_TSCR_TSENALL_WIDTH</dfn>		1</u></td></tr>
<tr><th id="542">542</th><td><u>#define <dfn class="macro" id="_M/MAC_TSCR_TSEVNTENA_INDEX" data-ref="_M/MAC_TSCR_TSEVNTENA_INDEX">MAC_TSCR_TSEVNTENA_INDEX</dfn>	14</u></td></tr>
<tr><th id="543">543</th><td><u>#define <dfn class="macro" id="_M/MAC_TSCR_TSEVNTENA_WIDTH" data-ref="_M/MAC_TSCR_TSEVNTENA_WIDTH">MAC_TSCR_TSEVNTENA_WIDTH</dfn>	1</u></td></tr>
<tr><th id="544">544</th><td><u>#define <dfn class="macro" id="_M/MAC_TSCR_TSINIT_INDEX" data-ref="_M/MAC_TSCR_TSINIT_INDEX">MAC_TSCR_TSINIT_INDEX</dfn>		2</u></td></tr>
<tr><th id="545">545</th><td><u>#define <dfn class="macro" id="_M/MAC_TSCR_TSINIT_WIDTH" data-ref="_M/MAC_TSCR_TSINIT_WIDTH">MAC_TSCR_TSINIT_WIDTH</dfn>		1</u></td></tr>
<tr><th id="546">546</th><td><u>#define <dfn class="macro" id="_M/MAC_TSCR_TSIPENA_INDEX" data-ref="_M/MAC_TSCR_TSIPENA_INDEX">MAC_TSCR_TSIPENA_INDEX</dfn>		11</u></td></tr>
<tr><th id="547">547</th><td><u>#define <dfn class="macro" id="_M/MAC_TSCR_TSIPENA_WIDTH" data-ref="_M/MAC_TSCR_TSIPENA_WIDTH">MAC_TSCR_TSIPENA_WIDTH</dfn>		1</u></td></tr>
<tr><th id="548">548</th><td><u>#define <dfn class="macro" id="_M/MAC_TSCR_TSIPV4ENA_INDEX" data-ref="_M/MAC_TSCR_TSIPV4ENA_INDEX">MAC_TSCR_TSIPV4ENA_INDEX</dfn>	13</u></td></tr>
<tr><th id="549">549</th><td><u>#define <dfn class="macro" id="_M/MAC_TSCR_TSIPV4ENA_WIDTH" data-ref="_M/MAC_TSCR_TSIPV4ENA_WIDTH">MAC_TSCR_TSIPV4ENA_WIDTH</dfn>	1</u></td></tr>
<tr><th id="550">550</th><td><u>#define <dfn class="macro" id="_M/MAC_TSCR_TSIPV6ENA_INDEX" data-ref="_M/MAC_TSCR_TSIPV6ENA_INDEX">MAC_TSCR_TSIPV6ENA_INDEX</dfn>	12</u></td></tr>
<tr><th id="551">551</th><td><u>#define <dfn class="macro" id="_M/MAC_TSCR_TSIPV6ENA_WIDTH" data-ref="_M/MAC_TSCR_TSIPV6ENA_WIDTH">MAC_TSCR_TSIPV6ENA_WIDTH</dfn>	1</u></td></tr>
<tr><th id="552">552</th><td><u>#define <dfn class="macro" id="_M/MAC_TSCR_TSMSTRENA_INDEX" data-ref="_M/MAC_TSCR_TSMSTRENA_INDEX">MAC_TSCR_TSMSTRENA_INDEX</dfn>	15</u></td></tr>
<tr><th id="553">553</th><td><u>#define <dfn class="macro" id="_M/MAC_TSCR_TSMSTRENA_WIDTH" data-ref="_M/MAC_TSCR_TSMSTRENA_WIDTH">MAC_TSCR_TSMSTRENA_WIDTH</dfn>	1</u></td></tr>
<tr><th id="554">554</th><td><u>#define <dfn class="macro" id="_M/MAC_TSCR_TSVER2ENA_INDEX" data-ref="_M/MAC_TSCR_TSVER2ENA_INDEX">MAC_TSCR_TSVER2ENA_INDEX</dfn>	10</u></td></tr>
<tr><th id="555">555</th><td><u>#define <dfn class="macro" id="_M/MAC_TSCR_TSVER2ENA_WIDTH" data-ref="_M/MAC_TSCR_TSVER2ENA_WIDTH">MAC_TSCR_TSVER2ENA_WIDTH</dfn>	1</u></td></tr>
<tr><th id="556">556</th><td><u>#define <dfn class="macro" id="_M/MAC_TSCR_TXTSSTSM_INDEX" data-ref="_M/MAC_TSCR_TXTSSTSM_INDEX">MAC_TSCR_TXTSSTSM_INDEX</dfn>		24</u></td></tr>
<tr><th id="557">557</th><td><u>#define <dfn class="macro" id="_M/MAC_TSCR_TXTSSTSM_WIDTH" data-ref="_M/MAC_TSCR_TXTSSTSM_WIDTH">MAC_TSCR_TXTSSTSM_WIDTH</dfn>		1</u></td></tr>
<tr><th id="558">558</th><td><u>#define <dfn class="macro" id="_M/MAC_TSSR_TXTSC_INDEX" data-ref="_M/MAC_TSSR_TXTSC_INDEX">MAC_TSSR_TXTSC_INDEX</dfn>		15</u></td></tr>
<tr><th id="559">559</th><td><u>#define <dfn class="macro" id="_M/MAC_TSSR_TXTSC_WIDTH" data-ref="_M/MAC_TSSR_TXTSC_WIDTH">MAC_TSSR_TXTSC_WIDTH</dfn>		1</u></td></tr>
<tr><th id="560">560</th><td><u>#define <dfn class="macro" id="_M/MAC_TXSNR_TXTSSTSMIS_INDEX" data-ref="_M/MAC_TXSNR_TXTSSTSMIS_INDEX">MAC_TXSNR_TXTSSTSMIS_INDEX</dfn>	31</u></td></tr>
<tr><th id="561">561</th><td><u>#define <dfn class="macro" id="_M/MAC_TXSNR_TXTSSTSMIS_WIDTH" data-ref="_M/MAC_TXSNR_TXTSSTSMIS_WIDTH">MAC_TXSNR_TXTSSTSMIS_WIDTH</dfn>	1</u></td></tr>
<tr><th id="562">562</th><td><u>#define <dfn class="macro" id="_M/MAC_VLANHTR_VLHT_INDEX" data-ref="_M/MAC_VLANHTR_VLHT_INDEX">MAC_VLANHTR_VLHT_INDEX</dfn>		0</u></td></tr>
<tr><th id="563">563</th><td><u>#define <dfn class="macro" id="_M/MAC_VLANHTR_VLHT_WIDTH" data-ref="_M/MAC_VLANHTR_VLHT_WIDTH">MAC_VLANHTR_VLHT_WIDTH</dfn>		16</u></td></tr>
<tr><th id="564">564</th><td><u>#define <dfn class="macro" id="_M/MAC_VLANIR_VLTI_INDEX" data-ref="_M/MAC_VLANIR_VLTI_INDEX">MAC_VLANIR_VLTI_INDEX</dfn>		20</u></td></tr>
<tr><th id="565">565</th><td><u>#define <dfn class="macro" id="_M/MAC_VLANIR_VLTI_WIDTH" data-ref="_M/MAC_VLANIR_VLTI_WIDTH">MAC_VLANIR_VLTI_WIDTH</dfn>		1</u></td></tr>
<tr><th id="566">566</th><td><u>#define <dfn class="macro" id="_M/MAC_VLANIR_CSVL_INDEX" data-ref="_M/MAC_VLANIR_CSVL_INDEX">MAC_VLANIR_CSVL_INDEX</dfn>		19</u></td></tr>
<tr><th id="567">567</th><td><u>#define <dfn class="macro" id="_M/MAC_VLANIR_CSVL_WIDTH" data-ref="_M/MAC_VLANIR_CSVL_WIDTH">MAC_VLANIR_CSVL_WIDTH</dfn>		1</u></td></tr>
<tr><th id="568">568</th><td><u>#define <dfn class="macro" id="_M/MAC_VLANTR_DOVLTC_INDEX" data-ref="_M/MAC_VLANTR_DOVLTC_INDEX">MAC_VLANTR_DOVLTC_INDEX</dfn>		20</u></td></tr>
<tr><th id="569">569</th><td><u>#define <dfn class="macro" id="_M/MAC_VLANTR_DOVLTC_WIDTH" data-ref="_M/MAC_VLANTR_DOVLTC_WIDTH">MAC_VLANTR_DOVLTC_WIDTH</dfn>		1</u></td></tr>
<tr><th id="570">570</th><td><u>#define <dfn class="macro" id="_M/MAC_VLANTR_ERSVLM_INDEX" data-ref="_M/MAC_VLANTR_ERSVLM_INDEX">MAC_VLANTR_ERSVLM_INDEX</dfn>		19</u></td></tr>
<tr><th id="571">571</th><td><u>#define <dfn class="macro" id="_M/MAC_VLANTR_ERSVLM_WIDTH" data-ref="_M/MAC_VLANTR_ERSVLM_WIDTH">MAC_VLANTR_ERSVLM_WIDTH</dfn>		1</u></td></tr>
<tr><th id="572">572</th><td><u>#define <dfn class="macro" id="_M/MAC_VLANTR_ESVL_INDEX" data-ref="_M/MAC_VLANTR_ESVL_INDEX">MAC_VLANTR_ESVL_INDEX</dfn>		18</u></td></tr>
<tr><th id="573">573</th><td><u>#define <dfn class="macro" id="_M/MAC_VLANTR_ESVL_WIDTH" data-ref="_M/MAC_VLANTR_ESVL_WIDTH">MAC_VLANTR_ESVL_WIDTH</dfn>		1</u></td></tr>
<tr><th id="574">574</th><td><u>#define <dfn class="macro" id="_M/MAC_VLANTR_ETV_INDEX" data-ref="_M/MAC_VLANTR_ETV_INDEX">MAC_VLANTR_ETV_INDEX</dfn>		16</u></td></tr>
<tr><th id="575">575</th><td><u>#define <dfn class="macro" id="_M/MAC_VLANTR_ETV_WIDTH" data-ref="_M/MAC_VLANTR_ETV_WIDTH">MAC_VLANTR_ETV_WIDTH</dfn>		1</u></td></tr>
<tr><th id="576">576</th><td><u>#define <dfn class="macro" id="_M/MAC_VLANTR_EVLS_INDEX" data-ref="_M/MAC_VLANTR_EVLS_INDEX">MAC_VLANTR_EVLS_INDEX</dfn>		21</u></td></tr>
<tr><th id="577">577</th><td><u>#define <dfn class="macro" id="_M/MAC_VLANTR_EVLS_WIDTH" data-ref="_M/MAC_VLANTR_EVLS_WIDTH">MAC_VLANTR_EVLS_WIDTH</dfn>		2</u></td></tr>
<tr><th id="578">578</th><td><u>#define <dfn class="macro" id="_M/MAC_VLANTR_EVLRXS_INDEX" data-ref="_M/MAC_VLANTR_EVLRXS_INDEX">MAC_VLANTR_EVLRXS_INDEX</dfn>		24</u></td></tr>
<tr><th id="579">579</th><td><u>#define <dfn class="macro" id="_M/MAC_VLANTR_EVLRXS_WIDTH" data-ref="_M/MAC_VLANTR_EVLRXS_WIDTH">MAC_VLANTR_EVLRXS_WIDTH</dfn>		1</u></td></tr>
<tr><th id="580">580</th><td><u>#define <dfn class="macro" id="_M/MAC_VLANTR_VL_INDEX" data-ref="_M/MAC_VLANTR_VL_INDEX">MAC_VLANTR_VL_INDEX</dfn>		0</u></td></tr>
<tr><th id="581">581</th><td><u>#define <dfn class="macro" id="_M/MAC_VLANTR_VL_WIDTH" data-ref="_M/MAC_VLANTR_VL_WIDTH">MAC_VLANTR_VL_WIDTH</dfn>		16</u></td></tr>
<tr><th id="582">582</th><td><u>#define <dfn class="macro" id="_M/MAC_VLANTR_VTHM_INDEX" data-ref="_M/MAC_VLANTR_VTHM_INDEX">MAC_VLANTR_VTHM_INDEX</dfn>		25</u></td></tr>
<tr><th id="583">583</th><td><u>#define <dfn class="macro" id="_M/MAC_VLANTR_VTHM_WIDTH" data-ref="_M/MAC_VLANTR_VTHM_WIDTH">MAC_VLANTR_VTHM_WIDTH</dfn>		1</u></td></tr>
<tr><th id="584">584</th><td><u>#define <dfn class="macro" id="_M/MAC_VLANTR_VTIM_INDEX" data-ref="_M/MAC_VLANTR_VTIM_INDEX">MAC_VLANTR_VTIM_INDEX</dfn>		17</u></td></tr>
<tr><th id="585">585</th><td><u>#define <dfn class="macro" id="_M/MAC_VLANTR_VTIM_WIDTH" data-ref="_M/MAC_VLANTR_VTIM_WIDTH">MAC_VLANTR_VTIM_WIDTH</dfn>		1</u></td></tr>
<tr><th id="586">586</th><td><u>#define <dfn class="macro" id="_M/MAC_VR_DEVID_INDEX" data-ref="_M/MAC_VR_DEVID_INDEX">MAC_VR_DEVID_INDEX</dfn>		8</u></td></tr>
<tr><th id="587">587</th><td><u>#define <dfn class="macro" id="_M/MAC_VR_DEVID_WIDTH" data-ref="_M/MAC_VR_DEVID_WIDTH">MAC_VR_DEVID_WIDTH</dfn>		8</u></td></tr>
<tr><th id="588">588</th><td><u>#define <dfn class="macro" id="_M/MAC_VR_SNPSVER_INDEX" data-ref="_M/MAC_VR_SNPSVER_INDEX">MAC_VR_SNPSVER_INDEX</dfn>		0</u></td></tr>
<tr><th id="589">589</th><td><u>#define <dfn class="macro" id="_M/MAC_VR_SNPSVER_WIDTH" data-ref="_M/MAC_VR_SNPSVER_WIDTH">MAC_VR_SNPSVER_WIDTH</dfn>		8</u></td></tr>
<tr><th id="590">590</th><td><u>#define <dfn class="macro" id="_M/MAC_VR_USERVER_INDEX" data-ref="_M/MAC_VR_USERVER_INDEX">MAC_VR_USERVER_INDEX</dfn>		16</u></td></tr>
<tr><th id="591">591</th><td><u>#define <dfn class="macro" id="_M/MAC_VR_USERVER_WIDTH" data-ref="_M/MAC_VR_USERVER_WIDTH">MAC_VR_USERVER_WIDTH</dfn>		8</u></td></tr>
<tr><th id="592">592</th><td></td></tr>
<tr><th id="593">593</th><td><i>/* MMC register offsets */</i></td></tr>
<tr><th id="594">594</th><td><u>#define <dfn class="macro" id="_M/MMC_CR" data-ref="_M/MMC_CR">MMC_CR</dfn>				0x0800</u></td></tr>
<tr><th id="595">595</th><td><u>#define <dfn class="macro" id="_M/MMC_RISR" data-ref="_M/MMC_RISR">MMC_RISR</dfn>			0x0804</u></td></tr>
<tr><th id="596">596</th><td><u>#define <dfn class="macro" id="_M/MMC_TISR" data-ref="_M/MMC_TISR">MMC_TISR</dfn>			0x0808</u></td></tr>
<tr><th id="597">597</th><td><u>#define <dfn class="macro" id="_M/MMC_RIER" data-ref="_M/MMC_RIER">MMC_RIER</dfn>			0x080c</u></td></tr>
<tr><th id="598">598</th><td><u>#define <dfn class="macro" id="_M/MMC_TIER" data-ref="_M/MMC_TIER">MMC_TIER</dfn>			0x0810</u></td></tr>
<tr><th id="599">599</th><td><u>#define <dfn class="macro" id="_M/MMC_TXOCTETCOUNT_GB_LO" data-ref="_M/MMC_TXOCTETCOUNT_GB_LO">MMC_TXOCTETCOUNT_GB_LO</dfn>		0x0814</u></td></tr>
<tr><th id="600">600</th><td><u>#define <dfn class="macro" id="_M/MMC_TXOCTETCOUNT_GB_HI" data-ref="_M/MMC_TXOCTETCOUNT_GB_HI">MMC_TXOCTETCOUNT_GB_HI</dfn>		0x0818</u></td></tr>
<tr><th id="601">601</th><td><u>#define <dfn class="macro" id="_M/MMC_TXFRAMECOUNT_GB_LO" data-ref="_M/MMC_TXFRAMECOUNT_GB_LO">MMC_TXFRAMECOUNT_GB_LO</dfn>		0x081c</u></td></tr>
<tr><th id="602">602</th><td><u>#define <dfn class="macro" id="_M/MMC_TXFRAMECOUNT_GB_HI" data-ref="_M/MMC_TXFRAMECOUNT_GB_HI">MMC_TXFRAMECOUNT_GB_HI</dfn>		0x0820</u></td></tr>
<tr><th id="603">603</th><td><u>#define <dfn class="macro" id="_M/MMC_TXBROADCASTFRAMES_G_LO" data-ref="_M/MMC_TXBROADCASTFRAMES_G_LO">MMC_TXBROADCASTFRAMES_G_LO</dfn>	0x0824</u></td></tr>
<tr><th id="604">604</th><td><u>#define <dfn class="macro" id="_M/MMC_TXBROADCASTFRAMES_G_HI" data-ref="_M/MMC_TXBROADCASTFRAMES_G_HI">MMC_TXBROADCASTFRAMES_G_HI</dfn>	0x0828</u></td></tr>
<tr><th id="605">605</th><td><u>#define <dfn class="macro" id="_M/MMC_TXMULTICASTFRAMES_G_LO" data-ref="_M/MMC_TXMULTICASTFRAMES_G_LO">MMC_TXMULTICASTFRAMES_G_LO</dfn>	0x082c</u></td></tr>
<tr><th id="606">606</th><td><u>#define <dfn class="macro" id="_M/MMC_TXMULTICASTFRAMES_G_HI" data-ref="_M/MMC_TXMULTICASTFRAMES_G_HI">MMC_TXMULTICASTFRAMES_G_HI</dfn>	0x0830</u></td></tr>
<tr><th id="607">607</th><td><u>#define <dfn class="macro" id="_M/MMC_TX64OCTETS_GB_LO" data-ref="_M/MMC_TX64OCTETS_GB_LO">MMC_TX64OCTETS_GB_LO</dfn>		0x0834</u></td></tr>
<tr><th id="608">608</th><td><u>#define <dfn class="macro" id="_M/MMC_TX64OCTETS_GB_HI" data-ref="_M/MMC_TX64OCTETS_GB_HI">MMC_TX64OCTETS_GB_HI</dfn>		0x0838</u></td></tr>
<tr><th id="609">609</th><td><u>#define <dfn class="macro" id="_M/MMC_TX65TO127OCTETS_GB_LO" data-ref="_M/MMC_TX65TO127OCTETS_GB_LO">MMC_TX65TO127OCTETS_GB_LO</dfn>	0x083c</u></td></tr>
<tr><th id="610">610</th><td><u>#define <dfn class="macro" id="_M/MMC_TX65TO127OCTETS_GB_HI" data-ref="_M/MMC_TX65TO127OCTETS_GB_HI">MMC_TX65TO127OCTETS_GB_HI</dfn>	0x0840</u></td></tr>
<tr><th id="611">611</th><td><u>#define <dfn class="macro" id="_M/MMC_TX128TO255OCTETS_GB_LO" data-ref="_M/MMC_TX128TO255OCTETS_GB_LO">MMC_TX128TO255OCTETS_GB_LO</dfn>	0x0844</u></td></tr>
<tr><th id="612">612</th><td><u>#define <dfn class="macro" id="_M/MMC_TX128TO255OCTETS_GB_HI" data-ref="_M/MMC_TX128TO255OCTETS_GB_HI">MMC_TX128TO255OCTETS_GB_HI</dfn>	0x0848</u></td></tr>
<tr><th id="613">613</th><td><u>#define <dfn class="macro" id="_M/MMC_TX256TO511OCTETS_GB_LO" data-ref="_M/MMC_TX256TO511OCTETS_GB_LO">MMC_TX256TO511OCTETS_GB_LO</dfn>	0x084c</u></td></tr>
<tr><th id="614">614</th><td><u>#define <dfn class="macro" id="_M/MMC_TX256TO511OCTETS_GB_HI" data-ref="_M/MMC_TX256TO511OCTETS_GB_HI">MMC_TX256TO511OCTETS_GB_HI</dfn>	0x0850</u></td></tr>
<tr><th id="615">615</th><td><u>#define <dfn class="macro" id="_M/MMC_TX512TO1023OCTETS_GB_LO" data-ref="_M/MMC_TX512TO1023OCTETS_GB_LO">MMC_TX512TO1023OCTETS_GB_LO</dfn>	0x0854</u></td></tr>
<tr><th id="616">616</th><td><u>#define <dfn class="macro" id="_M/MMC_TX512TO1023OCTETS_GB_HI" data-ref="_M/MMC_TX512TO1023OCTETS_GB_HI">MMC_TX512TO1023OCTETS_GB_HI</dfn>	0x0858</u></td></tr>
<tr><th id="617">617</th><td><u>#define <dfn class="macro" id="_M/MMC_TX1024TOMAXOCTETS_GB_LO" data-ref="_M/MMC_TX1024TOMAXOCTETS_GB_LO">MMC_TX1024TOMAXOCTETS_GB_LO</dfn>	0x085c</u></td></tr>
<tr><th id="618">618</th><td><u>#define <dfn class="macro" id="_M/MMC_TX1024TOMAXOCTETS_GB_HI" data-ref="_M/MMC_TX1024TOMAXOCTETS_GB_HI">MMC_TX1024TOMAXOCTETS_GB_HI</dfn>	0x0860</u></td></tr>
<tr><th id="619">619</th><td><u>#define <dfn class="macro" id="_M/MMC_TXUNICASTFRAMES_GB_LO" data-ref="_M/MMC_TXUNICASTFRAMES_GB_LO">MMC_TXUNICASTFRAMES_GB_LO</dfn>	0x0864</u></td></tr>
<tr><th id="620">620</th><td><u>#define <dfn class="macro" id="_M/MMC_TXUNICASTFRAMES_GB_HI" data-ref="_M/MMC_TXUNICASTFRAMES_GB_HI">MMC_TXUNICASTFRAMES_GB_HI</dfn>	0x0868</u></td></tr>
<tr><th id="621">621</th><td><u>#define <dfn class="macro" id="_M/MMC_TXMULTICASTFRAMES_GB_LO" data-ref="_M/MMC_TXMULTICASTFRAMES_GB_LO">MMC_TXMULTICASTFRAMES_GB_LO</dfn>	0x086c</u></td></tr>
<tr><th id="622">622</th><td><u>#define <dfn class="macro" id="_M/MMC_TXMULTICASTFRAMES_GB_HI" data-ref="_M/MMC_TXMULTICASTFRAMES_GB_HI">MMC_TXMULTICASTFRAMES_GB_HI</dfn>	0x0870</u></td></tr>
<tr><th id="623">623</th><td><u>#define <dfn class="macro" id="_M/MMC_TXBROADCASTFRAMES_GB_LO" data-ref="_M/MMC_TXBROADCASTFRAMES_GB_LO">MMC_TXBROADCASTFRAMES_GB_LO</dfn>	0x0874</u></td></tr>
<tr><th id="624">624</th><td><u>#define <dfn class="macro" id="_M/MMC_TXBROADCASTFRAMES_GB_HI" data-ref="_M/MMC_TXBROADCASTFRAMES_GB_HI">MMC_TXBROADCASTFRAMES_GB_HI</dfn>	0x0878</u></td></tr>
<tr><th id="625">625</th><td><u>#define <dfn class="macro" id="_M/MMC_TXUNDERFLOWERROR_LO" data-ref="_M/MMC_TXUNDERFLOWERROR_LO">MMC_TXUNDERFLOWERROR_LO</dfn>		0x087c</u></td></tr>
<tr><th id="626">626</th><td><u>#define <dfn class="macro" id="_M/MMC_TXUNDERFLOWERROR_HI" data-ref="_M/MMC_TXUNDERFLOWERROR_HI">MMC_TXUNDERFLOWERROR_HI</dfn>		0x0880</u></td></tr>
<tr><th id="627">627</th><td><u>#define <dfn class="macro" id="_M/MMC_TXOCTETCOUNT_G_LO" data-ref="_M/MMC_TXOCTETCOUNT_G_LO">MMC_TXOCTETCOUNT_G_LO</dfn>		0x0884</u></td></tr>
<tr><th id="628">628</th><td><u>#define <dfn class="macro" id="_M/MMC_TXOCTETCOUNT_G_HI" data-ref="_M/MMC_TXOCTETCOUNT_G_HI">MMC_TXOCTETCOUNT_G_HI</dfn>		0x0888</u></td></tr>
<tr><th id="629">629</th><td><u>#define <dfn class="macro" id="_M/MMC_TXFRAMECOUNT_G_LO" data-ref="_M/MMC_TXFRAMECOUNT_G_LO">MMC_TXFRAMECOUNT_G_LO</dfn>		0x088c</u></td></tr>
<tr><th id="630">630</th><td><u>#define <dfn class="macro" id="_M/MMC_TXFRAMECOUNT_G_HI" data-ref="_M/MMC_TXFRAMECOUNT_G_HI">MMC_TXFRAMECOUNT_G_HI</dfn>		0x0890</u></td></tr>
<tr><th id="631">631</th><td><u>#define <dfn class="macro" id="_M/MMC_TXPAUSEFRAMES_LO" data-ref="_M/MMC_TXPAUSEFRAMES_LO">MMC_TXPAUSEFRAMES_LO</dfn>		0x0894</u></td></tr>
<tr><th id="632">632</th><td><u>#define <dfn class="macro" id="_M/MMC_TXPAUSEFRAMES_HI" data-ref="_M/MMC_TXPAUSEFRAMES_HI">MMC_TXPAUSEFRAMES_HI</dfn>		0x0898</u></td></tr>
<tr><th id="633">633</th><td><u>#define <dfn class="macro" id="_M/MMC_TXVLANFRAMES_G_LO" data-ref="_M/MMC_TXVLANFRAMES_G_LO">MMC_TXVLANFRAMES_G_LO</dfn>		0x089c</u></td></tr>
<tr><th id="634">634</th><td><u>#define <dfn class="macro" id="_M/MMC_TXVLANFRAMES_G_HI" data-ref="_M/MMC_TXVLANFRAMES_G_HI">MMC_TXVLANFRAMES_G_HI</dfn>		0x08a0</u></td></tr>
<tr><th id="635">635</th><td><u>#define <dfn class="macro" id="_M/MMC_RXFRAMECOUNT_GB_LO" data-ref="_M/MMC_RXFRAMECOUNT_GB_LO">MMC_RXFRAMECOUNT_GB_LO</dfn>		0x0900</u></td></tr>
<tr><th id="636">636</th><td><u>#define <dfn class="macro" id="_M/MMC_RXFRAMECOUNT_GB_HI" data-ref="_M/MMC_RXFRAMECOUNT_GB_HI">MMC_RXFRAMECOUNT_GB_HI</dfn>		0x0904</u></td></tr>
<tr><th id="637">637</th><td><u>#define <dfn class="macro" id="_M/MMC_RXOCTETCOUNT_GB_LO" data-ref="_M/MMC_RXOCTETCOUNT_GB_LO">MMC_RXOCTETCOUNT_GB_LO</dfn>		0x0908</u></td></tr>
<tr><th id="638">638</th><td><u>#define <dfn class="macro" id="_M/MMC_RXOCTETCOUNT_GB_HI" data-ref="_M/MMC_RXOCTETCOUNT_GB_HI">MMC_RXOCTETCOUNT_GB_HI</dfn>		0x090c</u></td></tr>
<tr><th id="639">639</th><td><u>#define <dfn class="macro" id="_M/MMC_RXOCTETCOUNT_G_LO" data-ref="_M/MMC_RXOCTETCOUNT_G_LO">MMC_RXOCTETCOUNT_G_LO</dfn>		0x0910</u></td></tr>
<tr><th id="640">640</th><td><u>#define <dfn class="macro" id="_M/MMC_RXOCTETCOUNT_G_HI" data-ref="_M/MMC_RXOCTETCOUNT_G_HI">MMC_RXOCTETCOUNT_G_HI</dfn>		0x0914</u></td></tr>
<tr><th id="641">641</th><td><u>#define <dfn class="macro" id="_M/MMC_RXBROADCASTFRAMES_G_LO" data-ref="_M/MMC_RXBROADCASTFRAMES_G_LO">MMC_RXBROADCASTFRAMES_G_LO</dfn>	0x0918</u></td></tr>
<tr><th id="642">642</th><td><u>#define <dfn class="macro" id="_M/MMC_RXBROADCASTFRAMES_G_HI" data-ref="_M/MMC_RXBROADCASTFRAMES_G_HI">MMC_RXBROADCASTFRAMES_G_HI</dfn>	0x091c</u></td></tr>
<tr><th id="643">643</th><td><u>#define <dfn class="macro" id="_M/MMC_RXMULTICASTFRAMES_G_LO" data-ref="_M/MMC_RXMULTICASTFRAMES_G_LO">MMC_RXMULTICASTFRAMES_G_LO</dfn>	0x0920</u></td></tr>
<tr><th id="644">644</th><td><u>#define <dfn class="macro" id="_M/MMC_RXMULTICASTFRAMES_G_HI" data-ref="_M/MMC_RXMULTICASTFRAMES_G_HI">MMC_RXMULTICASTFRAMES_G_HI</dfn>	0x0924</u></td></tr>
<tr><th id="645">645</th><td><u>#define <dfn class="macro" id="_M/MMC_RXCRCERROR_LO" data-ref="_M/MMC_RXCRCERROR_LO">MMC_RXCRCERROR_LO</dfn>		0x0928</u></td></tr>
<tr><th id="646">646</th><td><u>#define <dfn class="macro" id="_M/MMC_RXCRCERROR_HI" data-ref="_M/MMC_RXCRCERROR_HI">MMC_RXCRCERROR_HI</dfn>		0x092c</u></td></tr>
<tr><th id="647">647</th><td><u>#define <dfn class="macro" id="_M/MMC_RXRUNTERROR" data-ref="_M/MMC_RXRUNTERROR">MMC_RXRUNTERROR</dfn>			0x0930</u></td></tr>
<tr><th id="648">648</th><td><u>#define <dfn class="macro" id="_M/MMC_RXJABBERERROR" data-ref="_M/MMC_RXJABBERERROR">MMC_RXJABBERERROR</dfn>		0x0934</u></td></tr>
<tr><th id="649">649</th><td><u>#define <dfn class="macro" id="_M/MMC_RXUNDERSIZE_G" data-ref="_M/MMC_RXUNDERSIZE_G">MMC_RXUNDERSIZE_G</dfn>		0x0938</u></td></tr>
<tr><th id="650">650</th><td><u>#define <dfn class="macro" id="_M/MMC_RXOVERSIZE_G" data-ref="_M/MMC_RXOVERSIZE_G">MMC_RXOVERSIZE_G</dfn>		0x093c</u></td></tr>
<tr><th id="651">651</th><td><u>#define <dfn class="macro" id="_M/MMC_RX64OCTETS_GB_LO" data-ref="_M/MMC_RX64OCTETS_GB_LO">MMC_RX64OCTETS_GB_LO</dfn>		0x0940</u></td></tr>
<tr><th id="652">652</th><td><u>#define <dfn class="macro" id="_M/MMC_RX64OCTETS_GB_HI" data-ref="_M/MMC_RX64OCTETS_GB_HI">MMC_RX64OCTETS_GB_HI</dfn>		0x0944</u></td></tr>
<tr><th id="653">653</th><td><u>#define <dfn class="macro" id="_M/MMC_RX65TO127OCTETS_GB_LO" data-ref="_M/MMC_RX65TO127OCTETS_GB_LO">MMC_RX65TO127OCTETS_GB_LO</dfn>	0x0948</u></td></tr>
<tr><th id="654">654</th><td><u>#define <dfn class="macro" id="_M/MMC_RX65TO127OCTETS_GB_HI" data-ref="_M/MMC_RX65TO127OCTETS_GB_HI">MMC_RX65TO127OCTETS_GB_HI</dfn>	0x094c</u></td></tr>
<tr><th id="655">655</th><td><u>#define <dfn class="macro" id="_M/MMC_RX128TO255OCTETS_GB_LO" data-ref="_M/MMC_RX128TO255OCTETS_GB_LO">MMC_RX128TO255OCTETS_GB_LO</dfn>	0x0950</u></td></tr>
<tr><th id="656">656</th><td><u>#define <dfn class="macro" id="_M/MMC_RX128TO255OCTETS_GB_HI" data-ref="_M/MMC_RX128TO255OCTETS_GB_HI">MMC_RX128TO255OCTETS_GB_HI</dfn>	0x0954</u></td></tr>
<tr><th id="657">657</th><td><u>#define <dfn class="macro" id="_M/MMC_RX256TO511OCTETS_GB_LO" data-ref="_M/MMC_RX256TO511OCTETS_GB_LO">MMC_RX256TO511OCTETS_GB_LO</dfn>	0x0958</u></td></tr>
<tr><th id="658">658</th><td><u>#define <dfn class="macro" id="_M/MMC_RX256TO511OCTETS_GB_HI" data-ref="_M/MMC_RX256TO511OCTETS_GB_HI">MMC_RX256TO511OCTETS_GB_HI</dfn>	0x095c</u></td></tr>
<tr><th id="659">659</th><td><u>#define <dfn class="macro" id="_M/MMC_RX512TO1023OCTETS_GB_LO" data-ref="_M/MMC_RX512TO1023OCTETS_GB_LO">MMC_RX512TO1023OCTETS_GB_LO</dfn>	0x0960</u></td></tr>
<tr><th id="660">660</th><td><u>#define <dfn class="macro" id="_M/MMC_RX512TO1023OCTETS_GB_HI" data-ref="_M/MMC_RX512TO1023OCTETS_GB_HI">MMC_RX512TO1023OCTETS_GB_HI</dfn>	0x0964</u></td></tr>
<tr><th id="661">661</th><td><u>#define <dfn class="macro" id="_M/MMC_RX1024TOMAXOCTETS_GB_LO" data-ref="_M/MMC_RX1024TOMAXOCTETS_GB_LO">MMC_RX1024TOMAXOCTETS_GB_LO</dfn>	0x0968</u></td></tr>
<tr><th id="662">662</th><td><u>#define <dfn class="macro" id="_M/MMC_RX1024TOMAXOCTETS_GB_HI" data-ref="_M/MMC_RX1024TOMAXOCTETS_GB_HI">MMC_RX1024TOMAXOCTETS_GB_HI</dfn>	0x096c</u></td></tr>
<tr><th id="663">663</th><td><u>#define <dfn class="macro" id="_M/MMC_RXUNICASTFRAMES_G_LO" data-ref="_M/MMC_RXUNICASTFRAMES_G_LO">MMC_RXUNICASTFRAMES_G_LO</dfn>	0x0970</u></td></tr>
<tr><th id="664">664</th><td><u>#define <dfn class="macro" id="_M/MMC_RXUNICASTFRAMES_G_HI" data-ref="_M/MMC_RXUNICASTFRAMES_G_HI">MMC_RXUNICASTFRAMES_G_HI</dfn>	0x0974</u></td></tr>
<tr><th id="665">665</th><td><u>#define <dfn class="macro" id="_M/MMC_RXLENGTHERROR_LO" data-ref="_M/MMC_RXLENGTHERROR_LO">MMC_RXLENGTHERROR_LO</dfn>		0x0978</u></td></tr>
<tr><th id="666">666</th><td><u>#define <dfn class="macro" id="_M/MMC_RXLENGTHERROR_HI" data-ref="_M/MMC_RXLENGTHERROR_HI">MMC_RXLENGTHERROR_HI</dfn>		0x097c</u></td></tr>
<tr><th id="667">667</th><td><u>#define <dfn class="macro" id="_M/MMC_RXOUTOFRANGETYPE_LO" data-ref="_M/MMC_RXOUTOFRANGETYPE_LO">MMC_RXOUTOFRANGETYPE_LO</dfn>		0x0980</u></td></tr>
<tr><th id="668">668</th><td><u>#define <dfn class="macro" id="_M/MMC_RXOUTOFRANGETYPE_HI" data-ref="_M/MMC_RXOUTOFRANGETYPE_HI">MMC_RXOUTOFRANGETYPE_HI</dfn>		0x0984</u></td></tr>
<tr><th id="669">669</th><td><u>#define <dfn class="macro" id="_M/MMC_RXPAUSEFRAMES_LO" data-ref="_M/MMC_RXPAUSEFRAMES_LO">MMC_RXPAUSEFRAMES_LO</dfn>		0x0988</u></td></tr>
<tr><th id="670">670</th><td><u>#define <dfn class="macro" id="_M/MMC_RXPAUSEFRAMES_HI" data-ref="_M/MMC_RXPAUSEFRAMES_HI">MMC_RXPAUSEFRAMES_HI</dfn>		0x098c</u></td></tr>
<tr><th id="671">671</th><td><u>#define <dfn class="macro" id="_M/MMC_RXFIFOOVERFLOW_LO" data-ref="_M/MMC_RXFIFOOVERFLOW_LO">MMC_RXFIFOOVERFLOW_LO</dfn>		0x0990</u></td></tr>
<tr><th id="672">672</th><td><u>#define <dfn class="macro" id="_M/MMC_RXFIFOOVERFLOW_HI" data-ref="_M/MMC_RXFIFOOVERFLOW_HI">MMC_RXFIFOOVERFLOW_HI</dfn>		0x0994</u></td></tr>
<tr><th id="673">673</th><td><u>#define <dfn class="macro" id="_M/MMC_RXVLANFRAMES_GB_LO" data-ref="_M/MMC_RXVLANFRAMES_GB_LO">MMC_RXVLANFRAMES_GB_LO</dfn>		0x0998</u></td></tr>
<tr><th id="674">674</th><td><u>#define <dfn class="macro" id="_M/MMC_RXVLANFRAMES_GB_HI" data-ref="_M/MMC_RXVLANFRAMES_GB_HI">MMC_RXVLANFRAMES_GB_HI</dfn>		0x099c</u></td></tr>
<tr><th id="675">675</th><td><u>#define <dfn class="macro" id="_M/MMC_RXWATCHDOGERROR" data-ref="_M/MMC_RXWATCHDOGERROR">MMC_RXWATCHDOGERROR</dfn>		0x09a0</u></td></tr>
<tr><th id="676">676</th><td></td></tr>
<tr><th id="677">677</th><td><i>/* MMC register entry bit positions and sizes */</i></td></tr>
<tr><th id="678">678</th><td><u>#define <dfn class="macro" id="_M/MMC_CR_CR_INDEX" data-ref="_M/MMC_CR_CR_INDEX">MMC_CR_CR_INDEX</dfn>				0</u></td></tr>
<tr><th id="679">679</th><td><u>#define <dfn class="macro" id="_M/MMC_CR_CR_WIDTH" data-ref="_M/MMC_CR_CR_WIDTH">MMC_CR_CR_WIDTH</dfn>				1</u></td></tr>
<tr><th id="680">680</th><td><u>#define <dfn class="macro" id="_M/MMC_CR_CSR_INDEX" data-ref="_M/MMC_CR_CSR_INDEX">MMC_CR_CSR_INDEX</dfn>			1</u></td></tr>
<tr><th id="681">681</th><td><u>#define <dfn class="macro" id="_M/MMC_CR_CSR_WIDTH" data-ref="_M/MMC_CR_CSR_WIDTH">MMC_CR_CSR_WIDTH</dfn>			1</u></td></tr>
<tr><th id="682">682</th><td><u>#define <dfn class="macro" id="_M/MMC_CR_ROR_INDEX" data-ref="_M/MMC_CR_ROR_INDEX">MMC_CR_ROR_INDEX</dfn>			2</u></td></tr>
<tr><th id="683">683</th><td><u>#define <dfn class="macro" id="_M/MMC_CR_ROR_WIDTH" data-ref="_M/MMC_CR_ROR_WIDTH">MMC_CR_ROR_WIDTH</dfn>			1</u></td></tr>
<tr><th id="684">684</th><td><u>#define <dfn class="macro" id="_M/MMC_CR_MCF_INDEX" data-ref="_M/MMC_CR_MCF_INDEX">MMC_CR_MCF_INDEX</dfn>			3</u></td></tr>
<tr><th id="685">685</th><td><u>#define <dfn class="macro" id="_M/MMC_CR_MCF_WIDTH" data-ref="_M/MMC_CR_MCF_WIDTH">MMC_CR_MCF_WIDTH</dfn>			1</u></td></tr>
<tr><th id="686">686</th><td><u>#define <dfn class="macro" id="_M/MMC_CR_MCT_INDEX" data-ref="_M/MMC_CR_MCT_INDEX">MMC_CR_MCT_INDEX</dfn>			4</u></td></tr>
<tr><th id="687">687</th><td><u>#define <dfn class="macro" id="_M/MMC_CR_MCT_WIDTH" data-ref="_M/MMC_CR_MCT_WIDTH">MMC_CR_MCT_WIDTH</dfn>			2</u></td></tr>
<tr><th id="688">688</th><td><u>#define <dfn class="macro" id="_M/MMC_RIER_ALL_INTERRUPTS_INDEX" data-ref="_M/MMC_RIER_ALL_INTERRUPTS_INDEX">MMC_RIER_ALL_INTERRUPTS_INDEX</dfn>		0</u></td></tr>
<tr><th id="689">689</th><td><u>#define <dfn class="macro" id="_M/MMC_RIER_ALL_INTERRUPTS_WIDTH" data-ref="_M/MMC_RIER_ALL_INTERRUPTS_WIDTH">MMC_RIER_ALL_INTERRUPTS_WIDTH</dfn>		23</u></td></tr>
<tr><th id="690">690</th><td><u>#define <dfn class="macro" id="_M/MMC_RISR_RXFRAMECOUNT_GB_INDEX" data-ref="_M/MMC_RISR_RXFRAMECOUNT_GB_INDEX">MMC_RISR_RXFRAMECOUNT_GB_INDEX</dfn>		0</u></td></tr>
<tr><th id="691">691</th><td><u>#define <dfn class="macro" id="_M/MMC_RISR_RXFRAMECOUNT_GB_WIDTH" data-ref="_M/MMC_RISR_RXFRAMECOUNT_GB_WIDTH">MMC_RISR_RXFRAMECOUNT_GB_WIDTH</dfn>		1</u></td></tr>
<tr><th id="692">692</th><td><u>#define <dfn class="macro" id="_M/MMC_RISR_RXOCTETCOUNT_GB_INDEX" data-ref="_M/MMC_RISR_RXOCTETCOUNT_GB_INDEX">MMC_RISR_RXOCTETCOUNT_GB_INDEX</dfn>		1</u></td></tr>
<tr><th id="693">693</th><td><u>#define <dfn class="macro" id="_M/MMC_RISR_RXOCTETCOUNT_GB_WIDTH" data-ref="_M/MMC_RISR_RXOCTETCOUNT_GB_WIDTH">MMC_RISR_RXOCTETCOUNT_GB_WIDTH</dfn>		1</u></td></tr>
<tr><th id="694">694</th><td><u>#define <dfn class="macro" id="_M/MMC_RISR_RXOCTETCOUNT_G_INDEX" data-ref="_M/MMC_RISR_RXOCTETCOUNT_G_INDEX">MMC_RISR_RXOCTETCOUNT_G_INDEX</dfn>		2</u></td></tr>
<tr><th id="695">695</th><td><u>#define <dfn class="macro" id="_M/MMC_RISR_RXOCTETCOUNT_G_WIDTH" data-ref="_M/MMC_RISR_RXOCTETCOUNT_G_WIDTH">MMC_RISR_RXOCTETCOUNT_G_WIDTH</dfn>		1</u></td></tr>
<tr><th id="696">696</th><td><u>#define <dfn class="macro" id="_M/MMC_RISR_RXBROADCASTFRAMES_G_INDEX" data-ref="_M/MMC_RISR_RXBROADCASTFRAMES_G_INDEX">MMC_RISR_RXBROADCASTFRAMES_G_INDEX</dfn>	3</u></td></tr>
<tr><th id="697">697</th><td><u>#define <dfn class="macro" id="_M/MMC_RISR_RXBROADCASTFRAMES_G_WIDTH" data-ref="_M/MMC_RISR_RXBROADCASTFRAMES_G_WIDTH">MMC_RISR_RXBROADCASTFRAMES_G_WIDTH</dfn>	1</u></td></tr>
<tr><th id="698">698</th><td><u>#define <dfn class="macro" id="_M/MMC_RISR_RXMULTICASTFRAMES_G_INDEX" data-ref="_M/MMC_RISR_RXMULTICASTFRAMES_G_INDEX">MMC_RISR_RXMULTICASTFRAMES_G_INDEX</dfn>	4</u></td></tr>
<tr><th id="699">699</th><td><u>#define <dfn class="macro" id="_M/MMC_RISR_RXMULTICASTFRAMES_G_WIDTH" data-ref="_M/MMC_RISR_RXMULTICASTFRAMES_G_WIDTH">MMC_RISR_RXMULTICASTFRAMES_G_WIDTH</dfn>	1</u></td></tr>
<tr><th id="700">700</th><td><u>#define <dfn class="macro" id="_M/MMC_RISR_RXCRCERROR_INDEX" data-ref="_M/MMC_RISR_RXCRCERROR_INDEX">MMC_RISR_RXCRCERROR_INDEX</dfn>		5</u></td></tr>
<tr><th id="701">701</th><td><u>#define <dfn class="macro" id="_M/MMC_RISR_RXCRCERROR_WIDTH" data-ref="_M/MMC_RISR_RXCRCERROR_WIDTH">MMC_RISR_RXCRCERROR_WIDTH</dfn>		1</u></td></tr>
<tr><th id="702">702</th><td><u>#define <dfn class="macro" id="_M/MMC_RISR_RXRUNTERROR_INDEX" data-ref="_M/MMC_RISR_RXRUNTERROR_INDEX">MMC_RISR_RXRUNTERROR_INDEX</dfn>		6</u></td></tr>
<tr><th id="703">703</th><td><u>#define <dfn class="macro" id="_M/MMC_RISR_RXRUNTERROR_WIDTH" data-ref="_M/MMC_RISR_RXRUNTERROR_WIDTH">MMC_RISR_RXRUNTERROR_WIDTH</dfn>		1</u></td></tr>
<tr><th id="704">704</th><td><u>#define <dfn class="macro" id="_M/MMC_RISR_RXJABBERERROR_INDEX" data-ref="_M/MMC_RISR_RXJABBERERROR_INDEX">MMC_RISR_RXJABBERERROR_INDEX</dfn>		7</u></td></tr>
<tr><th id="705">705</th><td><u>#define <dfn class="macro" id="_M/MMC_RISR_RXJABBERERROR_WIDTH" data-ref="_M/MMC_RISR_RXJABBERERROR_WIDTH">MMC_RISR_RXJABBERERROR_WIDTH</dfn>		1</u></td></tr>
<tr><th id="706">706</th><td><u>#define <dfn class="macro" id="_M/MMC_RISR_RXUNDERSIZE_G_INDEX" data-ref="_M/MMC_RISR_RXUNDERSIZE_G_INDEX">MMC_RISR_RXUNDERSIZE_G_INDEX</dfn>		8</u></td></tr>
<tr><th id="707">707</th><td><u>#define <dfn class="macro" id="_M/MMC_RISR_RXUNDERSIZE_G_WIDTH" data-ref="_M/MMC_RISR_RXUNDERSIZE_G_WIDTH">MMC_RISR_RXUNDERSIZE_G_WIDTH</dfn>		1</u></td></tr>
<tr><th id="708">708</th><td><u>#define <dfn class="macro" id="_M/MMC_RISR_RXOVERSIZE_G_INDEX" data-ref="_M/MMC_RISR_RXOVERSIZE_G_INDEX">MMC_RISR_RXOVERSIZE_G_INDEX</dfn>		9</u></td></tr>
<tr><th id="709">709</th><td><u>#define <dfn class="macro" id="_M/MMC_RISR_RXOVERSIZE_G_WIDTH" data-ref="_M/MMC_RISR_RXOVERSIZE_G_WIDTH">MMC_RISR_RXOVERSIZE_G_WIDTH</dfn>		1</u></td></tr>
<tr><th id="710">710</th><td><u>#define <dfn class="macro" id="_M/MMC_RISR_RX64OCTETS_GB_INDEX" data-ref="_M/MMC_RISR_RX64OCTETS_GB_INDEX">MMC_RISR_RX64OCTETS_GB_INDEX</dfn>		10</u></td></tr>
<tr><th id="711">711</th><td><u>#define <dfn class="macro" id="_M/MMC_RISR_RX64OCTETS_GB_WIDTH" data-ref="_M/MMC_RISR_RX64OCTETS_GB_WIDTH">MMC_RISR_RX64OCTETS_GB_WIDTH</dfn>		1</u></td></tr>
<tr><th id="712">712</th><td><u>#define <dfn class="macro" id="_M/MMC_RISR_RX65TO127OCTETS_GB_INDEX" data-ref="_M/MMC_RISR_RX65TO127OCTETS_GB_INDEX">MMC_RISR_RX65TO127OCTETS_GB_INDEX</dfn>	11</u></td></tr>
<tr><th id="713">713</th><td><u>#define <dfn class="macro" id="_M/MMC_RISR_RX65TO127OCTETS_GB_WIDTH" data-ref="_M/MMC_RISR_RX65TO127OCTETS_GB_WIDTH">MMC_RISR_RX65TO127OCTETS_GB_WIDTH</dfn>	1</u></td></tr>
<tr><th id="714">714</th><td><u>#define <dfn class="macro" id="_M/MMC_RISR_RX128TO255OCTETS_GB_INDEX" data-ref="_M/MMC_RISR_RX128TO255OCTETS_GB_INDEX">MMC_RISR_RX128TO255OCTETS_GB_INDEX</dfn>	12</u></td></tr>
<tr><th id="715">715</th><td><u>#define <dfn class="macro" id="_M/MMC_RISR_RX128TO255OCTETS_GB_WIDTH" data-ref="_M/MMC_RISR_RX128TO255OCTETS_GB_WIDTH">MMC_RISR_RX128TO255OCTETS_GB_WIDTH</dfn>	1</u></td></tr>
<tr><th id="716">716</th><td><u>#define <dfn class="macro" id="_M/MMC_RISR_RX256TO511OCTETS_GB_INDEX" data-ref="_M/MMC_RISR_RX256TO511OCTETS_GB_INDEX">MMC_RISR_RX256TO511OCTETS_GB_INDEX</dfn>	13</u></td></tr>
<tr><th id="717">717</th><td><u>#define <dfn class="macro" id="_M/MMC_RISR_RX256TO511OCTETS_GB_WIDTH" data-ref="_M/MMC_RISR_RX256TO511OCTETS_GB_WIDTH">MMC_RISR_RX256TO511OCTETS_GB_WIDTH</dfn>	1</u></td></tr>
<tr><th id="718">718</th><td><u>#define <dfn class="macro" id="_M/MMC_RISR_RX512TO1023OCTETS_GB_INDEX" data-ref="_M/MMC_RISR_RX512TO1023OCTETS_GB_INDEX">MMC_RISR_RX512TO1023OCTETS_GB_INDEX</dfn>	14</u></td></tr>
<tr><th id="719">719</th><td><u>#define <dfn class="macro" id="_M/MMC_RISR_RX512TO1023OCTETS_GB_WIDTH" data-ref="_M/MMC_RISR_RX512TO1023OCTETS_GB_WIDTH">MMC_RISR_RX512TO1023OCTETS_GB_WIDTH</dfn>	1</u></td></tr>
<tr><th id="720">720</th><td><u>#define <dfn class="macro" id="_M/MMC_RISR_RX1024TOMAXOCTETS_GB_INDEX" data-ref="_M/MMC_RISR_RX1024TOMAXOCTETS_GB_INDEX">MMC_RISR_RX1024TOMAXOCTETS_GB_INDEX</dfn>	15</u></td></tr>
<tr><th id="721">721</th><td><u>#define <dfn class="macro" id="_M/MMC_RISR_RX1024TOMAXOCTETS_GB_WIDTH" data-ref="_M/MMC_RISR_RX1024TOMAXOCTETS_GB_WIDTH">MMC_RISR_RX1024TOMAXOCTETS_GB_WIDTH</dfn>	1</u></td></tr>
<tr><th id="722">722</th><td><u>#define <dfn class="macro" id="_M/MMC_RISR_RXUNICASTFRAMES_G_INDEX" data-ref="_M/MMC_RISR_RXUNICASTFRAMES_G_INDEX">MMC_RISR_RXUNICASTFRAMES_G_INDEX</dfn>	16</u></td></tr>
<tr><th id="723">723</th><td><u>#define <dfn class="macro" id="_M/MMC_RISR_RXUNICASTFRAMES_G_WIDTH" data-ref="_M/MMC_RISR_RXUNICASTFRAMES_G_WIDTH">MMC_RISR_RXUNICASTFRAMES_G_WIDTH</dfn>	1</u></td></tr>
<tr><th id="724">724</th><td><u>#define <dfn class="macro" id="_M/MMC_RISR_RXLENGTHERROR_INDEX" data-ref="_M/MMC_RISR_RXLENGTHERROR_INDEX">MMC_RISR_RXLENGTHERROR_INDEX</dfn>		17</u></td></tr>
<tr><th id="725">725</th><td><u>#define <dfn class="macro" id="_M/MMC_RISR_RXLENGTHERROR_WIDTH" data-ref="_M/MMC_RISR_RXLENGTHERROR_WIDTH">MMC_RISR_RXLENGTHERROR_WIDTH</dfn>		1</u></td></tr>
<tr><th id="726">726</th><td><u>#define <dfn class="macro" id="_M/MMC_RISR_RXOUTOFRANGETYPE_INDEX" data-ref="_M/MMC_RISR_RXOUTOFRANGETYPE_INDEX">MMC_RISR_RXOUTOFRANGETYPE_INDEX</dfn>		18</u></td></tr>
<tr><th id="727">727</th><td><u>#define <dfn class="macro" id="_M/MMC_RISR_RXOUTOFRANGETYPE_WIDTH" data-ref="_M/MMC_RISR_RXOUTOFRANGETYPE_WIDTH">MMC_RISR_RXOUTOFRANGETYPE_WIDTH</dfn>		1</u></td></tr>
<tr><th id="728">728</th><td><u>#define <dfn class="macro" id="_M/MMC_RISR_RXPAUSEFRAMES_INDEX" data-ref="_M/MMC_RISR_RXPAUSEFRAMES_INDEX">MMC_RISR_RXPAUSEFRAMES_INDEX</dfn>		19</u></td></tr>
<tr><th id="729">729</th><td><u>#define <dfn class="macro" id="_M/MMC_RISR_RXPAUSEFRAMES_WIDTH" data-ref="_M/MMC_RISR_RXPAUSEFRAMES_WIDTH">MMC_RISR_RXPAUSEFRAMES_WIDTH</dfn>		1</u></td></tr>
<tr><th id="730">730</th><td><u>#define <dfn class="macro" id="_M/MMC_RISR_RXFIFOOVERFLOW_INDEX" data-ref="_M/MMC_RISR_RXFIFOOVERFLOW_INDEX">MMC_RISR_RXFIFOOVERFLOW_INDEX</dfn>		20</u></td></tr>
<tr><th id="731">731</th><td><u>#define <dfn class="macro" id="_M/MMC_RISR_RXFIFOOVERFLOW_WIDTH" data-ref="_M/MMC_RISR_RXFIFOOVERFLOW_WIDTH">MMC_RISR_RXFIFOOVERFLOW_WIDTH</dfn>		1</u></td></tr>
<tr><th id="732">732</th><td><u>#define <dfn class="macro" id="_M/MMC_RISR_RXVLANFRAMES_GB_INDEX" data-ref="_M/MMC_RISR_RXVLANFRAMES_GB_INDEX">MMC_RISR_RXVLANFRAMES_GB_INDEX</dfn>		21</u></td></tr>
<tr><th id="733">733</th><td><u>#define <dfn class="macro" id="_M/MMC_RISR_RXVLANFRAMES_GB_WIDTH" data-ref="_M/MMC_RISR_RXVLANFRAMES_GB_WIDTH">MMC_RISR_RXVLANFRAMES_GB_WIDTH</dfn>		1</u></td></tr>
<tr><th id="734">734</th><td><u>#define <dfn class="macro" id="_M/MMC_RISR_RXWATCHDOGERROR_INDEX" data-ref="_M/MMC_RISR_RXWATCHDOGERROR_INDEX">MMC_RISR_RXWATCHDOGERROR_INDEX</dfn>		22</u></td></tr>
<tr><th id="735">735</th><td><u>#define <dfn class="macro" id="_M/MMC_RISR_RXWATCHDOGERROR_WIDTH" data-ref="_M/MMC_RISR_RXWATCHDOGERROR_WIDTH">MMC_RISR_RXWATCHDOGERROR_WIDTH</dfn>		1</u></td></tr>
<tr><th id="736">736</th><td><u>#define <dfn class="macro" id="_M/MMC_TIER_ALL_INTERRUPTS_INDEX" data-ref="_M/MMC_TIER_ALL_INTERRUPTS_INDEX">MMC_TIER_ALL_INTERRUPTS_INDEX</dfn>		0</u></td></tr>
<tr><th id="737">737</th><td><u>#define <dfn class="macro" id="_M/MMC_TIER_ALL_INTERRUPTS_WIDTH" data-ref="_M/MMC_TIER_ALL_INTERRUPTS_WIDTH">MMC_TIER_ALL_INTERRUPTS_WIDTH</dfn>		18</u></td></tr>
<tr><th id="738">738</th><td><u>#define <dfn class="macro" id="_M/MMC_TISR_TXOCTETCOUNT_GB_INDEX" data-ref="_M/MMC_TISR_TXOCTETCOUNT_GB_INDEX">MMC_TISR_TXOCTETCOUNT_GB_INDEX</dfn>		0</u></td></tr>
<tr><th id="739">739</th><td><u>#define <dfn class="macro" id="_M/MMC_TISR_TXOCTETCOUNT_GB_WIDTH" data-ref="_M/MMC_TISR_TXOCTETCOUNT_GB_WIDTH">MMC_TISR_TXOCTETCOUNT_GB_WIDTH</dfn>		1</u></td></tr>
<tr><th id="740">740</th><td><u>#define <dfn class="macro" id="_M/MMC_TISR_TXFRAMECOUNT_GB_INDEX" data-ref="_M/MMC_TISR_TXFRAMECOUNT_GB_INDEX">MMC_TISR_TXFRAMECOUNT_GB_INDEX</dfn>		1</u></td></tr>
<tr><th id="741">741</th><td><u>#define <dfn class="macro" id="_M/MMC_TISR_TXFRAMECOUNT_GB_WIDTH" data-ref="_M/MMC_TISR_TXFRAMECOUNT_GB_WIDTH">MMC_TISR_TXFRAMECOUNT_GB_WIDTH</dfn>		1</u></td></tr>
<tr><th id="742">742</th><td><u>#define <dfn class="macro" id="_M/MMC_TISR_TXBROADCASTFRAMES_G_INDEX" data-ref="_M/MMC_TISR_TXBROADCASTFRAMES_G_INDEX">MMC_TISR_TXBROADCASTFRAMES_G_INDEX</dfn>	2</u></td></tr>
<tr><th id="743">743</th><td><u>#define <dfn class="macro" id="_M/MMC_TISR_TXBROADCASTFRAMES_G_WIDTH" data-ref="_M/MMC_TISR_TXBROADCASTFRAMES_G_WIDTH">MMC_TISR_TXBROADCASTFRAMES_G_WIDTH</dfn>	1</u></td></tr>
<tr><th id="744">744</th><td><u>#define <dfn class="macro" id="_M/MMC_TISR_TXMULTICASTFRAMES_G_INDEX" data-ref="_M/MMC_TISR_TXMULTICASTFRAMES_G_INDEX">MMC_TISR_TXMULTICASTFRAMES_G_INDEX</dfn>	3</u></td></tr>
<tr><th id="745">745</th><td><u>#define <dfn class="macro" id="_M/MMC_TISR_TXMULTICASTFRAMES_G_WIDTH" data-ref="_M/MMC_TISR_TXMULTICASTFRAMES_G_WIDTH">MMC_TISR_TXMULTICASTFRAMES_G_WIDTH</dfn>	1</u></td></tr>
<tr><th id="746">746</th><td><u>#define <dfn class="macro" id="_M/MMC_TISR_TX64OCTETS_GB_INDEX" data-ref="_M/MMC_TISR_TX64OCTETS_GB_INDEX">MMC_TISR_TX64OCTETS_GB_INDEX</dfn>		4</u></td></tr>
<tr><th id="747">747</th><td><u>#define <dfn class="macro" id="_M/MMC_TISR_TX64OCTETS_GB_WIDTH" data-ref="_M/MMC_TISR_TX64OCTETS_GB_WIDTH">MMC_TISR_TX64OCTETS_GB_WIDTH</dfn>		1</u></td></tr>
<tr><th id="748">748</th><td><u>#define <dfn class="macro" id="_M/MMC_TISR_TX65TO127OCTETS_GB_INDEX" data-ref="_M/MMC_TISR_TX65TO127OCTETS_GB_INDEX">MMC_TISR_TX65TO127OCTETS_GB_INDEX</dfn>	5</u></td></tr>
<tr><th id="749">749</th><td><u>#define <dfn class="macro" id="_M/MMC_TISR_TX65TO127OCTETS_GB_WIDTH" data-ref="_M/MMC_TISR_TX65TO127OCTETS_GB_WIDTH">MMC_TISR_TX65TO127OCTETS_GB_WIDTH</dfn>	1</u></td></tr>
<tr><th id="750">750</th><td><u>#define <dfn class="macro" id="_M/MMC_TISR_TX128TO255OCTETS_GB_INDEX" data-ref="_M/MMC_TISR_TX128TO255OCTETS_GB_INDEX">MMC_TISR_TX128TO255OCTETS_GB_INDEX</dfn>	6</u></td></tr>
<tr><th id="751">751</th><td><u>#define <dfn class="macro" id="_M/MMC_TISR_TX128TO255OCTETS_GB_WIDTH" data-ref="_M/MMC_TISR_TX128TO255OCTETS_GB_WIDTH">MMC_TISR_TX128TO255OCTETS_GB_WIDTH</dfn>	1</u></td></tr>
<tr><th id="752">752</th><td><u>#define <dfn class="macro" id="_M/MMC_TISR_TX256TO511OCTETS_GB_INDEX" data-ref="_M/MMC_TISR_TX256TO511OCTETS_GB_INDEX">MMC_TISR_TX256TO511OCTETS_GB_INDEX</dfn>	7</u></td></tr>
<tr><th id="753">753</th><td><u>#define <dfn class="macro" id="_M/MMC_TISR_TX256TO511OCTETS_GB_WIDTH" data-ref="_M/MMC_TISR_TX256TO511OCTETS_GB_WIDTH">MMC_TISR_TX256TO511OCTETS_GB_WIDTH</dfn>	1</u></td></tr>
<tr><th id="754">754</th><td><u>#define <dfn class="macro" id="_M/MMC_TISR_TX512TO1023OCTETS_GB_INDEX" data-ref="_M/MMC_TISR_TX512TO1023OCTETS_GB_INDEX">MMC_TISR_TX512TO1023OCTETS_GB_INDEX</dfn>	8</u></td></tr>
<tr><th id="755">755</th><td><u>#define <dfn class="macro" id="_M/MMC_TISR_TX512TO1023OCTETS_GB_WIDTH" data-ref="_M/MMC_TISR_TX512TO1023OCTETS_GB_WIDTH">MMC_TISR_TX512TO1023OCTETS_GB_WIDTH</dfn>	1</u></td></tr>
<tr><th id="756">756</th><td><u>#define <dfn class="macro" id="_M/MMC_TISR_TX1024TOMAXOCTETS_GB_INDEX" data-ref="_M/MMC_TISR_TX1024TOMAXOCTETS_GB_INDEX">MMC_TISR_TX1024TOMAXOCTETS_GB_INDEX</dfn>	9</u></td></tr>
<tr><th id="757">757</th><td><u>#define <dfn class="macro" id="_M/MMC_TISR_TX1024TOMAXOCTETS_GB_WIDTH" data-ref="_M/MMC_TISR_TX1024TOMAXOCTETS_GB_WIDTH">MMC_TISR_TX1024TOMAXOCTETS_GB_WIDTH</dfn>	1</u></td></tr>
<tr><th id="758">758</th><td><u>#define <dfn class="macro" id="_M/MMC_TISR_TXUNICASTFRAMES_GB_INDEX" data-ref="_M/MMC_TISR_TXUNICASTFRAMES_GB_INDEX">MMC_TISR_TXUNICASTFRAMES_GB_INDEX</dfn>	10</u></td></tr>
<tr><th id="759">759</th><td><u>#define <dfn class="macro" id="_M/MMC_TISR_TXUNICASTFRAMES_GB_WIDTH" data-ref="_M/MMC_TISR_TXUNICASTFRAMES_GB_WIDTH">MMC_TISR_TXUNICASTFRAMES_GB_WIDTH</dfn>	1</u></td></tr>
<tr><th id="760">760</th><td><u>#define <dfn class="macro" id="_M/MMC_TISR_TXMULTICASTFRAMES_GB_INDEX" data-ref="_M/MMC_TISR_TXMULTICASTFRAMES_GB_INDEX">MMC_TISR_TXMULTICASTFRAMES_GB_INDEX</dfn>	11</u></td></tr>
<tr><th id="761">761</th><td><u>#define <dfn class="macro" id="_M/MMC_TISR_TXMULTICASTFRAMES_GB_WIDTH" data-ref="_M/MMC_TISR_TXMULTICASTFRAMES_GB_WIDTH">MMC_TISR_TXMULTICASTFRAMES_GB_WIDTH</dfn>	1</u></td></tr>
<tr><th id="762">762</th><td><u>#define <dfn class="macro" id="_M/MMC_TISR_TXBROADCASTFRAMES_GB_INDEX" data-ref="_M/MMC_TISR_TXBROADCASTFRAMES_GB_INDEX">MMC_TISR_TXBROADCASTFRAMES_GB_INDEX</dfn>	12</u></td></tr>
<tr><th id="763">763</th><td><u>#define <dfn class="macro" id="_M/MMC_TISR_TXBROADCASTFRAMES_GB_WIDTH" data-ref="_M/MMC_TISR_TXBROADCASTFRAMES_GB_WIDTH">MMC_TISR_TXBROADCASTFRAMES_GB_WIDTH</dfn>	1</u></td></tr>
<tr><th id="764">764</th><td><u>#define <dfn class="macro" id="_M/MMC_TISR_TXUNDERFLOWERROR_INDEX" data-ref="_M/MMC_TISR_TXUNDERFLOWERROR_INDEX">MMC_TISR_TXUNDERFLOWERROR_INDEX</dfn>		13</u></td></tr>
<tr><th id="765">765</th><td><u>#define <dfn class="macro" id="_M/MMC_TISR_TXUNDERFLOWERROR_WIDTH" data-ref="_M/MMC_TISR_TXUNDERFLOWERROR_WIDTH">MMC_TISR_TXUNDERFLOWERROR_WIDTH</dfn>		1</u></td></tr>
<tr><th id="766">766</th><td><u>#define <dfn class="macro" id="_M/MMC_TISR_TXOCTETCOUNT_G_INDEX" data-ref="_M/MMC_TISR_TXOCTETCOUNT_G_INDEX">MMC_TISR_TXOCTETCOUNT_G_INDEX</dfn>		14</u></td></tr>
<tr><th id="767">767</th><td><u>#define <dfn class="macro" id="_M/MMC_TISR_TXOCTETCOUNT_G_WIDTH" data-ref="_M/MMC_TISR_TXOCTETCOUNT_G_WIDTH">MMC_TISR_TXOCTETCOUNT_G_WIDTH</dfn>		1</u></td></tr>
<tr><th id="768">768</th><td><u>#define <dfn class="macro" id="_M/MMC_TISR_TXFRAMECOUNT_G_INDEX" data-ref="_M/MMC_TISR_TXFRAMECOUNT_G_INDEX">MMC_TISR_TXFRAMECOUNT_G_INDEX</dfn>		15</u></td></tr>
<tr><th id="769">769</th><td><u>#define <dfn class="macro" id="_M/MMC_TISR_TXFRAMECOUNT_G_WIDTH" data-ref="_M/MMC_TISR_TXFRAMECOUNT_G_WIDTH">MMC_TISR_TXFRAMECOUNT_G_WIDTH</dfn>		1</u></td></tr>
<tr><th id="770">770</th><td><u>#define <dfn class="macro" id="_M/MMC_TISR_TXPAUSEFRAMES_INDEX" data-ref="_M/MMC_TISR_TXPAUSEFRAMES_INDEX">MMC_TISR_TXPAUSEFRAMES_INDEX</dfn>		16</u></td></tr>
<tr><th id="771">771</th><td><u>#define <dfn class="macro" id="_M/MMC_TISR_TXPAUSEFRAMES_WIDTH" data-ref="_M/MMC_TISR_TXPAUSEFRAMES_WIDTH">MMC_TISR_TXPAUSEFRAMES_WIDTH</dfn>		1</u></td></tr>
<tr><th id="772">772</th><td><u>#define <dfn class="macro" id="_M/MMC_TISR_TXVLANFRAMES_G_INDEX" data-ref="_M/MMC_TISR_TXVLANFRAMES_G_INDEX">MMC_TISR_TXVLANFRAMES_G_INDEX</dfn>		17</u></td></tr>
<tr><th id="773">773</th><td><u>#define <dfn class="macro" id="_M/MMC_TISR_TXVLANFRAMES_G_WIDTH" data-ref="_M/MMC_TISR_TXVLANFRAMES_G_WIDTH">MMC_TISR_TXVLANFRAMES_G_WIDTH</dfn>		1</u></td></tr>
<tr><th id="774">774</th><td></td></tr>
<tr><th id="775">775</th><td><i>/* MTL register offsets */</i></td></tr>
<tr><th id="776">776</th><td><u>#define <dfn class="macro" id="_M/MTL_OMR" data-ref="_M/MTL_OMR">MTL_OMR</dfn>				0x1000</u></td></tr>
<tr><th id="777">777</th><td><u>#define <dfn class="macro" id="_M/MTL_FDCR" data-ref="_M/MTL_FDCR">MTL_FDCR</dfn>			0x1008</u></td></tr>
<tr><th id="778">778</th><td><u>#define <dfn class="macro" id="_M/MTL_FDSR" data-ref="_M/MTL_FDSR">MTL_FDSR</dfn>			0x100c</u></td></tr>
<tr><th id="779">779</th><td><u>#define <dfn class="macro" id="_M/MTL_FDDR" data-ref="_M/MTL_FDDR">MTL_FDDR</dfn>			0x1010</u></td></tr>
<tr><th id="780">780</th><td><u>#define <dfn class="macro" id="_M/MTL_ISR" data-ref="_M/MTL_ISR">MTL_ISR</dfn>				0x1020</u></td></tr>
<tr><th id="781">781</th><td><u>#define <dfn class="macro" id="_M/MTL_RQDCM0R" data-ref="_M/MTL_RQDCM0R">MTL_RQDCM0R</dfn>			0x1030</u></td></tr>
<tr><th id="782">782</th><td><u>#define <dfn class="macro" id="_M/MTL_TCPM0R" data-ref="_M/MTL_TCPM0R">MTL_TCPM0R</dfn>			0x1040</u></td></tr>
<tr><th id="783">783</th><td><u>#define <dfn class="macro" id="_M/MTL_TCPM1R" data-ref="_M/MTL_TCPM1R">MTL_TCPM1R</dfn>			0x1044</u></td></tr>
<tr><th id="784">784</th><td></td></tr>
<tr><th id="785">785</th><td><u>#define <dfn class="macro" id="_M/MTL_RQDCM_INC" data-ref="_M/MTL_RQDCM_INC">MTL_RQDCM_INC</dfn>			4</u></td></tr>
<tr><th id="786">786</th><td><u>#define <dfn class="macro" id="_M/MTL_RQDCM_Q_PER_REG" data-ref="_M/MTL_RQDCM_Q_PER_REG">MTL_RQDCM_Q_PER_REG</dfn>		4</u></td></tr>
<tr><th id="787">787</th><td><u>#define <dfn class="macro" id="_M/MTL_TCPM_INC" data-ref="_M/MTL_TCPM_INC">MTL_TCPM_INC</dfn>			4</u></td></tr>
<tr><th id="788">788</th><td><u>#define <dfn class="macro" id="_M/MTL_TCPM_TC_PER_REG" data-ref="_M/MTL_TCPM_TC_PER_REG">MTL_TCPM_TC_PER_REG</dfn>		4</u></td></tr>
<tr><th id="789">789</th><td></td></tr>
<tr><th id="790">790</th><td><i>/* MTL register entry bit positions and sizes */</i></td></tr>
<tr><th id="791">791</th><td><u>#define <dfn class="macro" id="_M/MTL_OMR_ETSALG_INDEX" data-ref="_M/MTL_OMR_ETSALG_INDEX">MTL_OMR_ETSALG_INDEX</dfn>		5</u></td></tr>
<tr><th id="792">792</th><td><u>#define <dfn class="macro" id="_M/MTL_OMR_ETSALG_WIDTH" data-ref="_M/MTL_OMR_ETSALG_WIDTH">MTL_OMR_ETSALG_WIDTH</dfn>		2</u></td></tr>
<tr><th id="793">793</th><td><u>#define <dfn class="macro" id="_M/MTL_OMR_RAA_INDEX" data-ref="_M/MTL_OMR_RAA_INDEX">MTL_OMR_RAA_INDEX</dfn>		2</u></td></tr>
<tr><th id="794">794</th><td><u>#define <dfn class="macro" id="_M/MTL_OMR_RAA_WIDTH" data-ref="_M/MTL_OMR_RAA_WIDTH">MTL_OMR_RAA_WIDTH</dfn>		1</u></td></tr>
<tr><th id="795">795</th><td></td></tr>
<tr><th id="796">796</th><td><i>/* MTL queue register offsets</i></td></tr>
<tr><th id="797">797</th><td><i> *   Multiple queues can be active.  The first queue has registers</i></td></tr>
<tr><th id="798">798</th><td><i> *   that begin at 0x1100.  Each subsequent queue has registers that</i></td></tr>
<tr><th id="799">799</th><td><i> *   are accessed using an offset of 0x80 from the previous queue.</i></td></tr>
<tr><th id="800">800</th><td><i> */</i></td></tr>
<tr><th id="801">801</th><td><u>#define <dfn class="macro" id="_M/MTL_Q_BASE" data-ref="_M/MTL_Q_BASE">MTL_Q_BASE</dfn>			0x1100</u></td></tr>
<tr><th id="802">802</th><td><u>#define <dfn class="macro" id="_M/MTL_Q_INC" data-ref="_M/MTL_Q_INC">MTL_Q_INC</dfn>			0x80</u></td></tr>
<tr><th id="803">803</th><td></td></tr>
<tr><th id="804">804</th><td><u>#define <dfn class="macro" id="_M/MTL_Q_TQOMR" data-ref="_M/MTL_Q_TQOMR">MTL_Q_TQOMR</dfn>			0x00</u></td></tr>
<tr><th id="805">805</th><td><u>#define <dfn class="macro" id="_M/MTL_Q_TQUR" data-ref="_M/MTL_Q_TQUR">MTL_Q_TQUR</dfn>			0x04</u></td></tr>
<tr><th id="806">806</th><td><u>#define <dfn class="macro" id="_M/MTL_Q_TQDR" data-ref="_M/MTL_Q_TQDR">MTL_Q_TQDR</dfn>			0x08</u></td></tr>
<tr><th id="807">807</th><td><u>#define <dfn class="macro" id="_M/MTL_Q_RQOMR" data-ref="_M/MTL_Q_RQOMR">MTL_Q_RQOMR</dfn>			0x40</u></td></tr>
<tr><th id="808">808</th><td><u>#define <dfn class="macro" id="_M/MTL_Q_RQMPOCR" data-ref="_M/MTL_Q_RQMPOCR">MTL_Q_RQMPOCR</dfn>			0x44</u></td></tr>
<tr><th id="809">809</th><td><u>#define <dfn class="macro" id="_M/MTL_Q_RQDR" data-ref="_M/MTL_Q_RQDR">MTL_Q_RQDR</dfn>			0x48</u></td></tr>
<tr><th id="810">810</th><td><u>#define <dfn class="macro" id="_M/MTL_Q_RQFCR" data-ref="_M/MTL_Q_RQFCR">MTL_Q_RQFCR</dfn>			0x50</u></td></tr>
<tr><th id="811">811</th><td><u>#define <dfn class="macro" id="_M/MTL_Q_IER" data-ref="_M/MTL_Q_IER">MTL_Q_IER</dfn>			0x70</u></td></tr>
<tr><th id="812">812</th><td><u>#define <dfn class="macro" id="_M/MTL_Q_ISR" data-ref="_M/MTL_Q_ISR">MTL_Q_ISR</dfn>			0x74</u></td></tr>
<tr><th id="813">813</th><td></td></tr>
<tr><th id="814">814</th><td><i>/* MTL queue register entry bit positions and sizes */</i></td></tr>
<tr><th id="815">815</th><td><u>#define <dfn class="macro" id="_M/MTL_Q_RQDR_PRXQ_INDEX" data-ref="_M/MTL_Q_RQDR_PRXQ_INDEX">MTL_Q_RQDR_PRXQ_INDEX</dfn>		16</u></td></tr>
<tr><th id="816">816</th><td><u>#define <dfn class="macro" id="_M/MTL_Q_RQDR_PRXQ_WIDTH" data-ref="_M/MTL_Q_RQDR_PRXQ_WIDTH">MTL_Q_RQDR_PRXQ_WIDTH</dfn>		14</u></td></tr>
<tr><th id="817">817</th><td><u>#define <dfn class="macro" id="_M/MTL_Q_RQDR_RXQSTS_INDEX" data-ref="_M/MTL_Q_RQDR_RXQSTS_INDEX">MTL_Q_RQDR_RXQSTS_INDEX</dfn>		4</u></td></tr>
<tr><th id="818">818</th><td><u>#define <dfn class="macro" id="_M/MTL_Q_RQDR_RXQSTS_WIDTH" data-ref="_M/MTL_Q_RQDR_RXQSTS_WIDTH">MTL_Q_RQDR_RXQSTS_WIDTH</dfn>		2</u></td></tr>
<tr><th id="819">819</th><td><u>#define <dfn class="macro" id="_M/MTL_Q_RQFCR_RFA_INDEX" data-ref="_M/MTL_Q_RQFCR_RFA_INDEX">MTL_Q_RQFCR_RFA_INDEX</dfn>		1</u></td></tr>
<tr><th id="820">820</th><td><u>#define <dfn class="macro" id="_M/MTL_Q_RQFCR_RFA_WIDTH" data-ref="_M/MTL_Q_RQFCR_RFA_WIDTH">MTL_Q_RQFCR_RFA_WIDTH</dfn>		6</u></td></tr>
<tr><th id="821">821</th><td><u>#define <dfn class="macro" id="_M/MTL_Q_RQFCR_RFD_INDEX" data-ref="_M/MTL_Q_RQFCR_RFD_INDEX">MTL_Q_RQFCR_RFD_INDEX</dfn>		17</u></td></tr>
<tr><th id="822">822</th><td><u>#define <dfn class="macro" id="_M/MTL_Q_RQFCR_RFD_WIDTH" data-ref="_M/MTL_Q_RQFCR_RFD_WIDTH">MTL_Q_RQFCR_RFD_WIDTH</dfn>		6</u></td></tr>
<tr><th id="823">823</th><td><u>#define <dfn class="macro" id="_M/MTL_Q_RQOMR_EHFC_INDEX" data-ref="_M/MTL_Q_RQOMR_EHFC_INDEX">MTL_Q_RQOMR_EHFC_INDEX</dfn>		7</u></td></tr>
<tr><th id="824">824</th><td><u>#define <dfn class="macro" id="_M/MTL_Q_RQOMR_EHFC_WIDTH" data-ref="_M/MTL_Q_RQOMR_EHFC_WIDTH">MTL_Q_RQOMR_EHFC_WIDTH</dfn>		1</u></td></tr>
<tr><th id="825">825</th><td><u>#define <dfn class="macro" id="_M/MTL_Q_RQOMR_RQS_INDEX" data-ref="_M/MTL_Q_RQOMR_RQS_INDEX">MTL_Q_RQOMR_RQS_INDEX</dfn>		16</u></td></tr>
<tr><th id="826">826</th><td><u>#define <dfn class="macro" id="_M/MTL_Q_RQOMR_RQS_WIDTH" data-ref="_M/MTL_Q_RQOMR_RQS_WIDTH">MTL_Q_RQOMR_RQS_WIDTH</dfn>		9</u></td></tr>
<tr><th id="827">827</th><td><u>#define <dfn class="macro" id="_M/MTL_Q_RQOMR_RSF_INDEX" data-ref="_M/MTL_Q_RQOMR_RSF_INDEX">MTL_Q_RQOMR_RSF_INDEX</dfn>		5</u></td></tr>
<tr><th id="828">828</th><td><u>#define <dfn class="macro" id="_M/MTL_Q_RQOMR_RSF_WIDTH" data-ref="_M/MTL_Q_RQOMR_RSF_WIDTH">MTL_Q_RQOMR_RSF_WIDTH</dfn>		1</u></td></tr>
<tr><th id="829">829</th><td><u>#define <dfn class="macro" id="_M/MTL_Q_RQOMR_RTC_INDEX" data-ref="_M/MTL_Q_RQOMR_RTC_INDEX">MTL_Q_RQOMR_RTC_INDEX</dfn>		0</u></td></tr>
<tr><th id="830">830</th><td><u>#define <dfn class="macro" id="_M/MTL_Q_RQOMR_RTC_WIDTH" data-ref="_M/MTL_Q_RQOMR_RTC_WIDTH">MTL_Q_RQOMR_RTC_WIDTH</dfn>		2</u></td></tr>
<tr><th id="831">831</th><td><u>#define <dfn class="macro" id="_M/MTL_Q_TQDR_TRCSTS_INDEX" data-ref="_M/MTL_Q_TQDR_TRCSTS_INDEX">MTL_Q_TQDR_TRCSTS_INDEX</dfn>		1</u></td></tr>
<tr><th id="832">832</th><td><u>#define <dfn class="macro" id="_M/MTL_Q_TQDR_TRCSTS_WIDTH" data-ref="_M/MTL_Q_TQDR_TRCSTS_WIDTH">MTL_Q_TQDR_TRCSTS_WIDTH</dfn>		2</u></td></tr>
<tr><th id="833">833</th><td><u>#define <dfn class="macro" id="_M/MTL_Q_TQDR_TXQSTS_INDEX" data-ref="_M/MTL_Q_TQDR_TXQSTS_INDEX">MTL_Q_TQDR_TXQSTS_INDEX</dfn>		4</u></td></tr>
<tr><th id="834">834</th><td><u>#define <dfn class="macro" id="_M/MTL_Q_TQDR_TXQSTS_WIDTH" data-ref="_M/MTL_Q_TQDR_TXQSTS_WIDTH">MTL_Q_TQDR_TXQSTS_WIDTH</dfn>		1</u></td></tr>
<tr><th id="835">835</th><td><u>#define <dfn class="macro" id="_M/MTL_Q_TQOMR_FTQ_INDEX" data-ref="_M/MTL_Q_TQOMR_FTQ_INDEX">MTL_Q_TQOMR_FTQ_INDEX</dfn>		0</u></td></tr>
<tr><th id="836">836</th><td><u>#define <dfn class="macro" id="_M/MTL_Q_TQOMR_FTQ_WIDTH" data-ref="_M/MTL_Q_TQOMR_FTQ_WIDTH">MTL_Q_TQOMR_FTQ_WIDTH</dfn>		1</u></td></tr>
<tr><th id="837">837</th><td><u>#define <dfn class="macro" id="_M/MTL_Q_TQOMR_Q2TCMAP_INDEX" data-ref="_M/MTL_Q_TQOMR_Q2TCMAP_INDEX">MTL_Q_TQOMR_Q2TCMAP_INDEX</dfn>	8</u></td></tr>
<tr><th id="838">838</th><td><u>#define <dfn class="macro" id="_M/MTL_Q_TQOMR_Q2TCMAP_WIDTH" data-ref="_M/MTL_Q_TQOMR_Q2TCMAP_WIDTH">MTL_Q_TQOMR_Q2TCMAP_WIDTH</dfn>	3</u></td></tr>
<tr><th id="839">839</th><td><u>#define <dfn class="macro" id="_M/MTL_Q_TQOMR_TQS_INDEX" data-ref="_M/MTL_Q_TQOMR_TQS_INDEX">MTL_Q_TQOMR_TQS_INDEX</dfn>		16</u></td></tr>
<tr><th id="840">840</th><td><u>#define <dfn class="macro" id="_M/MTL_Q_TQOMR_TQS_WIDTH" data-ref="_M/MTL_Q_TQOMR_TQS_WIDTH">MTL_Q_TQOMR_TQS_WIDTH</dfn>		10</u></td></tr>
<tr><th id="841">841</th><td><u>#define <dfn class="macro" id="_M/MTL_Q_TQOMR_TSF_INDEX" data-ref="_M/MTL_Q_TQOMR_TSF_INDEX">MTL_Q_TQOMR_TSF_INDEX</dfn>		1</u></td></tr>
<tr><th id="842">842</th><td><u>#define <dfn class="macro" id="_M/MTL_Q_TQOMR_TSF_WIDTH" data-ref="_M/MTL_Q_TQOMR_TSF_WIDTH">MTL_Q_TQOMR_TSF_WIDTH</dfn>		1</u></td></tr>
<tr><th id="843">843</th><td><u>#define <dfn class="macro" id="_M/MTL_Q_TQOMR_TTC_INDEX" data-ref="_M/MTL_Q_TQOMR_TTC_INDEX">MTL_Q_TQOMR_TTC_INDEX</dfn>		4</u></td></tr>
<tr><th id="844">844</th><td><u>#define <dfn class="macro" id="_M/MTL_Q_TQOMR_TTC_WIDTH" data-ref="_M/MTL_Q_TQOMR_TTC_WIDTH">MTL_Q_TQOMR_TTC_WIDTH</dfn>		3</u></td></tr>
<tr><th id="845">845</th><td><u>#define <dfn class="macro" id="_M/MTL_Q_TQOMR_TXQEN_INDEX" data-ref="_M/MTL_Q_TQOMR_TXQEN_INDEX">MTL_Q_TQOMR_TXQEN_INDEX</dfn>		2</u></td></tr>
<tr><th id="846">846</th><td><u>#define <dfn class="macro" id="_M/MTL_Q_TQOMR_TXQEN_WIDTH" data-ref="_M/MTL_Q_TQOMR_TXQEN_WIDTH">MTL_Q_TQOMR_TXQEN_WIDTH</dfn>		2</u></td></tr>
<tr><th id="847">847</th><td></td></tr>
<tr><th id="848">848</th><td><i>/* MTL queue register value */</i></td></tr>
<tr><th id="849">849</th><td><u>#define <dfn class="macro" id="_M/MTL_RSF_DISABLE" data-ref="_M/MTL_RSF_DISABLE">MTL_RSF_DISABLE</dfn>			0x00</u></td></tr>
<tr><th id="850">850</th><td><u>#define <dfn class="macro" id="_M/MTL_RSF_ENABLE" data-ref="_M/MTL_RSF_ENABLE">MTL_RSF_ENABLE</dfn>			0x01</u></td></tr>
<tr><th id="851">851</th><td><u>#define <dfn class="macro" id="_M/MTL_TSF_DISABLE" data-ref="_M/MTL_TSF_DISABLE">MTL_TSF_DISABLE</dfn>			0x00</u></td></tr>
<tr><th id="852">852</th><td><u>#define <dfn class="macro" id="_M/MTL_TSF_ENABLE" data-ref="_M/MTL_TSF_ENABLE">MTL_TSF_ENABLE</dfn>			0x01</u></td></tr>
<tr><th id="853">853</th><td></td></tr>
<tr><th id="854">854</th><td><u>#define <dfn class="macro" id="_M/MTL_RX_THRESHOLD_64" data-ref="_M/MTL_RX_THRESHOLD_64">MTL_RX_THRESHOLD_64</dfn>		0x00</u></td></tr>
<tr><th id="855">855</th><td><u>#define <dfn class="macro" id="_M/MTL_RX_THRESHOLD_96" data-ref="_M/MTL_RX_THRESHOLD_96">MTL_RX_THRESHOLD_96</dfn>		0x02</u></td></tr>
<tr><th id="856">856</th><td><u>#define <dfn class="macro" id="_M/MTL_RX_THRESHOLD_128" data-ref="_M/MTL_RX_THRESHOLD_128">MTL_RX_THRESHOLD_128</dfn>		0x03</u></td></tr>
<tr><th id="857">857</th><td><u>#define <dfn class="macro" id="_M/MTL_TX_THRESHOLD_32" data-ref="_M/MTL_TX_THRESHOLD_32">MTL_TX_THRESHOLD_32</dfn>		0x01</u></td></tr>
<tr><th id="858">858</th><td><u>#define <dfn class="macro" id="_M/MTL_TX_THRESHOLD_64" data-ref="_M/MTL_TX_THRESHOLD_64">MTL_TX_THRESHOLD_64</dfn>		0x00</u></td></tr>
<tr><th id="859">859</th><td><u>#define <dfn class="macro" id="_M/MTL_TX_THRESHOLD_96" data-ref="_M/MTL_TX_THRESHOLD_96">MTL_TX_THRESHOLD_96</dfn>		0x02</u></td></tr>
<tr><th id="860">860</th><td><u>#define <dfn class="macro" id="_M/MTL_TX_THRESHOLD_128" data-ref="_M/MTL_TX_THRESHOLD_128">MTL_TX_THRESHOLD_128</dfn>		0x03</u></td></tr>
<tr><th id="861">861</th><td><u>#define <dfn class="macro" id="_M/MTL_TX_THRESHOLD_192" data-ref="_M/MTL_TX_THRESHOLD_192">MTL_TX_THRESHOLD_192</dfn>		0x04</u></td></tr>
<tr><th id="862">862</th><td><u>#define <dfn class="macro" id="_M/MTL_TX_THRESHOLD_256" data-ref="_M/MTL_TX_THRESHOLD_256">MTL_TX_THRESHOLD_256</dfn>		0x05</u></td></tr>
<tr><th id="863">863</th><td><u>#define <dfn class="macro" id="_M/MTL_TX_THRESHOLD_384" data-ref="_M/MTL_TX_THRESHOLD_384">MTL_TX_THRESHOLD_384</dfn>		0x06</u></td></tr>
<tr><th id="864">864</th><td><u>#define <dfn class="macro" id="_M/MTL_TX_THRESHOLD_512" data-ref="_M/MTL_TX_THRESHOLD_512">MTL_TX_THRESHOLD_512</dfn>		0x07</u></td></tr>
<tr><th id="865">865</th><td></td></tr>
<tr><th id="866">866</th><td><u>#define <dfn class="macro" id="_M/MTL_ETSALG_WRR" data-ref="_M/MTL_ETSALG_WRR">MTL_ETSALG_WRR</dfn>			0x00</u></td></tr>
<tr><th id="867">867</th><td><u>#define <dfn class="macro" id="_M/MTL_ETSALG_WFQ" data-ref="_M/MTL_ETSALG_WFQ">MTL_ETSALG_WFQ</dfn>			0x01</u></td></tr>
<tr><th id="868">868</th><td><u>#define <dfn class="macro" id="_M/MTL_ETSALG_DWRR" data-ref="_M/MTL_ETSALG_DWRR">MTL_ETSALG_DWRR</dfn>			0x02</u></td></tr>
<tr><th id="869">869</th><td><u>#define <dfn class="macro" id="_M/MTL_RAA_SP" data-ref="_M/MTL_RAA_SP">MTL_RAA_SP</dfn>			0x00</u></td></tr>
<tr><th id="870">870</th><td><u>#define <dfn class="macro" id="_M/MTL_RAA_WSP" data-ref="_M/MTL_RAA_WSP">MTL_RAA_WSP</dfn>			0x01</u></td></tr>
<tr><th id="871">871</th><td></td></tr>
<tr><th id="872">872</th><td><u>#define <dfn class="macro" id="_M/MTL_Q_DISABLED" data-ref="_M/MTL_Q_DISABLED">MTL_Q_DISABLED</dfn>			0x00</u></td></tr>
<tr><th id="873">873</th><td><u>#define <dfn class="macro" id="_M/MTL_Q_ENABLED" data-ref="_M/MTL_Q_ENABLED">MTL_Q_ENABLED</dfn>			0x02</u></td></tr>
<tr><th id="874">874</th><td></td></tr>
<tr><th id="875">875</th><td><i>/* MTL traffic class register offsets</i></td></tr>
<tr><th id="876">876</th><td><i> *   Multiple traffic classes can be active.  The first class has registers</i></td></tr>
<tr><th id="877">877</th><td><i> *   that begin at 0x1100.  Each subsequent queue has registers that</i></td></tr>
<tr><th id="878">878</th><td><i> *   are accessed using an offset of 0x80 from the previous queue.</i></td></tr>
<tr><th id="879">879</th><td><i> */</i></td></tr>
<tr><th id="880">880</th><td><u>#define <dfn class="macro" id="_M/MTL_TC_BASE" data-ref="_M/MTL_TC_BASE">MTL_TC_BASE</dfn>			MTL_Q_BASE</u></td></tr>
<tr><th id="881">881</th><td><u>#define <dfn class="macro" id="_M/MTL_TC_INC" data-ref="_M/MTL_TC_INC">MTL_TC_INC</dfn>			MTL_Q_INC</u></td></tr>
<tr><th id="882">882</th><td></td></tr>
<tr><th id="883">883</th><td><u>#define <dfn class="macro" id="_M/MTL_TC_ETSCR" data-ref="_M/MTL_TC_ETSCR">MTL_TC_ETSCR</dfn>			0x10</u></td></tr>
<tr><th id="884">884</th><td><u>#define <dfn class="macro" id="_M/MTL_TC_ETSSR" data-ref="_M/MTL_TC_ETSSR">MTL_TC_ETSSR</dfn>			0x14</u></td></tr>
<tr><th id="885">885</th><td><u>#define <dfn class="macro" id="_M/MTL_TC_QWR" data-ref="_M/MTL_TC_QWR">MTL_TC_QWR</dfn>			0x18</u></td></tr>
<tr><th id="886">886</th><td></td></tr>
<tr><th id="887">887</th><td><i>/* MTL traffic class register entry bit positions and sizes */</i></td></tr>
<tr><th id="888">888</th><td><u>#define <dfn class="macro" id="_M/MTL_TC_ETSCR_TSA_INDEX" data-ref="_M/MTL_TC_ETSCR_TSA_INDEX">MTL_TC_ETSCR_TSA_INDEX</dfn>		0</u></td></tr>
<tr><th id="889">889</th><td><u>#define <dfn class="macro" id="_M/MTL_TC_ETSCR_TSA_WIDTH" data-ref="_M/MTL_TC_ETSCR_TSA_WIDTH">MTL_TC_ETSCR_TSA_WIDTH</dfn>		2</u></td></tr>
<tr><th id="890">890</th><td><u>#define <dfn class="macro" id="_M/MTL_TC_QWR_QW_INDEX" data-ref="_M/MTL_TC_QWR_QW_INDEX">MTL_TC_QWR_QW_INDEX</dfn>		0</u></td></tr>
<tr><th id="891">891</th><td><u>#define <dfn class="macro" id="_M/MTL_TC_QWR_QW_WIDTH" data-ref="_M/MTL_TC_QWR_QW_WIDTH">MTL_TC_QWR_QW_WIDTH</dfn>		21</u></td></tr>
<tr><th id="892">892</th><td></td></tr>
<tr><th id="893">893</th><td><i>/* MTL traffic class register value */</i></td></tr>
<tr><th id="894">894</th><td><u>#define <dfn class="macro" id="_M/MTL_TSA_SP" data-ref="_M/MTL_TSA_SP">MTL_TSA_SP</dfn>			0x00</u></td></tr>
<tr><th id="895">895</th><td><u>#define <dfn class="macro" id="_M/MTL_TSA_ETS" data-ref="_M/MTL_TSA_ETS">MTL_TSA_ETS</dfn>			0x02</u></td></tr>
<tr><th id="896">896</th><td></td></tr>
<tr><th id="897">897</th><td><i>/* PCS register offsets */</i></td></tr>
<tr><th id="898">898</th><td><u>#define <dfn class="macro" id="_M/PCS_V1_WINDOW_SELECT" data-ref="_M/PCS_V1_WINDOW_SELECT">PCS_V1_WINDOW_SELECT</dfn>		0x03fc</u></td></tr>
<tr><th id="899">899</th><td><u>#define <dfn class="macro" id="_M/PCS_V2_WINDOW_DEF" data-ref="_M/PCS_V2_WINDOW_DEF">PCS_V2_WINDOW_DEF</dfn>		0x9060</u></td></tr>
<tr><th id="900">900</th><td><u>#define <dfn class="macro" id="_M/PCS_V2_WINDOW_SELECT" data-ref="_M/PCS_V2_WINDOW_SELECT">PCS_V2_WINDOW_SELECT</dfn>		0x9064</u></td></tr>
<tr><th id="901">901</th><td><u>#define <dfn class="macro" id="_M/PCS_V2_RV_WINDOW_DEF" data-ref="_M/PCS_V2_RV_WINDOW_DEF">PCS_V2_RV_WINDOW_DEF</dfn>		0x1060</u></td></tr>
<tr><th id="902">902</th><td><u>#define <dfn class="macro" id="_M/PCS_V2_RV_WINDOW_SELECT" data-ref="_M/PCS_V2_RV_WINDOW_SELECT">PCS_V2_RV_WINDOW_SELECT</dfn>		0x1064</u></td></tr>
<tr><th id="903">903</th><td></td></tr>
<tr><th id="904">904</th><td><i>/* PCS register entry bit positions and sizes */</i></td></tr>
<tr><th id="905">905</th><td><u>#define <dfn class="macro" id="_M/PCS_V2_WINDOW_DEF_OFFSET_INDEX" data-ref="_M/PCS_V2_WINDOW_DEF_OFFSET_INDEX">PCS_V2_WINDOW_DEF_OFFSET_INDEX</dfn>	6</u></td></tr>
<tr><th id="906">906</th><td><u>#define <dfn class="macro" id="_M/PCS_V2_WINDOW_DEF_OFFSET_WIDTH" data-ref="_M/PCS_V2_WINDOW_DEF_OFFSET_WIDTH">PCS_V2_WINDOW_DEF_OFFSET_WIDTH</dfn>	14</u></td></tr>
<tr><th id="907">907</th><td><u>#define <dfn class="macro" id="_M/PCS_V2_WINDOW_DEF_SIZE_INDEX" data-ref="_M/PCS_V2_WINDOW_DEF_SIZE_INDEX">PCS_V2_WINDOW_DEF_SIZE_INDEX</dfn>	2</u></td></tr>
<tr><th id="908">908</th><td><u>#define <dfn class="macro" id="_M/PCS_V2_WINDOW_DEF_SIZE_WIDTH" data-ref="_M/PCS_V2_WINDOW_DEF_SIZE_WIDTH">PCS_V2_WINDOW_DEF_SIZE_WIDTH</dfn>	4</u></td></tr>
<tr><th id="909">909</th><td></td></tr>
<tr><th id="910">910</th><td><i>/* SerDes integration register offsets */</i></td></tr>
<tr><th id="911">911</th><td><u>#define <dfn class="macro" id="_M/SIR0_KR_RT_1" data-ref="_M/SIR0_KR_RT_1">SIR0_KR_RT_1</dfn>			0x002c</u></td></tr>
<tr><th id="912">912</th><td><u>#define <dfn class="macro" id="_M/SIR0_STATUS" data-ref="_M/SIR0_STATUS">SIR0_STATUS</dfn>			0x0040</u></td></tr>
<tr><th id="913">913</th><td><u>#define <dfn class="macro" id="_M/SIR1_SPEED" data-ref="_M/SIR1_SPEED">SIR1_SPEED</dfn>			0x0000</u></td></tr>
<tr><th id="914">914</th><td></td></tr>
<tr><th id="915">915</th><td><i>/* SerDes integration register entry bit positions and sizes */</i></td></tr>
<tr><th id="916">916</th><td><u>#define <dfn class="macro" id="_M/SIR0_KR_RT_1_RESET_INDEX" data-ref="_M/SIR0_KR_RT_1_RESET_INDEX">SIR0_KR_RT_1_RESET_INDEX</dfn>	11</u></td></tr>
<tr><th id="917">917</th><td><u>#define <dfn class="macro" id="_M/SIR0_KR_RT_1_RESET_WIDTH" data-ref="_M/SIR0_KR_RT_1_RESET_WIDTH">SIR0_KR_RT_1_RESET_WIDTH</dfn>	1</u></td></tr>
<tr><th id="918">918</th><td><u>#define <dfn class="macro" id="_M/SIR0_STATUS_RX_READY_INDEX" data-ref="_M/SIR0_STATUS_RX_READY_INDEX">SIR0_STATUS_RX_READY_INDEX</dfn>	0</u></td></tr>
<tr><th id="919">919</th><td><u>#define <dfn class="macro" id="_M/SIR0_STATUS_RX_READY_WIDTH" data-ref="_M/SIR0_STATUS_RX_READY_WIDTH">SIR0_STATUS_RX_READY_WIDTH</dfn>	1</u></td></tr>
<tr><th id="920">920</th><td><u>#define <dfn class="macro" id="_M/SIR0_STATUS_TX_READY_INDEX" data-ref="_M/SIR0_STATUS_TX_READY_INDEX">SIR0_STATUS_TX_READY_INDEX</dfn>	8</u></td></tr>
<tr><th id="921">921</th><td><u>#define <dfn class="macro" id="_M/SIR0_STATUS_TX_READY_WIDTH" data-ref="_M/SIR0_STATUS_TX_READY_WIDTH">SIR0_STATUS_TX_READY_WIDTH</dfn>	1</u></td></tr>
<tr><th id="922">922</th><td><u>#define <dfn class="macro" id="_M/SIR1_SPEED_CDR_RATE_INDEX" data-ref="_M/SIR1_SPEED_CDR_RATE_INDEX">SIR1_SPEED_CDR_RATE_INDEX</dfn>	12</u></td></tr>
<tr><th id="923">923</th><td><u>#define <dfn class="macro" id="_M/SIR1_SPEED_CDR_RATE_WIDTH" data-ref="_M/SIR1_SPEED_CDR_RATE_WIDTH">SIR1_SPEED_CDR_RATE_WIDTH</dfn>	4</u></td></tr>
<tr><th id="924">924</th><td><u>#define <dfn class="macro" id="_M/SIR1_SPEED_DATARATE_INDEX" data-ref="_M/SIR1_SPEED_DATARATE_INDEX">SIR1_SPEED_DATARATE_INDEX</dfn>	4</u></td></tr>
<tr><th id="925">925</th><td><u>#define <dfn class="macro" id="_M/SIR1_SPEED_DATARATE_WIDTH" data-ref="_M/SIR1_SPEED_DATARATE_WIDTH">SIR1_SPEED_DATARATE_WIDTH</dfn>	2</u></td></tr>
<tr><th id="926">926</th><td><u>#define <dfn class="macro" id="_M/SIR1_SPEED_PLLSEL_INDEX" data-ref="_M/SIR1_SPEED_PLLSEL_INDEX">SIR1_SPEED_PLLSEL_INDEX</dfn>		3</u></td></tr>
<tr><th id="927">927</th><td><u>#define <dfn class="macro" id="_M/SIR1_SPEED_PLLSEL_WIDTH" data-ref="_M/SIR1_SPEED_PLLSEL_WIDTH">SIR1_SPEED_PLLSEL_WIDTH</dfn>		1</u></td></tr>
<tr><th id="928">928</th><td><u>#define <dfn class="macro" id="_M/SIR1_SPEED_RATECHANGE_INDEX" data-ref="_M/SIR1_SPEED_RATECHANGE_INDEX">SIR1_SPEED_RATECHANGE_INDEX</dfn>	6</u></td></tr>
<tr><th id="929">929</th><td><u>#define <dfn class="macro" id="_M/SIR1_SPEED_RATECHANGE_WIDTH" data-ref="_M/SIR1_SPEED_RATECHANGE_WIDTH">SIR1_SPEED_RATECHANGE_WIDTH</dfn>	1</u></td></tr>
<tr><th id="930">930</th><td><u>#define <dfn class="macro" id="_M/SIR1_SPEED_TXAMP_INDEX" data-ref="_M/SIR1_SPEED_TXAMP_INDEX">SIR1_SPEED_TXAMP_INDEX</dfn>		8</u></td></tr>
<tr><th id="931">931</th><td><u>#define <dfn class="macro" id="_M/SIR1_SPEED_TXAMP_WIDTH" data-ref="_M/SIR1_SPEED_TXAMP_WIDTH">SIR1_SPEED_TXAMP_WIDTH</dfn>		4</u></td></tr>
<tr><th id="932">932</th><td><u>#define <dfn class="macro" id="_M/SIR1_SPEED_WORDMODE_INDEX" data-ref="_M/SIR1_SPEED_WORDMODE_INDEX">SIR1_SPEED_WORDMODE_INDEX</dfn>	0</u></td></tr>
<tr><th id="933">933</th><td><u>#define <dfn class="macro" id="_M/SIR1_SPEED_WORDMODE_WIDTH" data-ref="_M/SIR1_SPEED_WORDMODE_WIDTH">SIR1_SPEED_WORDMODE_WIDTH</dfn>	3</u></td></tr>
<tr><th id="934">934</th><td></td></tr>
<tr><th id="935">935</th><td><i>/* SerDes RxTx register offsets */</i></td></tr>
<tr><th id="936">936</th><td><u>#define <dfn class="macro" id="_M/RXTX_REG6" data-ref="_M/RXTX_REG6">RXTX_REG6</dfn>			0x0018</u></td></tr>
<tr><th id="937">937</th><td><u>#define <dfn class="macro" id="_M/RXTX_REG20" data-ref="_M/RXTX_REG20">RXTX_REG20</dfn>			0x0050</u></td></tr>
<tr><th id="938">938</th><td><u>#define <dfn class="macro" id="_M/RXTX_REG22" data-ref="_M/RXTX_REG22">RXTX_REG22</dfn>			0x0058</u></td></tr>
<tr><th id="939">939</th><td><u>#define <dfn class="macro" id="_M/RXTX_REG114" data-ref="_M/RXTX_REG114">RXTX_REG114</dfn>			0x01c8</u></td></tr>
<tr><th id="940">940</th><td><u>#define <dfn class="macro" id="_M/RXTX_REG129" data-ref="_M/RXTX_REG129">RXTX_REG129</dfn>			0x0204</u></td></tr>
<tr><th id="941">941</th><td></td></tr>
<tr><th id="942">942</th><td><i>/* SerDes RxTx register entry bit positions and sizes */</i></td></tr>
<tr><th id="943">943</th><td><u>#define <dfn class="macro" id="_M/RXTX_REG6_RESETB_RXD_INDEX" data-ref="_M/RXTX_REG6_RESETB_RXD_INDEX">RXTX_REG6_RESETB_RXD_INDEX</dfn>	8</u></td></tr>
<tr><th id="944">944</th><td><u>#define <dfn class="macro" id="_M/RXTX_REG6_RESETB_RXD_WIDTH" data-ref="_M/RXTX_REG6_RESETB_RXD_WIDTH">RXTX_REG6_RESETB_RXD_WIDTH</dfn>	1</u></td></tr>
<tr><th id="945">945</th><td><u>#define <dfn class="macro" id="_M/RXTX_REG20_BLWC_ENA_INDEX" data-ref="_M/RXTX_REG20_BLWC_ENA_INDEX">RXTX_REG20_BLWC_ENA_INDEX</dfn>	2</u></td></tr>
<tr><th id="946">946</th><td><u>#define <dfn class="macro" id="_M/RXTX_REG20_BLWC_ENA_WIDTH" data-ref="_M/RXTX_REG20_BLWC_ENA_WIDTH">RXTX_REG20_BLWC_ENA_WIDTH</dfn>	1</u></td></tr>
<tr><th id="947">947</th><td><u>#define <dfn class="macro" id="_M/RXTX_REG114_PQ_REG_INDEX" data-ref="_M/RXTX_REG114_PQ_REG_INDEX">RXTX_REG114_PQ_REG_INDEX</dfn>	9</u></td></tr>
<tr><th id="948">948</th><td><u>#define <dfn class="macro" id="_M/RXTX_REG114_PQ_REG_WIDTH" data-ref="_M/RXTX_REG114_PQ_REG_WIDTH">RXTX_REG114_PQ_REG_WIDTH</dfn>	7</u></td></tr>
<tr><th id="949">949</th><td><u>#define <dfn class="macro" id="_M/RXTX_REG129_RXDFE_CONFIG_INDEX" data-ref="_M/RXTX_REG129_RXDFE_CONFIG_INDEX">RXTX_REG129_RXDFE_CONFIG_INDEX</dfn>	14</u></td></tr>
<tr><th id="950">950</th><td><u>#define <dfn class="macro" id="_M/RXTX_REG129_RXDFE_CONFIG_WIDTH" data-ref="_M/RXTX_REG129_RXDFE_CONFIG_WIDTH">RXTX_REG129_RXDFE_CONFIG_WIDTH</dfn>	2</u></td></tr>
<tr><th id="951">951</th><td></td></tr>
<tr><th id="952">952</th><td><i>/* MAC Control register offsets */</i></td></tr>
<tr><th id="953">953</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_0" data-ref="_M/XP_PROP_0">XP_PROP_0</dfn>			0x0000</u></td></tr>
<tr><th id="954">954</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_1" data-ref="_M/XP_PROP_1">XP_PROP_1</dfn>			0x0004</u></td></tr>
<tr><th id="955">955</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_2" data-ref="_M/XP_PROP_2">XP_PROP_2</dfn>			0x0008</u></td></tr>
<tr><th id="956">956</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_3" data-ref="_M/XP_PROP_3">XP_PROP_3</dfn>			0x000c</u></td></tr>
<tr><th id="957">957</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_4" data-ref="_M/XP_PROP_4">XP_PROP_4</dfn>			0x0010</u></td></tr>
<tr><th id="958">958</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_5" data-ref="_M/XP_PROP_5">XP_PROP_5</dfn>			0x0014</u></td></tr>
<tr><th id="959">959</th><td><u>#define <dfn class="macro" id="_M/XP_MAC_ADDR_LO" data-ref="_M/XP_MAC_ADDR_LO">XP_MAC_ADDR_LO</dfn>			0x0020</u></td></tr>
<tr><th id="960">960</th><td><u>#define <dfn class="macro" id="_M/XP_MAC_ADDR_HI" data-ref="_M/XP_MAC_ADDR_HI">XP_MAC_ADDR_HI</dfn>			0x0024</u></td></tr>
<tr><th id="961">961</th><td><u>#define <dfn class="macro" id="_M/XP_ECC_ISR" data-ref="_M/XP_ECC_ISR">XP_ECC_ISR</dfn>			0x0030</u></td></tr>
<tr><th id="962">962</th><td><u>#define <dfn class="macro" id="_M/XP_ECC_IER" data-ref="_M/XP_ECC_IER">XP_ECC_IER</dfn>			0x0034</u></td></tr>
<tr><th id="963">963</th><td><u>#define <dfn class="macro" id="_M/XP_ECC_CNT0" data-ref="_M/XP_ECC_CNT0">XP_ECC_CNT0</dfn>			0x003c</u></td></tr>
<tr><th id="964">964</th><td><u>#define <dfn class="macro" id="_M/XP_ECC_CNT1" data-ref="_M/XP_ECC_CNT1">XP_ECC_CNT1</dfn>			0x0040</u></td></tr>
<tr><th id="965">965</th><td><u>#define <dfn class="macro" id="_M/XP_DRIVER_INT_REQ" data-ref="_M/XP_DRIVER_INT_REQ">XP_DRIVER_INT_REQ</dfn>		0x0060</u></td></tr>
<tr><th id="966">966</th><td><u>#define <dfn class="macro" id="_M/XP_DRIVER_INT_RO" data-ref="_M/XP_DRIVER_INT_RO">XP_DRIVER_INT_RO</dfn>		0x0064</u></td></tr>
<tr><th id="967">967</th><td><u>#define <dfn class="macro" id="_M/XP_DRIVER_SCRATCH_0" data-ref="_M/XP_DRIVER_SCRATCH_0">XP_DRIVER_SCRATCH_0</dfn>		0x0068</u></td></tr>
<tr><th id="968">968</th><td><u>#define <dfn class="macro" id="_M/XP_DRIVER_SCRATCH_1" data-ref="_M/XP_DRIVER_SCRATCH_1">XP_DRIVER_SCRATCH_1</dfn>		0x006c</u></td></tr>
<tr><th id="969">969</th><td><u>#define <dfn class="macro" id="_M/XP_INT_REISSUE_EN" data-ref="_M/XP_INT_REISSUE_EN">XP_INT_REISSUE_EN</dfn>		0x0074</u></td></tr>
<tr><th id="970">970</th><td><u>#define <dfn class="macro" id="_M/XP_INT_EN" data-ref="_M/XP_INT_EN">XP_INT_EN</dfn>			0x0078</u></td></tr>
<tr><th id="971">971</th><td><u>#define <dfn class="macro" id="_M/XP_I2C_MUTEX" data-ref="_M/XP_I2C_MUTEX">XP_I2C_MUTEX</dfn>			0x0080</u></td></tr>
<tr><th id="972">972</th><td><u>#define <dfn class="macro" id="_M/XP_MDIO_MUTEX" data-ref="_M/XP_MDIO_MUTEX">XP_MDIO_MUTEX</dfn>			0x0084</u></td></tr>
<tr><th id="973">973</th><td></td></tr>
<tr><th id="974">974</th><td><i>/* MAC Control register entry bit positions and sizes */</i></td></tr>
<tr><th id="975">975</th><td><u>#define <dfn class="macro" id="_M/XP_DRIVER_INT_REQ_REQUEST_INDEX" data-ref="_M/XP_DRIVER_INT_REQ_REQUEST_INDEX">XP_DRIVER_INT_REQ_REQUEST_INDEX</dfn>		0</u></td></tr>
<tr><th id="976">976</th><td><u>#define <dfn class="macro" id="_M/XP_DRIVER_INT_REQ_REQUEST_WIDTH" data-ref="_M/XP_DRIVER_INT_REQ_REQUEST_WIDTH">XP_DRIVER_INT_REQ_REQUEST_WIDTH</dfn>		1</u></td></tr>
<tr><th id="977">977</th><td><u>#define <dfn class="macro" id="_M/XP_DRIVER_INT_RO_STATUS_INDEX" data-ref="_M/XP_DRIVER_INT_RO_STATUS_INDEX">XP_DRIVER_INT_RO_STATUS_INDEX</dfn>		0</u></td></tr>
<tr><th id="978">978</th><td><u>#define <dfn class="macro" id="_M/XP_DRIVER_INT_RO_STATUS_WIDTH" data-ref="_M/XP_DRIVER_INT_RO_STATUS_WIDTH">XP_DRIVER_INT_RO_STATUS_WIDTH</dfn>		1</u></td></tr>
<tr><th id="979">979</th><td><u>#define <dfn class="macro" id="_M/XP_DRIVER_SCRATCH_0_COMMAND_INDEX" data-ref="_M/XP_DRIVER_SCRATCH_0_COMMAND_INDEX">XP_DRIVER_SCRATCH_0_COMMAND_INDEX</dfn>	0</u></td></tr>
<tr><th id="980">980</th><td><u>#define <dfn class="macro" id="_M/XP_DRIVER_SCRATCH_0_COMMAND_WIDTH" data-ref="_M/XP_DRIVER_SCRATCH_0_COMMAND_WIDTH">XP_DRIVER_SCRATCH_0_COMMAND_WIDTH</dfn>	8</u></td></tr>
<tr><th id="981">981</th><td><u>#define <dfn class="macro" id="_M/XP_DRIVER_SCRATCH_0_SUB_COMMAND_INDEX" data-ref="_M/XP_DRIVER_SCRATCH_0_SUB_COMMAND_INDEX">XP_DRIVER_SCRATCH_0_SUB_COMMAND_INDEX</dfn>	8</u></td></tr>
<tr><th id="982">982</th><td><u>#define <dfn class="macro" id="_M/XP_DRIVER_SCRATCH_0_SUB_COMMAND_WIDTH" data-ref="_M/XP_DRIVER_SCRATCH_0_SUB_COMMAND_WIDTH">XP_DRIVER_SCRATCH_0_SUB_COMMAND_WIDTH</dfn>	8</u></td></tr>
<tr><th id="983">983</th><td><u>#define <dfn class="macro" id="_M/XP_ECC_CNT0_RX_DED_INDEX" data-ref="_M/XP_ECC_CNT0_RX_DED_INDEX">XP_ECC_CNT0_RX_DED_INDEX</dfn>		24</u></td></tr>
<tr><th id="984">984</th><td><u>#define <dfn class="macro" id="_M/XP_ECC_CNT0_RX_DED_WIDTH" data-ref="_M/XP_ECC_CNT0_RX_DED_WIDTH">XP_ECC_CNT0_RX_DED_WIDTH</dfn>		8</u></td></tr>
<tr><th id="985">985</th><td><u>#define <dfn class="macro" id="_M/XP_ECC_CNT0_RX_SEC_INDEX" data-ref="_M/XP_ECC_CNT0_RX_SEC_INDEX">XP_ECC_CNT0_RX_SEC_INDEX</dfn>		16</u></td></tr>
<tr><th id="986">986</th><td><u>#define <dfn class="macro" id="_M/XP_ECC_CNT0_RX_SEC_WIDTH" data-ref="_M/XP_ECC_CNT0_RX_SEC_WIDTH">XP_ECC_CNT0_RX_SEC_WIDTH</dfn>		8</u></td></tr>
<tr><th id="987">987</th><td><u>#define <dfn class="macro" id="_M/XP_ECC_CNT0_TX_DED_INDEX" data-ref="_M/XP_ECC_CNT0_TX_DED_INDEX">XP_ECC_CNT0_TX_DED_INDEX</dfn>		8</u></td></tr>
<tr><th id="988">988</th><td><u>#define <dfn class="macro" id="_M/XP_ECC_CNT0_TX_DED_WIDTH" data-ref="_M/XP_ECC_CNT0_TX_DED_WIDTH">XP_ECC_CNT0_TX_DED_WIDTH</dfn>		8</u></td></tr>
<tr><th id="989">989</th><td><u>#define <dfn class="macro" id="_M/XP_ECC_CNT0_TX_SEC_INDEX" data-ref="_M/XP_ECC_CNT0_TX_SEC_INDEX">XP_ECC_CNT0_TX_SEC_INDEX</dfn>		0</u></td></tr>
<tr><th id="990">990</th><td><u>#define <dfn class="macro" id="_M/XP_ECC_CNT0_TX_SEC_WIDTH" data-ref="_M/XP_ECC_CNT0_TX_SEC_WIDTH">XP_ECC_CNT0_TX_SEC_WIDTH</dfn>		8</u></td></tr>
<tr><th id="991">991</th><td><u>#define <dfn class="macro" id="_M/XP_ECC_CNT1_DESC_DED_INDEX" data-ref="_M/XP_ECC_CNT1_DESC_DED_INDEX">XP_ECC_CNT1_DESC_DED_INDEX</dfn>		8</u></td></tr>
<tr><th id="992">992</th><td><u>#define <dfn class="macro" id="_M/XP_ECC_CNT1_DESC_DED_WIDTH" data-ref="_M/XP_ECC_CNT1_DESC_DED_WIDTH">XP_ECC_CNT1_DESC_DED_WIDTH</dfn>		8</u></td></tr>
<tr><th id="993">993</th><td><u>#define <dfn class="macro" id="_M/XP_ECC_CNT1_DESC_SEC_INDEX" data-ref="_M/XP_ECC_CNT1_DESC_SEC_INDEX">XP_ECC_CNT1_DESC_SEC_INDEX</dfn>		0</u></td></tr>
<tr><th id="994">994</th><td><u>#define <dfn class="macro" id="_M/XP_ECC_CNT1_DESC_SEC_WIDTH" data-ref="_M/XP_ECC_CNT1_DESC_SEC_WIDTH">XP_ECC_CNT1_DESC_SEC_WIDTH</dfn>		8</u></td></tr>
<tr><th id="995">995</th><td><u>#define <dfn class="macro" id="_M/XP_ECC_IER_DESC_DED_INDEX" data-ref="_M/XP_ECC_IER_DESC_DED_INDEX">XP_ECC_IER_DESC_DED_INDEX</dfn>		5</u></td></tr>
<tr><th id="996">996</th><td><u>#define <dfn class="macro" id="_M/XP_ECC_IER_DESC_DED_WIDTH" data-ref="_M/XP_ECC_IER_DESC_DED_WIDTH">XP_ECC_IER_DESC_DED_WIDTH</dfn>		1</u></td></tr>
<tr><th id="997">997</th><td><u>#define <dfn class="macro" id="_M/XP_ECC_IER_DESC_SEC_INDEX" data-ref="_M/XP_ECC_IER_DESC_SEC_INDEX">XP_ECC_IER_DESC_SEC_INDEX</dfn>		4</u></td></tr>
<tr><th id="998">998</th><td><u>#define <dfn class="macro" id="_M/XP_ECC_IER_DESC_SEC_WIDTH" data-ref="_M/XP_ECC_IER_DESC_SEC_WIDTH">XP_ECC_IER_DESC_SEC_WIDTH</dfn>		1</u></td></tr>
<tr><th id="999">999</th><td><u>#define <dfn class="macro" id="_M/XP_ECC_IER_RX_DED_INDEX" data-ref="_M/XP_ECC_IER_RX_DED_INDEX">XP_ECC_IER_RX_DED_INDEX</dfn>			3</u></td></tr>
<tr><th id="1000">1000</th><td><u>#define <dfn class="macro" id="_M/XP_ECC_IER_RX_DED_WIDTH" data-ref="_M/XP_ECC_IER_RX_DED_WIDTH">XP_ECC_IER_RX_DED_WIDTH</dfn>			1</u></td></tr>
<tr><th id="1001">1001</th><td><u>#define <dfn class="macro" id="_M/XP_ECC_IER_RX_SEC_INDEX" data-ref="_M/XP_ECC_IER_RX_SEC_INDEX">XP_ECC_IER_RX_SEC_INDEX</dfn>			2</u></td></tr>
<tr><th id="1002">1002</th><td><u>#define <dfn class="macro" id="_M/XP_ECC_IER_RX_SEC_WIDTH" data-ref="_M/XP_ECC_IER_RX_SEC_WIDTH">XP_ECC_IER_RX_SEC_WIDTH</dfn>			1</u></td></tr>
<tr><th id="1003">1003</th><td><u>#define <dfn class="macro" id="_M/XP_ECC_IER_TX_DED_INDEX" data-ref="_M/XP_ECC_IER_TX_DED_INDEX">XP_ECC_IER_TX_DED_INDEX</dfn>			1</u></td></tr>
<tr><th id="1004">1004</th><td><u>#define <dfn class="macro" id="_M/XP_ECC_IER_TX_DED_WIDTH" data-ref="_M/XP_ECC_IER_TX_DED_WIDTH">XP_ECC_IER_TX_DED_WIDTH</dfn>			1</u></td></tr>
<tr><th id="1005">1005</th><td><u>#define <dfn class="macro" id="_M/XP_ECC_IER_TX_SEC_INDEX" data-ref="_M/XP_ECC_IER_TX_SEC_INDEX">XP_ECC_IER_TX_SEC_INDEX</dfn>			0</u></td></tr>
<tr><th id="1006">1006</th><td><u>#define <dfn class="macro" id="_M/XP_ECC_IER_TX_SEC_WIDTH" data-ref="_M/XP_ECC_IER_TX_SEC_WIDTH">XP_ECC_IER_TX_SEC_WIDTH</dfn>			1</u></td></tr>
<tr><th id="1007">1007</th><td><u>#define <dfn class="macro" id="_M/XP_ECC_ISR_DESC_DED_INDEX" data-ref="_M/XP_ECC_ISR_DESC_DED_INDEX">XP_ECC_ISR_DESC_DED_INDEX</dfn>		5</u></td></tr>
<tr><th id="1008">1008</th><td><u>#define <dfn class="macro" id="_M/XP_ECC_ISR_DESC_DED_WIDTH" data-ref="_M/XP_ECC_ISR_DESC_DED_WIDTH">XP_ECC_ISR_DESC_DED_WIDTH</dfn>		1</u></td></tr>
<tr><th id="1009">1009</th><td><u>#define <dfn class="macro" id="_M/XP_ECC_ISR_DESC_SEC_INDEX" data-ref="_M/XP_ECC_ISR_DESC_SEC_INDEX">XP_ECC_ISR_DESC_SEC_INDEX</dfn>		4</u></td></tr>
<tr><th id="1010">1010</th><td><u>#define <dfn class="macro" id="_M/XP_ECC_ISR_DESC_SEC_WIDTH" data-ref="_M/XP_ECC_ISR_DESC_SEC_WIDTH">XP_ECC_ISR_DESC_SEC_WIDTH</dfn>		1</u></td></tr>
<tr><th id="1011">1011</th><td><u>#define <dfn class="macro" id="_M/XP_ECC_ISR_RX_DED_INDEX" data-ref="_M/XP_ECC_ISR_RX_DED_INDEX">XP_ECC_ISR_RX_DED_INDEX</dfn>			3</u></td></tr>
<tr><th id="1012">1012</th><td><u>#define <dfn class="macro" id="_M/XP_ECC_ISR_RX_DED_WIDTH" data-ref="_M/XP_ECC_ISR_RX_DED_WIDTH">XP_ECC_ISR_RX_DED_WIDTH</dfn>			1</u></td></tr>
<tr><th id="1013">1013</th><td><u>#define <dfn class="macro" id="_M/XP_ECC_ISR_RX_SEC_INDEX" data-ref="_M/XP_ECC_ISR_RX_SEC_INDEX">XP_ECC_ISR_RX_SEC_INDEX</dfn>			2</u></td></tr>
<tr><th id="1014">1014</th><td><u>#define <dfn class="macro" id="_M/XP_ECC_ISR_RX_SEC_WIDTH" data-ref="_M/XP_ECC_ISR_RX_SEC_WIDTH">XP_ECC_ISR_RX_SEC_WIDTH</dfn>			1</u></td></tr>
<tr><th id="1015">1015</th><td><u>#define <dfn class="macro" id="_M/XP_ECC_ISR_TX_DED_INDEX" data-ref="_M/XP_ECC_ISR_TX_DED_INDEX">XP_ECC_ISR_TX_DED_INDEX</dfn>			1</u></td></tr>
<tr><th id="1016">1016</th><td><u>#define <dfn class="macro" id="_M/XP_ECC_ISR_TX_DED_WIDTH" data-ref="_M/XP_ECC_ISR_TX_DED_WIDTH">XP_ECC_ISR_TX_DED_WIDTH</dfn>			1</u></td></tr>
<tr><th id="1017">1017</th><td><u>#define <dfn class="macro" id="_M/XP_ECC_ISR_TX_SEC_INDEX" data-ref="_M/XP_ECC_ISR_TX_SEC_INDEX">XP_ECC_ISR_TX_SEC_INDEX</dfn>			0</u></td></tr>
<tr><th id="1018">1018</th><td><u>#define <dfn class="macro" id="_M/XP_ECC_ISR_TX_SEC_WIDTH" data-ref="_M/XP_ECC_ISR_TX_SEC_WIDTH">XP_ECC_ISR_TX_SEC_WIDTH</dfn>			1</u></td></tr>
<tr><th id="1019">1019</th><td><u>#define <dfn class="macro" id="_M/XP_I2C_MUTEX_BUSY_INDEX" data-ref="_M/XP_I2C_MUTEX_BUSY_INDEX">XP_I2C_MUTEX_BUSY_INDEX</dfn>			31</u></td></tr>
<tr><th id="1020">1020</th><td><u>#define <dfn class="macro" id="_M/XP_I2C_MUTEX_BUSY_WIDTH" data-ref="_M/XP_I2C_MUTEX_BUSY_WIDTH">XP_I2C_MUTEX_BUSY_WIDTH</dfn>			1</u></td></tr>
<tr><th id="1021">1021</th><td><u>#define <dfn class="macro" id="_M/XP_I2C_MUTEX_ID_INDEX" data-ref="_M/XP_I2C_MUTEX_ID_INDEX">XP_I2C_MUTEX_ID_INDEX</dfn>			29</u></td></tr>
<tr><th id="1022">1022</th><td><u>#define <dfn class="macro" id="_M/XP_I2C_MUTEX_ID_WIDTH" data-ref="_M/XP_I2C_MUTEX_ID_WIDTH">XP_I2C_MUTEX_ID_WIDTH</dfn>			2</u></td></tr>
<tr><th id="1023">1023</th><td><u>#define <dfn class="macro" id="_M/XP_I2C_MUTEX_ACTIVE_INDEX" data-ref="_M/XP_I2C_MUTEX_ACTIVE_INDEX">XP_I2C_MUTEX_ACTIVE_INDEX</dfn>		0</u></td></tr>
<tr><th id="1024">1024</th><td><u>#define <dfn class="macro" id="_M/XP_I2C_MUTEX_ACTIVE_WIDTH" data-ref="_M/XP_I2C_MUTEX_ACTIVE_WIDTH">XP_I2C_MUTEX_ACTIVE_WIDTH</dfn>		1</u></td></tr>
<tr><th id="1025">1025</th><td><u>#define <dfn class="macro" id="_M/XP_MAC_ADDR_HI_VALID_INDEX" data-ref="_M/XP_MAC_ADDR_HI_VALID_INDEX">XP_MAC_ADDR_HI_VALID_INDEX</dfn>		31</u></td></tr>
<tr><th id="1026">1026</th><td><u>#define <dfn class="macro" id="_M/XP_MAC_ADDR_HI_VALID_WIDTH" data-ref="_M/XP_MAC_ADDR_HI_VALID_WIDTH">XP_MAC_ADDR_HI_VALID_WIDTH</dfn>		1</u></td></tr>
<tr><th id="1027">1027</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_0_CONN_TYPE_INDEX" data-ref="_M/XP_PROP_0_CONN_TYPE_INDEX">XP_PROP_0_CONN_TYPE_INDEX</dfn>		28</u></td></tr>
<tr><th id="1028">1028</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_0_CONN_TYPE_WIDTH" data-ref="_M/XP_PROP_0_CONN_TYPE_WIDTH">XP_PROP_0_CONN_TYPE_WIDTH</dfn>		3</u></td></tr>
<tr><th id="1029">1029</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_0_MDIO_ADDR_INDEX" data-ref="_M/XP_PROP_0_MDIO_ADDR_INDEX">XP_PROP_0_MDIO_ADDR_INDEX</dfn>		16</u></td></tr>
<tr><th id="1030">1030</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_0_MDIO_ADDR_WIDTH" data-ref="_M/XP_PROP_0_MDIO_ADDR_WIDTH">XP_PROP_0_MDIO_ADDR_WIDTH</dfn>		5</u></td></tr>
<tr><th id="1031">1031</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_0_PORT_ID_INDEX" data-ref="_M/XP_PROP_0_PORT_ID_INDEX">XP_PROP_0_PORT_ID_INDEX</dfn>			0</u></td></tr>
<tr><th id="1032">1032</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_0_PORT_ID_WIDTH" data-ref="_M/XP_PROP_0_PORT_ID_WIDTH">XP_PROP_0_PORT_ID_WIDTH</dfn>			8</u></td></tr>
<tr><th id="1033">1033</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_0_PORT_MODE_INDEX" data-ref="_M/XP_PROP_0_PORT_MODE_INDEX">XP_PROP_0_PORT_MODE_INDEX</dfn>		8</u></td></tr>
<tr><th id="1034">1034</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_0_PORT_MODE_WIDTH" data-ref="_M/XP_PROP_0_PORT_MODE_WIDTH">XP_PROP_0_PORT_MODE_WIDTH</dfn>		4</u></td></tr>
<tr><th id="1035">1035</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_0_PORT_SPEEDS_INDEX" data-ref="_M/XP_PROP_0_PORT_SPEEDS_INDEX">XP_PROP_0_PORT_SPEEDS_INDEX</dfn>		23</u></td></tr>
<tr><th id="1036">1036</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_0_PORT_SPEEDS_WIDTH" data-ref="_M/XP_PROP_0_PORT_SPEEDS_WIDTH">XP_PROP_0_PORT_SPEEDS_WIDTH</dfn>		4</u></td></tr>
<tr><th id="1037">1037</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_1_MAX_RX_DMA_INDEX" data-ref="_M/XP_PROP_1_MAX_RX_DMA_INDEX">XP_PROP_1_MAX_RX_DMA_INDEX</dfn>		24</u></td></tr>
<tr><th id="1038">1038</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_1_MAX_RX_DMA_WIDTH" data-ref="_M/XP_PROP_1_MAX_RX_DMA_WIDTH">XP_PROP_1_MAX_RX_DMA_WIDTH</dfn>		5</u></td></tr>
<tr><th id="1039">1039</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_1_MAX_RX_QUEUES_INDEX" data-ref="_M/XP_PROP_1_MAX_RX_QUEUES_INDEX">XP_PROP_1_MAX_RX_QUEUES_INDEX</dfn>		8</u></td></tr>
<tr><th id="1040">1040</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_1_MAX_RX_QUEUES_WIDTH" data-ref="_M/XP_PROP_1_MAX_RX_QUEUES_WIDTH">XP_PROP_1_MAX_RX_QUEUES_WIDTH</dfn>		5</u></td></tr>
<tr><th id="1041">1041</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_1_MAX_TX_DMA_INDEX" data-ref="_M/XP_PROP_1_MAX_TX_DMA_INDEX">XP_PROP_1_MAX_TX_DMA_INDEX</dfn>		16</u></td></tr>
<tr><th id="1042">1042</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_1_MAX_TX_DMA_WIDTH" data-ref="_M/XP_PROP_1_MAX_TX_DMA_WIDTH">XP_PROP_1_MAX_TX_DMA_WIDTH</dfn>		5</u></td></tr>
<tr><th id="1043">1043</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_1_MAX_TX_QUEUES_INDEX" data-ref="_M/XP_PROP_1_MAX_TX_QUEUES_INDEX">XP_PROP_1_MAX_TX_QUEUES_INDEX</dfn>		0</u></td></tr>
<tr><th id="1044">1044</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_1_MAX_TX_QUEUES_WIDTH" data-ref="_M/XP_PROP_1_MAX_TX_QUEUES_WIDTH">XP_PROP_1_MAX_TX_QUEUES_WIDTH</dfn>		5</u></td></tr>
<tr><th id="1045">1045</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_2_RX_FIFO_SIZE_INDEX" data-ref="_M/XP_PROP_2_RX_FIFO_SIZE_INDEX">XP_PROP_2_RX_FIFO_SIZE_INDEX</dfn>		16</u></td></tr>
<tr><th id="1046">1046</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_2_RX_FIFO_SIZE_WIDTH" data-ref="_M/XP_PROP_2_RX_FIFO_SIZE_WIDTH">XP_PROP_2_RX_FIFO_SIZE_WIDTH</dfn>		16</u></td></tr>
<tr><th id="1047">1047</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_2_TX_FIFO_SIZE_INDEX" data-ref="_M/XP_PROP_2_TX_FIFO_SIZE_INDEX">XP_PROP_2_TX_FIFO_SIZE_INDEX</dfn>		0</u></td></tr>
<tr><th id="1048">1048</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_2_TX_FIFO_SIZE_WIDTH" data-ref="_M/XP_PROP_2_TX_FIFO_SIZE_WIDTH">XP_PROP_2_TX_FIFO_SIZE_WIDTH</dfn>		16</u></td></tr>
<tr><th id="1049">1049</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_3_GPIO_MASK_INDEX" data-ref="_M/XP_PROP_3_GPIO_MASK_INDEX">XP_PROP_3_GPIO_MASK_INDEX</dfn>		28</u></td></tr>
<tr><th id="1050">1050</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_3_GPIO_MASK_WIDTH" data-ref="_M/XP_PROP_3_GPIO_MASK_WIDTH">XP_PROP_3_GPIO_MASK_WIDTH</dfn>		4</u></td></tr>
<tr><th id="1051">1051</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_3_GPIO_MOD_ABS_INDEX" data-ref="_M/XP_PROP_3_GPIO_MOD_ABS_INDEX">XP_PROP_3_GPIO_MOD_ABS_INDEX</dfn>		20</u></td></tr>
<tr><th id="1052">1052</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_3_GPIO_MOD_ABS_WIDTH" data-ref="_M/XP_PROP_3_GPIO_MOD_ABS_WIDTH">XP_PROP_3_GPIO_MOD_ABS_WIDTH</dfn>		4</u></td></tr>
<tr><th id="1053">1053</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_3_GPIO_RATE_SELECT_INDEX" data-ref="_M/XP_PROP_3_GPIO_RATE_SELECT_INDEX">XP_PROP_3_GPIO_RATE_SELECT_INDEX</dfn>	16</u></td></tr>
<tr><th id="1054">1054</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_3_GPIO_RATE_SELECT_WIDTH" data-ref="_M/XP_PROP_3_GPIO_RATE_SELECT_WIDTH">XP_PROP_3_GPIO_RATE_SELECT_WIDTH</dfn>	4</u></td></tr>
<tr><th id="1055">1055</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_3_GPIO_RX_LOS_INDEX" data-ref="_M/XP_PROP_3_GPIO_RX_LOS_INDEX">XP_PROP_3_GPIO_RX_LOS_INDEX</dfn>		24</u></td></tr>
<tr><th id="1056">1056</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_3_GPIO_RX_LOS_WIDTH" data-ref="_M/XP_PROP_3_GPIO_RX_LOS_WIDTH">XP_PROP_3_GPIO_RX_LOS_WIDTH</dfn>		4</u></td></tr>
<tr><th id="1057">1057</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_3_GPIO_TX_FAULT_INDEX" data-ref="_M/XP_PROP_3_GPIO_TX_FAULT_INDEX">XP_PROP_3_GPIO_TX_FAULT_INDEX</dfn>		12</u></td></tr>
<tr><th id="1058">1058</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_3_GPIO_TX_FAULT_WIDTH" data-ref="_M/XP_PROP_3_GPIO_TX_FAULT_WIDTH">XP_PROP_3_GPIO_TX_FAULT_WIDTH</dfn>		4</u></td></tr>
<tr><th id="1059">1059</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_3_GPIO_ADDR_INDEX" data-ref="_M/XP_PROP_3_GPIO_ADDR_INDEX">XP_PROP_3_GPIO_ADDR_INDEX</dfn>		8</u></td></tr>
<tr><th id="1060">1060</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_3_GPIO_ADDR_WIDTH" data-ref="_M/XP_PROP_3_GPIO_ADDR_WIDTH">XP_PROP_3_GPIO_ADDR_WIDTH</dfn>		3</u></td></tr>
<tr><th id="1061">1061</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_3_MDIO_RESET_INDEX" data-ref="_M/XP_PROP_3_MDIO_RESET_INDEX">XP_PROP_3_MDIO_RESET_INDEX</dfn>		0</u></td></tr>
<tr><th id="1062">1062</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_3_MDIO_RESET_WIDTH" data-ref="_M/XP_PROP_3_MDIO_RESET_WIDTH">XP_PROP_3_MDIO_RESET_WIDTH</dfn>		2</u></td></tr>
<tr><th id="1063">1063</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_3_MDIO_RESET_I2C_ADDR_INDEX" data-ref="_M/XP_PROP_3_MDIO_RESET_I2C_ADDR_INDEX">XP_PROP_3_MDIO_RESET_I2C_ADDR_INDEX</dfn>	8</u></td></tr>
<tr><th id="1064">1064</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_3_MDIO_RESET_I2C_ADDR_WIDTH" data-ref="_M/XP_PROP_3_MDIO_RESET_I2C_ADDR_WIDTH">XP_PROP_3_MDIO_RESET_I2C_ADDR_WIDTH</dfn>	3</u></td></tr>
<tr><th id="1065">1065</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_3_MDIO_RESET_I2C_GPIO_INDEX" data-ref="_M/XP_PROP_3_MDIO_RESET_I2C_GPIO_INDEX">XP_PROP_3_MDIO_RESET_I2C_GPIO_INDEX</dfn>	12</u></td></tr>
<tr><th id="1066">1066</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_3_MDIO_RESET_I2C_GPIO_WIDTH" data-ref="_M/XP_PROP_3_MDIO_RESET_I2C_GPIO_WIDTH">XP_PROP_3_MDIO_RESET_I2C_GPIO_WIDTH</dfn>	4</u></td></tr>
<tr><th id="1067">1067</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_3_MDIO_RESET_INT_GPIO_INDEX" data-ref="_M/XP_PROP_3_MDIO_RESET_INT_GPIO_INDEX">XP_PROP_3_MDIO_RESET_INT_GPIO_INDEX</dfn>	4</u></td></tr>
<tr><th id="1068">1068</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_3_MDIO_RESET_INT_GPIO_WIDTH" data-ref="_M/XP_PROP_3_MDIO_RESET_INT_GPIO_WIDTH">XP_PROP_3_MDIO_RESET_INT_GPIO_WIDTH</dfn>	2</u></td></tr>
<tr><th id="1069">1069</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_4_MUX_ADDR_HI_INDEX" data-ref="_M/XP_PROP_4_MUX_ADDR_HI_INDEX">XP_PROP_4_MUX_ADDR_HI_INDEX</dfn>		8</u></td></tr>
<tr><th id="1070">1070</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_4_MUX_ADDR_HI_WIDTH" data-ref="_M/XP_PROP_4_MUX_ADDR_HI_WIDTH">XP_PROP_4_MUX_ADDR_HI_WIDTH</dfn>		5</u></td></tr>
<tr><th id="1071">1071</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_4_MUX_ADDR_LO_INDEX" data-ref="_M/XP_PROP_4_MUX_ADDR_LO_INDEX">XP_PROP_4_MUX_ADDR_LO_INDEX</dfn>		0</u></td></tr>
<tr><th id="1072">1072</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_4_MUX_ADDR_LO_WIDTH" data-ref="_M/XP_PROP_4_MUX_ADDR_LO_WIDTH">XP_PROP_4_MUX_ADDR_LO_WIDTH</dfn>		3</u></td></tr>
<tr><th id="1073">1073</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_4_MUX_CHAN_INDEX" data-ref="_M/XP_PROP_4_MUX_CHAN_INDEX">XP_PROP_4_MUX_CHAN_INDEX</dfn>		4</u></td></tr>
<tr><th id="1074">1074</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_4_MUX_CHAN_WIDTH" data-ref="_M/XP_PROP_4_MUX_CHAN_WIDTH">XP_PROP_4_MUX_CHAN_WIDTH</dfn>		3</u></td></tr>
<tr><th id="1075">1075</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_4_REDRV_ADDR_INDEX" data-ref="_M/XP_PROP_4_REDRV_ADDR_INDEX">XP_PROP_4_REDRV_ADDR_INDEX</dfn>		16</u></td></tr>
<tr><th id="1076">1076</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_4_REDRV_ADDR_WIDTH" data-ref="_M/XP_PROP_4_REDRV_ADDR_WIDTH">XP_PROP_4_REDRV_ADDR_WIDTH</dfn>		7</u></td></tr>
<tr><th id="1077">1077</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_4_REDRV_IF_INDEX" data-ref="_M/XP_PROP_4_REDRV_IF_INDEX">XP_PROP_4_REDRV_IF_INDEX</dfn>		23</u></td></tr>
<tr><th id="1078">1078</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_4_REDRV_IF_WIDTH" data-ref="_M/XP_PROP_4_REDRV_IF_WIDTH">XP_PROP_4_REDRV_IF_WIDTH</dfn>		1</u></td></tr>
<tr><th id="1079">1079</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_4_REDRV_LANE_INDEX" data-ref="_M/XP_PROP_4_REDRV_LANE_INDEX">XP_PROP_4_REDRV_LANE_INDEX</dfn>		24</u></td></tr>
<tr><th id="1080">1080</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_4_REDRV_LANE_WIDTH" data-ref="_M/XP_PROP_4_REDRV_LANE_WIDTH">XP_PROP_4_REDRV_LANE_WIDTH</dfn>		3</u></td></tr>
<tr><th id="1081">1081</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_4_REDRV_MODEL_INDEX" data-ref="_M/XP_PROP_4_REDRV_MODEL_INDEX">XP_PROP_4_REDRV_MODEL_INDEX</dfn>		28</u></td></tr>
<tr><th id="1082">1082</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_4_REDRV_MODEL_WIDTH" data-ref="_M/XP_PROP_4_REDRV_MODEL_WIDTH">XP_PROP_4_REDRV_MODEL_WIDTH</dfn>		3</u></td></tr>
<tr><th id="1083">1083</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_4_REDRV_PRESENT_INDEX" data-ref="_M/XP_PROP_4_REDRV_PRESENT_INDEX">XP_PROP_4_REDRV_PRESENT_INDEX</dfn>		31</u></td></tr>
<tr><th id="1084">1084</th><td><u>#define <dfn class="macro" id="_M/XP_PROP_4_REDRV_PRESENT_WIDTH" data-ref="_M/XP_PROP_4_REDRV_PRESENT_WIDTH">XP_PROP_4_REDRV_PRESENT_WIDTH</dfn>		1</u></td></tr>
<tr><th id="1085">1085</th><td></td></tr>
<tr><th id="1086">1086</th><td><i>/* I2C Control register offsets */</i></td></tr>
<tr><th id="1087">1087</th><td><u>#define <dfn class="macro" id="_M/IC_CON" data-ref="_M/IC_CON">IC_CON</dfn>					0x0000</u></td></tr>
<tr><th id="1088">1088</th><td><u>#define <dfn class="macro" id="_M/IC_TAR" data-ref="_M/IC_TAR">IC_TAR</dfn>					0x0004</u></td></tr>
<tr><th id="1089">1089</th><td><u>#define <dfn class="macro" id="_M/IC_DATA_CMD" data-ref="_M/IC_DATA_CMD">IC_DATA_CMD</dfn>				0x0010</u></td></tr>
<tr><th id="1090">1090</th><td><u>#define <dfn class="macro" id="_M/IC_INTR_STAT" data-ref="_M/IC_INTR_STAT">IC_INTR_STAT</dfn>				0x002c</u></td></tr>
<tr><th id="1091">1091</th><td><u>#define <dfn class="macro" id="_M/IC_INTR_MASK" data-ref="_M/IC_INTR_MASK">IC_INTR_MASK</dfn>				0x0030</u></td></tr>
<tr><th id="1092">1092</th><td><u>#define <dfn class="macro" id="_M/IC_RAW_INTR_STAT" data-ref="_M/IC_RAW_INTR_STAT">IC_RAW_INTR_STAT</dfn>			0x0034</u></td></tr>
<tr><th id="1093">1093</th><td><u>#define <dfn class="macro" id="_M/IC_CLR_INTR" data-ref="_M/IC_CLR_INTR">IC_CLR_INTR</dfn>				0x0040</u></td></tr>
<tr><th id="1094">1094</th><td><u>#define <dfn class="macro" id="_M/IC_CLR_TX_ABRT" data-ref="_M/IC_CLR_TX_ABRT">IC_CLR_TX_ABRT</dfn>				0x0054</u></td></tr>
<tr><th id="1095">1095</th><td><u>#define <dfn class="macro" id="_M/IC_CLR_STOP_DET" data-ref="_M/IC_CLR_STOP_DET">IC_CLR_STOP_DET</dfn>				0x0060</u></td></tr>
<tr><th id="1096">1096</th><td><u>#define <dfn class="macro" id="_M/IC_ENABLE" data-ref="_M/IC_ENABLE">IC_ENABLE</dfn>				0x006c</u></td></tr>
<tr><th id="1097">1097</th><td><u>#define <dfn class="macro" id="_M/IC_TXFLR" data-ref="_M/IC_TXFLR">IC_TXFLR</dfn>				0x0074</u></td></tr>
<tr><th id="1098">1098</th><td><u>#define <dfn class="macro" id="_M/IC_RXFLR" data-ref="_M/IC_RXFLR">IC_RXFLR</dfn>				0x0078</u></td></tr>
<tr><th id="1099">1099</th><td><u>#define <dfn class="macro" id="_M/IC_TX_ABRT_SOURCE" data-ref="_M/IC_TX_ABRT_SOURCE">IC_TX_ABRT_SOURCE</dfn>			0x0080</u></td></tr>
<tr><th id="1100">1100</th><td><u>#define <dfn class="macro" id="_M/IC_ENABLE_STATUS" data-ref="_M/IC_ENABLE_STATUS">IC_ENABLE_STATUS</dfn>			0x009c</u></td></tr>
<tr><th id="1101">1101</th><td><u>#define <dfn class="macro" id="_M/IC_COMP_PARAM_1" data-ref="_M/IC_COMP_PARAM_1">IC_COMP_PARAM_1</dfn>				0x00f4</u></td></tr>
<tr><th id="1102">1102</th><td></td></tr>
<tr><th id="1103">1103</th><td><i>/* I2C Control register entry bit positions and sizes */</i></td></tr>
<tr><th id="1104">1104</th><td><u>#define <dfn class="macro" id="_M/IC_COMP_PARAM_1_MAX_SPEED_MODE_INDEX" data-ref="_M/IC_COMP_PARAM_1_MAX_SPEED_MODE_INDEX">IC_COMP_PARAM_1_MAX_SPEED_MODE_INDEX</dfn>	2</u></td></tr>
<tr><th id="1105">1105</th><td><u>#define <dfn class="macro" id="_M/IC_COMP_PARAM_1_MAX_SPEED_MODE_WIDTH" data-ref="_M/IC_COMP_PARAM_1_MAX_SPEED_MODE_WIDTH">IC_COMP_PARAM_1_MAX_SPEED_MODE_WIDTH</dfn>	2</u></td></tr>
<tr><th id="1106">1106</th><td><u>#define <dfn class="macro" id="_M/IC_COMP_PARAM_1_RX_BUFFER_DEPTH_INDEX" data-ref="_M/IC_COMP_PARAM_1_RX_BUFFER_DEPTH_INDEX">IC_COMP_PARAM_1_RX_BUFFER_DEPTH_INDEX</dfn>	8</u></td></tr>
<tr><th id="1107">1107</th><td><u>#define <dfn class="macro" id="_M/IC_COMP_PARAM_1_RX_BUFFER_DEPTH_WIDTH" data-ref="_M/IC_COMP_PARAM_1_RX_BUFFER_DEPTH_WIDTH">IC_COMP_PARAM_1_RX_BUFFER_DEPTH_WIDTH</dfn>	8</u></td></tr>
<tr><th id="1108">1108</th><td><u>#define <dfn class="macro" id="_M/IC_COMP_PARAM_1_TX_BUFFER_DEPTH_INDEX" data-ref="_M/IC_COMP_PARAM_1_TX_BUFFER_DEPTH_INDEX">IC_COMP_PARAM_1_TX_BUFFER_DEPTH_INDEX</dfn>	16</u></td></tr>
<tr><th id="1109">1109</th><td><u>#define <dfn class="macro" id="_M/IC_COMP_PARAM_1_TX_BUFFER_DEPTH_WIDTH" data-ref="_M/IC_COMP_PARAM_1_TX_BUFFER_DEPTH_WIDTH">IC_COMP_PARAM_1_TX_BUFFER_DEPTH_WIDTH</dfn>	8</u></td></tr>
<tr><th id="1110">1110</th><td><u>#define <dfn class="macro" id="_M/IC_CON_MASTER_MODE_INDEX" data-ref="_M/IC_CON_MASTER_MODE_INDEX">IC_CON_MASTER_MODE_INDEX</dfn>		0</u></td></tr>
<tr><th id="1111">1111</th><td><u>#define <dfn class="macro" id="_M/IC_CON_MASTER_MODE_WIDTH" data-ref="_M/IC_CON_MASTER_MODE_WIDTH">IC_CON_MASTER_MODE_WIDTH</dfn>		1</u></td></tr>
<tr><th id="1112">1112</th><td><u>#define <dfn class="macro" id="_M/IC_CON_RESTART_EN_INDEX" data-ref="_M/IC_CON_RESTART_EN_INDEX">IC_CON_RESTART_EN_INDEX</dfn>			5</u></td></tr>
<tr><th id="1113">1113</th><td><u>#define <dfn class="macro" id="_M/IC_CON_RESTART_EN_WIDTH" data-ref="_M/IC_CON_RESTART_EN_WIDTH">IC_CON_RESTART_EN_WIDTH</dfn>			1</u></td></tr>
<tr><th id="1114">1114</th><td><u>#define <dfn class="macro" id="_M/IC_CON_RX_FIFO_FULL_HOLD_INDEX" data-ref="_M/IC_CON_RX_FIFO_FULL_HOLD_INDEX">IC_CON_RX_FIFO_FULL_HOLD_INDEX</dfn>		9</u></td></tr>
<tr><th id="1115">1115</th><td><u>#define <dfn class="macro" id="_M/IC_CON_RX_FIFO_FULL_HOLD_WIDTH" data-ref="_M/IC_CON_RX_FIFO_FULL_HOLD_WIDTH">IC_CON_RX_FIFO_FULL_HOLD_WIDTH</dfn>		1</u></td></tr>
<tr><th id="1116">1116</th><td><u>#define <dfn class="macro" id="_M/IC_CON_SLAVE_DISABLE_INDEX" data-ref="_M/IC_CON_SLAVE_DISABLE_INDEX">IC_CON_SLAVE_DISABLE_INDEX</dfn>		6</u></td></tr>
<tr><th id="1117">1117</th><td><u>#define <dfn class="macro" id="_M/IC_CON_SLAVE_DISABLE_WIDTH" data-ref="_M/IC_CON_SLAVE_DISABLE_WIDTH">IC_CON_SLAVE_DISABLE_WIDTH</dfn>		1</u></td></tr>
<tr><th id="1118">1118</th><td><u>#define <dfn class="macro" id="_M/IC_CON_SPEED_INDEX" data-ref="_M/IC_CON_SPEED_INDEX">IC_CON_SPEED_INDEX</dfn>			1</u></td></tr>
<tr><th id="1119">1119</th><td><u>#define <dfn class="macro" id="_M/IC_CON_SPEED_WIDTH" data-ref="_M/IC_CON_SPEED_WIDTH">IC_CON_SPEED_WIDTH</dfn>			2</u></td></tr>
<tr><th id="1120">1120</th><td><u>#define <dfn class="macro" id="_M/IC_DATA_CMD_CMD_INDEX" data-ref="_M/IC_DATA_CMD_CMD_INDEX">IC_DATA_CMD_CMD_INDEX</dfn>			8</u></td></tr>
<tr><th id="1121">1121</th><td><u>#define <dfn class="macro" id="_M/IC_DATA_CMD_CMD_WIDTH" data-ref="_M/IC_DATA_CMD_CMD_WIDTH">IC_DATA_CMD_CMD_WIDTH</dfn>			1</u></td></tr>
<tr><th id="1122">1122</th><td><u>#define <dfn class="macro" id="_M/IC_DATA_CMD_STOP_INDEX" data-ref="_M/IC_DATA_CMD_STOP_INDEX">IC_DATA_CMD_STOP_INDEX</dfn>			9</u></td></tr>
<tr><th id="1123">1123</th><td><u>#define <dfn class="macro" id="_M/IC_DATA_CMD_STOP_WIDTH" data-ref="_M/IC_DATA_CMD_STOP_WIDTH">IC_DATA_CMD_STOP_WIDTH</dfn>			1</u></td></tr>
<tr><th id="1124">1124</th><td><u>#define <dfn class="macro" id="_M/IC_ENABLE_ABORT_INDEX" data-ref="_M/IC_ENABLE_ABORT_INDEX">IC_ENABLE_ABORT_INDEX</dfn>			1</u></td></tr>
<tr><th id="1125">1125</th><td><u>#define <dfn class="macro" id="_M/IC_ENABLE_ABORT_WIDTH" data-ref="_M/IC_ENABLE_ABORT_WIDTH">IC_ENABLE_ABORT_WIDTH</dfn>			1</u></td></tr>
<tr><th id="1126">1126</th><td><u>#define <dfn class="macro" id="_M/IC_ENABLE_EN_INDEX" data-ref="_M/IC_ENABLE_EN_INDEX">IC_ENABLE_EN_INDEX</dfn>			0</u></td></tr>
<tr><th id="1127">1127</th><td><u>#define <dfn class="macro" id="_M/IC_ENABLE_EN_WIDTH" data-ref="_M/IC_ENABLE_EN_WIDTH">IC_ENABLE_EN_WIDTH</dfn>			1</u></td></tr>
<tr><th id="1128">1128</th><td><u>#define <dfn class="macro" id="_M/IC_ENABLE_STATUS_EN_INDEX" data-ref="_M/IC_ENABLE_STATUS_EN_INDEX">IC_ENABLE_STATUS_EN_INDEX</dfn>		0</u></td></tr>
<tr><th id="1129">1129</th><td><u>#define <dfn class="macro" id="_M/IC_ENABLE_STATUS_EN_WIDTH" data-ref="_M/IC_ENABLE_STATUS_EN_WIDTH">IC_ENABLE_STATUS_EN_WIDTH</dfn>		1</u></td></tr>
<tr><th id="1130">1130</th><td><u>#define <dfn class="macro" id="_M/IC_INTR_MASK_TX_EMPTY_INDEX" data-ref="_M/IC_INTR_MASK_TX_EMPTY_INDEX">IC_INTR_MASK_TX_EMPTY_INDEX</dfn>		4</u></td></tr>
<tr><th id="1131">1131</th><td><u>#define <dfn class="macro" id="_M/IC_INTR_MASK_TX_EMPTY_WIDTH" data-ref="_M/IC_INTR_MASK_TX_EMPTY_WIDTH">IC_INTR_MASK_TX_EMPTY_WIDTH</dfn>		1</u></td></tr>
<tr><th id="1132">1132</th><td><u>#define <dfn class="macro" id="_M/IC_RAW_INTR_STAT_RX_FULL_INDEX" data-ref="_M/IC_RAW_INTR_STAT_RX_FULL_INDEX">IC_RAW_INTR_STAT_RX_FULL_INDEX</dfn>		2</u></td></tr>
<tr><th id="1133">1133</th><td><u>#define <dfn class="macro" id="_M/IC_RAW_INTR_STAT_RX_FULL_WIDTH" data-ref="_M/IC_RAW_INTR_STAT_RX_FULL_WIDTH">IC_RAW_INTR_STAT_RX_FULL_WIDTH</dfn>		1</u></td></tr>
<tr><th id="1134">1134</th><td><u>#define <dfn class="macro" id="_M/IC_RAW_INTR_STAT_STOP_DET_INDEX" data-ref="_M/IC_RAW_INTR_STAT_STOP_DET_INDEX">IC_RAW_INTR_STAT_STOP_DET_INDEX</dfn>		9</u></td></tr>
<tr><th id="1135">1135</th><td><u>#define <dfn class="macro" id="_M/IC_RAW_INTR_STAT_STOP_DET_WIDTH" data-ref="_M/IC_RAW_INTR_STAT_STOP_DET_WIDTH">IC_RAW_INTR_STAT_STOP_DET_WIDTH</dfn>		1</u></td></tr>
<tr><th id="1136">1136</th><td><u>#define <dfn class="macro" id="_M/IC_RAW_INTR_STAT_TX_ABRT_INDEX" data-ref="_M/IC_RAW_INTR_STAT_TX_ABRT_INDEX">IC_RAW_INTR_STAT_TX_ABRT_INDEX</dfn>		6</u></td></tr>
<tr><th id="1137">1137</th><td><u>#define <dfn class="macro" id="_M/IC_RAW_INTR_STAT_TX_ABRT_WIDTH" data-ref="_M/IC_RAW_INTR_STAT_TX_ABRT_WIDTH">IC_RAW_INTR_STAT_TX_ABRT_WIDTH</dfn>		1</u></td></tr>
<tr><th id="1138">1138</th><td><u>#define <dfn class="macro" id="_M/IC_RAW_INTR_STAT_TX_EMPTY_INDEX" data-ref="_M/IC_RAW_INTR_STAT_TX_EMPTY_INDEX">IC_RAW_INTR_STAT_TX_EMPTY_INDEX</dfn>		4</u></td></tr>
<tr><th id="1139">1139</th><td><u>#define <dfn class="macro" id="_M/IC_RAW_INTR_STAT_TX_EMPTY_WIDTH" data-ref="_M/IC_RAW_INTR_STAT_TX_EMPTY_WIDTH">IC_RAW_INTR_STAT_TX_EMPTY_WIDTH</dfn>		1</u></td></tr>
<tr><th id="1140">1140</th><td></td></tr>
<tr><th id="1141">1141</th><td><i>/* I2C Control register value */</i></td></tr>
<tr><th id="1142">1142</th><td><u>#define <dfn class="macro" id="_M/IC_TX_ABRT_7B_ADDR_NOACK" data-ref="_M/IC_TX_ABRT_7B_ADDR_NOACK">IC_TX_ABRT_7B_ADDR_NOACK</dfn>		0x0001</u></td></tr>
<tr><th id="1143">1143</th><td><u>#define <dfn class="macro" id="_M/IC_TX_ABRT_ARB_LOST" data-ref="_M/IC_TX_ABRT_ARB_LOST">IC_TX_ABRT_ARB_LOST</dfn>			0x1000</u></td></tr>
<tr><th id="1144">1144</th><td></td></tr>
<tr><th id="1145">1145</th><td><i>/* Descriptor/Packet entry bit positions and sizes */</i></td></tr>
<tr><th id="1146">1146</th><td><u>#define <dfn class="macro" id="_M/RX_PACKET_ERRORS_CRC_INDEX" data-ref="_M/RX_PACKET_ERRORS_CRC_INDEX">RX_PACKET_ERRORS_CRC_INDEX</dfn>		2</u></td></tr>
<tr><th id="1147">1147</th><td><u>#define <dfn class="macro" id="_M/RX_PACKET_ERRORS_CRC_WIDTH" data-ref="_M/RX_PACKET_ERRORS_CRC_WIDTH">RX_PACKET_ERRORS_CRC_WIDTH</dfn>		1</u></td></tr>
<tr><th id="1148">1148</th><td><u>#define <dfn class="macro" id="_M/RX_PACKET_ERRORS_FRAME_INDEX" data-ref="_M/RX_PACKET_ERRORS_FRAME_INDEX">RX_PACKET_ERRORS_FRAME_INDEX</dfn>		3</u></td></tr>
<tr><th id="1149">1149</th><td><u>#define <dfn class="macro" id="_M/RX_PACKET_ERRORS_FRAME_WIDTH" data-ref="_M/RX_PACKET_ERRORS_FRAME_WIDTH">RX_PACKET_ERRORS_FRAME_WIDTH</dfn>		1</u></td></tr>
<tr><th id="1150">1150</th><td><u>#define <dfn class="macro" id="_M/RX_PACKET_ERRORS_LENGTH_INDEX" data-ref="_M/RX_PACKET_ERRORS_LENGTH_INDEX">RX_PACKET_ERRORS_LENGTH_INDEX</dfn>		0</u></td></tr>
<tr><th id="1151">1151</th><td><u>#define <dfn class="macro" id="_M/RX_PACKET_ERRORS_LENGTH_WIDTH" data-ref="_M/RX_PACKET_ERRORS_LENGTH_WIDTH">RX_PACKET_ERRORS_LENGTH_WIDTH</dfn>		1</u></td></tr>
<tr><th id="1152">1152</th><td><u>#define <dfn class="macro" id="_M/RX_PACKET_ERRORS_OVERRUN_INDEX" data-ref="_M/RX_PACKET_ERRORS_OVERRUN_INDEX">RX_PACKET_ERRORS_OVERRUN_INDEX</dfn>		1</u></td></tr>
<tr><th id="1153">1153</th><td><u>#define <dfn class="macro" id="_M/RX_PACKET_ERRORS_OVERRUN_WIDTH" data-ref="_M/RX_PACKET_ERRORS_OVERRUN_WIDTH">RX_PACKET_ERRORS_OVERRUN_WIDTH</dfn>		1</u></td></tr>
<tr><th id="1154">1154</th><td></td></tr>
<tr><th id="1155">1155</th><td><u>#define <dfn class="macro" id="_M/RX_PACKET_ATTRIBUTES_CSUM_DONE_INDEX" data-ref="_M/RX_PACKET_ATTRIBUTES_CSUM_DONE_INDEX">RX_PACKET_ATTRIBUTES_CSUM_DONE_INDEX</dfn>	0</u></td></tr>
<tr><th id="1156">1156</th><td><u>#define <dfn class="macro" id="_M/RX_PACKET_ATTRIBUTES_CSUM_DONE_WIDTH" data-ref="_M/RX_PACKET_ATTRIBUTES_CSUM_DONE_WIDTH">RX_PACKET_ATTRIBUTES_CSUM_DONE_WIDTH</dfn>	1</u></td></tr>
<tr><th id="1157">1157</th><td><u>#define <dfn class="macro" id="_M/RX_PACKET_ATTRIBUTES_VLAN_CTAG_INDEX" data-ref="_M/RX_PACKET_ATTRIBUTES_VLAN_CTAG_INDEX">RX_PACKET_ATTRIBUTES_VLAN_CTAG_INDEX</dfn>	1</u></td></tr>
<tr><th id="1158">1158</th><td><u>#define <dfn class="macro" id="_M/RX_PACKET_ATTRIBUTES_VLAN_CTAG_WIDTH" data-ref="_M/RX_PACKET_ATTRIBUTES_VLAN_CTAG_WIDTH">RX_PACKET_ATTRIBUTES_VLAN_CTAG_WIDTH</dfn>	1</u></td></tr>
<tr><th id="1159">1159</th><td><u>#define <dfn class="macro" id="_M/RX_PACKET_ATTRIBUTES_LAST_INDEX" data-ref="_M/RX_PACKET_ATTRIBUTES_LAST_INDEX">RX_PACKET_ATTRIBUTES_LAST_INDEX</dfn>		2</u></td></tr>
<tr><th id="1160">1160</th><td><u>#define <dfn class="macro" id="_M/RX_PACKET_ATTRIBUTES_LAST_WIDTH" data-ref="_M/RX_PACKET_ATTRIBUTES_LAST_WIDTH">RX_PACKET_ATTRIBUTES_LAST_WIDTH</dfn>		1</u></td></tr>
<tr><th id="1161">1161</th><td><u>#define <dfn class="macro" id="_M/RX_PACKET_ATTRIBUTES_CONTEXT_NEXT_INDEX" data-ref="_M/RX_PACKET_ATTRIBUTES_CONTEXT_NEXT_INDEX">RX_PACKET_ATTRIBUTES_CONTEXT_NEXT_INDEX</dfn>	3</u></td></tr>
<tr><th id="1162">1162</th><td><u>#define <dfn class="macro" id="_M/RX_PACKET_ATTRIBUTES_CONTEXT_NEXT_WIDTH" data-ref="_M/RX_PACKET_ATTRIBUTES_CONTEXT_NEXT_WIDTH">RX_PACKET_ATTRIBUTES_CONTEXT_NEXT_WIDTH</dfn>	1</u></td></tr>
<tr><th id="1163">1163</th><td><u>#define <dfn class="macro" id="_M/RX_PACKET_ATTRIBUTES_CONTEXT_INDEX" data-ref="_M/RX_PACKET_ATTRIBUTES_CONTEXT_INDEX">RX_PACKET_ATTRIBUTES_CONTEXT_INDEX</dfn>	4</u></td></tr>
<tr><th id="1164">1164</th><td><u>#define <dfn class="macro" id="_M/RX_PACKET_ATTRIBUTES_CONTEXT_WIDTH" data-ref="_M/RX_PACKET_ATTRIBUTES_CONTEXT_WIDTH">RX_PACKET_ATTRIBUTES_CONTEXT_WIDTH</dfn>	1</u></td></tr>
<tr><th id="1165">1165</th><td><u>#define <dfn class="macro" id="_M/RX_PACKET_ATTRIBUTES_RX_TSTAMP_INDEX" data-ref="_M/RX_PACKET_ATTRIBUTES_RX_TSTAMP_INDEX">RX_PACKET_ATTRIBUTES_RX_TSTAMP_INDEX</dfn>	5</u></td></tr>
<tr><th id="1166">1166</th><td><u>#define <dfn class="macro" id="_M/RX_PACKET_ATTRIBUTES_RX_TSTAMP_WIDTH" data-ref="_M/RX_PACKET_ATTRIBUTES_RX_TSTAMP_WIDTH">RX_PACKET_ATTRIBUTES_RX_TSTAMP_WIDTH</dfn>	1</u></td></tr>
<tr><th id="1167">1167</th><td><u>#define <dfn class="macro" id="_M/RX_PACKET_ATTRIBUTES_RSS_HASH_INDEX" data-ref="_M/RX_PACKET_ATTRIBUTES_RSS_HASH_INDEX">RX_PACKET_ATTRIBUTES_RSS_HASH_INDEX</dfn>	6</u></td></tr>
<tr><th id="1168">1168</th><td><u>#define <dfn class="macro" id="_M/RX_PACKET_ATTRIBUTES_RSS_HASH_WIDTH" data-ref="_M/RX_PACKET_ATTRIBUTES_RSS_HASH_WIDTH">RX_PACKET_ATTRIBUTES_RSS_HASH_WIDTH</dfn>	1</u></td></tr>
<tr><th id="1169">1169</th><td><u>#define <dfn class="macro" id="_M/RX_PACKET_ATTRIBUTES_FIRST_INDEX" data-ref="_M/RX_PACKET_ATTRIBUTES_FIRST_INDEX">RX_PACKET_ATTRIBUTES_FIRST_INDEX</dfn>	7</u></td></tr>
<tr><th id="1170">1170</th><td><u>#define <dfn class="macro" id="_M/RX_PACKET_ATTRIBUTES_FIRST_WIDTH" data-ref="_M/RX_PACKET_ATTRIBUTES_FIRST_WIDTH">RX_PACKET_ATTRIBUTES_FIRST_WIDTH</dfn>	1</u></td></tr>
<tr><th id="1171">1171</th><td><u>#define <dfn class="macro" id="_M/RX_PACKET_ATTRIBUTES_TNP_INDEX" data-ref="_M/RX_PACKET_ATTRIBUTES_TNP_INDEX">RX_PACKET_ATTRIBUTES_TNP_INDEX</dfn>		8</u></td></tr>
<tr><th id="1172">1172</th><td><u>#define <dfn class="macro" id="_M/RX_PACKET_ATTRIBUTES_TNP_WIDTH" data-ref="_M/RX_PACKET_ATTRIBUTES_TNP_WIDTH">RX_PACKET_ATTRIBUTES_TNP_WIDTH</dfn>		1</u></td></tr>
<tr><th id="1173">1173</th><td><u>#define <dfn class="macro" id="_M/RX_PACKET_ATTRIBUTES_TNPCSUM_DONE_INDEX" data-ref="_M/RX_PACKET_ATTRIBUTES_TNPCSUM_DONE_INDEX">RX_PACKET_ATTRIBUTES_TNPCSUM_DONE_INDEX</dfn>	9</u></td></tr>
<tr><th id="1174">1174</th><td><u>#define <dfn class="macro" id="_M/RX_PACKET_ATTRIBUTES_TNPCSUM_DONE_WIDTH" data-ref="_M/RX_PACKET_ATTRIBUTES_TNPCSUM_DONE_WIDTH">RX_PACKET_ATTRIBUTES_TNPCSUM_DONE_WIDTH</dfn>	1</u></td></tr>
<tr><th id="1175">1175</th><td></td></tr>
<tr><th id="1176">1176</th><td><u>#define <dfn class="macro" id="_M/RX_NORMAL_DESC0_OVT_INDEX" data-ref="_M/RX_NORMAL_DESC0_OVT_INDEX">RX_NORMAL_DESC0_OVT_INDEX</dfn>		0</u></td></tr>
<tr><th id="1177">1177</th><td><u>#define <dfn class="macro" id="_M/RX_NORMAL_DESC0_OVT_WIDTH" data-ref="_M/RX_NORMAL_DESC0_OVT_WIDTH">RX_NORMAL_DESC0_OVT_WIDTH</dfn>		16</u></td></tr>
<tr><th id="1178">1178</th><td><u>#define <dfn class="macro" id="_M/RX_NORMAL_DESC2_HL_INDEX" data-ref="_M/RX_NORMAL_DESC2_HL_INDEX">RX_NORMAL_DESC2_HL_INDEX</dfn>		0</u></td></tr>
<tr><th id="1179">1179</th><td><u>#define <dfn class="macro" id="_M/RX_NORMAL_DESC2_HL_WIDTH" data-ref="_M/RX_NORMAL_DESC2_HL_WIDTH">RX_NORMAL_DESC2_HL_WIDTH</dfn>		10</u></td></tr>
<tr><th id="1180">1180</th><td><u>#define <dfn class="macro" id="_M/RX_NORMAL_DESC2_TNP_INDEX" data-ref="_M/RX_NORMAL_DESC2_TNP_INDEX">RX_NORMAL_DESC2_TNP_INDEX</dfn>		11</u></td></tr>
<tr><th id="1181">1181</th><td><u>#define <dfn class="macro" id="_M/RX_NORMAL_DESC2_TNP_WIDTH" data-ref="_M/RX_NORMAL_DESC2_TNP_WIDTH">RX_NORMAL_DESC2_TNP_WIDTH</dfn>		1</u></td></tr>
<tr><th id="1182">1182</th><td><u>#define <dfn class="macro" id="_M/RX_NORMAL_DESC3_CDA_INDEX" data-ref="_M/RX_NORMAL_DESC3_CDA_INDEX">RX_NORMAL_DESC3_CDA_INDEX</dfn>		27</u></td></tr>
<tr><th id="1183">1183</th><td><u>#define <dfn class="macro" id="_M/RX_NORMAL_DESC3_CDA_WIDTH" data-ref="_M/RX_NORMAL_DESC3_CDA_WIDTH">RX_NORMAL_DESC3_CDA_WIDTH</dfn>		1</u></td></tr>
<tr><th id="1184">1184</th><td><u>#define <dfn class="macro" id="_M/RX_NORMAL_DESC3_CTXT_INDEX" data-ref="_M/RX_NORMAL_DESC3_CTXT_INDEX">RX_NORMAL_DESC3_CTXT_INDEX</dfn>		30</u></td></tr>
<tr><th id="1185">1185</th><td><u>#define <dfn class="macro" id="_M/RX_NORMAL_DESC3_CTXT_WIDTH" data-ref="_M/RX_NORMAL_DESC3_CTXT_WIDTH">RX_NORMAL_DESC3_CTXT_WIDTH</dfn>		1</u></td></tr>
<tr><th id="1186">1186</th><td><u>#define <dfn class="macro" id="_M/RX_NORMAL_DESC3_ES_INDEX" data-ref="_M/RX_NORMAL_DESC3_ES_INDEX">RX_NORMAL_DESC3_ES_INDEX</dfn>		15</u></td></tr>
<tr><th id="1187">1187</th><td><u>#define <dfn class="macro" id="_M/RX_NORMAL_DESC3_ES_WIDTH" data-ref="_M/RX_NORMAL_DESC3_ES_WIDTH">RX_NORMAL_DESC3_ES_WIDTH</dfn>		1</u></td></tr>
<tr><th id="1188">1188</th><td><u>#define <dfn class="macro" id="_M/RX_NORMAL_DESC3_ETLT_INDEX" data-ref="_M/RX_NORMAL_DESC3_ETLT_INDEX">RX_NORMAL_DESC3_ETLT_INDEX</dfn>		16</u></td></tr>
<tr><th id="1189">1189</th><td><u>#define <dfn class="macro" id="_M/RX_NORMAL_DESC3_ETLT_WIDTH" data-ref="_M/RX_NORMAL_DESC3_ETLT_WIDTH">RX_NORMAL_DESC3_ETLT_WIDTH</dfn>		4</u></td></tr>
<tr><th id="1190">1190</th><td><u>#define <dfn class="macro" id="_M/RX_NORMAL_DESC3_FD_INDEX" data-ref="_M/RX_NORMAL_DESC3_FD_INDEX">RX_NORMAL_DESC3_FD_INDEX</dfn>		29</u></td></tr>
<tr><th id="1191">1191</th><td><u>#define <dfn class="macro" id="_M/RX_NORMAL_DESC3_FD_WIDTH" data-ref="_M/RX_NORMAL_DESC3_FD_WIDTH">RX_NORMAL_DESC3_FD_WIDTH</dfn>		1</u></td></tr>
<tr><th id="1192">1192</th><td><u>#define <dfn class="macro" id="_M/RX_NORMAL_DESC3_INTE_INDEX" data-ref="_M/RX_NORMAL_DESC3_INTE_INDEX">RX_NORMAL_DESC3_INTE_INDEX</dfn>		30</u></td></tr>
<tr><th id="1193">1193</th><td><u>#define <dfn class="macro" id="_M/RX_NORMAL_DESC3_INTE_WIDTH" data-ref="_M/RX_NORMAL_DESC3_INTE_WIDTH">RX_NORMAL_DESC3_INTE_WIDTH</dfn>		1</u></td></tr>
<tr><th id="1194">1194</th><td><u>#define <dfn class="macro" id="_M/RX_NORMAL_DESC3_L34T_INDEX" data-ref="_M/RX_NORMAL_DESC3_L34T_INDEX">RX_NORMAL_DESC3_L34T_INDEX</dfn>		20</u></td></tr>
<tr><th id="1195">1195</th><td><u>#define <dfn class="macro" id="_M/RX_NORMAL_DESC3_L34T_WIDTH" data-ref="_M/RX_NORMAL_DESC3_L34T_WIDTH">RX_NORMAL_DESC3_L34T_WIDTH</dfn>		4</u></td></tr>
<tr><th id="1196">1196</th><td><u>#define <dfn class="macro" id="_M/RX_NORMAL_DESC3_LD_INDEX" data-ref="_M/RX_NORMAL_DESC3_LD_INDEX">RX_NORMAL_DESC3_LD_INDEX</dfn>		28</u></td></tr>
<tr><th id="1197">1197</th><td><u>#define <dfn class="macro" id="_M/RX_NORMAL_DESC3_LD_WIDTH" data-ref="_M/RX_NORMAL_DESC3_LD_WIDTH">RX_NORMAL_DESC3_LD_WIDTH</dfn>		1</u></td></tr>
<tr><th id="1198">1198</th><td><u>#define <dfn class="macro" id="_M/RX_NORMAL_DESC3_OWN_INDEX" data-ref="_M/RX_NORMAL_DESC3_OWN_INDEX">RX_NORMAL_DESC3_OWN_INDEX</dfn>		31</u></td></tr>
<tr><th id="1199">1199</th><td><u>#define <dfn class="macro" id="_M/RX_NORMAL_DESC3_OWN_WIDTH" data-ref="_M/RX_NORMAL_DESC3_OWN_WIDTH">RX_NORMAL_DESC3_OWN_WIDTH</dfn>		1</u></td></tr>
<tr><th id="1200">1200</th><td><u>#define <dfn class="macro" id="_M/RX_NORMAL_DESC3_PL_INDEX" data-ref="_M/RX_NORMAL_DESC3_PL_INDEX">RX_NORMAL_DESC3_PL_INDEX</dfn>		0</u></td></tr>
<tr><th id="1201">1201</th><td><u>#define <dfn class="macro" id="_M/RX_NORMAL_DESC3_PL_WIDTH" data-ref="_M/RX_NORMAL_DESC3_PL_WIDTH">RX_NORMAL_DESC3_PL_WIDTH</dfn>		14</u></td></tr>
<tr><th id="1202">1202</th><td><u>#define <dfn class="macro" id="_M/RX_NORMAL_DESC3_RSV_INDEX" data-ref="_M/RX_NORMAL_DESC3_RSV_INDEX">RX_NORMAL_DESC3_RSV_INDEX</dfn>		26</u></td></tr>
<tr><th id="1203">1203</th><td><u>#define <dfn class="macro" id="_M/RX_NORMAL_DESC3_RSV_WIDTH" data-ref="_M/RX_NORMAL_DESC3_RSV_WIDTH">RX_NORMAL_DESC3_RSV_WIDTH</dfn>		1</u></td></tr>
<tr><th id="1204">1204</th><td></td></tr>
<tr><th id="1205">1205</th><td><u>#define <dfn class="macro" id="_M/RX_DESC3_L34T_IPV4_TCP" data-ref="_M/RX_DESC3_L34T_IPV4_TCP">RX_DESC3_L34T_IPV4_TCP</dfn>			1</u></td></tr>
<tr><th id="1206">1206</th><td><u>#define <dfn class="macro" id="_M/RX_DESC3_L34T_IPV4_UDP" data-ref="_M/RX_DESC3_L34T_IPV4_UDP">RX_DESC3_L34T_IPV4_UDP</dfn>			2</u></td></tr>
<tr><th id="1207">1207</th><td><u>#define <dfn class="macro" id="_M/RX_DESC3_L34T_IPV4_ICMP" data-ref="_M/RX_DESC3_L34T_IPV4_ICMP">RX_DESC3_L34T_IPV4_ICMP</dfn>			3</u></td></tr>
<tr><th id="1208">1208</th><td><u>#define <dfn class="macro" id="_M/RX_DESC3_L34T_IPV4_UNKNOWN" data-ref="_M/RX_DESC3_L34T_IPV4_UNKNOWN">RX_DESC3_L34T_IPV4_UNKNOWN</dfn>		7</u></td></tr>
<tr><th id="1209">1209</th><td><u>#define <dfn class="macro" id="_M/RX_DESC3_L34T_IPV6_TCP" data-ref="_M/RX_DESC3_L34T_IPV6_TCP">RX_DESC3_L34T_IPV6_TCP</dfn>			9</u></td></tr>
<tr><th id="1210">1210</th><td><u>#define <dfn class="macro" id="_M/RX_DESC3_L34T_IPV6_UDP" data-ref="_M/RX_DESC3_L34T_IPV6_UDP">RX_DESC3_L34T_IPV6_UDP</dfn>			10</u></td></tr>
<tr><th id="1211">1211</th><td><u>#define <dfn class="macro" id="_M/RX_DESC3_L34T_IPV6_ICMP" data-ref="_M/RX_DESC3_L34T_IPV6_ICMP">RX_DESC3_L34T_IPV6_ICMP</dfn>			11</u></td></tr>
<tr><th id="1212">1212</th><td><u>#define <dfn class="macro" id="_M/RX_DESC3_L34T_IPV6_UNKNOWN" data-ref="_M/RX_DESC3_L34T_IPV6_UNKNOWN">RX_DESC3_L34T_IPV6_UNKNOWN</dfn>		15</u></td></tr>
<tr><th id="1213">1213</th><td></td></tr>
<tr><th id="1214">1214</th><td><u>#define <dfn class="macro" id="_M/RX_CONTEXT_DESC3_TSA_INDEX" data-ref="_M/RX_CONTEXT_DESC3_TSA_INDEX">RX_CONTEXT_DESC3_TSA_INDEX</dfn>		4</u></td></tr>
<tr><th id="1215">1215</th><td><u>#define <dfn class="macro" id="_M/RX_CONTEXT_DESC3_TSA_WIDTH" data-ref="_M/RX_CONTEXT_DESC3_TSA_WIDTH">RX_CONTEXT_DESC3_TSA_WIDTH</dfn>		1</u></td></tr>
<tr><th id="1216">1216</th><td><u>#define <dfn class="macro" id="_M/RX_CONTEXT_DESC3_TSD_INDEX" data-ref="_M/RX_CONTEXT_DESC3_TSD_INDEX">RX_CONTEXT_DESC3_TSD_INDEX</dfn>		6</u></td></tr>
<tr><th id="1217">1217</th><td><u>#define <dfn class="macro" id="_M/RX_CONTEXT_DESC3_TSD_WIDTH" data-ref="_M/RX_CONTEXT_DESC3_TSD_WIDTH">RX_CONTEXT_DESC3_TSD_WIDTH</dfn>		1</u></td></tr>
<tr><th id="1218">1218</th><td></td></tr>
<tr><th id="1219">1219</th><td><u>#define <dfn class="macro" id="_M/TX_PACKET_ATTRIBUTES_CSUM_ENABLE_INDEX" data-ref="_M/TX_PACKET_ATTRIBUTES_CSUM_ENABLE_INDEX">TX_PACKET_ATTRIBUTES_CSUM_ENABLE_INDEX</dfn>	0</u></td></tr>
<tr><th id="1220">1220</th><td><u>#define <dfn class="macro" id="_M/TX_PACKET_ATTRIBUTES_CSUM_ENABLE_WIDTH" data-ref="_M/TX_PACKET_ATTRIBUTES_CSUM_ENABLE_WIDTH">TX_PACKET_ATTRIBUTES_CSUM_ENABLE_WIDTH</dfn>	1</u></td></tr>
<tr><th id="1221">1221</th><td><u>#define <dfn class="macro" id="_M/TX_PACKET_ATTRIBUTES_TSO_ENABLE_INDEX" data-ref="_M/TX_PACKET_ATTRIBUTES_TSO_ENABLE_INDEX">TX_PACKET_ATTRIBUTES_TSO_ENABLE_INDEX</dfn>	1</u></td></tr>
<tr><th id="1222">1222</th><td><u>#define <dfn class="macro" id="_M/TX_PACKET_ATTRIBUTES_TSO_ENABLE_WIDTH" data-ref="_M/TX_PACKET_ATTRIBUTES_TSO_ENABLE_WIDTH">TX_PACKET_ATTRIBUTES_TSO_ENABLE_WIDTH</dfn>	1</u></td></tr>
<tr><th id="1223">1223</th><td><u>#define <dfn class="macro" id="_M/TX_PACKET_ATTRIBUTES_VLAN_CTAG_INDEX" data-ref="_M/TX_PACKET_ATTRIBUTES_VLAN_CTAG_INDEX">TX_PACKET_ATTRIBUTES_VLAN_CTAG_INDEX</dfn>	2</u></td></tr>
<tr><th id="1224">1224</th><td><u>#define <dfn class="macro" id="_M/TX_PACKET_ATTRIBUTES_VLAN_CTAG_WIDTH" data-ref="_M/TX_PACKET_ATTRIBUTES_VLAN_CTAG_WIDTH">TX_PACKET_ATTRIBUTES_VLAN_CTAG_WIDTH</dfn>	1</u></td></tr>
<tr><th id="1225">1225</th><td><u>#define <dfn class="macro" id="_M/TX_PACKET_ATTRIBUTES_PTP_INDEX" data-ref="_M/TX_PACKET_ATTRIBUTES_PTP_INDEX">TX_PACKET_ATTRIBUTES_PTP_INDEX</dfn>		3</u></td></tr>
<tr><th id="1226">1226</th><td><u>#define <dfn class="macro" id="_M/TX_PACKET_ATTRIBUTES_PTP_WIDTH" data-ref="_M/TX_PACKET_ATTRIBUTES_PTP_WIDTH">TX_PACKET_ATTRIBUTES_PTP_WIDTH</dfn>		1</u></td></tr>
<tr><th id="1227">1227</th><td><u>#define <dfn class="macro" id="_M/TX_PACKET_ATTRIBUTES_VXLAN_INDEX" data-ref="_M/TX_PACKET_ATTRIBUTES_VXLAN_INDEX">TX_PACKET_ATTRIBUTES_VXLAN_INDEX</dfn>	4</u></td></tr>
<tr><th id="1228">1228</th><td><u>#define <dfn class="macro" id="_M/TX_PACKET_ATTRIBUTES_VXLAN_WIDTH" data-ref="_M/TX_PACKET_ATTRIBUTES_VXLAN_WIDTH">TX_PACKET_ATTRIBUTES_VXLAN_WIDTH</dfn>	1</u></td></tr>
<tr><th id="1229">1229</th><td></td></tr>
<tr><th id="1230">1230</th><td><u>#define <dfn class="macro" id="_M/TX_CONTEXT_DESC2_MSS_INDEX" data-ref="_M/TX_CONTEXT_DESC2_MSS_INDEX">TX_CONTEXT_DESC2_MSS_INDEX</dfn>		0</u></td></tr>
<tr><th id="1231">1231</th><td><u>#define <dfn class="macro" id="_M/TX_CONTEXT_DESC2_MSS_WIDTH" data-ref="_M/TX_CONTEXT_DESC2_MSS_WIDTH">TX_CONTEXT_DESC2_MSS_WIDTH</dfn>		15</u></td></tr>
<tr><th id="1232">1232</th><td><u>#define <dfn class="macro" id="_M/TX_CONTEXT_DESC3_CTXT_INDEX" data-ref="_M/TX_CONTEXT_DESC3_CTXT_INDEX">TX_CONTEXT_DESC3_CTXT_INDEX</dfn>		30</u></td></tr>
<tr><th id="1233">1233</th><td><u>#define <dfn class="macro" id="_M/TX_CONTEXT_DESC3_CTXT_WIDTH" data-ref="_M/TX_CONTEXT_DESC3_CTXT_WIDTH">TX_CONTEXT_DESC3_CTXT_WIDTH</dfn>		1</u></td></tr>
<tr><th id="1234">1234</th><td><u>#define <dfn class="macro" id="_M/TX_CONTEXT_DESC3_TCMSSV_INDEX" data-ref="_M/TX_CONTEXT_DESC3_TCMSSV_INDEX">TX_CONTEXT_DESC3_TCMSSV_INDEX</dfn>		26</u></td></tr>
<tr><th id="1235">1235</th><td><u>#define <dfn class="macro" id="_M/TX_CONTEXT_DESC3_TCMSSV_WIDTH" data-ref="_M/TX_CONTEXT_DESC3_TCMSSV_WIDTH">TX_CONTEXT_DESC3_TCMSSV_WIDTH</dfn>		1</u></td></tr>
<tr><th id="1236">1236</th><td><u>#define <dfn class="macro" id="_M/TX_CONTEXT_DESC3_VLTV_INDEX" data-ref="_M/TX_CONTEXT_DESC3_VLTV_INDEX">TX_CONTEXT_DESC3_VLTV_INDEX</dfn>		16</u></td></tr>
<tr><th id="1237">1237</th><td><u>#define <dfn class="macro" id="_M/TX_CONTEXT_DESC3_VLTV_WIDTH" data-ref="_M/TX_CONTEXT_DESC3_VLTV_WIDTH">TX_CONTEXT_DESC3_VLTV_WIDTH</dfn>		1</u></td></tr>
<tr><th id="1238">1238</th><td><u>#define <dfn class="macro" id="_M/TX_CONTEXT_DESC3_VT_INDEX" data-ref="_M/TX_CONTEXT_DESC3_VT_INDEX">TX_CONTEXT_DESC3_VT_INDEX</dfn>		0</u></td></tr>
<tr><th id="1239">1239</th><td><u>#define <dfn class="macro" id="_M/TX_CONTEXT_DESC3_VT_WIDTH" data-ref="_M/TX_CONTEXT_DESC3_VT_WIDTH">TX_CONTEXT_DESC3_VT_WIDTH</dfn>		16</u></td></tr>
<tr><th id="1240">1240</th><td></td></tr>
<tr><th id="1241">1241</th><td><u>#define <dfn class="macro" id="_M/TX_NORMAL_DESC2_HL_B1L_INDEX" data-ref="_M/TX_NORMAL_DESC2_HL_B1L_INDEX">TX_NORMAL_DESC2_HL_B1L_INDEX</dfn>		0</u></td></tr>
<tr><th id="1242">1242</th><td><u>#define <dfn class="macro" id="_M/TX_NORMAL_DESC2_HL_B1L_WIDTH" data-ref="_M/TX_NORMAL_DESC2_HL_B1L_WIDTH">TX_NORMAL_DESC2_HL_B1L_WIDTH</dfn>		14</u></td></tr>
<tr><th id="1243">1243</th><td><u>#define <dfn class="macro" id="_M/TX_NORMAL_DESC2_IC_INDEX" data-ref="_M/TX_NORMAL_DESC2_IC_INDEX">TX_NORMAL_DESC2_IC_INDEX</dfn>		31</u></td></tr>
<tr><th id="1244">1244</th><td><u>#define <dfn class="macro" id="_M/TX_NORMAL_DESC2_IC_WIDTH" data-ref="_M/TX_NORMAL_DESC2_IC_WIDTH">TX_NORMAL_DESC2_IC_WIDTH</dfn>		1</u></td></tr>
<tr><th id="1245">1245</th><td><u>#define <dfn class="macro" id="_M/TX_NORMAL_DESC2_TTSE_INDEX" data-ref="_M/TX_NORMAL_DESC2_TTSE_INDEX">TX_NORMAL_DESC2_TTSE_INDEX</dfn>		30</u></td></tr>
<tr><th id="1246">1246</th><td><u>#define <dfn class="macro" id="_M/TX_NORMAL_DESC2_TTSE_WIDTH" data-ref="_M/TX_NORMAL_DESC2_TTSE_WIDTH">TX_NORMAL_DESC2_TTSE_WIDTH</dfn>		1</u></td></tr>
<tr><th id="1247">1247</th><td><u>#define <dfn class="macro" id="_M/TX_NORMAL_DESC2_VTIR_INDEX" data-ref="_M/TX_NORMAL_DESC2_VTIR_INDEX">TX_NORMAL_DESC2_VTIR_INDEX</dfn>		14</u></td></tr>
<tr><th id="1248">1248</th><td><u>#define <dfn class="macro" id="_M/TX_NORMAL_DESC2_VTIR_WIDTH" data-ref="_M/TX_NORMAL_DESC2_VTIR_WIDTH">TX_NORMAL_DESC2_VTIR_WIDTH</dfn>		2</u></td></tr>
<tr><th id="1249">1249</th><td><u>#define <dfn class="macro" id="_M/TX_NORMAL_DESC3_CIC_INDEX" data-ref="_M/TX_NORMAL_DESC3_CIC_INDEX">TX_NORMAL_DESC3_CIC_INDEX</dfn>		16</u></td></tr>
<tr><th id="1250">1250</th><td><u>#define <dfn class="macro" id="_M/TX_NORMAL_DESC3_CIC_WIDTH" data-ref="_M/TX_NORMAL_DESC3_CIC_WIDTH">TX_NORMAL_DESC3_CIC_WIDTH</dfn>		2</u></td></tr>
<tr><th id="1251">1251</th><td><u>#define <dfn class="macro" id="_M/TX_NORMAL_DESC3_CPC_INDEX" data-ref="_M/TX_NORMAL_DESC3_CPC_INDEX">TX_NORMAL_DESC3_CPC_INDEX</dfn>		26</u></td></tr>
<tr><th id="1252">1252</th><td><u>#define <dfn class="macro" id="_M/TX_NORMAL_DESC3_CPC_WIDTH" data-ref="_M/TX_NORMAL_DESC3_CPC_WIDTH">TX_NORMAL_DESC3_CPC_WIDTH</dfn>		2</u></td></tr>
<tr><th id="1253">1253</th><td><u>#define <dfn class="macro" id="_M/TX_NORMAL_DESC3_CTXT_INDEX" data-ref="_M/TX_NORMAL_DESC3_CTXT_INDEX">TX_NORMAL_DESC3_CTXT_INDEX</dfn>		30</u></td></tr>
<tr><th id="1254">1254</th><td><u>#define <dfn class="macro" id="_M/TX_NORMAL_DESC3_CTXT_WIDTH" data-ref="_M/TX_NORMAL_DESC3_CTXT_WIDTH">TX_NORMAL_DESC3_CTXT_WIDTH</dfn>		1</u></td></tr>
<tr><th id="1255">1255</th><td><u>#define <dfn class="macro" id="_M/TX_NORMAL_DESC3_FD_INDEX" data-ref="_M/TX_NORMAL_DESC3_FD_INDEX">TX_NORMAL_DESC3_FD_INDEX</dfn>		29</u></td></tr>
<tr><th id="1256">1256</th><td><u>#define <dfn class="macro" id="_M/TX_NORMAL_DESC3_FD_WIDTH" data-ref="_M/TX_NORMAL_DESC3_FD_WIDTH">TX_NORMAL_DESC3_FD_WIDTH</dfn>		1</u></td></tr>
<tr><th id="1257">1257</th><td><u>#define <dfn class="macro" id="_M/TX_NORMAL_DESC3_FL_INDEX" data-ref="_M/TX_NORMAL_DESC3_FL_INDEX">TX_NORMAL_DESC3_FL_INDEX</dfn>		0</u></td></tr>
<tr><th id="1258">1258</th><td><u>#define <dfn class="macro" id="_M/TX_NORMAL_DESC3_FL_WIDTH" data-ref="_M/TX_NORMAL_DESC3_FL_WIDTH">TX_NORMAL_DESC3_FL_WIDTH</dfn>		15</u></td></tr>
<tr><th id="1259">1259</th><td><u>#define <dfn class="macro" id="_M/TX_NORMAL_DESC3_LD_INDEX" data-ref="_M/TX_NORMAL_DESC3_LD_INDEX">TX_NORMAL_DESC3_LD_INDEX</dfn>		28</u></td></tr>
<tr><th id="1260">1260</th><td><u>#define <dfn class="macro" id="_M/TX_NORMAL_DESC3_LD_WIDTH" data-ref="_M/TX_NORMAL_DESC3_LD_WIDTH">TX_NORMAL_DESC3_LD_WIDTH</dfn>		1</u></td></tr>
<tr><th id="1261">1261</th><td><u>#define <dfn class="macro" id="_M/TX_NORMAL_DESC3_OWN_INDEX" data-ref="_M/TX_NORMAL_DESC3_OWN_INDEX">TX_NORMAL_DESC3_OWN_INDEX</dfn>		31</u></td></tr>
<tr><th id="1262">1262</th><td><u>#define <dfn class="macro" id="_M/TX_NORMAL_DESC3_OWN_WIDTH" data-ref="_M/TX_NORMAL_DESC3_OWN_WIDTH">TX_NORMAL_DESC3_OWN_WIDTH</dfn>		1</u></td></tr>
<tr><th id="1263">1263</th><td><u>#define <dfn class="macro" id="_M/TX_NORMAL_DESC3_TCPHDRLEN_INDEX" data-ref="_M/TX_NORMAL_DESC3_TCPHDRLEN_INDEX">TX_NORMAL_DESC3_TCPHDRLEN_INDEX</dfn>		19</u></td></tr>
<tr><th id="1264">1264</th><td><u>#define <dfn class="macro" id="_M/TX_NORMAL_DESC3_TCPHDRLEN_WIDTH" data-ref="_M/TX_NORMAL_DESC3_TCPHDRLEN_WIDTH">TX_NORMAL_DESC3_TCPHDRLEN_WIDTH</dfn>		4</u></td></tr>
<tr><th id="1265">1265</th><td><u>#define <dfn class="macro" id="_M/TX_NORMAL_DESC3_TCPPL_INDEX" data-ref="_M/TX_NORMAL_DESC3_TCPPL_INDEX">TX_NORMAL_DESC3_TCPPL_INDEX</dfn>		0</u></td></tr>
<tr><th id="1266">1266</th><td><u>#define <dfn class="macro" id="_M/TX_NORMAL_DESC3_TCPPL_WIDTH" data-ref="_M/TX_NORMAL_DESC3_TCPPL_WIDTH">TX_NORMAL_DESC3_TCPPL_WIDTH</dfn>		18</u></td></tr>
<tr><th id="1267">1267</th><td><u>#define <dfn class="macro" id="_M/TX_NORMAL_DESC3_TSE_INDEX" data-ref="_M/TX_NORMAL_DESC3_TSE_INDEX">TX_NORMAL_DESC3_TSE_INDEX</dfn>		18</u></td></tr>
<tr><th id="1268">1268</th><td><u>#define <dfn class="macro" id="_M/TX_NORMAL_DESC3_TSE_WIDTH" data-ref="_M/TX_NORMAL_DESC3_TSE_WIDTH">TX_NORMAL_DESC3_TSE_WIDTH</dfn>		1</u></td></tr>
<tr><th id="1269">1269</th><td><u>#define <dfn class="macro" id="_M/TX_NORMAL_DESC3_VNP_INDEX" data-ref="_M/TX_NORMAL_DESC3_VNP_INDEX">TX_NORMAL_DESC3_VNP_INDEX</dfn>		23</u></td></tr>
<tr><th id="1270">1270</th><td><u>#define <dfn class="macro" id="_M/TX_NORMAL_DESC3_VNP_WIDTH" data-ref="_M/TX_NORMAL_DESC3_VNP_WIDTH">TX_NORMAL_DESC3_VNP_WIDTH</dfn>		3</u></td></tr>
<tr><th id="1271">1271</th><td></td></tr>
<tr><th id="1272">1272</th><td><u>#define <dfn class="macro" id="_M/TX_NORMAL_DESC2_VLAN_INSERT" data-ref="_M/TX_NORMAL_DESC2_VLAN_INSERT">TX_NORMAL_DESC2_VLAN_INSERT</dfn>		0x2</u></td></tr>
<tr><th id="1273">1273</th><td><u>#define <dfn class="macro" id="_M/TX_NORMAL_DESC3_VXLAN_PACKET" data-ref="_M/TX_NORMAL_DESC3_VXLAN_PACKET">TX_NORMAL_DESC3_VXLAN_PACKET</dfn>		0x3</u></td></tr>
<tr><th id="1274">1274</th><td></td></tr>
<tr><th id="1275">1275</th><td><i>/* MDIO undefined or vendor specific registers */</i></td></tr>
<tr><th id="1276">1276</th><td><u>#<span data-ppcond="1276">ifndef</span> <span class="macro" data-ref="_M/MDIO_PMA_10GBR_PMD_CTRL">MDIO_PMA_10GBR_PMD_CTRL</span></u></td></tr>
<tr><th id="1277">1277</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_10GBR_PMD_CTRL" data-ref="_M/MDIO_PMA_10GBR_PMD_CTRL">MDIO_PMA_10GBR_PMD_CTRL</dfn>		0x0096</u></td></tr>
<tr><th id="1278">1278</th><td><u>#<span data-ppcond="1276">endif</span></u></td></tr>
<tr><th id="1279">1279</th><td></td></tr>
<tr><th id="1280">1280</th><td><u>#<span data-ppcond="1280">ifndef</span> <span class="macro" data-ref="_M/MDIO_PMA_10GBR_FECCTRL">MDIO_PMA_10GBR_FECCTRL</span></u></td></tr>
<tr><th id="1281">1281</th><td><u>#define <dfn class="macro" id="_M/MDIO_PMA_10GBR_FECCTRL" data-ref="_M/MDIO_PMA_10GBR_FECCTRL">MDIO_PMA_10GBR_FECCTRL</dfn>		0x00ab</u></td></tr>
<tr><th id="1282">1282</th><td><u>#<span data-ppcond="1280">endif</span></u></td></tr>
<tr><th id="1283">1283</th><td></td></tr>
<tr><th id="1284">1284</th><td><u>#<span data-ppcond="1284">ifndef</span> <span class="macro" data-ref="_M/MDIO_PCS_DIG_CTRL">MDIO_PCS_DIG_CTRL</span></u></td></tr>
<tr><th id="1285">1285</th><td><u>#define <dfn class="macro" id="_M/MDIO_PCS_DIG_CTRL" data-ref="_M/MDIO_PCS_DIG_CTRL">MDIO_PCS_DIG_CTRL</dfn>		0x8000</u></td></tr>
<tr><th id="1286">1286</th><td><u>#<span data-ppcond="1284">endif</span></u></td></tr>
<tr><th id="1287">1287</th><td></td></tr>
<tr><th id="1288">1288</th><td><u>#<span data-ppcond="1288">ifndef</span> <span class="macro" data-ref="_M/MDIO_AN_XNP">MDIO_AN_XNP</span></u></td></tr>
<tr><th id="1289">1289</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_XNP" data-ref="_M/MDIO_AN_XNP">MDIO_AN_XNP</dfn>			0x0016</u></td></tr>
<tr><th id="1290">1290</th><td><u>#<span data-ppcond="1288">endif</span></u></td></tr>
<tr><th id="1291">1291</th><td></td></tr>
<tr><th id="1292">1292</th><td><u>#<span data-ppcond="1292">ifndef</span> <span class="macro" data-ref="_M/MDIO_AN_LPX">MDIO_AN_LPX</span></u></td></tr>
<tr><th id="1293">1293</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_LPX" data-ref="_M/MDIO_AN_LPX">MDIO_AN_LPX</dfn>			0x0019</u></td></tr>
<tr><th id="1294">1294</th><td><u>#<span data-ppcond="1292">endif</span></u></td></tr>
<tr><th id="1295">1295</th><td></td></tr>
<tr><th id="1296">1296</th><td><u>#<span data-ppcond="1296">ifndef</span> <span class="macro" data-ref="_M/MDIO_AN_COMP_STAT">MDIO_AN_COMP_STAT</span></u></td></tr>
<tr><th id="1297">1297</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_COMP_STAT" data-ref="_M/MDIO_AN_COMP_STAT">MDIO_AN_COMP_STAT</dfn>		0x0030</u></td></tr>
<tr><th id="1298">1298</th><td><u>#<span data-ppcond="1296">endif</span></u></td></tr>
<tr><th id="1299">1299</th><td></td></tr>
<tr><th id="1300">1300</th><td><u>#<span data-ppcond="1300">ifndef</span> <span class="macro" data-ref="_M/MDIO_AN_INTMASK">MDIO_AN_INTMASK</span></u></td></tr>
<tr><th id="1301">1301</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_INTMASK" data-ref="_M/MDIO_AN_INTMASK">MDIO_AN_INTMASK</dfn>			0x8001</u></td></tr>
<tr><th id="1302">1302</th><td><u>#<span data-ppcond="1300">endif</span></u></td></tr>
<tr><th id="1303">1303</th><td></td></tr>
<tr><th id="1304">1304</th><td><u>#<span data-ppcond="1304">ifndef</span> <span class="macro" data-ref="_M/MDIO_AN_INT">MDIO_AN_INT</span></u></td></tr>
<tr><th id="1305">1305</th><td><u>#define <dfn class="macro" id="_M/MDIO_AN_INT" data-ref="_M/MDIO_AN_INT">MDIO_AN_INT</dfn>			0x8002</u></td></tr>
<tr><th id="1306">1306</th><td><u>#<span data-ppcond="1304">endif</span></u></td></tr>
<tr><th id="1307">1307</th><td></td></tr>
<tr><th id="1308">1308</th><td><u>#<span data-ppcond="1308">ifndef</span> <span class="macro" data-ref="_M/MDIO_VEND2_AN_ADVERTISE">MDIO_VEND2_AN_ADVERTISE</span></u></td></tr>
<tr><th id="1309">1309</th><td><u>#define <dfn class="macro" id="_M/MDIO_VEND2_AN_ADVERTISE" data-ref="_M/MDIO_VEND2_AN_ADVERTISE">MDIO_VEND2_AN_ADVERTISE</dfn>		0x0004</u></td></tr>
<tr><th id="1310">1310</th><td><u>#<span data-ppcond="1308">endif</span></u></td></tr>
<tr><th id="1311">1311</th><td></td></tr>
<tr><th id="1312">1312</th><td><u>#<span data-ppcond="1312">ifndef</span> <span class="macro" data-ref="_M/MDIO_VEND2_AN_LP_ABILITY">MDIO_VEND2_AN_LP_ABILITY</span></u></td></tr>
<tr><th id="1313">1313</th><td><u>#define <dfn class="macro" id="_M/MDIO_VEND2_AN_LP_ABILITY" data-ref="_M/MDIO_VEND2_AN_LP_ABILITY">MDIO_VEND2_AN_LP_ABILITY</dfn>	0x0005</u></td></tr>
<tr><th id="1314">1314</th><td><u>#<span data-ppcond="1312">endif</span></u></td></tr>
<tr><th id="1315">1315</th><td></td></tr>
<tr><th id="1316">1316</th><td><u>#<span data-ppcond="1316">ifndef</span> <span class="macro" data-ref="_M/MDIO_VEND2_AN_CTRL">MDIO_VEND2_AN_CTRL</span></u></td></tr>
<tr><th id="1317">1317</th><td><u>#define <dfn class="macro" id="_M/MDIO_VEND2_AN_CTRL" data-ref="_M/MDIO_VEND2_AN_CTRL">MDIO_VEND2_AN_CTRL</dfn>		0x8001</u></td></tr>
<tr><th id="1318">1318</th><td><u>#<span data-ppcond="1316">endif</span></u></td></tr>
<tr><th id="1319">1319</th><td></td></tr>
<tr><th id="1320">1320</th><td><u>#<span data-ppcond="1320">ifndef</span> <span class="macro" data-ref="_M/MDIO_VEND2_AN_STAT">MDIO_VEND2_AN_STAT</span></u></td></tr>
<tr><th id="1321">1321</th><td><u>#define <dfn class="macro" id="_M/MDIO_VEND2_AN_STAT" data-ref="_M/MDIO_VEND2_AN_STAT">MDIO_VEND2_AN_STAT</dfn>		0x8002</u></td></tr>
<tr><th id="1322">1322</th><td><u>#<span data-ppcond="1320">endif</span></u></td></tr>
<tr><th id="1323">1323</th><td></td></tr>
<tr><th id="1324">1324</th><td><u>#<span data-ppcond="1324">ifndef</span> <span class="macro" data-ref="_M/MDIO_VEND2_PMA_CDR_CONTROL">MDIO_VEND2_PMA_CDR_CONTROL</span></u></td></tr>
<tr><th id="1325">1325</th><td><u>#define <dfn class="macro" id="_M/MDIO_VEND2_PMA_CDR_CONTROL" data-ref="_M/MDIO_VEND2_PMA_CDR_CONTROL">MDIO_VEND2_PMA_CDR_CONTROL</dfn>	0x8056</u></td></tr>
<tr><th id="1326">1326</th><td><u>#<span data-ppcond="1324">endif</span></u></td></tr>
<tr><th id="1327">1327</th><td></td></tr>
<tr><th id="1328">1328</th><td><u>#<span data-ppcond="1328">ifndef</span> <span class="macro" data-ref="_M/MDIO_CTRL1_SPEED1G">MDIO_CTRL1_SPEED1G</span></u></td></tr>
<tr><th id="1329">1329</th><td><u>#define <dfn class="macro" id="_M/MDIO_CTRL1_SPEED1G" data-ref="_M/MDIO_CTRL1_SPEED1G">MDIO_CTRL1_SPEED1G</dfn>		(MDIO_CTRL1_SPEED10G &amp; ~BMCR_SPEED100)</u></td></tr>
<tr><th id="1330">1330</th><td><u>#<span data-ppcond="1328">endif</span></u></td></tr>
<tr><th id="1331">1331</th><td></td></tr>
<tr><th id="1332">1332</th><td><u>#<span data-ppcond="1332">ifndef</span> <span class="macro" data-ref="_M/MDIO_VEND2_CTRL1_AN_ENABLE">MDIO_VEND2_CTRL1_AN_ENABLE</span></u></td></tr>
<tr><th id="1333">1333</th><td><u>#define <dfn class="macro" id="_M/MDIO_VEND2_CTRL1_AN_ENABLE" data-ref="_M/MDIO_VEND2_CTRL1_AN_ENABLE">MDIO_VEND2_CTRL1_AN_ENABLE</dfn>	BIT(12)</u></td></tr>
<tr><th id="1334">1334</th><td><u>#<span data-ppcond="1332">endif</span></u></td></tr>
<tr><th id="1335">1335</th><td></td></tr>
<tr><th id="1336">1336</th><td><u>#<span data-ppcond="1336">ifndef</span> <span class="macro" data-ref="_M/MDIO_VEND2_CTRL1_AN_RESTART">MDIO_VEND2_CTRL1_AN_RESTART</span></u></td></tr>
<tr><th id="1337">1337</th><td><u>#define <dfn class="macro" id="_M/MDIO_VEND2_CTRL1_AN_RESTART" data-ref="_M/MDIO_VEND2_CTRL1_AN_RESTART">MDIO_VEND2_CTRL1_AN_RESTART</dfn>	BIT(9)</u></td></tr>
<tr><th id="1338">1338</th><td><u>#<span data-ppcond="1336">endif</span></u></td></tr>
<tr><th id="1339">1339</th><td></td></tr>
<tr><th id="1340">1340</th><td><u>#<span data-ppcond="1340">ifndef</span> <span class="macro" data-ref="_M/MDIO_VEND2_CTRL1_SS6">MDIO_VEND2_CTRL1_SS6</span></u></td></tr>
<tr><th id="1341">1341</th><td><u>#define <dfn class="macro" id="_M/MDIO_VEND2_CTRL1_SS6" data-ref="_M/MDIO_VEND2_CTRL1_SS6">MDIO_VEND2_CTRL1_SS6</dfn>		BIT(6)</u></td></tr>
<tr><th id="1342">1342</th><td><u>#<span data-ppcond="1340">endif</span></u></td></tr>
<tr><th id="1343">1343</th><td></td></tr>
<tr><th id="1344">1344</th><td><u>#<span data-ppcond="1344">ifndef</span> <span class="macro" data-ref="_M/MDIO_VEND2_CTRL1_SS13">MDIO_VEND2_CTRL1_SS13</span></u></td></tr>
<tr><th id="1345">1345</th><td><u>#define <dfn class="macro" id="_M/MDIO_VEND2_CTRL1_SS13" data-ref="_M/MDIO_VEND2_CTRL1_SS13">MDIO_VEND2_CTRL1_SS13</dfn>		BIT(13)</u></td></tr>
<tr><th id="1346">1346</th><td><u>#<span data-ppcond="1344">endif</span></u></td></tr>
<tr><th id="1347">1347</th><td></td></tr>
<tr><th id="1348">1348</th><td><i>/* MDIO mask values */</i></td></tr>
<tr><th id="1349">1349</th><td><u>#define <dfn class="macro" id="_M/XGBE_AN_CL73_INT_CMPLT" data-ref="_M/XGBE_AN_CL73_INT_CMPLT">XGBE_AN_CL73_INT_CMPLT</dfn>		BIT(0)</u></td></tr>
<tr><th id="1350">1350</th><td><u>#define <dfn class="macro" id="_M/XGBE_AN_CL73_INC_LINK" data-ref="_M/XGBE_AN_CL73_INC_LINK">XGBE_AN_CL73_INC_LINK</dfn>		BIT(1)</u></td></tr>
<tr><th id="1351">1351</th><td><u>#define <dfn class="macro" id="_M/XGBE_AN_CL73_PG_RCV" data-ref="_M/XGBE_AN_CL73_PG_RCV">XGBE_AN_CL73_PG_RCV</dfn>		BIT(2)</u></td></tr>
<tr><th id="1352">1352</th><td><u>#define <dfn class="macro" id="_M/XGBE_AN_CL73_INT_MASK" data-ref="_M/XGBE_AN_CL73_INT_MASK">XGBE_AN_CL73_INT_MASK</dfn>		0x07</u></td></tr>
<tr><th id="1353">1353</th><td></td></tr>
<tr><th id="1354">1354</th><td><u>#define <dfn class="macro" id="_M/XGBE_XNP_MCF_NULL_MESSAGE" data-ref="_M/XGBE_XNP_MCF_NULL_MESSAGE">XGBE_XNP_MCF_NULL_MESSAGE</dfn>	0x001</u></td></tr>
<tr><th id="1355">1355</th><td><u>#define <dfn class="macro" id="_M/XGBE_XNP_ACK_PROCESSED" data-ref="_M/XGBE_XNP_ACK_PROCESSED">XGBE_XNP_ACK_PROCESSED</dfn>		BIT(12)</u></td></tr>
<tr><th id="1356">1356</th><td><u>#define <dfn class="macro" id="_M/XGBE_XNP_MP_FORMATTED" data-ref="_M/XGBE_XNP_MP_FORMATTED">XGBE_XNP_MP_FORMATTED</dfn>		BIT(13)</u></td></tr>
<tr><th id="1357">1357</th><td><u>#define <dfn class="macro" id="_M/XGBE_XNP_NP_EXCHANGE" data-ref="_M/XGBE_XNP_NP_EXCHANGE">XGBE_XNP_NP_EXCHANGE</dfn>		BIT(15)</u></td></tr>
<tr><th id="1358">1358</th><td></td></tr>
<tr><th id="1359">1359</th><td><u>#define <dfn class="macro" id="_M/XGBE_KR_TRAINING_START" data-ref="_M/XGBE_KR_TRAINING_START">XGBE_KR_TRAINING_START</dfn>		BIT(0)</u></td></tr>
<tr><th id="1360">1360</th><td><u>#define <dfn class="macro" id="_M/XGBE_KR_TRAINING_ENABLE" data-ref="_M/XGBE_KR_TRAINING_ENABLE">XGBE_KR_TRAINING_ENABLE</dfn>		BIT(1)</u></td></tr>
<tr><th id="1361">1361</th><td></td></tr>
<tr><th id="1362">1362</th><td><u>#define <dfn class="macro" id="_M/XGBE_PCS_CL37_BP" data-ref="_M/XGBE_PCS_CL37_BP">XGBE_PCS_CL37_BP</dfn>		BIT(12)</u></td></tr>
<tr><th id="1363">1363</th><td></td></tr>
<tr><th id="1364">1364</th><td><u>#define <dfn class="macro" id="_M/XGBE_AN_CL37_INT_CMPLT" data-ref="_M/XGBE_AN_CL37_INT_CMPLT">XGBE_AN_CL37_INT_CMPLT</dfn>		BIT(0)</u></td></tr>
<tr><th id="1365">1365</th><td><u>#define <dfn class="macro" id="_M/XGBE_AN_CL37_INT_MASK" data-ref="_M/XGBE_AN_CL37_INT_MASK">XGBE_AN_CL37_INT_MASK</dfn>		0x01</u></td></tr>
<tr><th id="1366">1366</th><td></td></tr>
<tr><th id="1367">1367</th><td><u>#define <dfn class="macro" id="_M/XGBE_AN_CL37_HD_MASK" data-ref="_M/XGBE_AN_CL37_HD_MASK">XGBE_AN_CL37_HD_MASK</dfn>		0x40</u></td></tr>
<tr><th id="1368">1368</th><td><u>#define <dfn class="macro" id="_M/XGBE_AN_CL37_FD_MASK" data-ref="_M/XGBE_AN_CL37_FD_MASK">XGBE_AN_CL37_FD_MASK</dfn>		0x20</u></td></tr>
<tr><th id="1369">1369</th><td></td></tr>
<tr><th id="1370">1370</th><td><u>#define <dfn class="macro" id="_M/XGBE_AN_CL37_PCS_MODE_MASK" data-ref="_M/XGBE_AN_CL37_PCS_MODE_MASK">XGBE_AN_CL37_PCS_MODE_MASK</dfn>	0x06</u></td></tr>
<tr><th id="1371">1371</th><td><u>#define <dfn class="macro" id="_M/XGBE_AN_CL37_PCS_MODE_BASEX" data-ref="_M/XGBE_AN_CL37_PCS_MODE_BASEX">XGBE_AN_CL37_PCS_MODE_BASEX</dfn>	0x00</u></td></tr>
<tr><th id="1372">1372</th><td><u>#define <dfn class="macro" id="_M/XGBE_AN_CL37_PCS_MODE_SGMII" data-ref="_M/XGBE_AN_CL37_PCS_MODE_SGMII">XGBE_AN_CL37_PCS_MODE_SGMII</dfn>	0x04</u></td></tr>
<tr><th id="1373">1373</th><td><u>#define <dfn class="macro" id="_M/XGBE_AN_CL37_TX_CONFIG_MASK" data-ref="_M/XGBE_AN_CL37_TX_CONFIG_MASK">XGBE_AN_CL37_TX_CONFIG_MASK</dfn>	0x08</u></td></tr>
<tr><th id="1374">1374</th><td><u>#define <dfn class="macro" id="_M/XGBE_AN_CL37_MII_CTRL_8BIT" data-ref="_M/XGBE_AN_CL37_MII_CTRL_8BIT">XGBE_AN_CL37_MII_CTRL_8BIT</dfn>	0x0100</u></td></tr>
<tr><th id="1375">1375</th><td></td></tr>
<tr><th id="1376">1376</th><td><u>#define <dfn class="macro" id="_M/XGBE_PMA_CDR_TRACK_EN_MASK" data-ref="_M/XGBE_PMA_CDR_TRACK_EN_MASK">XGBE_PMA_CDR_TRACK_EN_MASK</dfn>	0x01</u></td></tr>
<tr><th id="1377">1377</th><td><u>#define <dfn class="macro" id="_M/XGBE_PMA_CDR_TRACK_EN_OFF" data-ref="_M/XGBE_PMA_CDR_TRACK_EN_OFF">XGBE_PMA_CDR_TRACK_EN_OFF</dfn>	0x00</u></td></tr>
<tr><th id="1378">1378</th><td><u>#define <dfn class="macro" id="_M/XGBE_PMA_CDR_TRACK_EN_ON" data-ref="_M/XGBE_PMA_CDR_TRACK_EN_ON">XGBE_PMA_CDR_TRACK_EN_ON</dfn>	0x01</u></td></tr>
<tr><th id="1379">1379</th><td></td></tr>
<tr><th id="1380">1380</th><td><i>/* Bit setting and getting macros</i></td></tr>
<tr><th id="1381">1381</th><td><i> *  The get macro will extract the current bit field value from within</i></td></tr>
<tr><th id="1382">1382</th><td><i> *  the variable</i></td></tr>
<tr><th id="1383">1383</th><td><i> *</i></td></tr>
<tr><th id="1384">1384</th><td><i> *  The set macro will clear the current bit field value within the</i></td></tr>
<tr><th id="1385">1385</th><td><i> *  variable and then set the bit field of the variable to the</i></td></tr>
<tr><th id="1386">1386</th><td><i> *  specified value</i></td></tr>
<tr><th id="1387">1387</th><td><i> */</i></td></tr>
<tr><th id="1388">1388</th><td><u>#define <dfn class="macro" id="_M/GET_BITS" data-ref="_M/GET_BITS">GET_BITS</dfn>(_var, _index, _width)					\</u></td></tr>
<tr><th id="1389">1389</th><td><u>	(((_var) &gt;&gt; (_index)) &amp; ((0x1 &lt;&lt; (_width)) - 1))</u></td></tr>
<tr><th id="1390">1390</th><td></td></tr>
<tr><th id="1391">1391</th><td><u>#define <dfn class="macro" id="_M/SET_BITS" data-ref="_M/SET_BITS">SET_BITS</dfn>(_var, _index, _width, _val)				\</u></td></tr>
<tr><th id="1392">1392</th><td><u>do {									\</u></td></tr>
<tr><th id="1393">1393</th><td><u>	(_var) &amp;= ~(((0x1 &lt;&lt; (_width)) - 1) &lt;&lt; (_index));		\</u></td></tr>
<tr><th id="1394">1394</th><td><u>	(_var) |= (((_val) &amp; ((0x1 &lt;&lt; (_width)) - 1)) &lt;&lt; (_index));	\</u></td></tr>
<tr><th id="1395">1395</th><td><u>} while (0)</u></td></tr>
<tr><th id="1396">1396</th><td></td></tr>
<tr><th id="1397">1397</th><td><u>#define <dfn class="macro" id="_M/GET_BITS_LE" data-ref="_M/GET_BITS_LE">GET_BITS_LE</dfn>(_var, _index, _width)				\</u></td></tr>
<tr><th id="1398">1398</th><td><u>	((le32_to_cpu((_var)) &gt;&gt; (_index)) &amp; ((0x1 &lt;&lt; (_width)) - 1))</u></td></tr>
<tr><th id="1399">1399</th><td></td></tr>
<tr><th id="1400">1400</th><td><u>#define <dfn class="macro" id="_M/SET_BITS_LE" data-ref="_M/SET_BITS_LE">SET_BITS_LE</dfn>(_var, _index, _width, _val)				\</u></td></tr>
<tr><th id="1401">1401</th><td><u>do {									\</u></td></tr>
<tr><th id="1402">1402</th><td><u>	(_var) &amp;= cpu_to_le32(~(((0x1 &lt;&lt; (_width)) - 1) &lt;&lt; (_index)));	\</u></td></tr>
<tr><th id="1403">1403</th><td><u>	(_var) |= cpu_to_le32((((_val) &amp;				\</u></td></tr>
<tr><th id="1404">1404</th><td><u>			      ((0x1 &lt;&lt; (_width)) - 1)) &lt;&lt; (_index)));	\</u></td></tr>
<tr><th id="1405">1405</th><td><u>} while (0)</u></td></tr>
<tr><th id="1406">1406</th><td></td></tr>
<tr><th id="1407">1407</th><td><i>/* Bit setting and getting macros based on register fields</i></td></tr>
<tr><th id="1408">1408</th><td><i> *  The get macro uses the bit field definitions formed using the input</i></td></tr>
<tr><th id="1409">1409</th><td><i> *  names to extract the current bit field value from within the</i></td></tr>
<tr><th id="1410">1410</th><td><i> *  variable</i></td></tr>
<tr><th id="1411">1411</th><td><i> *</i></td></tr>
<tr><th id="1412">1412</th><td><i> *  The set macro uses the bit field definitions formed using the input</i></td></tr>
<tr><th id="1413">1413</th><td><i> *  names to set the bit field of the variable to the specified value</i></td></tr>
<tr><th id="1414">1414</th><td><i> */</i></td></tr>
<tr><th id="1415">1415</th><td><u>#define <dfn class="macro" id="_M/XGMAC_GET_BITS" data-ref="_M/XGMAC_GET_BITS">XGMAC_GET_BITS</dfn>(_var, _prefix, _field)				\</u></td></tr>
<tr><th id="1416">1416</th><td><u>	GET_BITS((_var),						\</u></td></tr>
<tr><th id="1417">1417</th><td><u>		 _prefix##_##_field##_INDEX,				\</u></td></tr>
<tr><th id="1418">1418</th><td><u>		 _prefix##_##_field##_WIDTH)</u></td></tr>
<tr><th id="1419">1419</th><td></td></tr>
<tr><th id="1420">1420</th><td><u>#define <dfn class="macro" id="_M/XGMAC_SET_BITS" data-ref="_M/XGMAC_SET_BITS">XGMAC_SET_BITS</dfn>(_var, _prefix, _field, _val)			\</u></td></tr>
<tr><th id="1421">1421</th><td><u>	SET_BITS((_var),						\</u></td></tr>
<tr><th id="1422">1422</th><td><u>		 _prefix##_##_field##_INDEX,				\</u></td></tr>
<tr><th id="1423">1423</th><td><u>		 _prefix##_##_field##_WIDTH, (_val))</u></td></tr>
<tr><th id="1424">1424</th><td></td></tr>
<tr><th id="1425">1425</th><td><u>#define <dfn class="macro" id="_M/XGMAC_GET_BITS_LE" data-ref="_M/XGMAC_GET_BITS_LE">XGMAC_GET_BITS_LE</dfn>(_var, _prefix, _field)			\</u></td></tr>
<tr><th id="1426">1426</th><td><u>	GET_BITS_LE((_var),						\</u></td></tr>
<tr><th id="1427">1427</th><td><u>		 _prefix##_##_field##_INDEX,				\</u></td></tr>
<tr><th id="1428">1428</th><td><u>		 _prefix##_##_field##_WIDTH)</u></td></tr>
<tr><th id="1429">1429</th><td></td></tr>
<tr><th id="1430">1430</th><td><u>#define <dfn class="macro" id="_M/XGMAC_SET_BITS_LE" data-ref="_M/XGMAC_SET_BITS_LE">XGMAC_SET_BITS_LE</dfn>(_var, _prefix, _field, _val)			\</u></td></tr>
<tr><th id="1431">1431</th><td><u>	SET_BITS_LE((_var),						\</u></td></tr>
<tr><th id="1432">1432</th><td><u>		 _prefix##_##_field##_INDEX,				\</u></td></tr>
<tr><th id="1433">1433</th><td><u>		 _prefix##_##_field##_WIDTH, (_val))</u></td></tr>
<tr><th id="1434">1434</th><td></td></tr>
<tr><th id="1435">1435</th><td><i>/* Macros for reading or writing registers</i></td></tr>
<tr><th id="1436">1436</th><td><i> *  The ioread macros will get bit fields or full values using the</i></td></tr>
<tr><th id="1437">1437</th><td><i> *  register definitions formed using the input names</i></td></tr>
<tr><th id="1438">1438</th><td><i> *</i></td></tr>
<tr><th id="1439">1439</th><td><i> *  The iowrite macros will set bit fields or full values using the</i></td></tr>
<tr><th id="1440">1440</th><td><i> *  register definitions formed using the input names</i></td></tr>
<tr><th id="1441">1441</th><td><i> */</i></td></tr>
<tr><th id="1442">1442</th><td><u>#define <dfn class="macro" id="_M/XGMAC_IOREAD" data-ref="_M/XGMAC_IOREAD">XGMAC_IOREAD</dfn>(_pdata, _reg)					\</u></td></tr>
<tr><th id="1443">1443</th><td><u>	ioread32((_pdata)-&gt;xgmac_regs + _reg)</u></td></tr>
<tr><th id="1444">1444</th><td></td></tr>
<tr><th id="1445">1445</th><td><u>#define <dfn class="macro" id="_M/XGMAC_IOREAD_BITS" data-ref="_M/XGMAC_IOREAD_BITS">XGMAC_IOREAD_BITS</dfn>(_pdata, _reg, _field)				\</u></td></tr>
<tr><th id="1446">1446</th><td><u>	GET_BITS(XGMAC_IOREAD((_pdata), _reg),				\</u></td></tr>
<tr><th id="1447">1447</th><td><u>		 _reg##_##_field##_INDEX,				\</u></td></tr>
<tr><th id="1448">1448</th><td><u>		 _reg##_##_field##_WIDTH)</u></td></tr>
<tr><th id="1449">1449</th><td></td></tr>
<tr><th id="1450">1450</th><td><u>#define <dfn class="macro" id="_M/XGMAC_IOWRITE" data-ref="_M/XGMAC_IOWRITE">XGMAC_IOWRITE</dfn>(_pdata, _reg, _val)				\</u></td></tr>
<tr><th id="1451">1451</th><td><u>	iowrite32((_val), (_pdata)-&gt;xgmac_regs + _reg)</u></td></tr>
<tr><th id="1452">1452</th><td></td></tr>
<tr><th id="1453">1453</th><td><u>#define <dfn class="macro" id="_M/XGMAC_IOWRITE_BITS" data-ref="_M/XGMAC_IOWRITE_BITS">XGMAC_IOWRITE_BITS</dfn>(_pdata, _reg, _field, _val)			\</u></td></tr>
<tr><th id="1454">1454</th><td><u>do {									\</u></td></tr>
<tr><th id="1455">1455</th><td><u>	u32 reg_val = XGMAC_IOREAD((_pdata), _reg);			\</u></td></tr>
<tr><th id="1456">1456</th><td><u>	SET_BITS(reg_val,						\</u></td></tr>
<tr><th id="1457">1457</th><td><u>		 _reg##_##_field##_INDEX,				\</u></td></tr>
<tr><th id="1458">1458</th><td><u>		 _reg##_##_field##_WIDTH, (_val));			\</u></td></tr>
<tr><th id="1459">1459</th><td><u>	XGMAC_IOWRITE((_pdata), _reg, reg_val);				\</u></td></tr>
<tr><th id="1460">1460</th><td><u>} while (0)</u></td></tr>
<tr><th id="1461">1461</th><td></td></tr>
<tr><th id="1462">1462</th><td><i>/* Macros for reading or writing MTL queue or traffic class registers</i></td></tr>
<tr><th id="1463">1463</th><td><i> *  Similar to the standard read and write macros except that the</i></td></tr>
<tr><th id="1464">1464</th><td><i> *  base register value is calculated by the queue or traffic class number</i></td></tr>
<tr><th id="1465">1465</th><td><i> */</i></td></tr>
<tr><th id="1466">1466</th><td><u>#define <dfn class="macro" id="_M/XGMAC_MTL_IOREAD" data-ref="_M/XGMAC_MTL_IOREAD">XGMAC_MTL_IOREAD</dfn>(_pdata, _n, _reg)				\</u></td></tr>
<tr><th id="1467">1467</th><td><u>	ioread32((_pdata)-&gt;xgmac_regs +					\</u></td></tr>
<tr><th id="1468">1468</th><td><u>		 MTL_Q_BASE + ((_n) * MTL_Q_INC) + _reg)</u></td></tr>
<tr><th id="1469">1469</th><td></td></tr>
<tr><th id="1470">1470</th><td><u>#define <dfn class="macro" id="_M/XGMAC_MTL_IOREAD_BITS" data-ref="_M/XGMAC_MTL_IOREAD_BITS">XGMAC_MTL_IOREAD_BITS</dfn>(_pdata, _n, _reg, _field)			\</u></td></tr>
<tr><th id="1471">1471</th><td><u>	GET_BITS(XGMAC_MTL_IOREAD((_pdata), (_n), _reg),		\</u></td></tr>
<tr><th id="1472">1472</th><td><u>		 _reg##_##_field##_INDEX,				\</u></td></tr>
<tr><th id="1473">1473</th><td><u>		 _reg##_##_field##_WIDTH)</u></td></tr>
<tr><th id="1474">1474</th><td></td></tr>
<tr><th id="1475">1475</th><td><u>#define <dfn class="macro" id="_M/XGMAC_MTL_IOWRITE" data-ref="_M/XGMAC_MTL_IOWRITE">XGMAC_MTL_IOWRITE</dfn>(_pdata, _n, _reg, _val)			\</u></td></tr>
<tr><th id="1476">1476</th><td><u>	iowrite32((_val), (_pdata)-&gt;xgmac_regs +			\</u></td></tr>
<tr><th id="1477">1477</th><td><u>		  MTL_Q_BASE + ((_n) * MTL_Q_INC) + _reg)</u></td></tr>
<tr><th id="1478">1478</th><td></td></tr>
<tr><th id="1479">1479</th><td><u>#define <dfn class="macro" id="_M/XGMAC_MTL_IOWRITE_BITS" data-ref="_M/XGMAC_MTL_IOWRITE_BITS">XGMAC_MTL_IOWRITE_BITS</dfn>(_pdata, _n, _reg, _field, _val)		\</u></td></tr>
<tr><th id="1480">1480</th><td><u>do {									\</u></td></tr>
<tr><th id="1481">1481</th><td><u>	u32 reg_val = XGMAC_MTL_IOREAD((_pdata), (_n), _reg);		\</u></td></tr>
<tr><th id="1482">1482</th><td><u>	SET_BITS(reg_val,						\</u></td></tr>
<tr><th id="1483">1483</th><td><u>		 _reg##_##_field##_INDEX,				\</u></td></tr>
<tr><th id="1484">1484</th><td><u>		 _reg##_##_field##_WIDTH, (_val));			\</u></td></tr>
<tr><th id="1485">1485</th><td><u>	XGMAC_MTL_IOWRITE((_pdata), (_n), _reg, reg_val);		\</u></td></tr>
<tr><th id="1486">1486</th><td><u>} while (0)</u></td></tr>
<tr><th id="1487">1487</th><td></td></tr>
<tr><th id="1488">1488</th><td><i>/* Macros for reading or writing DMA channel registers</i></td></tr>
<tr><th id="1489">1489</th><td><i> *  Similar to the standard read and write macros except that the</i></td></tr>
<tr><th id="1490">1490</th><td><i> *  base register value is obtained from the ring</i></td></tr>
<tr><th id="1491">1491</th><td><i> */</i></td></tr>
<tr><th id="1492">1492</th><td><u>#define <dfn class="macro" id="_M/XGMAC_DMA_IOREAD" data-ref="_M/XGMAC_DMA_IOREAD">XGMAC_DMA_IOREAD</dfn>(_channel, _reg)				\</u></td></tr>
<tr><th id="1493">1493</th><td><u>	ioread32((_channel)-&gt;dma_regs + _reg)</u></td></tr>
<tr><th id="1494">1494</th><td></td></tr>
<tr><th id="1495">1495</th><td><u>#define <dfn class="macro" id="_M/XGMAC_DMA_IOREAD_BITS" data-ref="_M/XGMAC_DMA_IOREAD_BITS">XGMAC_DMA_IOREAD_BITS</dfn>(_channel, _reg, _field)			\</u></td></tr>
<tr><th id="1496">1496</th><td><u>	GET_BITS(XGMAC_DMA_IOREAD((_channel), _reg),			\</u></td></tr>
<tr><th id="1497">1497</th><td><u>		 _reg##_##_field##_INDEX,				\</u></td></tr>
<tr><th id="1498">1498</th><td><u>		 _reg##_##_field##_WIDTH)</u></td></tr>
<tr><th id="1499">1499</th><td></td></tr>
<tr><th id="1500">1500</th><td><u>#define <dfn class="macro" id="_M/XGMAC_DMA_IOWRITE" data-ref="_M/XGMAC_DMA_IOWRITE">XGMAC_DMA_IOWRITE</dfn>(_channel, _reg, _val)				\</u></td></tr>
<tr><th id="1501">1501</th><td><u>	iowrite32((_val), (_channel)-&gt;dma_regs + _reg)</u></td></tr>
<tr><th id="1502">1502</th><td></td></tr>
<tr><th id="1503">1503</th><td><u>#define <dfn class="macro" id="_M/XGMAC_DMA_IOWRITE_BITS" data-ref="_M/XGMAC_DMA_IOWRITE_BITS">XGMAC_DMA_IOWRITE_BITS</dfn>(_channel, _reg, _field, _val)		\</u></td></tr>
<tr><th id="1504">1504</th><td><u>do {									\</u></td></tr>
<tr><th id="1505">1505</th><td><u>	u32 reg_val = XGMAC_DMA_IOREAD((_channel), _reg);		\</u></td></tr>
<tr><th id="1506">1506</th><td><u>	SET_BITS(reg_val,						\</u></td></tr>
<tr><th id="1507">1507</th><td><u>		 _reg##_##_field##_INDEX,				\</u></td></tr>
<tr><th id="1508">1508</th><td><u>		 _reg##_##_field##_WIDTH, (_val));			\</u></td></tr>
<tr><th id="1509">1509</th><td><u>	XGMAC_DMA_IOWRITE((_channel), _reg, reg_val);			\</u></td></tr>
<tr><th id="1510">1510</th><td><u>} while (0)</u></td></tr>
<tr><th id="1511">1511</th><td></td></tr>
<tr><th id="1512">1512</th><td><i>/* Macros for building, reading or writing register values or bits</i></td></tr>
<tr><th id="1513">1513</th><td><i> * within the register values of XPCS registers.</i></td></tr>
<tr><th id="1514">1514</th><td><i> */</i></td></tr>
<tr><th id="1515">1515</th><td><u>#define <dfn class="macro" id="_M/XPCS_GET_BITS" data-ref="_M/XPCS_GET_BITS">XPCS_GET_BITS</dfn>(_var, _prefix, _field)				\</u></td></tr>
<tr><th id="1516">1516</th><td><u>	GET_BITS((_var),                                                \</u></td></tr>
<tr><th id="1517">1517</th><td><u>		 _prefix##_##_field##_INDEX,                            \</u></td></tr>
<tr><th id="1518">1518</th><td><u>		 _prefix##_##_field##_WIDTH)</u></td></tr>
<tr><th id="1519">1519</th><td></td></tr>
<tr><th id="1520">1520</th><td><u>#define <dfn class="macro" id="_M/XPCS_SET_BITS" data-ref="_M/XPCS_SET_BITS">XPCS_SET_BITS</dfn>(_var, _prefix, _field, _val)                      \</u></td></tr>
<tr><th id="1521">1521</th><td><u>	SET_BITS((_var),                                                \</u></td></tr>
<tr><th id="1522">1522</th><td><u>		 _prefix##_##_field##_INDEX,                            \</u></td></tr>
<tr><th id="1523">1523</th><td><u>		 _prefix##_##_field##_WIDTH, (_val))</u></td></tr>
<tr><th id="1524">1524</th><td></td></tr>
<tr><th id="1525">1525</th><td><u>#define <dfn class="macro" id="_M/XPCS32_IOWRITE" data-ref="_M/XPCS32_IOWRITE">XPCS32_IOWRITE</dfn>(_pdata, _off, _val)				\</u></td></tr>
<tr><th id="1526">1526</th><td><u>	iowrite32(_val, (_pdata)-&gt;xpcs_regs + (_off))</u></td></tr>
<tr><th id="1527">1527</th><td></td></tr>
<tr><th id="1528">1528</th><td><u>#define <dfn class="macro" id="_M/XPCS32_IOREAD" data-ref="_M/XPCS32_IOREAD">XPCS32_IOREAD</dfn>(_pdata, _off)					\</u></td></tr>
<tr><th id="1529">1529</th><td><u>	ioread32((_pdata)-&gt;xpcs_regs + (_off))</u></td></tr>
<tr><th id="1530">1530</th><td></td></tr>
<tr><th id="1531">1531</th><td><u>#define <dfn class="macro" id="_M/XPCS16_IOWRITE" data-ref="_M/XPCS16_IOWRITE">XPCS16_IOWRITE</dfn>(_pdata, _off, _val)				\</u></td></tr>
<tr><th id="1532">1532</th><td><u>	iowrite16(_val, (_pdata)-&gt;xpcs_regs + (_off))</u></td></tr>
<tr><th id="1533">1533</th><td></td></tr>
<tr><th id="1534">1534</th><td><u>#define <dfn class="macro" id="_M/XPCS16_IOREAD" data-ref="_M/XPCS16_IOREAD">XPCS16_IOREAD</dfn>(_pdata, _off)					\</u></td></tr>
<tr><th id="1535">1535</th><td><u>	ioread16((_pdata)-&gt;xpcs_regs + (_off))</u></td></tr>
<tr><th id="1536">1536</th><td></td></tr>
<tr><th id="1537">1537</th><td><i>/* Macros for building, reading or writing register values or bits</i></td></tr>
<tr><th id="1538">1538</th><td><i> * within the register values of SerDes integration registers.</i></td></tr>
<tr><th id="1539">1539</th><td><i> */</i></td></tr>
<tr><th id="1540">1540</th><td><u>#define <dfn class="macro" id="_M/XSIR_GET_BITS" data-ref="_M/XSIR_GET_BITS">XSIR_GET_BITS</dfn>(_var, _prefix, _field)                            \</u></td></tr>
<tr><th id="1541">1541</th><td><u>	GET_BITS((_var),                                                \</u></td></tr>
<tr><th id="1542">1542</th><td><u>		 _prefix##_##_field##_INDEX,                            \</u></td></tr>
<tr><th id="1543">1543</th><td><u>		 _prefix##_##_field##_WIDTH)</u></td></tr>
<tr><th id="1544">1544</th><td></td></tr>
<tr><th id="1545">1545</th><td><u>#define <dfn class="macro" id="_M/XSIR_SET_BITS" data-ref="_M/XSIR_SET_BITS">XSIR_SET_BITS</dfn>(_var, _prefix, _field, _val)                      \</u></td></tr>
<tr><th id="1546">1546</th><td><u>	SET_BITS((_var),                                                \</u></td></tr>
<tr><th id="1547">1547</th><td><u>		 _prefix##_##_field##_INDEX,                            \</u></td></tr>
<tr><th id="1548">1548</th><td><u>		 _prefix##_##_field##_WIDTH, (_val))</u></td></tr>
<tr><th id="1549">1549</th><td></td></tr>
<tr><th id="1550">1550</th><td><u>#define <dfn class="macro" id="_M/XSIR0_IOREAD" data-ref="_M/XSIR0_IOREAD">XSIR0_IOREAD</dfn>(_pdata, _reg)					\</u></td></tr>
<tr><th id="1551">1551</th><td><u>	ioread16((_pdata)-&gt;sir0_regs + _reg)</u></td></tr>
<tr><th id="1552">1552</th><td></td></tr>
<tr><th id="1553">1553</th><td><u>#define <dfn class="macro" id="_M/XSIR0_IOREAD_BITS" data-ref="_M/XSIR0_IOREAD_BITS">XSIR0_IOREAD_BITS</dfn>(_pdata, _reg, _field)				\</u></td></tr>
<tr><th id="1554">1554</th><td><u>	GET_BITS(XSIR0_IOREAD((_pdata), _reg),				\</u></td></tr>
<tr><th id="1555">1555</th><td><u>		 _reg##_##_field##_INDEX,				\</u></td></tr>
<tr><th id="1556">1556</th><td><u>		 _reg##_##_field##_WIDTH)</u></td></tr>
<tr><th id="1557">1557</th><td></td></tr>
<tr><th id="1558">1558</th><td><u>#define <dfn class="macro" id="_M/XSIR0_IOWRITE" data-ref="_M/XSIR0_IOWRITE">XSIR0_IOWRITE</dfn>(_pdata, _reg, _val)				\</u></td></tr>
<tr><th id="1559">1559</th><td><u>	iowrite16((_val), (_pdata)-&gt;sir0_regs + _reg)</u></td></tr>
<tr><th id="1560">1560</th><td></td></tr>
<tr><th id="1561">1561</th><td><u>#define <dfn class="macro" id="_M/XSIR0_IOWRITE_BITS" data-ref="_M/XSIR0_IOWRITE_BITS">XSIR0_IOWRITE_BITS</dfn>(_pdata, _reg, _field, _val)			\</u></td></tr>
<tr><th id="1562">1562</th><td><u>do {									\</u></td></tr>
<tr><th id="1563">1563</th><td><u>	u16 reg_val = XSIR0_IOREAD((_pdata), _reg);			\</u></td></tr>
<tr><th id="1564">1564</th><td><u>	SET_BITS(reg_val,						\</u></td></tr>
<tr><th id="1565">1565</th><td><u>		 _reg##_##_field##_INDEX,				\</u></td></tr>
<tr><th id="1566">1566</th><td><u>		 _reg##_##_field##_WIDTH, (_val));			\</u></td></tr>
<tr><th id="1567">1567</th><td><u>	XSIR0_IOWRITE((_pdata), _reg, reg_val);				\</u></td></tr>
<tr><th id="1568">1568</th><td><u>} while (0)</u></td></tr>
<tr><th id="1569">1569</th><td></td></tr>
<tr><th id="1570">1570</th><td><u>#define <dfn class="macro" id="_M/XSIR1_IOREAD" data-ref="_M/XSIR1_IOREAD">XSIR1_IOREAD</dfn>(_pdata, _reg)					\</u></td></tr>
<tr><th id="1571">1571</th><td><u>	ioread16((_pdata)-&gt;sir1_regs + _reg)</u></td></tr>
<tr><th id="1572">1572</th><td></td></tr>
<tr><th id="1573">1573</th><td><u>#define <dfn class="macro" id="_M/XSIR1_IOREAD_BITS" data-ref="_M/XSIR1_IOREAD_BITS">XSIR1_IOREAD_BITS</dfn>(_pdata, _reg, _field)				\</u></td></tr>
<tr><th id="1574">1574</th><td><u>	GET_BITS(XSIR1_IOREAD((_pdata), _reg),				\</u></td></tr>
<tr><th id="1575">1575</th><td><u>		 _reg##_##_field##_INDEX,				\</u></td></tr>
<tr><th id="1576">1576</th><td><u>		 _reg##_##_field##_WIDTH)</u></td></tr>
<tr><th id="1577">1577</th><td></td></tr>
<tr><th id="1578">1578</th><td><u>#define <dfn class="macro" id="_M/XSIR1_IOWRITE" data-ref="_M/XSIR1_IOWRITE">XSIR1_IOWRITE</dfn>(_pdata, _reg, _val)				\</u></td></tr>
<tr><th id="1579">1579</th><td><u>	iowrite16((_val), (_pdata)-&gt;sir1_regs + _reg)</u></td></tr>
<tr><th id="1580">1580</th><td></td></tr>
<tr><th id="1581">1581</th><td><u>#define <dfn class="macro" id="_M/XSIR1_IOWRITE_BITS" data-ref="_M/XSIR1_IOWRITE_BITS">XSIR1_IOWRITE_BITS</dfn>(_pdata, _reg, _field, _val)			\</u></td></tr>
<tr><th id="1582">1582</th><td><u>do {									\</u></td></tr>
<tr><th id="1583">1583</th><td><u>	u16 reg_val = XSIR1_IOREAD((_pdata), _reg);			\</u></td></tr>
<tr><th id="1584">1584</th><td><u>	SET_BITS(reg_val,						\</u></td></tr>
<tr><th id="1585">1585</th><td><u>		 _reg##_##_field##_INDEX,				\</u></td></tr>
<tr><th id="1586">1586</th><td><u>		 _reg##_##_field##_WIDTH, (_val));			\</u></td></tr>
<tr><th id="1587">1587</th><td><u>	XSIR1_IOWRITE((_pdata), _reg, reg_val);				\</u></td></tr>
<tr><th id="1588">1588</th><td><u>} while (0)</u></td></tr>
<tr><th id="1589">1589</th><td></td></tr>
<tr><th id="1590">1590</th><td><i>/* Macros for building, reading or writing register values or bits</i></td></tr>
<tr><th id="1591">1591</th><td><i> * within the register values of SerDes RxTx registers.</i></td></tr>
<tr><th id="1592">1592</th><td><i> */</i></td></tr>
<tr><th id="1593">1593</th><td><u>#define <dfn class="macro" id="_M/XRXTX_IOREAD" data-ref="_M/XRXTX_IOREAD">XRXTX_IOREAD</dfn>(_pdata, _reg)					\</u></td></tr>
<tr><th id="1594">1594</th><td><u>	ioread16((_pdata)-&gt;rxtx_regs + _reg)</u></td></tr>
<tr><th id="1595">1595</th><td></td></tr>
<tr><th id="1596">1596</th><td><u>#define <dfn class="macro" id="_M/XRXTX_IOREAD_BITS" data-ref="_M/XRXTX_IOREAD_BITS">XRXTX_IOREAD_BITS</dfn>(_pdata, _reg, _field)				\</u></td></tr>
<tr><th id="1597">1597</th><td><u>	GET_BITS(XRXTX_IOREAD((_pdata), _reg),				\</u></td></tr>
<tr><th id="1598">1598</th><td><u>		 _reg##_##_field##_INDEX,				\</u></td></tr>
<tr><th id="1599">1599</th><td><u>		 _reg##_##_field##_WIDTH)</u></td></tr>
<tr><th id="1600">1600</th><td></td></tr>
<tr><th id="1601">1601</th><td><u>#define <dfn class="macro" id="_M/XRXTX_IOWRITE" data-ref="_M/XRXTX_IOWRITE">XRXTX_IOWRITE</dfn>(_pdata, _reg, _val)				\</u></td></tr>
<tr><th id="1602">1602</th><td><u>	iowrite16((_val), (_pdata)-&gt;rxtx_regs + _reg)</u></td></tr>
<tr><th id="1603">1603</th><td></td></tr>
<tr><th id="1604">1604</th><td><u>#define <dfn class="macro" id="_M/XRXTX_IOWRITE_BITS" data-ref="_M/XRXTX_IOWRITE_BITS">XRXTX_IOWRITE_BITS</dfn>(_pdata, _reg, _field, _val)			\</u></td></tr>
<tr><th id="1605">1605</th><td><u>do {									\</u></td></tr>
<tr><th id="1606">1606</th><td><u>	u16 reg_val = XRXTX_IOREAD((_pdata), _reg);			\</u></td></tr>
<tr><th id="1607">1607</th><td><u>	SET_BITS(reg_val,						\</u></td></tr>
<tr><th id="1608">1608</th><td><u>		 _reg##_##_field##_INDEX,				\</u></td></tr>
<tr><th id="1609">1609</th><td><u>		 _reg##_##_field##_WIDTH, (_val));			\</u></td></tr>
<tr><th id="1610">1610</th><td><u>	XRXTX_IOWRITE((_pdata), _reg, reg_val);				\</u></td></tr>
<tr><th id="1611">1611</th><td><u>} while (0)</u></td></tr>
<tr><th id="1612">1612</th><td></td></tr>
<tr><th id="1613">1613</th><td><i>/* Macros for building, reading or writing register values or bits</i></td></tr>
<tr><th id="1614">1614</th><td><i> * within the register values of MAC Control registers.</i></td></tr>
<tr><th id="1615">1615</th><td><i> */</i></td></tr>
<tr><th id="1616">1616</th><td><u>#define <dfn class="macro" id="_M/XP_GET_BITS" data-ref="_M/XP_GET_BITS">XP_GET_BITS</dfn>(_var, _prefix, _field)				\</u></td></tr>
<tr><th id="1617">1617</th><td><u>	GET_BITS((_var),						\</u></td></tr>
<tr><th id="1618">1618</th><td><u>		 _prefix##_##_field##_INDEX,				\</u></td></tr>
<tr><th id="1619">1619</th><td><u>		 _prefix##_##_field##_WIDTH)</u></td></tr>
<tr><th id="1620">1620</th><td></td></tr>
<tr><th id="1621">1621</th><td><u>#define <dfn class="macro" id="_M/XP_SET_BITS" data-ref="_M/XP_SET_BITS">XP_SET_BITS</dfn>(_var, _prefix, _field, _val)			\</u></td></tr>
<tr><th id="1622">1622</th><td><u>	SET_BITS((_var),						\</u></td></tr>
<tr><th id="1623">1623</th><td><u>		 _prefix##_##_field##_INDEX,				\</u></td></tr>
<tr><th id="1624">1624</th><td><u>		 _prefix##_##_field##_WIDTH, (_val))</u></td></tr>
<tr><th id="1625">1625</th><td></td></tr>
<tr><th id="1626">1626</th><td><u>#define <dfn class="macro" id="_M/XP_IOREAD" data-ref="_M/XP_IOREAD">XP_IOREAD</dfn>(_pdata, _reg)						\</u></td></tr>
<tr><th id="1627">1627</th><td><u>	ioread32((_pdata)-&gt;xprop_regs + (_reg))</u></td></tr>
<tr><th id="1628">1628</th><td></td></tr>
<tr><th id="1629">1629</th><td><u>#define <dfn class="macro" id="_M/XP_IOREAD_BITS" data-ref="_M/XP_IOREAD_BITS">XP_IOREAD_BITS</dfn>(_pdata, _reg, _field)				\</u></td></tr>
<tr><th id="1630">1630</th><td><u>	GET_BITS(XP_IOREAD((_pdata), (_reg)),				\</u></td></tr>
<tr><th id="1631">1631</th><td><u>		 _reg##_##_field##_INDEX,				\</u></td></tr>
<tr><th id="1632">1632</th><td><u>		 _reg##_##_field##_WIDTH)</u></td></tr>
<tr><th id="1633">1633</th><td></td></tr>
<tr><th id="1634">1634</th><td><u>#define <dfn class="macro" id="_M/XP_IOWRITE" data-ref="_M/XP_IOWRITE">XP_IOWRITE</dfn>(_pdata, _reg, _val)					\</u></td></tr>
<tr><th id="1635">1635</th><td><u>	iowrite32((_val), (_pdata)-&gt;xprop_regs + (_reg))</u></td></tr>
<tr><th id="1636">1636</th><td></td></tr>
<tr><th id="1637">1637</th><td><u>#define <dfn class="macro" id="_M/XP_IOWRITE_BITS" data-ref="_M/XP_IOWRITE_BITS">XP_IOWRITE_BITS</dfn>(_pdata, _reg, _field, _val)			\</u></td></tr>
<tr><th id="1638">1638</th><td><u>do {									\</u></td></tr>
<tr><th id="1639">1639</th><td><u>	u32 reg_val = XP_IOREAD((_pdata), (_reg));			\</u></td></tr>
<tr><th id="1640">1640</th><td><u>	SET_BITS(reg_val,						\</u></td></tr>
<tr><th id="1641">1641</th><td><u>		 _reg##_##_field##_INDEX,				\</u></td></tr>
<tr><th id="1642">1642</th><td><u>		 _reg##_##_field##_WIDTH, (_val));			\</u></td></tr>
<tr><th id="1643">1643</th><td><u>	XP_IOWRITE((_pdata), (_reg), reg_val);				\</u></td></tr>
<tr><th id="1644">1644</th><td><u>} while (0)</u></td></tr>
<tr><th id="1645">1645</th><td></td></tr>
<tr><th id="1646">1646</th><td><i>/* Macros for building, reading or writing register values or bits</i></td></tr>
<tr><th id="1647">1647</th><td><i> * within the register values of I2C Control registers.</i></td></tr>
<tr><th id="1648">1648</th><td><i> */</i></td></tr>
<tr><th id="1649">1649</th><td><u>#define <dfn class="macro" id="_M/XI2C_GET_BITS" data-ref="_M/XI2C_GET_BITS">XI2C_GET_BITS</dfn>(_var, _prefix, _field)				\</u></td></tr>
<tr><th id="1650">1650</th><td><u>	GET_BITS((_var),						\</u></td></tr>
<tr><th id="1651">1651</th><td><u>		 _prefix##_##_field##_INDEX,				\</u></td></tr>
<tr><th id="1652">1652</th><td><u>		 _prefix##_##_field##_WIDTH)</u></td></tr>
<tr><th id="1653">1653</th><td></td></tr>
<tr><th id="1654">1654</th><td><u>#define <dfn class="macro" id="_M/XI2C_SET_BITS" data-ref="_M/XI2C_SET_BITS">XI2C_SET_BITS</dfn>(_var, _prefix, _field, _val)			\</u></td></tr>
<tr><th id="1655">1655</th><td><u>	SET_BITS((_var),						\</u></td></tr>
<tr><th id="1656">1656</th><td><u>		 _prefix##_##_field##_INDEX,				\</u></td></tr>
<tr><th id="1657">1657</th><td><u>		 _prefix##_##_field##_WIDTH, (_val))</u></td></tr>
<tr><th id="1658">1658</th><td></td></tr>
<tr><th id="1659">1659</th><td><u>#define <dfn class="macro" id="_M/XI2C_IOREAD" data-ref="_M/XI2C_IOREAD">XI2C_IOREAD</dfn>(_pdata, _reg)					\</u></td></tr>
<tr><th id="1660">1660</th><td><u>	ioread32((_pdata)-&gt;xi2c_regs + (_reg))</u></td></tr>
<tr><th id="1661">1661</th><td></td></tr>
<tr><th id="1662">1662</th><td><u>#define <dfn class="macro" id="_M/XI2C_IOREAD_BITS" data-ref="_M/XI2C_IOREAD_BITS">XI2C_IOREAD_BITS</dfn>(_pdata, _reg, _field)				\</u></td></tr>
<tr><th id="1663">1663</th><td><u>	GET_BITS(XI2C_IOREAD((_pdata), (_reg)),				\</u></td></tr>
<tr><th id="1664">1664</th><td><u>		 _reg##_##_field##_INDEX,				\</u></td></tr>
<tr><th id="1665">1665</th><td><u>		 _reg##_##_field##_WIDTH)</u></td></tr>
<tr><th id="1666">1666</th><td></td></tr>
<tr><th id="1667">1667</th><td><u>#define <dfn class="macro" id="_M/XI2C_IOWRITE" data-ref="_M/XI2C_IOWRITE">XI2C_IOWRITE</dfn>(_pdata, _reg, _val)				\</u></td></tr>
<tr><th id="1668">1668</th><td><u>	iowrite32((_val), (_pdata)-&gt;xi2c_regs + (_reg))</u></td></tr>
<tr><th id="1669">1669</th><td></td></tr>
<tr><th id="1670">1670</th><td><u>#define <dfn class="macro" id="_M/XI2C_IOWRITE_BITS" data-ref="_M/XI2C_IOWRITE_BITS">XI2C_IOWRITE_BITS</dfn>(_pdata, _reg, _field, _val)			\</u></td></tr>
<tr><th id="1671">1671</th><td><u>do {									\</u></td></tr>
<tr><th id="1672">1672</th><td><u>	u32 reg_val = XI2C_IOREAD((_pdata), (_reg));			\</u></td></tr>
<tr><th id="1673">1673</th><td><u>	SET_BITS(reg_val,						\</u></td></tr>
<tr><th id="1674">1674</th><td><u>		 _reg##_##_field##_INDEX,				\</u></td></tr>
<tr><th id="1675">1675</th><td><u>		 _reg##_##_field##_WIDTH, (_val));			\</u></td></tr>
<tr><th id="1676">1676</th><td><u>	XI2C_IOWRITE((_pdata), (_reg), reg_val);			\</u></td></tr>
<tr><th id="1677">1677</th><td><u>} while (0)</u></td></tr>
<tr><th id="1678">1678</th><td></td></tr>
<tr><th id="1679">1679</th><td><i>/* Macros for building, reading or writing register values or bits</i></td></tr>
<tr><th id="1680">1680</th><td><i> * using MDIO.  Different from above because of the use of standardized</i></td></tr>
<tr><th id="1681">1681</th><td><i> * Linux include values.  No shifting is performed with the bit</i></td></tr>
<tr><th id="1682">1682</th><td><i> * operations, everything works on mask values.</i></td></tr>
<tr><th id="1683">1683</th><td><i> */</i></td></tr>
<tr><th id="1684">1684</th><td><u>#define <dfn class="macro" id="_M/XMDIO_READ" data-ref="_M/XMDIO_READ">XMDIO_READ</dfn>(_pdata, _mmd, _reg)					\</u></td></tr>
<tr><th id="1685">1685</th><td><u>	((_pdata)-&gt;hw_if.read_mmd_regs((_pdata), 0,			\</u></td></tr>
<tr><th id="1686">1686</th><td><u>		MII_ADDR_C45 | (_mmd &lt;&lt; 16) | ((_reg) &amp; 0xffff)))</u></td></tr>
<tr><th id="1687">1687</th><td></td></tr>
<tr><th id="1688">1688</th><td><u>#define <dfn class="macro" id="_M/XMDIO_READ_BITS" data-ref="_M/XMDIO_READ_BITS">XMDIO_READ_BITS</dfn>(_pdata, _mmd, _reg, _mask)			\</u></td></tr>
<tr><th id="1689">1689</th><td><u>	(XMDIO_READ((_pdata), _mmd, _reg) &amp; _mask)</u></td></tr>
<tr><th id="1690">1690</th><td></td></tr>
<tr><th id="1691">1691</th><td><u>#define <dfn class="macro" id="_M/XMDIO_WRITE" data-ref="_M/XMDIO_WRITE">XMDIO_WRITE</dfn>(_pdata, _mmd, _reg, _val)				\</u></td></tr>
<tr><th id="1692">1692</th><td><u>	((_pdata)-&gt;hw_if.write_mmd_regs((_pdata), 0,			\</u></td></tr>
<tr><th id="1693">1693</th><td><u>		MII_ADDR_C45 | (_mmd &lt;&lt; 16) | ((_reg) &amp; 0xffff), (_val)))</u></td></tr>
<tr><th id="1694">1694</th><td></td></tr>
<tr><th id="1695">1695</th><td><u>#define <dfn class="macro" id="_M/XMDIO_WRITE_BITS" data-ref="_M/XMDIO_WRITE_BITS">XMDIO_WRITE_BITS</dfn>(_pdata, _mmd, _reg, _mask, _val)		\</u></td></tr>
<tr><th id="1696">1696</th><td><u>do {									\</u></td></tr>
<tr><th id="1697">1697</th><td><u>	u32 mmd_val = XMDIO_READ((_pdata), _mmd, _reg);			\</u></td></tr>
<tr><th id="1698">1698</th><td><u>	mmd_val &amp;= ~_mask;						\</u></td></tr>
<tr><th id="1699">1699</th><td><u>	mmd_val |= (_val);						\</u></td></tr>
<tr><th id="1700">1700</th><td><u>	XMDIO_WRITE((_pdata), _mmd, _reg, mmd_val);			\</u></td></tr>
<tr><th id="1701">1701</th><td><u>} while (0)</u></td></tr>
<tr><th id="1702">1702</th><td></td></tr>
<tr><th id="1703">1703</th><td><u>#<span data-ppcond="117">endif</span></u></td></tr>
<tr><th id="1704">1704</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='xgbe-dcb.c.html'>linux-4.14.y/drivers/net/ethernet/amd/xgbe/xgbe-dcb.c</a><br/>Generated on <em>2018-Aug-05</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
