<module name="VPFE0_VPFE" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="VPFE_REVISION" acronym="VPFE_REVISION" offset="0x0" width="32" description="IP Revision Identifier (X.Y.R) Used by software to track features, bugs, and compatibility">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Used to distinguish between old scheme and current" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="FUNC" width="12" begin="27" end="16" resetval="0xD00" description="Function value" range="" rwaccess="R"/>
    <bitfield id="R_RTL" width="5" begin="15" end="11" resetval="0x2" description="RTL Version [R], maintained by IP design owner" range="" rwaccess="R"/>
    <bitfield id="X_MAJOR" width="3" begin="10" end="8" resetval="0x2" description="Major Revision [X], maintained by IP specification owner" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom version" range="" rwaccess="R"/>
    <bitfield id="Y_MINOR" width="6" begin="5" end="0" resetval="0x0" description="Minor Revision [Y], maintained by IP specification owner" range="" rwaccess="R"/>
  </register>
  <register id="VPFE_PCR" acronym="VPFE_PCR" offset="0x4" width="32" description="Peripheral Control Register">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EXPG_EN" width="1" begin="3" end="3" resetval="0x0" description="External pattern generator enable" range="" rwaccess="RW"/>
    <bitfield id="PG_EN" width="1" begin="2" end="2" resetval="0x0" description="Pattern generator enable" range="" rwaccess="RW"/>
    <bitfield id="BUSY" width="1" begin="1" end="1" resetval="0x0" description="VPFE busy bit 0h = Not busy 1h = Busy" range="" rwaccess="R"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x0" description="This bit is latched by VD [start of frame] 0h = Disable 1h = Enable" range="" rwaccess="RW"/>
  </register>
  <register id="VPFE_SYNMODE" acronym="VPFE_SYNMODE" offset="0x8" width="32" description="SYNC and Mode Set Register">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="19" end="18" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="WEN" width="1" begin="17" end="17" resetval="0x0" description="Data write enable Controls whether or not input raw data is written to external memory This bit is latched by VD 0h = Disable 1h = Enable" range="" rwaccess="RW"/>
    <bitfield id="VDHDEN" width="1" begin="16" end="16" resetval="0x0" description="VD/HD enable Activates internal timing generator to synchronize with external VD/HD signals This bit should be set to 1 when HD and VD signals are used at any time 0h = Disable 1h = Enable" range="" rwaccess="RW"/>
    <bitfield id="FLDSTAT" width="1" begin="15" end="15" resetval="0x0" description="Field status Indicates the status of the current field when in interlaced mode 0h = Odd field 1h = Even field" range="" rwaccess="R"/>
    <bitfield id="LPF" width="1" begin="14" end="14" resetval="0x0" description="3-tap low-pass [anti-aliasing] filter This bit is latched by VD 0h = Off 1h = On" range="" rwaccess="RW"/>
    <bitfield id="INPMOD" width="2" begin="13" end="12" resetval="0x0" description="Setting data input mode 0h = Raw Data 1h = YCbCr 16 bit 2h = YCbCr 8 bit 3h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="PACK8" width="1" begin="11" end="11" resetval="0x0" description="Pack to8-bit/pixel [into external memory] 0h = Normal 16bits/pixel 1h = 8 bits/pixel" range="" rwaccess="RW"/>
    <bitfield id="DATSIZ" width="3" begin="10" end="8" resetval="0x0" description="CCD data width is only valid when INPMOD is set to 0 0h = 16 bits 1h = 15 bits 2h = 14 bits 3h = 13 bits 4h = 12 bits 5h = 11 bits 6h = 10 bits 7h = 8 bits" range="" rwaccess="RW"/>
    <bitfield id="FLDMODE" width="1" begin="7" end="7" resetval="0x0" description="Sensor field mode 0h = Non-interlacedn 1h = interlaced" range="" rwaccess="RW"/>
    <bitfield id="DATAPOL" width="1" begin="6" end="6" resetval="0x0" description="Input data polarity 0h = Normal 1h = Ones complement" range="" rwaccess="RW"/>
    <bitfield id="EXWEN" width="1" begin="5" end="5" resetval="0x0" description="External WEN selection When set to 1 and when VDHDEN is set to 1, the WEN signal is used as the external memory write enable [to external memory] The data is stored to memory only when the external sync [HD and VD] signals are active 0h = Do not use external WEN 1h = Use external WEN" range="" rwaccess="RW"/>
    <bitfield id="FLDPOL" width="1" begin="4" end="4" resetval="0x0" description="Field indicator polarity 0h = Positive 1h = Negative" range="" rwaccess="RW"/>
    <bitfield id="HDPOL" width="1" begin="3" end="3" resetval="0x0" description="HD sync polarity 0h = Positive 1h = Negative" range="" rwaccess="RW"/>
    <bitfield id="VDPOL" width="1" begin="2" end="2" resetval="0x0" description="VD sync polarity 0h = Positive 1h = Negative" range="" rwaccess="RW"/>
    <bitfield id="FLDOUT" width="1" begin="1" end="1" resetval="0x0" description="Field ID Direction 0h = Input 1h = Output" range="" rwaccess="RW"/>
    <bitfield id="VDHDOUT" width="1" begin="0" end="0" resetval="0x0" description="VD/HD Sync Direction 0h = Input 1h = Output" range="" rwaccess="RW"/>
  </register>
  <register id="VPFE_HD_VD_WID" acronym="VPFE_HD_VD_WID" offset="0xC" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HDW" width="12" begin="27" end="16" resetval="0x0" description="Width of HD sync pulse if output HDW+1 pixel clocks HDWIDTH is not used when HD is input, ie when VDHDOUT in SYN_MODE register is cleared to '0' *This bit field is latched by VD" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VDW" width="12" begin="11" end="0" resetval="0x0" description="Width of VD sync pulse if output VDW+1 lines VDWIDTH is not used when VD is input, ie when VDHDOUT in SYN_MODE register is cleared to '0' *This bit field is latched by VD" range="" rwaccess="RW"/>
  </register>
  <register id="VPFE_PIX_LINES" acronym="VPFE_PIX_LINES" offset="0x10" width="32" description="Number of pixels in a horizontal line and number of lines in a frame">
    <bitfield id="PPLN" width="16" begin="31" end="16" resetval="0x0" description="Pixels per line - number of pixel clock periods in one line HD period = PPLN+1 pixel clocks PPLN is not used when HD and VD are inputs, ie when VDHDOUT in SYN_MODE register is cleared to '0' *This bit field is latched by VD" range="" rwaccess="RW"/>
    <bitfield id="HLPFR" width="16" begin="15" end="0" resetval="0x0" description="Half lines per field or frame - sets number of half lines per frame or field VD period = [HLPFR+1]/2 lines HLPFR is not used when HD and VD are inputs, ie when VDHDOUT in SYN_MODE register is cleared to '0' This tells the internal timing generator to generate the sufficient number of HD pulses in between two VD pulses If the sensor is an interlaced sensor, say for example, with a total of 525 [or 526] lines, then this field should be set to 525 [or 526] This means that 525 [or 526] half lines are written for each field If the sensor is progressive, then this register should be set to be twice the number of lines to be written For example, if sensor outputs 1024 lines, this field should be set to 2048 Therefore, for interlaced sensors, this field should be set to the total number of lines For progressive sensors, this field should be set to twice the total number of lines *This bit field is latched by VD" range="" rwaccess="RW"/>
  </register>
  <register id="VPFE_HORZ_INFO" acronym="VPFE_HORZ_INFO" offset="0x14" width="32" description="Horizontal Pixel Information Register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SPH" width="15" begin="30" end="16" resetval="0x0" description="Start pixel, horizontal The SPH sets the pixel clock position at which data output to external memory begins, measured from the start of HD This bit field is latched by VD" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NPH" width="15" begin="14" end="0" resetval="0x0" description="Number of pixels, horizontal NPH sets the number of horizontal pixels that is output to external memory = [NPH + 1] and 0xFFF0 [ie, the number of horizontal output pixels truncates to multiples of 16] This bit field is latched by VD" range="" rwaccess="RW"/>
  </register>
  <register id="VPFE_VERT_START" acronym="VPFE_VERT_START" offset="0x18" width="32" description="Vertical Line - Settings for the Starting Pixel Register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SLV0" width="15" begin="30" end="16" resetval="0x0" description="Start line, vertical [field 0] SLV0 sets line at which data output to external memory will begin, measured from the start of VD This bit field is latched by VD" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SLV1" width="15" begin="14" end="0" resetval="0x0" description="Start line, vertical [field 1] SLV1 sets line at which data output to external memory will begin, measured from the start of VD For a progressive sensor this field is ignored This bit field is latched by VD" range="" rwaccess="RW"/>
  </register>
  <register id="VPFE_VERT_LINES" acronym="VPFE_VERT_LINES" offset="0x1C" width="32" description="Number of Vertical Lines Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NLV" width="15" begin="14" end="0" resetval="0x0" description="Number of lines, vertical NLV sets the number of vertical lines that will be output to external memory The number of lines output to external memory = [NLV + 1] This bit field is latched by VD" range="" rwaccess="RW"/>
  </register>
  <register id="VPFE_CULLING" acronym="VPFE_CULLING" offset="0x20" width="32" description="Culling Information in Horizontal and Vertical Directions Register">
    <bitfield id="CULHEVN" width="8" begin="31" end="24" resetval="0xFF" description="Horizontal Culling Pattern for Even Line,8-bit mask LSB is first pixel, MSB is 8th pixel, then pattern repeats This bit field is latched by VD 0h = Culling(Deletion) 1h = Retain(to be saved in the memory)" range="" rwaccess="RW"/>
    <bitfield id="CULHODD" width="8" begin="23" end="16" resetval="0xFF" description="Horizontal Culling Pattern for Odd Line,8-bit mask LSB is first pixel, MSB is 8th pixel, then pattern repeats This bit field is latched by VD 0h = Culling(Deletion) 1h = Retain(to be saved in the memory)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CULV" width="8" begin="7" end="0" resetval="0xFF" description="Vertical Culling Pattern,8-bit mask LSB is first line, MSB is 8th line, then pattern repeats This bit field is latched by VD 0h = Culling(Deletion) 1h = Retain(to be saved in the memory)" range="" rwaccess="RW"/>
  </register>
  <register id="VPFE_HSIZE_OFF" acronym="VPFE_HSIZE_OFF" offset="0x24" width="32" description="Horizontal Size Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LNOFST" width="16" begin="15" end="0" resetval="0x0" description="Address offset for each line LNOFST Sets offset for each output line in external memory Either 16 or 32 pixels depending on setting of PACK8 the offset will be on a 32-byte boundary For optimal performance in the system, the address offset should be on a 256-byte boundary This bit field is latched by VD" range="" rwaccess="RW"/>
  </register>
  <register id="VPFE_SDOFST" acronym="VPFE_SDOFST" offset="0x28" width="32" description="External Memory Line Offset Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FIINV" width="1" begin="14" end="14" resetval="0x0" description="Field identification signal inverse This field is latched by VD 0h = Non-inverse 1h = Inverse" range="" rwaccess="RW"/>
    <bitfield id="FOFST" width="2" begin="13" end="12" resetval="0x0" description="Line offset value of field ID = 1 This field is latched by VD 0h = +1 line 1h = +2 lines 2h = +3 lines 3h = +4 lines" range="" rwaccess="RW"/>
    <bitfield id="LOFTS0" width="3" begin="11" end="9" resetval="0x0" description="Line offset values of even line and even field ID = 0 This field is latched by VD 0h = +1 line 1h = +2 lines 2h = +3 lines 3h = +4 lines 4h = -1 line 5h = -2 lines 6h = -3 lines 7h = -4 lines" range="" rwaccess="RW"/>
    <bitfield id="LOFTS1" width="3" begin="8" end="6" resetval="0x0" description="Line offset values of odd line and even field ID = 0 This field is latched by VD 0h = +1 line 1h = +2 lines 2h = +3 lines 3h = +4 lines 4h = -1 line 5h = -2 lines 6h = -3 lines 7h = -4 lines" range="" rwaccess="RW"/>
    <bitfield id="LOFTS2" width="3" begin="5" end="3" resetval="0x0" description="Line offset values of even line and odd field ID = 1 This field is latched by VD 0h = +1 line 1h = +2 lines 2h = +3 lines 3h = +4 lines 4h = -1 line 5h = -2 lines 6h = -3 lines 7h = -4 lines" range="" rwaccess="RW"/>
    <bitfield id="LOFTS3" width="3" begin="2" end="0" resetval="0x0" description="Line offset values of odd line and odd field ID = 1 This field is latched by VD 0h = +1 line 1h = +2 lines 2h = +3 lines 3h = +4 lines 4h = -1 line 5h = -2 lines 6h = -3 lines 7h = -4 lines" range="" rwaccess="RW"/>
  </register>
  <register id="VPFE_SDR_ADDR" acronym="VPFE_SDR_ADDR" offset="0x2C" width="32" description="External Memory Address Register">
    <bitfield id="ADR_MSB" width="27" begin="31" end="5" resetval="0x0" description="32-bit external memory starting address for VPFE output This bit field is latched by VD The address should be aligned on a 32-byte boundary Therefore, the 5 LSB's are ignored Furthermore, reading this register will always show the 5 LSB's as 0 For optimal performance in the system, the address should be on a 256-byte boundary" range="" rwaccess="RW"/>
    <bitfield id="ADR_LSB" width="5" begin="4" end="0" resetval="0x0" description="32-bit external memory starting address for VPFE output This bit field is latched by VD The address should be aligned on a 32-byte boundary Therefore, the 5 LSB's are ignored Furthermore, reading this register will always show the 5 LSB's as 0 For optimal performance in the system, the address should be on a 256-byte boundary" range="" rwaccess="R"/>
  </register>
  <register id="VPFE_CLAMP" acronym="VPFE_CLAMP" offset="0x30" width="32" description="Optical Black Clamping Setting Register">
    <bitfield id="CLAMPEN" width="1" begin="31" end="31" resetval="0x0" description="Clamp enable Enable or disable clamping of CCD data based on the calculated average of optical black samples This bit is latched by VD 0h = Disable 1h = Enable" range="" rwaccess="RW"/>
    <bitfield id="OBSLEN" width="3" begin="30" end="28" resetval="0x0" description="Optical black sample length Number of Optical Black Sample pixels per line to include in the average calculation 0h = 1 pixels 1h = 2 pixels 2h = 4 pixels 3h = 8 pixels 4h = 16 pixels 5h = Reserved 6h = Reserved 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="OBSLN" width="3" begin="27" end="25" resetval="0x0" description="Optical black sample lines Number of Optical Black Sample lines to include in the average calculation 0h = 1 lines 1h = 2 lines 2h = 4 lines 3h = 8 lines 4h = 16 lines 5h = Reserved 6h = Reserved 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="OBST" width="15" begin="24" end="10" resetval="0x0" description="Start pixel of optical black samples The start pixel position of optical black samples, specified from the start of HD in pixel clocks" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="9" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="OBGAIN" width="5" begin="4" end="0" resetval="0x10" description="Gain to apply to the optical black average Multiply the optical black average with the specified gain 1Fh = 1 + 15/16 1Eh = 1 + 14/16 ..= .. 10h = 1 + 0/16 0Fh = 0 + 15/16 0Eh = 0 + 14/16 0Dh = 0 + 13/16 .. = .. 02h = 0 + 2/16 01h = 0 + 1/16 00h = 0 + 0/16" range="" rwaccess="RW"/>
  </register>
  <register id="VPFE_DCSUB" acronym="VPFE_DCSUB" offset="0x34" width="32" description="DC Clamp Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DCSUB" width="14" begin="13" end="0" resetval="0x0" description="DC level to subtract from CCD data The DC value set here is subtracted from the CCD data when OBS clamping is disabled - CLAMPCLAMPEN" range="" rwaccess="RW"/>
  </register>
  <register id="VPFE_COLPTN" acronym="VPFE_COLPTN" offset="0x38" width="32" description="CCD Color Pattern Register">
    <bitfield id="CP3LPC3" width="2" begin="31" end="30" resetval="0x0" description="Color Pattern for 3rd Line, Pixel counter = 3 0h = R/Ye 1h = Gr/Cy 2h = Gb/G 3h = B/Mg" range="" rwaccess="RW"/>
    <bitfield id="CP3LPC2" width="2" begin="29" end="28" resetval="0x0" description="Color Pattern for 3rd Line, Pixel counter = 2 0h = R/Ye 1h = Gr/Cy 2h = Gb/G 3h = B/Mg" range="" rwaccess="RW"/>
    <bitfield id="CP3LPC1" width="2" begin="27" end="26" resetval="0x0" description="Color Pattern for 3rd Line, Pixel counter = 1 0h = R/Ye 1h = Gr/Cy 2h = Gb/G 3h = B/Mg" range="" rwaccess="RW"/>
    <bitfield id="CP3LPC0" width="2" begin="25" end="24" resetval="0x0" description="Color Pattern for 3rd Line, Pixel counter = 0 0h = R/Ye 1h = Gr/Cy 2h = Gb/G 3h = B/Mg" range="" rwaccess="RW"/>
    <bitfield id="CP2LPC3" width="2" begin="23" end="22" resetval="0x0" description="Color Pattern for 2nd Line, Pixel counter = 3 0h = R/Ye 1h = Gr/Cy 2h = Gb/G 3h = B/Mg" range="" rwaccess="RW"/>
    <bitfield id="CP2LPC2" width="2" begin="21" end="20" resetval="0x0" description="Color Pattern for 2nd Line, Pixel counter = 2 0h = R/Ye 1h = Gr/Cy 2h = Gb/G 3h = B/Mg" range="" rwaccess="RW"/>
    <bitfield id="CP2LPC1" width="2" begin="19" end="18" resetval="0x0" description="Color Pattern for 2nd Line, Pixel counter = 1 0h = R/Ye 1h = Gr/Cy 2h = Gb/G 3h = B/Mg" range="" rwaccess="RW"/>
    <bitfield id="CP2LPC0" width="2" begin="17" end="16" resetval="0x0" description="Color Pattern for 2nd Line, Pixel counter = 0 0h = R/Ye 1h = Gr/Cy 2h = Gb/G 3h = B/Mg" range="" rwaccess="RW"/>
    <bitfield id="CP1LPC3" width="2" begin="15" end="14" resetval="0x0" description="Color Pattern for 1st Line, Pixel counter = 3 0h = R/Ye 1h = Gr/Cy 2h = Gb/G 3h = B/Mg" range="" rwaccess="RW"/>
    <bitfield id="CP1LPC2" width="2" begin="13" end="12" resetval="0x0" description="Color Pattern for 1st Line, Pixel counter = 2 0h = R/Ye 1h = Gr/Cy 2h = Gb/G 3h = B/Mg" range="" rwaccess="RW"/>
    <bitfield id="CP1LPC1" width="2" begin="11" end="10" resetval="0x0" description="Color Pattern for 1st Line, Pixel counter = 1 0h = R/Ye 1h = Gr/Cy 2h = Gb/G 3h = B/Mg" range="" rwaccess="RW"/>
    <bitfield id="CP1LPC0" width="2" begin="9" end="8" resetval="0x0" description="Color Pattern for 1st Line, Pixel counter = 0 0h = R/Ye 1h = Gr/Cy 2h = Gb/G 3h = B/Mg" range="" rwaccess="RW"/>
    <bitfield id="CP0LPC3" width="2" begin="7" end="6" resetval="0x0" description="Color Pattern for 0th Line, Pixel counter = 3 0h = R/Ye 1h = Gr/Cy 2h = Gb/G 3h = B/Mg" range="" rwaccess="RW"/>
    <bitfield id="CP0LPC2" width="2" begin="5" end="4" resetval="0x0" description="Color Pattern for 0th Line, Pixel counter = 2 0h = R/Ye 1h = Gr/Cy 2h = Gb/G 3h = B/Mg" range="" rwaccess="RW"/>
    <bitfield id="CP0LPC1" width="2" begin="3" end="2" resetval="0x0" description="Color Pattern for 0th Line, Pixel counter = 1 0h = R/Ye 1h = Gr/Cy 2h = Gb/G 3h = B/Mg" range="" rwaccess="RW"/>
    <bitfield id="CP0LPC0" width="2" begin="1" end="0" resetval="0x0" description="Color Pattern for 0th Line, Pixel counter = 0 0h = R/Ye 1h = Gr/Cy 2h = Gb/G 3h = B/Mg" range="" rwaccess="RW"/>
  </register>
  <register id="VPFE_BLKCMP" acronym="VPFE_BLKCMP" offset="0x3C" width="32" description="Black Compensation Register">
    <bitfield id="RYE" width="8" begin="31" end="24" resetval="0x0" description="Black level compensation for R/Ye pixels [-128:+127] 2's complement, MSB is sign bit" range="" rwaccess="RW"/>
    <bitfield id="GRCY" width="8" begin="23" end="16" resetval="0x0" description="Black level compensation for Gr/Cy pixels [-128:+127] 2's complement, MSB is sign bit" range="" rwaccess="RW"/>
    <bitfield id="GBG" width="8" begin="15" end="8" resetval="0x0" description="Black level compensation for Gb/G pixels [-128:+127] 2's complement, MSB is sign bit" range="" rwaccess="RW"/>
    <bitfield id="BMG" width="8" begin="7" end="0" resetval="0x0" description="Black level compensation for B/Mg pixels [-128:+127] 2's complement, MSB is sign bit" range="" rwaccess="RW"/>
  </register>
  <register id="VPFE_VDINT" acronym="VPFE_VDINT" offset="0x48" width="32" description="VPFE Interrupt Control Register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VDINT0" width="15" begin="30" end="16" resetval="0x0" description="CCDC_VD0_INT interrupt timing Specify VDINT0 in units of horizontal lines from the start of VD pulse Resulting value is VDINT0+1 Note that if the rising edge [or falling edge if programmed] of the HD lines up with the rising edge [or falling edge if programmed] of VD, the 1st HD is not counted" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VDINT1" width="15" begin="14" end="0" resetval="0x0" description="CCDC_VD1_INT interrupt timing Specify VDINT1 in units of horizontal lines from the start of VD pulse Resulting value is VDINT1+1 Note that if the rising edge [or falling edge if programmed] of the HD lines up with the rising edge [or falling edge if programmed] of VD, the 1st HD is not counted" range="" rwaccess="RW"/>
  </register>
  <register id="VPFE_ALAW" acronym="VPFE_ALAW" offset="0x4C" width="32" description="Configuration Register">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CCDTBL" width="1" begin="3" end="3" resetval="0x0" description="Apply Gamma [A-LAW] to VPFE data saved to external memory 0h = Disable 1h = Enable" range="" rwaccess="RW"/>
    <bitfield id="GWDI" width="3" begin="2" end="0" resetval="0x4" description="A-law Width Input [A-LAW table] 0h = Bits15-6 1h = Bits 14-5 2h = Bits 13-4 3h = Bits 12-3 4h = Bits 11-2 5h = Bits 10-1 6h = Bits 9-0" range="" rwaccess="RW"/>
  </register>
  <register id="VPFE_REC656IF" acronym="VPFE_REC656IF" offset="0x50" width="32" description="Configuration Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ECCFVH" width="1" begin="1" end="1" resetval="0x0" description="FVH error correction enable 0h = Disable 1h = Enable" range="" rwaccess="RW"/>
    <bitfield id="R656ON" width="1" begin="0" end="0" resetval="0x0" description="REC656 interface enable 0h = Disable 1h = Enable" range="" rwaccess="RW"/>
  </register>
  <register id="VPFE_CCDCFG" acronym="VPFE_CCDCFG" offset="0x54" width="32" description="CCD Configuration Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VDLC" width="1" begin="15" end="15" resetval="0x0" description="Enable latching function registers on internal VSYNC If this bit is set, all the register fields that are VSYNC latched will take on new value immediately Care should be taken not to alter fields that can cause undesired behavior to the output data 0h = Latched on VSYNC 1h = Not latched on VSYNC" range="" rwaccess="RW"/>
    <bitfield id="MSBINVO" width="1" begin="14" end="14" resetval="0x0" description="MSB of Chroma signal output inverted 0h = Normal 1h = MSB inverted" range="" rwaccess="RW"/>
    <bitfield id="MSBINVI" width="1" begin="13" end="13" resetval="0x0" description="MSB of Chroma input signal stored to SDRAM inverted 0h = Normal 1h = MSB inverted" range="" rwaccess="RW"/>
    <bitfield id="BSWD" width="1" begin="12" end="12" resetval="0x0" description="Byte Swap Data stored to SDRAM 0h = Normal 1h = Swap bytes" range="" rwaccess="RW"/>
    <bitfield id="Y8POS" width="1" begin="11" end="11" resetval="0x0" description="Location of Y signal when YCbCr 8bit data is input 0h = Even pixel 1h = Odd pixel" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WENLOG" width="1" begin="8" end="8" resetval="0x0" description="Specifies CCD valid area 0h = Internal valid signal WEN signal is ANDed logically and 1h = Internal valid signal and WEN signal is ORed logically" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="BW656" width="1" begin="5" end="5" resetval="0x0" description="The data width in CCIR656 input mode 0h = 8 bits 1h = 10 bits" range="" rwaccess="RW"/>
    <bitfield id="YCINSWP" width="1" begin="4" end="4" resetval="0x0" description="Y input [YIN[7:0]] and C input [CIN[7:0]] are swapped" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="YCOUTSWP" width="1" begin="2" end="2" resetval="0x0" description="Y output [YOUT[7:0]] and C output [COUT[7:0]] are swapped" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="VPFE_DMA_CNTL" acronym="VPFE_DMA_CNTL" offset="0x98" width="32" description="DMA Status and Control">
    <bitfield id="OVERFLOW" width="1" begin="31" end="31" resetval="0x0" description="DMA Overflow Flag Flag bit that is set when data is dropped due to a delay in writing data out the DMA interface This bit remains set until a 1 is written by software 0h = No overflow has occured 1h = Overflow has occured" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="28" begin="30" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="VPFE_SYSCONFIG" acronym="VPFE_SYSCONFIG" offset="0x104" width="32" description="Clock management configuration">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STANDBYMODE" width="2" begin="5" end="4" resetval="0x2" description="Configuration of the local initiator state management mode By definition, initiator may generate read/write transaction as long as it is out of STANDBY state 0h = Force Standby mode, local initiator is unconditionally placed in standby state.Backup mode, for debug only 1h = No Standby mode, local initiator is unconditionally placed out of standby state. Backup mode, for debug only 2h = Smart Standby mode, local initiator standby status depends on local conditions. IP module shall not generate wakeup events 3h = Smart Standby wakeup capable mode, local initiator standby status depends on local conditions. IP module may generate wakeup events when in standby state. Mode is only relevant if the appropriate IP module mwakeup output is implemented" range="" rwaccess="RW"/>
    <bitfield id="IDLEMODE" width="2" begin="3" end="2" resetval="0x2" description="Configuration of the local target state management mode By definition, target can handle read/write transaction as long as it is out of IDLE state 0h = Force Idle mode, local targets idle state follows the systems idle requests unconditionally, regardless of the IP modules internal requirements.Backup mode, for debug only 1h = No idle mode, local target never enters idle state. Backup mode, for debug only 2h = Smart Idle mode, local targets idle eventually follows the systems idle requests, depends on the IP modules internal requirements. IP module shall not generate wakeup events 3h = Smart idle wakeup capable mode, local targets idle state eventually follows the systems idle requests, depending on the IP modules internal requirements. IP module may generate wakeup events when in idle state. Mode is only relevant if the appropriate IP module mwakeup output is implemented" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="VPFE_CONFIG" acronym="VPFE_CONFIG" offset="0x108" width="32" description="Module configuration register">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VPFE_ST" width="1" begin="2" end="2" resetval="0x1" description="VPFE Master OCP interface Status 0h = OCP master interface is avctive 1h = OCP master interface is in standby mode" range="" rwaccess="R"/>
    <bitfield id="VPFE_EN" width="1" begin="1" end="1" resetval="0x0" description="VPFE Master OCP interface enable Software can has to use this bit to enable/disable the VPFE master OCP interface When the master OCP interface is disabled, it is placed in Standby mode Standby mode can also be entered by using the right setting on the STANDBYMODE field in theVPFE_SYSCONFIG register 0h = Disable VPFE master OCP interface 1h = Enable VPFE master OCP interface" range="" rwaccess="RW"/>
    <bitfield id="PCLK_INV" width="1" begin="0" end="0" resetval="0x0" description="Pixel clock inversion enable 0h = Pixel clock is not inverted, data is sampled on the rising edge of the clock 1h = pixel clock is inverted, data is sampled on the falling edge of the clock" range="" rwaccess="RW"/>
  </register>
  <register id="VPFE_IRQ_EOI" acronym="VPFE_IRQ_EOI" offset="0x110" width="32" description="Module EOI register The EOI register is used to re-trigger the pulse interrupt signal to ensure that any nested interrupt events are serviced. The software interrupt handler must write to the EOI register at the end of the current interrupt processing routine, so that new events can re-trigger the pulse interrupt signal again. For level interrupt signals the EOI register is not functional and must not be used.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EOI" width="1" begin="0" end="0" resetval="0x0" description="EOI for VPFE This register allows software to acknowledge the completion of an interrupt When this register is written, an eoi_write signal is generated internal to the module and another interrupt will be triggered if the interrupt sources are still present The register will clear itself one cycle after it is written" range="" rwaccess="RW1C"/>
  </register>
  <register id="VPFE_IRQ_STATUS_RAW" acronym="VPFE_IRQ_STATUS_RAW" offset="0x114" width="32" description="Interrupt raw status register">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VD2_INT_RAW" width="1" begin="2" end="2" resetval="0x0" description="CCDC VD2 interrupt status raw value - A read value of 1 from this register indicates that the VD2 interrupt status is1 - When the read value is 0, software can write the value to 1 to set the interrupt - Writing a 0 to this bit has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="VD1_INT_RAW" width="1" begin="1" end="1" resetval="0x0" description="CCDC VD1 interrupt status raw value - A read value of 1 from this register indicates that the VD1 interrupt status is1 - When the read value is 0, software can write the value to 1 to set the interrupt - Writing a 0 to this bit has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="VD0_INT_RAW" width="1" begin="0" end="0" resetval="0x0" description="CCDC VD0 interrupt status raw value - A read value of 1 from this register indicates that the VD0 interrupt status is1 - When the read value is 0, software can write the value to 1 to set the interrupt - Writing a 0 to this bit has no effect" range="" rwaccess="RW1S"/>
  </register>
  <register id="VPFE_IRQ_STATUS" acronym="VPFE_IRQ_STATUS" offset="0x118" width="32" description="Interrupt status register">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VD2_INT" width="1" begin="2" end="2" resetval="0x0" description="CCDC VD2 interrupt status value - A read value of 1 from this register indicates that the VD2 interrupt status is 1, if it is enabled - When the read value is 1, software can write a 1 to clear the interrupt - Writing a 0 to this bit has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="VD1_INT" width="1" begin="1" end="1" resetval="0x0" description="CCDC VD1 interrupt status value - A read value of 1 from this register indicates that the VD2 interrupt status is 1, if it is enabled - When the read value is 1, software can write a 1 to clear the interrupt - Writing a 0 to this bit has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="VD0_INT" width="1" begin="0" end="0" resetval="0x0" description="CCDC VD0 interrupt status value - A read value of 1 from this register indicates that the VD2 interrupt status is 1, if it is enabled - When the read value is 1, software can write a 1 to clear the interrupt - Writing a 0 to this bit has no effect" range="" rwaccess="RW1C"/>
  </register>
  <register id="VPFE_IRQ_ENABLE_SET" acronym="VPFE_IRQ_ENABLE_SET" offset="0x11C" width="32" description="Interrupt enable set">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VD2_INT_EN" width="1" begin="2" end="2" resetval="0x0" description="CCDC VD2 interrupt enable - Write 1 to enable this interrupt - Write 0 has no effect - Read 1 indicates interrupt is enabled - Read 0 indicates interrupt is not enabled" range="" rwaccess="RW1S"/>
    <bitfield id="VD1_INT_EN" width="1" begin="1" end="1" resetval="0x0" description="CCDC VD1 interrupt enable - Write 1 to enable this interrupt - Write 0 has no effect - Read 1 indicates interrupt is enabled - Read 0 indicates interrupt is not enabled" range="" rwaccess="RW1S"/>
    <bitfield id="VD0_INT_EN" width="1" begin="0" end="0" resetval="0x0" description="CCDC VD0 interrupt enable - Write 1 to enable this interrupt - Write 0 has no effect - Read 1 indicates interrupt is enabled - Read 0 indicates interrupt is not enabled" range="" rwaccess="RW1S"/>
  </register>
  <register id="VPFE_IRQ_ENABLE_CLR" acronym="VPFE_IRQ_ENABLE_CLR" offset="0x120" width="32" description="Interrupt enable clear">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VD2_INT_DIS" width="1" begin="2" end="2" resetval="0x0" description="CCDC VD2 interrupt disable - Write 1 to disable this interrupt - Write 0 has no effect - Read 1 indicates interrupt is enabled - Read 0 indicates interrupt is not enabled" range="" rwaccess="RW1C"/>
    <bitfield id="VD1_INT_DIS" width="1" begin="1" end="1" resetval="0x0" description="CCDC VD1 interrupt disable - Write 1 to disable this interrupt - Write 0 has no effect - Read 1 indicates interrupt is enabled - Read 0 indicates interrupt is not enabled" range="" rwaccess="RW1C"/>
    <bitfield id="VD0_INT_DIS" width="1" begin="0" end="0" resetval="0x0" description="CCDC VD0 interrupt disable - Write 1 to disable this interrupt - Write 0 has no effect - Read 1 indicates interrupt is enabled - Read 0 indicates interrupt is not enabled" range="" rwaccess="RW1C"/>
  </register>
</module>
