{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709830000995 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709830001004 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 07 10:46:40 2024 " "Processing started: Thu Mar 07 10:46:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709830001004 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830001004 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830001004 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709830001460 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709830001460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/cont800/cont800.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/cont800/cont800.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONT800-RTL " "Found design unit 1: CONT800-RTL" {  } { { "../CONT800/CONT800.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONT800/CONT800.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709830009396 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONT800 " "Found entity 1: CONT800" {  } { { "../CONT800/CONT800.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONT800/CONT800.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709830009396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830009396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/mestadosvsync/mestadosvsync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/mestadosvsync/mestadosvsync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MESTADOSVSYNC-ARC " "Found design unit 1: MESTADOSVSYNC-ARC" {  } { { "../MESTADOSVSYNC/MESTADOSVSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSVSYNC/MESTADOSVSYNC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709830009396 ""} { "Info" "ISGN_ENTITY_NAME" "1 MESTADOSVSYNC " "Found entity 1: MESTADOSVSYNC" {  } { { "../MESTADOSVSYNC/MESTADOSVSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSVSYNC/MESTADOSVSYNC.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709830009396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830009396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/mestadoshsync/mestadoshsync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/mestadoshsync/mestadoshsync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MESTADOSHSYNC-ARC " "Found design unit 1: MESTADOSHSYNC-ARC" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709830009401 ""} { "Info" "ISGN_ENTITY_NAME" "1 MESTADOSHSYNC " "Found entity 1: MESTADOSHSYNC" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709830009401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830009401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/contmod525/contmod525.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/contmod525/contmod525.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTMOD525-RTL " "Found design unit 1: CONTMOD525-RTL" {  } { { "../CONTMOD525/CONTMOD525.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONTMOD525/CONTMOD525.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709830009406 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTMOD525 " "Found entity 1: CONTMOD525" {  } { { "../CONTMOD525/CONTMOD525.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONTMOD525/CONTMOD525.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709830009406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830009406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/contmod800/contmod800.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/contmod800/contmod800.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTMOD800-RTL " "Found design unit 1: CONTMOD800-RTL" {  } { { "../CONTMOD800/CONTMOD800.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONTMOD800/CONTMOD800.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709830009411 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTMOD800 " "Found entity 1: CONTMOD800" {  } { { "../CONTMOD800/CONTMOD800.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONTMOD800/CONTMOD800.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709830009411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830009411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/conta10bits/conta10bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/conta10bits/conta10bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTA10BITS-RTL " "Found design unit 1: CONTA10BITS-RTL" {  } { { "../CONTA10BITS/CONTA10BITS.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONTA10BITS/CONTA10BITS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709830009411 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTA10BITS " "Found entity 1: CONTA10BITS" {  } { { "../CONTA10BITS/CONTA10BITS.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONTA10BITS/CONTA10BITS.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709830009411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830009411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/sumauno10/sumauno10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/sumauno10/sumauno10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUMAUNO10-RTL " "Found design unit 1: SUMAUNO10-RTL" {  } { { "../SUMAUNO10/SUMAUNO10.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SUMAUNO10/SUMAUNO10.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709830009411 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUMAUNO10 " "Found entity 1: SUMAUNO10" {  } { { "../SUMAUNO10/SUMAUNO10.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SUMAUNO10/SUMAUNO10.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709830009411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830009411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/divfreq2/divfreq2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/divfreq2/divfreq2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIVFREQ2-RTL " "Found design unit 1: DIVFREQ2-RTL" {  } { { "../DIVFREQ2/DIVFREQ2.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/DIVFREQ2/DIVFREQ2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709830009421 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIVFREQ2 " "Found entity 1: DIVFREQ2" {  } { { "../DIVFREQ2/DIVFREQ2.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/DIVFREQ2/DIVFREQ2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709830009421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830009421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/ffd/ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/ffd/ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-RTL " "Found design unit 1: FFD-RTL" {  } { { "../FFD/FFD.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/FFD/FFD.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709830009427 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "../FFD/FFD.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/FFD/FFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709830009427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830009427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/ha/ha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/ha/ha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ha-arc " "Found design unit 1: ha-arc" {  } { { "../HA/HA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/HA/HA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709830009431 ""} { "Info" "ISGN_ENTITY_NAME" "1 ha " "Found entity 1: ha" {  } { { "../HA/HA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/HA/HA.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709830009431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830009431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-RTL " "Found design unit 1: VGA-RTL" {  } { { "VGA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/VGA/VGA.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709830009431 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/VGA/VGA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709830009431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830009431 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709830009469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIVFREQ2 DIVFREQ2:I0 " "Elaborating entity \"DIVFREQ2\" for hierarchy \"DIVFREQ2:I0\"" {  } { { "VGA.vhd" "I0" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/VGA/VGA.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709830009471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD DIVFREQ2:I0\|FFD:I0 " "Elaborating entity \"FFD\" for hierarchy \"DIVFREQ2:I0\|FFD:I0\"" {  } { { "../DIVFREQ2/DIVFREQ2.vhd" "I0" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/DIVFREQ2/DIVFREQ2.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709830009471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONT800 CONT800:I1 " "Elaborating entity \"CONT800\" for hierarchy \"CONT800:I1\"" {  } { { "VGA.vhd" "I1" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/VGA/VGA.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709830009478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUMAUNO10 CONT800:I1\|SUMAUNO10:I0 " "Elaborating entity \"SUMAUNO10\" for hierarchy \"CONT800:I1\|SUMAUNO10:I0\"" {  } { { "../CONT800/CONT800.vhd" "I0" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONT800/CONT800.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709830009480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ha CONT800:I1\|SUMAUNO10:I0\|ha:I0 " "Elaborating entity \"ha\" for hierarchy \"CONT800:I1\|SUMAUNO10:I0\|ha:I0\"" {  } { { "../SUMAUNO10/SUMAUNO10.vhd" "I0" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SUMAUNO10/SUMAUNO10.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709830009482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTMOD525 CONTMOD525:I2 " "Elaborating entity \"CONTMOD525\" for hierarchy \"CONTMOD525:I2\"" {  } { { "VGA.vhd" "I2" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/VGA/VGA.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709830009496 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST CONTMOD525.vhd(35) " "VHDL Process Statement warning at CONTMOD525.vhd(35): signal \"RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CONTMOD525/CONTMOD525.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONTMOD525/CONTMOD525.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709830009496 "|VGA|CONTMOD525:I2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTA10BITS CONTMOD525:I2\|CONTA10BITS:I0 " "Elaborating entity \"CONTA10BITS\" for hierarchy \"CONTMOD525:I2\|CONTA10BITS:I0\"" {  } { { "../CONTMOD525/CONTMOD525.vhd" "I0" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONTMOD525/CONTMOD525.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709830009496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MESTADOSVSYNC MESTADOSVSYNC:I3 " "Elaborating entity \"MESTADOSVSYNC\" for hierarchy \"MESTADOSVSYNC:I3\"" {  } { { "VGA.vhd" "I3" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/VGA/VGA.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709830009516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MESTADOSHSYNC MESTADOSHSYNC:I4 " "Elaborating entity \"MESTADOSHSYNC\" for hierarchy \"MESTADOSHSYNC:I4\"" {  } { { "VGA.vhd" "I4" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/VGA/VGA.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709830009521 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cuenta MESTADOSHSYNC.vhd(90) " "VHDL Process Statement warning at MESTADOSHSYNC.vhd(90): signal \"cuenta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709830009521 "|VGA|MESTADOSHSYNC:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CUENTAV MESTADOSHSYNC.vhd(99) " "VHDL Process Statement warning at MESTADOSHSYNC.vhd(99): signal \"CUENTAV\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709830009521 "|VGA|MESTADOSHSYNC:I4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R MESTADOSHSYNC.vhd(73) " "VHDL Process Statement warning at MESTADOSHSYNC.vhd(73): inferring latch(es) for signal or variable \"R\", which holds its previous value in one or more paths through the process" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 73 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1709830009521 "|VGA|MESTADOSHSYNC:I4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G MESTADOSHSYNC.vhd(73) " "VHDL Process Statement warning at MESTADOSHSYNC.vhd(73): inferring latch(es) for signal or variable \"G\", which holds its previous value in one or more paths through the process" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 73 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1709830009521 "|VGA|MESTADOSHSYNC:I4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B MESTADOSHSYNC.vhd(73) " "VHDL Process Statement warning at MESTADOSHSYNC.vhd(73): inferring latch(es) for signal or variable \"B\", which holds its previous value in one or more paths through the process" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 73 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1709830009521 "|VGA|MESTADOSHSYNC:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] MESTADOSHSYNC.vhd(73) " "Inferred latch for \"B\[0\]\" at MESTADOSHSYNC.vhd(73)" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830009521 "|VGA|MESTADOSHSYNC:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] MESTADOSHSYNC.vhd(73) " "Inferred latch for \"B\[1\]\" at MESTADOSHSYNC.vhd(73)" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830009521 "|VGA|MESTADOSHSYNC:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] MESTADOSHSYNC.vhd(73) " "Inferred latch for \"B\[2\]\" at MESTADOSHSYNC.vhd(73)" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830009521 "|VGA|MESTADOSHSYNC:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] MESTADOSHSYNC.vhd(73) " "Inferred latch for \"B\[3\]\" at MESTADOSHSYNC.vhd(73)" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830009521 "|VGA|MESTADOSHSYNC:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[0\] MESTADOSHSYNC.vhd(73) " "Inferred latch for \"G\[0\]\" at MESTADOSHSYNC.vhd(73)" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830009521 "|VGA|MESTADOSHSYNC:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[1\] MESTADOSHSYNC.vhd(73) " "Inferred latch for \"G\[1\]\" at MESTADOSHSYNC.vhd(73)" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830009521 "|VGA|MESTADOSHSYNC:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[2\] MESTADOSHSYNC.vhd(73) " "Inferred latch for \"G\[2\]\" at MESTADOSHSYNC.vhd(73)" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830009521 "|VGA|MESTADOSHSYNC:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[3\] MESTADOSHSYNC.vhd(73) " "Inferred latch for \"G\[3\]\" at MESTADOSHSYNC.vhd(73)" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830009521 "|VGA|MESTADOSHSYNC:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] MESTADOSHSYNC.vhd(73) " "Inferred latch for \"R\[0\]\" at MESTADOSHSYNC.vhd(73)" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830009521 "|VGA|MESTADOSHSYNC:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] MESTADOSHSYNC.vhd(73) " "Inferred latch for \"R\[1\]\" at MESTADOSHSYNC.vhd(73)" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830009521 "|VGA|MESTADOSHSYNC:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] MESTADOSHSYNC.vhd(73) " "Inferred latch for \"R\[2\]\" at MESTADOSHSYNC.vhd(73)" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830009521 "|VGA|MESTADOSHSYNC:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[3\] MESTADOSHSYNC.vhd(73) " "Inferred latch for \"R\[3\]\" at MESTADOSHSYNC.vhd(73)" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830009521 "|VGA|MESTADOSHSYNC:I4"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MESTADOSHSYNC:I4\|B\[3\] MESTADOSHSYNC:I4\|G\[1\] " "Duplicate LATCH primitive \"MESTADOSHSYNC:I4\|B\[3\]\" merged with LATCH primitive \"MESTADOSHSYNC:I4\|G\[1\]\"" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 73 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1709830009822 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MESTADOSHSYNC:I4\|B\[2\] MESTADOSHSYNC:I4\|G\[1\] " "Duplicate LATCH primitive \"MESTADOSHSYNC:I4\|B\[2\]\" merged with LATCH primitive \"MESTADOSHSYNC:I4\|G\[1\]\"" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 73 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1709830009822 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MESTADOSHSYNC:I4\|B\[1\] MESTADOSHSYNC:I4\|G\[1\] " "Duplicate LATCH primitive \"MESTADOSHSYNC:I4\|B\[1\]\" merged with LATCH primitive \"MESTADOSHSYNC:I4\|G\[1\]\"" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 73 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1709830009822 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MESTADOSHSYNC:I4\|B\[0\] MESTADOSHSYNC:I4\|G\[1\] " "Duplicate LATCH primitive \"MESTADOSHSYNC:I4\|B\[0\]\" merged with LATCH primitive \"MESTADOSHSYNC:I4\|G\[1\]\"" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 73 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1709830009822 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1709830009822 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1709830009887 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1709830010239 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709830010239 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "96 " "Implemented 96 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1709830010282 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1709830010282 ""} { "Info" "ICUT_CUT_TM_LCELLS" "79 " "Implemented 79 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1709830010282 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1709830010282 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709830010283 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 07 10:46:50 2024 " "Processing ended: Thu Mar 07 10:46:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709830010283 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709830010283 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709830010283 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709830010283 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1709830011373 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709830011378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 07 10:46:51 2024 " "Processing started: Thu Mar 07 10:46:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709830011378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1709830011378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VGA -c VGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1709830011378 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1709830011494 ""}
{ "Info" "0" "" "Project  = VGA" {  } {  } 0 0 "Project  = VGA" 0 0 "Fitter" 0 0 1709830011494 ""}
{ "Info" "0" "" "Revision = VGA" {  } {  } 0 0 "Revision = VGA" 0 0 "Fitter" 0 0 1709830011494 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1709830011561 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1709830011561 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VGA 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"VGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1709830011576 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1709830011608 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1709830011608 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1709830011780 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1709830011780 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1709830012034 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1709830012034 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1709830012034 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1709830012034 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1709830012034 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1709830012034 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1709830012034 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1709830012034 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1709830012034 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1709830012034 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1709830012034 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1709830012034 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/VGA/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1709830012034 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/VGA/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1709830012034 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/VGA/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1709830012034 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/VGA/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1709830012034 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/VGA/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1709830012034 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/VGA/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1709830012034 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/VGA/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1709830012034 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/VGA/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1709830012034 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1709830012034 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1709830012034 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1709830012034 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1709830012034 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1709830012034 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1709830012034 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1709830012461 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA.sdc " "Synopsys Design Constraints File file not found: 'VGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1709830012461 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1709830012461 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1709830012461 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1709830012461 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1709830012461 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DIVFREQ2:I0\|FFD:I0\|q  " "Automatically promoted node DIVFREQ2:I0\|FFD:I0\|q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1709830012477 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DIVFREQ2:I0\|FFD:I0\|q~0 " "Destination node DIVFREQ2:I0\|FFD:I0\|q~0" {  } { { "../FFD/FFD.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/FFD/FFD.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/VGA/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1709830012477 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1709830012477 ""}  } { { "../FFD/FFD.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/FFD/FFD.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/VGA/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1709830012477 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONT800:I1\|ov  " "Automatically promoted node CONT800:I1\|ov " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1709830012477 ""}  } { { "../CONT800/CONT800.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONT800/CONT800.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/VGA/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1709830012477 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1709830012746 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1709830012746 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1709830012746 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1709830012746 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1709830012746 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1709830012746 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1709830012746 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1709830012761 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1709830012761 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1709830012761 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1709830012761 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709830012761 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1709830012777 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1709830013817 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709830013864 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1709830013880 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1709830015086 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709830015086 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1709830015427 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y11 X10_Y21 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y11 to location X10_Y21" {  } { { "loc" "" { Generic "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/VGA/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y11 to location X10_Y21"} { { 12 { 0 ""} 0 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1709830016421 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1709830016421 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1709830016855 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1709830016855 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709830016855 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.15 " "Total time spent on timing analysis during the Fitter is 0.15 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1709830016981 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1709830016997 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1709830017205 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1709830017205 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1709830017526 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709830017991 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/VGA/output_files/VGA.fit.smsg " "Generated suppressed messages file C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/VGA/output_files/VGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1709830018173 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5634 " "Peak virtual memory: 5634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709830018497 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 07 10:46:58 2024 " "Processing ended: Thu Mar 07 10:46:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709830018497 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709830018497 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709830018497 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1709830018497 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1709830019430 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709830019440 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 07 10:46:59 2024 " "Processing started: Thu Mar 07 10:46:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709830019440 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1709830019440 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VGA -c VGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1709830019440 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1709830019679 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1709830021080 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1709830021166 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709830021846 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 07 10:47:01 2024 " "Processing ended: Thu Mar 07 10:47:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709830021846 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709830021846 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709830021846 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1709830021846 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1709830022417 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1709830022884 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709830022900 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 07 10:47:02 2024 " "Processing started: Thu Mar 07 10:47:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709830022900 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1709830022900 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGA -c VGA " "Command: quartus_sta VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1709830022900 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1709830023035 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1709830023304 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1709830023304 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709830023336 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709830023336 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1709830023527 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA.sdc " "Synopsys Design Constraints File file not found: 'VGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1709830023541 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1709830023541 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DIVFREQ2:I0\|FFD:I0\|q DIVFREQ2:I0\|FFD:I0\|q " "create_clock -period 1.000 -name DIVFREQ2:I0\|FFD:I0\|q DIVFREQ2:I0\|FFD:I0\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1709830023541 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1709830023541 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CONT800:I1\|ov CONT800:I1\|ov " "create_clock -period 1.000 -name CONT800:I1\|ov CONT800:I1\|ov" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1709830023541 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MESTADOSVSYNC:I3\|EDO.S3 MESTADOSVSYNC:I3\|EDO.S3 " "create_clock -period 1.000 -name MESTADOSVSYNC:I3\|EDO.S3 MESTADOSVSYNC:I3\|EDO.S3" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1709830023541 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709830023541 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1709830023541 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709830023541 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1709830023541 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1709830023541 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1709830023557 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1709830023557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.803 " "Worst-case setup slack is -7.803" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830023557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830023557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.803              -7.803 MESTADOSVSYNC:I3\|EDO.S3  " "   -7.803              -7.803 MESTADOSVSYNC:I3\|EDO.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830023557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.710             -30.633 DIVFREQ2:I0\|FFD:I0\|q  " "   -3.710             -30.633 DIVFREQ2:I0\|FFD:I0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830023557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.170              -6.189 CONT800:I1\|ov  " "   -1.170              -6.189 CONT800:I1\|ov " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830023557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.038              -1.038 CLK  " "   -1.038              -1.038 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830023557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709830023557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.342 " "Worst-case hold slack is 0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830023557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830023557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 CONT800:I1\|ov  " "    0.342               0.000 CONT800:I1\|ov " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830023557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 DIVFREQ2:I0\|FFD:I0\|q  " "    0.342               0.000 DIVFREQ2:I0\|FFD:I0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830023557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.843               0.000 CLK  " "    0.843               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830023557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.653               0.000 MESTADOSVSYNC:I3\|EDO.S3  " "    5.653               0.000 MESTADOSVSYNC:I3\|EDO.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830023557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709830023557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.971 " "Worst-case recovery slack is -5.971" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830023557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830023557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.971              -5.971 MESTADOSVSYNC:I3\|EDO.S3  " "   -5.971              -5.971 MESTADOSVSYNC:I3\|EDO.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830023557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.895             -17.936 CONT800:I1\|ov  " "   -1.895             -17.936 CONT800:I1\|ov " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830023557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709830023557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.836 " "Worst-case removal slack is 1.836" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830023557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830023557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.836               0.000 CONT800:I1\|ov  " "    1.836               0.000 CONT800:I1\|ov " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830023557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.089               0.000 MESTADOSVSYNC:I3\|EDO.S3  " "    5.089               0.000 MESTADOSVSYNC:I3\|EDO.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830023557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709830023557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830023573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830023573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 CLK  " "   -3.000              -4.403 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830023573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 DIVFREQ2:I0\|FFD:I0\|q  " "   -1.403             -29.463 DIVFREQ2:I0\|FFD:I0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830023573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -14.030 CONT800:I1\|ov  " "   -1.403             -14.030 CONT800:I1\|ov " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830023573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 MESTADOSVSYNC:I3\|EDO.S3  " "    0.407               0.000 MESTADOSVSYNC:I3\|EDO.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830023573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709830023573 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1709830023573 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1709830023589 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1709830023960 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709830024002 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1709830024002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.169 " "Worst-case setup slack is -7.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.169              -7.169 MESTADOSVSYNC:I3\|EDO.S3  " "   -7.169              -7.169 MESTADOSVSYNC:I3\|EDO.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.336             -26.273 DIVFREQ2:I0\|FFD:I0\|q  " "   -3.336             -26.273 DIVFREQ2:I0\|FFD:I0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.962              -4.864 CONT800:I1\|ov  " "   -0.962              -4.864 CONT800:I1\|ov " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.800              -0.800 CLK  " "   -0.800              -0.800 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709830024002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.307 " "Worst-case hold slack is 0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 CONT800:I1\|ov  " "    0.307               0.000 CONT800:I1\|ov " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 DIVFREQ2:I0\|FFD:I0\|q  " "    0.307               0.000 DIVFREQ2:I0\|FFD:I0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.645               0.000 CLK  " "    0.645               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.222               0.000 MESTADOSVSYNC:I3\|EDO.S3  " "    5.222               0.000 MESTADOSVSYNC:I3\|EDO.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709830024019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.471 " "Worst-case recovery slack is -5.471" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.471              -5.471 MESTADOSVSYNC:I3\|EDO.S3  " "   -5.471              -5.471 MESTADOSVSYNC:I3\|EDO.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.673             -15.740 CONT800:I1\|ov  " "   -1.673             -15.740 CONT800:I1\|ov " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709830024022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.704 " "Worst-case removal slack is 1.704" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.704               0.000 CONT800:I1\|ov  " "    1.704               0.000 CONT800:I1\|ov " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.733               0.000 MESTADOSVSYNC:I3\|EDO.S3  " "    4.733               0.000 MESTADOSVSYNC:I3\|EDO.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709830024022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 CLK  " "   -3.000              -4.403 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 DIVFREQ2:I0\|FFD:I0\|q  " "   -1.403             -29.463 DIVFREQ2:I0\|FFD:I0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -14.030 CONT800:I1\|ov  " "   -1.403             -14.030 CONT800:I1\|ov " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 MESTADOSVSYNC:I3\|EDO.S3  " "    0.421               0.000 MESTADOSVSYNC:I3\|EDO.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709830024027 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1709830024032 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709830024144 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1709830024144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.167 " "Worst-case setup slack is -3.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.167              -3.167 MESTADOSVSYNC:I3\|EDO.S3  " "   -3.167              -3.167 MESTADOSVSYNC:I3\|EDO.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.134              -3.015 DIVFREQ2:I0\|FFD:I0\|q  " "   -1.134              -3.015 DIVFREQ2:I0\|FFD:I0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.340              -0.340 CLK  " "   -0.340              -0.340 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.072               0.000 CONT800:I1\|ov  " "    0.072               0.000 CONT800:I1\|ov " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709830024156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.149 " "Worst-case hold slack is 0.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 CONT800:I1\|ov  " "    0.149               0.000 CONT800:I1\|ov " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 DIVFREQ2:I0\|FFD:I0\|q  " "    0.149               0.000 DIVFREQ2:I0\|FFD:I0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.526               0.000 CLK  " "    0.526               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.818               0.000 MESTADOSVSYNC:I3\|EDO.S3  " "    2.818               0.000 MESTADOSVSYNC:I3\|EDO.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709830024156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.470 " "Worst-case recovery slack is -2.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.470              -2.470 MESTADOSVSYNC:I3\|EDO.S3  " "   -2.470              -2.470 MESTADOSVSYNC:I3\|EDO.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.260              -2.228 CONT800:I1\|ov  " "   -0.260              -2.228 CONT800:I1\|ov " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709830024160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.760 " "Worst-case removal slack is 0.760" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.760               0.000 CONT800:I1\|ov  " "    0.760               0.000 CONT800:I1\|ov " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.620               0.000 MESTADOSVSYNC:I3\|EDO.S3  " "    2.620               0.000 MESTADOSVSYNC:I3\|EDO.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709830024164 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.156 CLK  " "   -3.000              -4.156 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -21.000 DIVFREQ2:I0\|FFD:I0\|q  " "   -1.000             -21.000 DIVFREQ2:I0\|FFD:I0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 CONT800:I1\|ov  " "   -1.000             -10.000 CONT800:I1\|ov " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 MESTADOSVSYNC:I3\|EDO.S3  " "    0.452               0.000 MESTADOSVSYNC:I3\|EDO.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709830024167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709830024167 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1709830024750 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1709830024750 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709830024787 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 07 10:47:04 2024 " "Processing ended: Thu Mar 07 10:47:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709830024787 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709830024787 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709830024787 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1709830024787 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Quartus Prime Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1709830025392 ""}
