##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for Clock_3
		4.4::Critical Path Report for CyBUS_CLK
		4.5::Critical Path Report for UART_1_IntClock
		4.6::Critical Path Report for UART_PS3_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_PS3_IntClock:R)
		5.2::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
		5.3::Critical Path Report for (UART_PS3_IntClock:R vs. UART_PS3_IntClock:R)
		5.4::Critical Path Report for (Clock_3:R vs. Clock_3:R)
		5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.6::Critical Path Report for (Clock_2:R vs. Clock_2:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: Clock_1            | Frequency: 54.44 MHz  | Target: 2.67 MHz   | 
Clock: Clock_2            | Frequency: 45.73 MHz  | Target: 2.67 MHz   | 
Clock: Clock_3            | Frequency: 52.92 MHz  | Target: 2.67 MHz   | 
Clock: Clock_4            | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_4(routed)    | N/A                   | Target: 0.00 MHz   | 
Clock: CyBUS_CLK          | Frequency: 59.01 MHz  | Target: 24.00 MHz  | 
Clock: CyILO              | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO              | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK       | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT          | N/A                   | Target: 24.00 MHz  | 
Clock: UART_1_IntClock    | Frequency: 56.48 MHz  | Target: 0.08 MHz   | 
Clock: UART_PS3_IntClock  | Frequency: 53.02 MHz  | Target: 0.02 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1            Clock_1            375000           356630      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2            Clock_2            375000           353135      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3            Clock_3            375000           356102      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          UART_PS3_IntClock  41666.7          24720       N/A              N/A         N/A              N/A         N/A              N/A         
UART_1_IntClock    UART_1_IntClock    1.30417e+007     13023963    N/A              N/A         N/A              N/A         N/A              N/A         
UART_PS3_IntClock  UART_PS3_IntClock  5.20833e+007     52064474    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name       Clock to Out  Clock Name:Phase   
--------------  ------------  -----------------  
Tx_1(0)_PAD     31500         UART_1_IntClock:R  
high1_1(0)_PAD  31877         CyBUS_CLK:R        
high1_1(0)_PAD  30871         Clock_1:R          
high1_2(0)_PAD  31838         CyBUS_CLK:R        
high1_2(0)_PAD  30673         Clock_1:R          
high2_1(0)_PAD  38069         CyBUS_CLK:R        
high2_1(0)_PAD  34434         Clock_2:R          
high2_2(0)_PAD  32199         CyBUS_CLK:R        
high2_2(0)_PAD  31083         Clock_2:R          
high3_1(0)_PAD  31643         CyBUS_CLK:R        
high3_1(0)_PAD  30931         Clock_3:R          
high3_2(0)_PAD  33131         CyBUS_CLK:R        
high3_2(0)_PAD  32836         Clock_3:R          
low1_1(0)_PAD   30022         Clock_1:R          
low1_1(0)_PAD   29851         CyBUS_CLK:R        
low1_2(0)_PAD   34102         Clock_1:R          
low1_2(0)_PAD   33931         CyBUS_CLK:R        
low2_1(0)_PAD   30917         Clock_2:R          
low2_1(0)_PAD   30819         CyBUS_CLK:R        
low2_2(0)_PAD   36720         CyBUS_CLK:R        
low2_2(0)_PAD   33658         Clock_2:R          
low3_1(0)_PAD   36225         CyBUS_CLK:R        
low3_1(0)_PAD   36068         Clock_3:R          
low3_2(0)_PAD   35858         CyBUS_CLK:R        
low3_2(0)_PAD   35682         Clock_3:R          


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 54.44 MHz | Target: 2.67 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:pwm_db_reg\/q
Path End       : \motor1:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0
Capture Clock  : \motor1:PWMUDB:sDB255:deadbandcounterdp:u0\/clock
Path slack     : 356630p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 368940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12310
-------------------------------------   ----- 
End-of-path arrival time (ps)           12310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:pwm_db_reg\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor1:PWMUDB:pwm_db_reg\/q                           macrocell28     1250   1250  356630  RISE       1
\motor1:PWMUDB:db_csaddr_0\/main_1                     macrocell1      5457   6707  356630  RISE       1
\motor1:PWMUDB:db_csaddr_0\/q                          macrocell1      3350  10057  356630  RISE       1
\motor1:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0  datapathcell1   2252  12310  356630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:sDB255:deadbandcounterdp:u0\/clock          datapathcell1       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 45.73 MHz | Target: 2.67 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:db_ph1_run_temp\/q
Path End       : \motor2:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0
Capture Clock  : \motor2:PWMUDB:sDB255:deadbandcounterdp:u0\/clock
Path slack     : 353135p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 368940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15805
-------------------------------------   ----- 
End-of-path arrival time (ps)           15805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell39         0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor2:PWMUDB:db_ph1_run_temp\/q                      macrocell39     1250   1250  353135  RISE       1
\motor2:PWMUDB:db_csaddr_0\/main_2                     macrocell7      8911  10161  353135  RISE       1
\motor2:PWMUDB:db_csaddr_0\/q                          macrocell7      3350  13511  353135  RISE       1
\motor2:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0  datapathcell3   2294  15805  353135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:sDB255:deadbandcounterdp:u0\/clock          datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_3
*************************************
Clock: Clock_3
Frequency: 52.92 MHz | Target: 2.67 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:sDB255:deadbandcounterdp:u0\/z0_comb
Path End       : \motor3:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0
Capture Clock  : \motor3:PWMUDB:sDB255:deadbandcounterdp:u0\/clock
Path slack     : 356102p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 368940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12838
-------------------------------------   ----- 
End-of-path arrival time (ps)           12838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:sDB255:deadbandcounterdp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor3:PWMUDB:sDB255:deadbandcounterdp:u0\/z0_comb    datapathcell5   2290   2290  356102  RISE       1
\motor3:PWMUDB:db_csaddr_0\/main_3                     macrocell13     3589   5879  356102  RISE       1
\motor3:PWMUDB:db_csaddr_0\/q                          macrocell13     3350   9229  356102  RISE       1
\motor3:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0  datapathcell5   3608  12838  356102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:sDB255:deadbandcounterdp:u0\/clock          datapathcell5       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 59.01 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS3_IN(0)/fb
Path End       : \UART_PS3:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_PS3:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24720p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#1250 vs. UART_PS3_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13477
-------------------------------------   ----- 
End-of-path arrival time (ps)           13477
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS3_IN(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
PS3_IN(0)/fb                                iocell14        2188   2188  24720  RISE       1
\UART_PS3:BUART:rx_postpoll\/main_0         macrocell20     5630   7818  24720  RISE       1
\UART_PS3:BUART:rx_postpoll\/q              macrocell20     3350  11168  24720  RISE       1
\UART_PS3:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2309  13477  24720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxShifter:u0\/clock                    datapathcell7       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for UART_1_IntClock
*********************************************
Clock: UART_1_IntClock
Frequency: 56.48 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13023963p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6190
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11514
-------------------------------------   ----- 
End-of-path arrival time (ps)           11514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell63         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q                      macrocell63     1250   1250  13023963  RISE       1
\UART_1:BUART:counter_load_not\/main_0           macrocell24     4599   5849  13023963  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell24     3350   9199  13023963  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell9   2315  11514  13023963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for UART_PS3_IntClock
***********************************************
Clock: UART_PS3_IntClock
Frequency: 53.02 MHz | Target: 0.02 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_1\/q
Path End       : \UART_PS3:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_PS3:BUART:sRX:RxBitCounter\/clock
Path slack     : 52064474p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13499
-------------------------------------   ----- 
End-of-path arrival time (ps)           13499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_1\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_1\/q            macrocell51   1250   1250  52064474  RISE       1
\UART_PS3:BUART:rx_counter_load\/main_0  macrocell19   6597   7847  52064474  RISE       1
\UART_PS3:BUART:rx_counter_load\/q       macrocell19   3350  11197  52064474  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/load   count7cell    2303  13499  52064474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_PS3_IntClock:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS3_IN(0)/fb
Path End       : \UART_PS3:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_PS3:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24720p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#1250 vs. UART_PS3_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13477
-------------------------------------   ----- 
End-of-path arrival time (ps)           13477
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS3_IN(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
PS3_IN(0)/fb                                iocell14        2188   2188  24720  RISE       1
\UART_PS3:BUART:rx_postpoll\/main_0         macrocell20     5630   7818  24720  RISE       1
\UART_PS3:BUART:rx_postpoll\/q              macrocell20     3350  11168  24720  RISE       1
\UART_PS3:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2309  13477  24720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxShifter:u0\/clock                    datapathcell7       0      0  RISE       1


5.2::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
***********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13023963p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6190
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11514
-------------------------------------   ----- 
End-of-path arrival time (ps)           11514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell63         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q                      macrocell63     1250   1250  13023963  RISE       1
\UART_1:BUART:counter_load_not\/main_0           macrocell24     4599   5849  13023963  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell24     3350   9199  13023963  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell9   2315  11514  13023963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1


5.3::Critical Path Report for (UART_PS3_IntClock:R vs. UART_PS3_IntClock:R)
***************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_1\/q
Path End       : \UART_PS3:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_PS3:BUART:sRX:RxBitCounter\/clock
Path slack     : 52064474p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13499
-------------------------------------   ----- 
End-of-path arrival time (ps)           13499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_1\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_1\/q            macrocell51   1250   1250  52064474  RISE       1
\UART_PS3:BUART:rx_counter_load\/main_0  macrocell19   6597   7847  52064474  RISE       1
\UART_PS3:BUART:rx_counter_load\/q       macrocell19   3350  11197  52064474  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/load   count7cell    2303  13499  52064474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


5.4::Critical Path Report for (Clock_3:R vs. Clock_3:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:sDB255:deadbandcounterdp:u0\/z0_comb
Path End       : \motor3:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0
Capture Clock  : \motor3:PWMUDB:sDB255:deadbandcounterdp:u0\/clock
Path slack     : 356102p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 368940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12838
-------------------------------------   ----- 
End-of-path arrival time (ps)           12838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:sDB255:deadbandcounterdp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor3:PWMUDB:sDB255:deadbandcounterdp:u0\/z0_comb    datapathcell5   2290   2290  356102  RISE       1
\motor3:PWMUDB:db_csaddr_0\/main_3                     macrocell13     3589   5879  356102  RISE       1
\motor3:PWMUDB:db_csaddr_0\/q                          macrocell13     3350   9229  356102  RISE       1
\motor3:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0  datapathcell5   3608  12838  356102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:sDB255:deadbandcounterdp:u0\/clock          datapathcell5       0      0  RISE       1


5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:pwm_db_reg\/q
Path End       : \motor1:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0
Capture Clock  : \motor1:PWMUDB:sDB255:deadbandcounterdp:u0\/clock
Path slack     : 356630p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 368940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12310
-------------------------------------   ----- 
End-of-path arrival time (ps)           12310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:pwm_db_reg\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor1:PWMUDB:pwm_db_reg\/q                           macrocell28     1250   1250  356630  RISE       1
\motor1:PWMUDB:db_csaddr_0\/main_1                     macrocell1      5457   6707  356630  RISE       1
\motor1:PWMUDB:db_csaddr_0\/q                          macrocell1      3350  10057  356630  RISE       1
\motor1:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0  datapathcell1   2252  12310  356630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:sDB255:deadbandcounterdp:u0\/clock          datapathcell1       0      0  RISE       1


5.6::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:db_ph1_run_temp\/q
Path End       : \motor2:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0
Capture Clock  : \motor2:PWMUDB:sDB255:deadbandcounterdp:u0\/clock
Path slack     : 353135p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 368940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15805
-------------------------------------   ----- 
End-of-path arrival time (ps)           15805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell39         0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor2:PWMUDB:db_ph1_run_temp\/q                      macrocell39     1250   1250  353135  RISE       1
\motor2:PWMUDB:db_csaddr_0\/main_2                     macrocell7      8911  10161  353135  RISE       1
\motor2:PWMUDB:db_csaddr_0\/q                          macrocell7      3350  13511  353135  RISE       1
\motor2:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0  datapathcell3   2294  15805  353135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:sDB255:deadbandcounterdp:u0\/clock          datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS3_IN(0)/fb
Path End       : \UART_PS3:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_PS3:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24720p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#1250 vs. UART_PS3_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13477
-------------------------------------   ----- 
End-of-path arrival time (ps)           13477
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS3_IN(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
PS3_IN(0)/fb                                iocell14        2188   2188  24720  RISE       1
\UART_PS3:BUART:rx_postpoll\/main_0         macrocell20     5630   7818  24720  RISE       1
\UART_PS3:BUART:rx_postpoll\/q              macrocell20     3350  11168  24720  RISE       1
\UART_PS3:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2309  13477  24720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxShifter:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS3_IN(0)/fb
Path End       : \UART_PS3:BUART:rx_state_2\/main_5
Capture Clock  : \UART_PS3:BUART:rx_state_2\/clock_0
Path slack     : 28655p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#1250 vs. UART_PS3_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9501
-------------------------------------   ---- 
End-of-path arrival time (ps)           9501
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS3_IN(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
PS3_IN(0)/fb                        iocell14      2188   2188  24720  RISE       1
\UART_PS3:BUART:rx_state_2\/main_5  macrocell55   7313   9501  28655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS3_IN(0)/fb
Path End       : \UART_PS3:BUART:rx_state_0\/main_5
Capture Clock  : \UART_PS3:BUART:rx_state_0\/clock_0
Path slack     : 29576p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#1250 vs. UART_PS3_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8580
-------------------------------------   ---- 
End-of-path arrival time (ps)           8580
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS3_IN(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
PS3_IN(0)/fb                        iocell14      2188   2188  24720  RISE       1
\UART_PS3:BUART:rx_state_0\/main_5  macrocell52   6392   8580  29576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS3_IN(0)/fb
Path End       : \UART_PS3:BUART:rx_status_3\/main_5
Capture Clock  : \UART_PS3:BUART:rx_status_3\/clock_0
Path slack     : 29576p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#1250 vs. UART_PS3_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8580
-------------------------------------   ---- 
End-of-path arrival time (ps)           8580
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS3_IN(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
PS3_IN(0)/fb                         iocell14      2188   2188  24720  RISE       1
\UART_PS3:BUART:rx_status_3\/main_5  macrocell60   6392   8580  29576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_status_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS3_IN(0)/fb
Path End       : MODIN4_1/main_2
Capture Clock  : MODIN4_1/clock_0
Path slack     : 30339p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#1250 vs. UART_PS3_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7818
-------------------------------------   ---- 
End-of-path arrival time (ps)           7818
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS3_IN(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
PS3_IN(0)/fb     iocell14      2188   2188  24720  RISE       1
MODIN4_1/main_2  macrocell58   5630   7818  30339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS3_IN(0)/fb
Path End       : MODIN4_0/main_2
Capture Clock  : MODIN4_0/clock_0
Path slack     : 30339p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#1250 vs. UART_PS3_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7818
-------------------------------------   ---- 
End-of-path arrival time (ps)           7818
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS3_IN(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
PS3_IN(0)/fb     iocell14      2188   2188  24720  RISE       1
MODIN4_0/main_2  macrocell59   5630   7818  30339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_0/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS3_IN(0)/fb
Path End       : \UART_PS3:BUART:rx_last\/main_0
Capture Clock  : \UART_PS3:BUART:rx_last\/clock_0
Path slack     : 30339p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#1250 vs. UART_PS3_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7818
-------------------------------------   ---- 
End-of-path arrival time (ps)           7818
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS3_IN(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
PS3_IN(0)/fb                     iocell14      2188   2188  24720  RISE       1
\UART_PS3:BUART:rx_last\/main_0  macrocell61   5630   7818  30339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_last\/clock_0                           macrocell61         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:db_ph1_run_temp\/q
Path End       : \motor2:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0
Capture Clock  : \motor2:PWMUDB:sDB255:deadbandcounterdp:u0\/clock
Path slack     : 353135p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 368940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15805
-------------------------------------   ----- 
End-of-path arrival time (ps)           15805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell39         0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor2:PWMUDB:db_ph1_run_temp\/q                      macrocell39     1250   1250  353135  RISE       1
\motor2:PWMUDB:db_csaddr_0\/main_2                     macrocell7      8911  10161  353135  RISE       1
\motor2:PWMUDB:db_csaddr_0\/q                          macrocell7      3350  13511  353135  RISE       1
\motor2:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0  datapathcell3   2294  15805  353135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:sDB255:deadbandcounterdp:u0\/clock          datapathcell3       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:sDB255:deadbandcounterdp:u0\/z0_comb
Path End       : \motor3:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0
Capture Clock  : \motor3:PWMUDB:sDB255:deadbandcounterdp:u0\/clock
Path slack     : 356102p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 368940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12838
-------------------------------------   ----- 
End-of-path arrival time (ps)           12838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:sDB255:deadbandcounterdp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor3:PWMUDB:sDB255:deadbandcounterdp:u0\/z0_comb    datapathcell5   2290   2290  356102  RISE       1
\motor3:PWMUDB:db_csaddr_0\/main_3                     macrocell13     3589   5879  356102  RISE       1
\motor3:PWMUDB:db_csaddr_0\/q                          macrocell13     3350   9229  356102  RISE       1
\motor3:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0  datapathcell5   3608  12838  356102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:sDB255:deadbandcounterdp:u0\/clock          datapathcell5       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:pwm_db_reg\/q
Path End       : \motor1:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0
Capture Clock  : \motor1:PWMUDB:sDB255:deadbandcounterdp:u0\/clock
Path slack     : 356630p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 368940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12310
-------------------------------------   ----- 
End-of-path arrival time (ps)           12310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:pwm_db_reg\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor1:PWMUDB:pwm_db_reg\/q                           macrocell28     1250   1250  356630  RISE       1
\motor1:PWMUDB:db_csaddr_0\/main_1                     macrocell1      5457   6707  356630  RISE       1
\motor1:PWMUDB:db_csaddr_0\/q                          macrocell1      3350  10057  356630  RISE       1
\motor1:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0  datapathcell1   2252  12310  356630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:sDB255:deadbandcounterdp:u0\/clock          datapathcell1       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:runmode_enable\/q
Path End       : \motor2:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \motor2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 359091p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 374500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15409
-------------------------------------   ----- 
End-of-path arrival time (ps)           15409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:runmode_enable\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\motor2:PWMUDB:runmode_enable\/q         macrocell35    1250   1250  353695  RISE       1
\motor2:PWMUDB:status_2\/main_0          macrocell8     4519   5769  359091  RISE       1
\motor2:PWMUDB:status_2\/q               macrocell8     3350   9119  359091  RISE       1
\motor2:PWMUDB:genblk8:stsreg\/status_2  statusicell2   6290  15409  359091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:genblk8:stsreg\/clock                       statusicell2        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motor2:PWMUDB:prevCompare1\/main_0
Capture Clock  : \motor2:PWMUDB:prevCompare1\/clock_0
Path slack     : 360929p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10561
-------------------------------------   ----- 
End-of-path arrival time (ps)           10561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\motor2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  353521  RISE       1
\motor2:PWMUDB:prevCompare1\/main_0    macrocell41     8051  10561  360929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:prevCompare1\/clock_0                       macrocell41         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motor2:PWMUDB:status_0\/main_1
Capture Clock  : \motor2:PWMUDB:status_0\/clock_0
Path slack     : 360929p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10561
-------------------------------------   ----- 
End-of-path arrival time (ps)           10561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\motor2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  353521  RISE       1
\motor2:PWMUDB:status_0\/main_1        macrocell42     8051  10561  360929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:status_0\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:sDB255:deadbandcounterdp:u0\/z0_comb
Path End       : \motor2:PWMUDB:db_ph1_run_temp\/main_3
Capture Clock  : \motor2:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 361108p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10382
-------------------------------------   ----- 
End-of-path arrival time (ps)           10382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:sDB255:deadbandcounterdp:u0\/clock          datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor2:PWMUDB:sDB255:deadbandcounterdp:u0\/z0_comb  datapathcell3   2290   2290  357236  RISE       1
\motor2:PWMUDB:db_ph1_run_temp\/main_3               macrocell39     8092  10382  361108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell39         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \motor3:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \motor3:PWMUDB:genblk8:stsreg\/clock
Path slack     : 361703p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 374500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12797
-------------------------------------   ----- 
End-of-path arrival time (ps)           12797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\motor3:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell6   2290   2290  361703  RISE       1
\motor3:PWMUDB:status_2\/main_1          macrocell14     4842   7132  361703  RISE       1
\motor3:PWMUDB:status_2\/q               macrocell14     3350  10482  361703  RISE       1
\motor3:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2315  12797  361703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:genblk8:stsreg\/clock                       statusicell3        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:sDB255:deadbandcounterdp:u0\/z0_comb
Path End       : \motor2:PWMUDB:db_ph2_run_temp\/main_2
Capture Clock  : \motor2:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 362026p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9464
-------------------------------------   ---- 
End-of-path arrival time (ps)           9464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:sDB255:deadbandcounterdp:u0\/clock          datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor2:PWMUDB:sDB255:deadbandcounterdp:u0\/z0_comb  datapathcell3   2290   2290  357236  RISE       1
\motor2:PWMUDB:db_ph2_run_temp\/main_2               macrocell40     7174   9464  362026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \motor3:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \motor3:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 362467p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 368940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6473
-------------------------------------   ---- 
End-of-path arrival time (ps)           6473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\motor3:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell6   2290   2290  361703  RISE       1
\motor3:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell6   4183   6473  362467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motor2:PWMUDB:pwm_db_reg\/main_1
Capture Clock  : \motor2:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 362554p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8936
-------------------------------------   ---- 
End-of-path arrival time (ps)           8936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\motor2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  353521  RISE       1
\motor2:PWMUDB:pwm_db_reg\/main_1      macrocell36     6426   8936  362554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:pwm_db_reg\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:runmode_enable\/q
Path End       : \motor2:PWMUDB:pwm_db_reg\/main_0
Capture Clock  : \motor2:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 362799p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8691
-------------------------------------   ---- 
End-of-path arrival time (ps)           8691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:runmode_enable\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor2:PWMUDB:runmode_enable\/q   macrocell35   1250   1250  353695  RISE       1
\motor2:PWMUDB:pwm_db_reg\/main_0  macrocell36   7441   8691  362799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:pwm_db_reg\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:pwm_db_reg\/q
Path End       : Net_799/main_1
Capture Clock  : Net_799/clock_0
Path slack     : 362931p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8559
-------------------------------------   ---- 
End-of-path arrival time (ps)           8559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:pwm_db_reg\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\motor2:PWMUDB:pwm_db_reg\/q  macrocell36   1250   1250  357662  RISE       1
Net_799/main_1                macrocell37   7309   8559  362931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_799/clock_0                                            macrocell37         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:pwm_db_reg\/q
Path End       : \motor2:PWMUDB:db_ph1_run_temp\/main_1
Capture Clock  : \motor2:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 362931p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8559
-------------------------------------   ---- 
End-of-path arrival time (ps)           8559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:pwm_db_reg\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motor2:PWMUDB:pwm_db_reg\/q            macrocell36   1250   1250  357662  RISE       1
\motor2:PWMUDB:db_ph1_run_temp\/main_1  macrocell39   7309   8559  362931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell39         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:runmode_enable\/q
Path End       : \motor2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \motor2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 363165p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 368940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5775
-------------------------------------   ---- 
End-of-path arrival time (ps)           5775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:runmode_enable\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\motor2:PWMUDB:runmode_enable\/q        macrocell35     1250   1250  353695  RISE       1
\motor2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell4   4525   5775  363165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:runmode_enable\/q
Path End       : \motor1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \motor1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 363570p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 374500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10930
-------------------------------------   ----- 
End-of-path arrival time (ps)           10930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:runmode_enable\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\motor1:PWMUDB:runmode_enable\/q         macrocell27    1250   1250  357485  RISE       1
\motor1:PWMUDB:status_2\/main_0          macrocell2     4011   5261  363570  RISE       1
\motor1:PWMUDB:status_2\/q               macrocell2     3350   8611  363570  RISE       1
\motor1:PWMUDB:genblk8:stsreg\/status_2  statusicell1   2318  10930  363570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:genblk8:stsreg\/clock                       statusicell1        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:pwm_db_reg\/q
Path End       : Net_800/main_1
Capture Clock  : Net_800/clock_0
Path slack     : 363717p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7773
-------------------------------------   ---- 
End-of-path arrival time (ps)           7773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:pwm_db_reg\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\motor2:PWMUDB:pwm_db_reg\/q  macrocell36   1250   1250  357662  RISE       1
Net_800/main_1                macrocell38   6523   7773  363717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_800/clock_0                                            macrocell38         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:pwm_db_reg\/q
Path End       : \motor2:PWMUDB:db_ph2_run_temp\/main_1
Capture Clock  : \motor2:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 363717p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7773
-------------------------------------   ---- 
End-of-path arrival time (ps)           7773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:pwm_db_reg\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motor2:PWMUDB:pwm_db_reg\/q            macrocell36   1250   1250  357662  RISE       1
\motor2:PWMUDB:db_ph2_run_temp\/main_1  macrocell40   6523   7773  363717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \motor1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \motor1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 363855p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 368940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5085
-------------------------------------   ---- 
End-of-path arrival time (ps)           5085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\motor1:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell2   2290   2290  363769  RISE       1
\motor1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell2   2795   5085  363855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \motor2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \motor2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 364071p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 368940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4869
-------------------------------------   ---- 
End-of-path arrival time (ps)           4869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\motor2:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell4   2290   2290  359985  RISE       1
\motor2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell4   2579   4869  364071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:runmode_enable\/q
Path End       : \motor1:PWMUDB:pwm_db_reg\/main_0
Capture Clock  : \motor1:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 364170p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7320
-------------------------------------   ---- 
End-of-path arrival time (ps)           7320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:runmode_enable\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor1:PWMUDB:runmode_enable\/q   macrocell27   1250   1250  357485  RISE       1
\motor1:PWMUDB:pwm_db_reg\/main_0  macrocell28   6070   7320  364170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:pwm_db_reg\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:pwm_db_reg\/q
Path End       : Net_309/main_1
Capture Clock  : Net_309/clock_0
Path slack     : 364267p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7223
-------------------------------------   ---- 
End-of-path arrival time (ps)           7223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:pwm_db_reg\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\motor1:PWMUDB:pwm_db_reg\/q  macrocell28   1250   1250  356630  RISE       1
Net_309/main_1                macrocell30   5973   7223  364267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_309/clock_0                                            macrocell30         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:pwm_db_reg\/q
Path End       : \motor1:PWMUDB:db_ph1_run_temp\/main_1
Capture Clock  : \motor1:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 364267p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7223
-------------------------------------   ---- 
End-of-path arrival time (ps)           7223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:pwm_db_reg\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motor1:PWMUDB:pwm_db_reg\/q            macrocell28   1250   1250  356630  RISE       1
\motor1:PWMUDB:db_ph1_run_temp\/main_1  macrocell31   5973   7223  364267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:db_ph1_run_temp\/q
Path End       : Net_799/main_2
Capture Clock  : Net_799/clock_0
Path slack     : 364271p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7219
-------------------------------------   ---- 
End-of-path arrival time (ps)           7219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell39         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor2:PWMUDB:db_ph1_run_temp\/q  macrocell39   1250   1250  353135  RISE       1
Net_799/main_2                     macrocell37   5969   7219  364271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_799/clock_0                                            macrocell37         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:db_ph1_run_temp\/q
Path End       : \motor2:PWMUDB:db_ph1_run_temp\/main_2
Capture Clock  : \motor2:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 364271p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7219
-------------------------------------   ---- 
End-of-path arrival time (ps)           7219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell39         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motor2:PWMUDB:db_ph1_run_temp\/q       macrocell39   1250   1250  353135  RISE       1
\motor2:PWMUDB:db_ph1_run_temp\/main_2  macrocell39   5969   7219  364271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell39         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:runmode_enable\/q
Path End       : \motor3:PWMUDB:pwm_db_reg\/main_0
Capture Clock  : \motor3:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 364284p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7206
-------------------------------------   ---- 
End-of-path arrival time (ps)           7206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:runmode_enable\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor3:PWMUDB:runmode_enable\/q   macrocell43   1250   1250  357315  RISE       1
\motor3:PWMUDB:pwm_db_reg\/main_0  macrocell44   5956   7206  364284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:pwm_db_reg\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:runmode_enable\/q
Path End       : \motor1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \motor1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 364393p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 368940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4547
-------------------------------------   ---- 
End-of-path arrival time (ps)           4547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:runmode_enable\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\motor1:PWMUDB:runmode_enable\/q        macrocell27     1250   1250  357485  RISE       1
\motor1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell2   3297   4547  364393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motor1:PWMUDB:pwm_db_reg\/main_1
Capture Clock  : \motor1:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 364538p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6952
-------------------------------------   ---- 
End-of-path arrival time (ps)           6952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\motor1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  357137  RISE       1
\motor1:PWMUDB:pwm_db_reg\/main_1      macrocell28     4442   6952  364538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:pwm_db_reg\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_799/main_3
Capture Clock  : Net_799/clock_0
Path slack     : 364567p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6923
-------------------------------------   ---- 
End-of-path arrival time (ps)           6923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\motor2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  353521  RISE       1
Net_799/main_3                         macrocell37     4413   6923  364567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_799/clock_0                                            macrocell37         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motor2:PWMUDB:db_ph1_run_temp\/main_4
Capture Clock  : \motor2:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 364567p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6923
-------------------------------------   ---- 
End-of-path arrival time (ps)           6923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\motor2:PWMUDB:sP8:pwmdp:u0\/cl0_comb   datapathcell4   2510   2510  353521  RISE       1
\motor2:PWMUDB:db_ph1_run_temp\/main_4  macrocell39     4413   6923  364567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell39         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:sDB255:deadbandcounterdp:u0\/z0_comb
Path End       : \motor3:PWMUDB:db_ph1_run_temp\/main_3
Capture Clock  : \motor3:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 364694p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6796
-------------------------------------   ---- 
End-of-path arrival time (ps)           6796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:sDB255:deadbandcounterdp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor3:PWMUDB:sDB255:deadbandcounterdp:u0\/z0_comb  datapathcell5   2290   2290  356102  RISE       1
\motor3:PWMUDB:db_ph1_run_temp\/main_3               macrocell47     4506   6796  364694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:sDB255:deadbandcounterdp:u0\/z0_comb
Path End       : \motor3:PWMUDB:db_ph2_run_temp\/main_2
Capture Clock  : \motor3:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 364694p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6796
-------------------------------------   ---- 
End-of-path arrival time (ps)           6796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:sDB255:deadbandcounterdp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor3:PWMUDB:sDB255:deadbandcounterdp:u0\/z0_comb  datapathcell5   2290   2290  356102  RISE       1
\motor3:PWMUDB:db_ph2_run_temp\/main_2               macrocell48     4506   6796  364694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:pwm_db_reg\/q
Path End       : \motor1:PWMUDB:db_ph2_run_temp\/main_1
Capture Clock  : \motor1:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 364783p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6707
-------------------------------------   ---- 
End-of-path arrival time (ps)           6707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:pwm_db_reg\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motor1:PWMUDB:pwm_db_reg\/q            macrocell28   1250   1250  356630  RISE       1
\motor1:PWMUDB:db_ph2_run_temp\/main_1  macrocell32   5457   6707  364783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:runmode_enable\/q
Path End       : \motor3:PWMUDB:db_ph1_run_temp\/main_0
Capture Clock  : \motor3:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 364827p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6663
-------------------------------------   ---- 
End-of-path arrival time (ps)           6663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:runmode_enable\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motor3:PWMUDB:runmode_enable\/q        macrocell43   1250   1250  357315  RISE       1
\motor3:PWMUDB:db_ph1_run_temp\/main_0  macrocell47   5413   6663  364827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:runmode_enable\/q
Path End       : \motor3:PWMUDB:db_ph2_run_temp\/main_0
Capture Clock  : \motor3:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 364827p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6663
-------------------------------------   ---- 
End-of-path arrival time (ps)           6663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:runmode_enable\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motor3:PWMUDB:runmode_enable\/q        macrocell43   1250   1250  357315  RISE       1
\motor3:PWMUDB:db_ph2_run_temp\/main_0  macrocell48   5413   6663  364827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:runmode_enable\/q
Path End       : \motor3:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \motor3:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 365040p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 368940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3900
-------------------------------------   ---- 
End-of-path arrival time (ps)           3900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:runmode_enable\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\motor3:PWMUDB:runmode_enable\/q        macrocell43     1250   1250  357315  RISE       1
\motor3:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell6   2650   3900  365040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motor3:PWMUDB:db_ph1_run_temp\/main_4
Capture Clock  : \motor3:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 365167p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6323
-------------------------------------   ---- 
End-of-path arrival time (ps)           6323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\motor3:PWMUDB:sP8:pwmdp:u0\/cl0_comb   datapathcell6   2510   2510  356572  RISE       1
\motor3:PWMUDB:db_ph1_run_temp\/main_4  macrocell47     3813   6323  365167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motor3:PWMUDB:db_ph2_run_temp\/main_4
Capture Clock  : \motor3:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 365167p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6323
-------------------------------------   ---- 
End-of-path arrival time (ps)           6323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\motor3:PWMUDB:sP8:pwmdp:u0\/cl0_comb   datapathcell6   2510   2510  356572  RISE       1
\motor3:PWMUDB:db_ph2_run_temp\/main_4  macrocell48     3813   6323  365167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_309/main_3
Capture Clock  : Net_309/clock_0
Path slack     : 365266p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6224
-------------------------------------   ---- 
End-of-path arrival time (ps)           6224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\motor1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  357137  RISE       1
Net_309/main_3                         macrocell30     3714   6224  365266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_309/clock_0                                            macrocell30         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motor1:PWMUDB:db_ph1_run_temp\/main_4
Capture Clock  : \motor1:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 365266p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6224
-------------------------------------   ---- 
End-of-path arrival time (ps)           6224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\motor1:PWMUDB:sP8:pwmdp:u0\/cl0_comb   datapathcell2   2510   2510  357137  RISE       1
\motor1:PWMUDB:db_ph1_run_temp\/main_4  macrocell31     3714   6224  365266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motor1:PWMUDB:db_ph2_run_temp\/main_4
Capture Clock  : \motor1:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 365289p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6201
-------------------------------------   ---- 
End-of-path arrival time (ps)           6201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\motor1:PWMUDB:sP8:pwmdp:u0\/cl0_comb   datapathcell2   2510   2510  357137  RISE       1
\motor1:PWMUDB:db_ph2_run_temp\/main_4  macrocell32     3691   6201  365289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motor3:PWMUDB:pwm_db_reg\/main_1
Capture Clock  : \motor3:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 365338p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6152
-------------------------------------   ---- 
End-of-path arrival time (ps)           6152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\motor3:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  356572  RISE       1
\motor3:PWMUDB:pwm_db_reg\/main_1      macrocell44     3642   6152  365338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:pwm_db_reg\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motor3:PWMUDB:prevCompare1\/main_0
Capture Clock  : \motor3:PWMUDB:prevCompare1\/clock_0
Path slack     : 365338p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6152
-------------------------------------   ---- 
End-of-path arrival time (ps)           6152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\motor3:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  356572  RISE       1
\motor3:PWMUDB:prevCompare1\/main_0    macrocell49     3642   6152  365338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:prevCompare1\/clock_0                       macrocell49         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motor3:PWMUDB:status_0\/main_1
Capture Clock  : \motor3:PWMUDB:status_0\/clock_0
Path slack     : 365338p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6152
-------------------------------------   ---- 
End-of-path arrival time (ps)           6152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\motor3:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  356572  RISE       1
\motor3:PWMUDB:status_0\/main_1        macrocell50     3642   6152  365338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:status_0\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:db_ph1_run_temp\/q
Path End       : Net_106/main_2
Capture Clock  : Net_106/clock_0
Path slack     : 365348p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6142
-------------------------------------   ---- 
End-of-path arrival time (ps)           6142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor1:PWMUDB:db_ph1_run_temp\/q  macrocell31   1250   1250  358619  RISE       1
Net_106/main_2                     macrocell29   4892   6142  365348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_106/clock_0                                            macrocell29         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_800/main_3
Capture Clock  : Net_800/clock_0
Path slack     : 365480p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6010
-------------------------------------   ---- 
End-of-path arrival time (ps)           6010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\motor2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  353521  RISE       1
Net_800/main_3                         macrocell38     3500   6010  365480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_800/clock_0                                            macrocell38         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motor2:PWMUDB:db_ph2_run_temp\/main_4
Capture Clock  : \motor2:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 365480p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6010
-------------------------------------   ---- 
End-of-path arrival time (ps)           6010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\motor2:PWMUDB:sP8:pwmdp:u0\/cl0_comb   datapathcell4   2510   2510  353521  RISE       1
\motor2:PWMUDB:db_ph2_run_temp\/main_4  macrocell40     3500   6010  365480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:runmode_enable\/q
Path End       : \motor1:PWMUDB:db_ph2_run_temp\/main_0
Capture Clock  : \motor1:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 365637p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5853
-------------------------------------   ---- 
End-of-path arrival time (ps)           5853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:runmode_enable\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motor1:PWMUDB:runmode_enable\/q        macrocell27   1250   1250  357485  RISE       1
\motor1:PWMUDB:db_ph2_run_temp\/main_0  macrocell32   4603   5853  365637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:runmode_enable\/q
Path End       : Net_800/main_0
Capture Clock  : Net_800/clock_0
Path slack     : 365740p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5750
-------------------------------------   ---- 
End-of-path arrival time (ps)           5750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:runmode_enable\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\motor2:PWMUDB:runmode_enable\/q  macrocell35   1250   1250  353695  RISE       1
Net_800/main_0                    macrocell38   4500   5750  365740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_800/clock_0                                            macrocell38         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:runmode_enable\/q
Path End       : \motor2:PWMUDB:db_ph2_run_temp\/main_0
Capture Clock  : \motor2:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 365740p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5750
-------------------------------------   ---- 
End-of-path arrival time (ps)           5750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:runmode_enable\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motor2:PWMUDB:runmode_enable\/q        macrocell35   1250   1250  353695  RISE       1
\motor2:PWMUDB:db_ph2_run_temp\/main_0  macrocell40   4500   5750  365740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:runmode_enable\/q
Path End       : Net_309/main_0
Capture Clock  : Net_309/clock_0
Path slack     : 366067p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5423
-------------------------------------   ---- 
End-of-path arrival time (ps)           5423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:runmode_enable\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\motor1:PWMUDB:runmode_enable\/q  macrocell27   1250   1250  357485  RISE       1
Net_309/main_0                    macrocell30   4173   5423  366067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_309/clock_0                                            macrocell30         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:runmode_enable\/q
Path End       : \motor1:PWMUDB:db_ph1_run_temp\/main_0
Capture Clock  : \motor1:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 366067p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5423
-------------------------------------   ---- 
End-of-path arrival time (ps)           5423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:runmode_enable\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motor1:PWMUDB:runmode_enable\/q        macrocell27   1250   1250  357485  RISE       1
\motor1:PWMUDB:db_ph1_run_temp\/main_0  macrocell31   4173   5423  366067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_866/main_3
Capture Clock  : Net_866/clock_0
Path slack     : 366081p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5409
-------------------------------------   ---- 
End-of-path arrival time (ps)           5409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\motor3:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  356572  RISE       1
Net_866/main_3                         macrocell45     2899   5409  366081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_866/clock_0                                            macrocell45         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_867/main_3
Capture Clock  : Net_867/clock_0
Path slack     : 366081p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5409
-------------------------------------   ---- 
End-of-path arrival time (ps)           5409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\motor3:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  356572  RISE       1
Net_867/main_3                         macrocell46     2899   5409  366081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_867/clock_0                                            macrocell46         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:runmode_enable\/q
Path End       : Net_799/main_0
Capture Clock  : Net_799/clock_0
Path slack     : 366145p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5345
-------------------------------------   ---- 
End-of-path arrival time (ps)           5345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:runmode_enable\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\motor2:PWMUDB:runmode_enable\/q  macrocell35   1250   1250  353695  RISE       1
Net_799/main_0                    macrocell37   4095   5345  366145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_799/clock_0                                            macrocell37         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:runmode_enable\/q
Path End       : \motor2:PWMUDB:db_ph1_run_temp\/main_0
Capture Clock  : \motor2:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 366145p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5345
-------------------------------------   ---- 
End-of-path arrival time (ps)           5345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:runmode_enable\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motor2:PWMUDB:runmode_enable\/q        macrocell35   1250   1250  353695  RISE       1
\motor2:PWMUDB:db_ph1_run_temp\/main_0  macrocell39   4095   5345  366145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell39         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motor1:PWMUDB:prevCompare1\/main_0
Capture Clock  : \motor1:PWMUDB:prevCompare1\/clock_0
Path slack     : 366156p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5334
-------------------------------------   ---- 
End-of-path arrival time (ps)           5334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\motor1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  357137  RISE       1
\motor1:PWMUDB:prevCompare1\/main_0    macrocell33     2824   5334  366156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:prevCompare1\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motor1:PWMUDB:status_0\/main_1
Capture Clock  : \motor1:PWMUDB:status_0\/clock_0
Path slack     : 366156p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5334
-------------------------------------   ---- 
End-of-path arrival time (ps)           5334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\motor1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  357137  RISE       1
\motor1:PWMUDB:status_0\/main_1        macrocell34     2824   5334  366156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:status_0\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_106/main_3
Capture Clock  : Net_106/clock_0
Path slack     : 366178p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5312
-------------------------------------   ---- 
End-of-path arrival time (ps)           5312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\motor1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  357137  RISE       1
Net_106/main_3                         macrocell29     2802   5312  366178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_106/clock_0                                            macrocell29         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:db_ph1_run_temp\/q
Path End       : \motor1:PWMUDB:db_ph1_run_temp\/main_2
Capture Clock  : \motor1:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 366253p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5237
-------------------------------------   ---- 
End-of-path arrival time (ps)           5237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motor1:PWMUDB:db_ph1_run_temp\/q       macrocell31   1250   1250  358619  RISE       1
\motor1:PWMUDB:db_ph1_run_temp\/main_2  macrocell31   3987   5237  366253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:runmode_enable\/q
Path End       : Net_106/main_0
Capture Clock  : Net_106/clock_0
Path slack     : 366527p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4963
-------------------------------------   ---- 
End-of-path arrival time (ps)           4963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:runmode_enable\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\motor1:PWMUDB:runmode_enable\/q  macrocell27   1250   1250  357485  RISE       1
Net_106/main_0                    macrocell29   3713   4963  366527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_106/clock_0                                            macrocell29         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:pwm_db_reg\/q
Path End       : Net_106/main_1
Capture Clock  : Net_106/clock_0
Path slack     : 366571p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4919
-------------------------------------   ---- 
End-of-path arrival time (ps)           4919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:pwm_db_reg\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\motor1:PWMUDB:pwm_db_reg\/q  macrocell28   1250   1250  356630  RISE       1
Net_106/main_1                macrocell29   3669   4919  366571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_106/clock_0                                            macrocell29         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \motor3:PWMUDB:runmode_enable\/main_0
Capture Clock  : \motor3:PWMUDB:runmode_enable\/clock_0
Path slack     : 366596p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:genblk1:ctrlreg\/clock                      controlcell5        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\motor3:PWMUDB:genblk1:ctrlreg\/control_7  controlcell5   1210   1210  366596  RISE       1
\motor3:PWMUDB:runmode_enable\/main_0      macrocell43    3684   4894  366596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:runmode_enable\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:runmode_enable\/q
Path End       : Net_866/main_0
Capture Clock  : Net_866/clock_0
Path slack     : 366824p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:runmode_enable\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\motor3:PWMUDB:runmode_enable\/q  macrocell43   1250   1250  357315  RISE       1
Net_866/main_0                    macrocell45   3416   4666  366824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_866/clock_0                                            macrocell45         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:runmode_enable\/q
Path End       : Net_867/main_0
Capture Clock  : Net_867/clock_0
Path slack     : 366824p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:runmode_enable\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\motor3:PWMUDB:runmode_enable\/q  macrocell43   1250   1250  357315  RISE       1
Net_867/main_0                    macrocell46   3416   4666  366824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_867/clock_0                                            macrocell46         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:pwm_db_reg\/q
Path End       : Net_866/main_1
Capture Clock  : Net_866/clock_0
Path slack     : 366827p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:pwm_db_reg\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\motor3:PWMUDB:pwm_db_reg\/q  macrocell44   1250   1250  357319  RISE       1
Net_866/main_1                macrocell45   3413   4663  366827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_866/clock_0                                            macrocell45         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:pwm_db_reg\/q
Path End       : Net_867/main_1
Capture Clock  : Net_867/clock_0
Path slack     : 366827p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:pwm_db_reg\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\motor3:PWMUDB:pwm_db_reg\/q  macrocell44   1250   1250  357319  RISE       1
Net_867/main_1                macrocell46   3413   4663  366827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_867/clock_0                                            macrocell46         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:sDB255:deadbandcounterdp:u0\/z0_comb
Path End       : \motor1:PWMUDB:db_ph1_run_temp\/main_3
Capture Clock  : \motor1:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 366941p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4549
-------------------------------------   ---- 
End-of-path arrival time (ps)           4549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:sDB255:deadbandcounterdp:u0\/clock          datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor1:PWMUDB:sDB255:deadbandcounterdp:u0\/z0_comb  datapathcell1   2290   2290  358806  RISE       1
\motor1:PWMUDB:db_ph1_run_temp\/main_3               macrocell31     2259   4549  366941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:sDB255:deadbandcounterdp:u0\/z0_comb
Path End       : \motor1:PWMUDB:db_ph2_run_temp\/main_2
Capture Clock  : \motor1:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 366959p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4531
-------------------------------------   ---- 
End-of-path arrival time (ps)           4531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:sDB255:deadbandcounterdp:u0\/clock          datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor1:PWMUDB:sDB255:deadbandcounterdp:u0\/z0_comb  datapathcell1   2290   2290  358806  RISE       1
\motor1:PWMUDB:db_ph2_run_temp\/main_2               macrocell32     2241   4531  366959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:db_ph2_run_temp\/q
Path End       : Net_800/main_2
Capture Clock  : Net_800/clock_0
Path slack     : 366975p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4515
-------------------------------------   ---- 
End-of-path arrival time (ps)           4515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor2:PWMUDB:db_ph2_run_temp\/q  macrocell40   1250   1250  354859  RISE       1
Net_800/main_2                     macrocell38   3265   4515  366975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_800/clock_0                                            macrocell38         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:db_ph2_run_temp\/q
Path End       : \motor2:PWMUDB:db_ph2_run_temp\/main_3
Capture Clock  : \motor2:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 366975p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4515
-------------------------------------   ---- 
End-of-path arrival time (ps)           4515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell40         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motor2:PWMUDB:db_ph2_run_temp\/q       macrocell40   1250   1250  354859  RISE       1
\motor2:PWMUDB:db_ph2_run_temp\/main_3  macrocell40   3265   4515  366975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:db_ph1_run_temp\/q
Path End       : Net_866/main_2
Capture Clock  : Net_866/clock_0
Path slack     : 367035p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4455
-------------------------------------   ---- 
End-of-path arrival time (ps)           4455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell47         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor3:PWMUDB:db_ph1_run_temp\/q  macrocell47   1250   1250  357526  RISE       1
Net_866/main_2                     macrocell45   3205   4455  367035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_866/clock_0                                            macrocell45         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:db_ph2_run_temp\/q
Path End       : Net_867/main_2
Capture Clock  : Net_867/clock_0
Path slack     : 367039p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4451
-------------------------------------   ---- 
End-of-path arrival time (ps)           4451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell48         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor3:PWMUDB:db_ph2_run_temp\/q  macrocell48   1250   1250  357530  RISE       1
Net_867/main_2                     macrocell46   3201   4451  367039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_867/clock_0                                            macrocell46         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:db_ph2_run_temp\/q
Path End       : \motor1:PWMUDB:db_ph2_run_temp\/main_3
Capture Clock  : \motor1:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 367558p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3932
-------------------------------------   ---- 
End-of-path arrival time (ps)           3932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motor1:PWMUDB:db_ph2_run_temp\/q       macrocell32   1250   1250  359405  RISE       1
\motor1:PWMUDB:db_ph2_run_temp\/main_3  macrocell32   2682   3932  367558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:db_ph2_run_temp\/q
Path End       : Net_309/main_2
Capture Clock  : Net_309/clock_0
Path slack     : 367559p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3931
-------------------------------------   ---- 
End-of-path arrival time (ps)           3931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor1:PWMUDB:db_ph2_run_temp\/q  macrocell32   1250   1250  359405  RISE       1
Net_309/main_2                     macrocell30   2681   3931  367559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_309/clock_0                                            macrocell30         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:pwm_db_reg\/q
Path End       : \motor3:PWMUDB:db_ph1_run_temp\/main_1
Capture Clock  : \motor3:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 367595p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3895
-------------------------------------   ---- 
End-of-path arrival time (ps)           3895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:pwm_db_reg\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motor3:PWMUDB:pwm_db_reg\/q            macrocell44   1250   1250  357319  RISE       1
\motor3:PWMUDB:db_ph1_run_temp\/main_1  macrocell47   2645   3895  367595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:pwm_db_reg\/q
Path End       : \motor3:PWMUDB:db_ph2_run_temp\/main_1
Capture Clock  : \motor3:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 367595p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3895
-------------------------------------   ---- 
End-of-path arrival time (ps)           3895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:pwm_db_reg\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motor3:PWMUDB:pwm_db_reg\/q            macrocell44   1250   1250  357319  RISE       1
\motor3:PWMUDB:db_ph2_run_temp\/main_1  macrocell48   2645   3895  367595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \motor1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \motor1:PWMUDB:runmode_enable\/clock_0
Path slack     : 367934p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:genblk1:ctrlreg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\motor1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  367934  RISE       1
\motor1:PWMUDB:runmode_enable\/main_0      macrocell27    2346   3556  367934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:runmode_enable\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:db_ph1_run_temp\/q
Path End       : \motor3:PWMUDB:db_ph1_run_temp\/main_2
Capture Clock  : \motor3:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 367941p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell47         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motor3:PWMUDB:db_ph1_run_temp\/q       macrocell47   1250   1250  357526  RISE       1
\motor3:PWMUDB:db_ph1_run_temp\/main_2  macrocell47   2299   3549  367941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:db_ph2_run_temp\/q
Path End       : \motor3:PWMUDB:db_ph2_run_temp\/main_3
Capture Clock  : \motor3:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 367949p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell48         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motor3:PWMUDB:db_ph2_run_temp\/q       macrocell48   1250   1250  357530  RISE       1
\motor3:PWMUDB:db_ph2_run_temp\/main_3  macrocell48   2291   3541  367949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:prevCompare1\/q
Path End       : \motor3:PWMUDB:status_0\/main_0
Capture Clock  : \motor3:PWMUDB:status_0\/clock_0
Path slack     : 367950p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:prevCompare1\/clock_0                       macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\motor3:PWMUDB:prevCompare1\/q   macrocell49   1250   1250  367950  RISE       1
\motor3:PWMUDB:status_0\/main_0  macrocell50   2290   3540  367950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:status_0\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \motor2:PWMUDB:runmode_enable\/main_0
Capture Clock  : \motor2:PWMUDB:runmode_enable\/clock_0
Path slack     : 367952p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:genblk1:ctrlreg\/clock                      controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\motor2:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  367952  RISE       1
\motor2:PWMUDB:runmode_enable\/main_0      macrocell35    2328   3538  367952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:runmode_enable\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:prevCompare1\/q
Path End       : \motor1:PWMUDB:status_0\/main_0
Capture Clock  : \motor1:PWMUDB:status_0\/clock_0
Path slack     : 367955p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:prevCompare1\/clock_0                       macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\motor1:PWMUDB:prevCompare1\/q   macrocell33   1250   1250  367955  RISE       1
\motor1:PWMUDB:status_0\/main_0  macrocell34   2285   3535  367955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:status_0\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:prevCompare1\/q
Path End       : \motor2:PWMUDB:status_0\/main_0
Capture Clock  : \motor2:PWMUDB:status_0\/clock_0
Path slack     : 368004p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:prevCompare1\/clock_0                       macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\motor2:PWMUDB:prevCompare1\/q   macrocell41   1250   1250  368004  RISE       1
\motor2:PWMUDB:status_0\/main_0  macrocell42   2236   3486  368004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:status_0\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:status_0\/q
Path End       : \motor3:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \motor3:PWMUDB:genblk8:stsreg\/clock
Path slack     : 369079p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 374500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5421
-------------------------------------   ---- 
End-of-path arrival time (ps)           5421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:status_0\/clock_0                           macrocell50         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\motor3:PWMUDB:status_0\/q               macrocell50    1250   1250  369079  RISE       1
\motor3:PWMUDB:genblk8:stsreg\/status_0  statusicell3   4171   5421  369079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:genblk8:stsreg\/clock                       statusicell3        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:status_0\/q
Path End       : \motor2:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \motor2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 369642p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 374500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4858
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:status_0\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\motor2:PWMUDB:status_0\/q               macrocell42    1250   1250  369642  RISE       1
\motor2:PWMUDB:genblk8:stsreg\/status_0  statusicell2   3608   4858  369642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:genblk8:stsreg\/clock                       statusicell2        0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:status_0\/q
Path End       : \motor1:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \motor1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 370924p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 374500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3576
-------------------------------------   ---- 
End-of-path arrival time (ps)           3576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:status_0\/clock_0                           macrocell34         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\motor1:PWMUDB:status_0\/q               macrocell34    1250   1250  370924  RISE       1
\motor1:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2326   3576  370924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:genblk8:stsreg\/clock                       statusicell1        0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13023963p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6190
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11514
-------------------------------------   ----- 
End-of-path arrival time (ps)           11514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell63         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q                      macrocell63     1250   1250  13023963  RISE       1
\UART_1:BUART:counter_load_not\/main_0           macrocell24     4599   5849  13023963  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell24     3350   9199  13023963  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell9   2315  11514  13023963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_1:BUART:sTX:TxSts\/clock
Path slack     : 13024461p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16705
-------------------------------------   ----- 
End-of-path arrival time (ps)           16705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  13024461  RISE       1
\UART_1:BUART:tx_status_0\/main_3                 macrocell25     2896   6476  13024461  RISE       1
\UART_1:BUART:tx_status_0\/q                      macrocell25     3350   9826  13024461  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0                 statusicell5    6879  16705  13024461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxSts\/clock                             statusicell5        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030226p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5431
-------------------------------------   ---- 
End-of-path arrival time (ps)           5431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell63         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q                macrocell63     1250   1250  13023963  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell8   4181   5431  13030226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell8       0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030579p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5078
-------------------------------------   ---- 
End-of-path arrival time (ps)           5078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q                macrocell64     1250   1250  13024705  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell8   3828   5078  13030579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell8       0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030954p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4702
-------------------------------------   ---- 
End-of-path arrival time (ps)           4702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  13025676  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell8   4512   4702  13030954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell8       0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13031255p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6902
-------------------------------------   ---- 
End-of-path arrival time (ps)           6902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell63   1250   1250  13023963  RISE       1
\UART_1:BUART:tx_state_2\/main_0  macrocell65   5652   6902  13031255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell65         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_1:BUART:txn\/main_3
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13031484p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6673
-------------------------------------   ---- 
End-of-path arrival time (ps)           6673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell8   4370   4370  13031484  RISE       1
\UART_1:BUART:txn\/main_3                macrocell62     2303   6673  13031484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell62         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13031681p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6476
-------------------------------------   ---- 
End-of-path arrival time (ps)           6476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  13024461  RISE       1
\UART_1:BUART:tx_state_0\/main_3                  macrocell64     2896   6476  13031681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:txn\/main_6
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13031684p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6472
-------------------------------------   ---- 
End-of-path arrival time (ps)           6472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell66         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_bitclk\/q  macrocell66   1250   1250  13031684  RISE       1
\UART_1:BUART:txn\/main_6   macrocell62   5222   6472  13031684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell62         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13032184p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5973
-------------------------------------   ---- 
End-of-path arrival time (ps)           5973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell63   1250   1250  13023963  RISE       1
\UART_1:BUART:tx_state_0\/main_0  macrocell64   4723   5973  13032184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_2\/main_5
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13032227p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5929
-------------------------------------   ---- 
End-of-path arrival time (ps)           5929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell66         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell66   1250   1250  13031684  RISE       1
\UART_1:BUART:tx_state_2\/main_5  macrocell65   4679   5929  13032227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell65         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:txn\/main_1
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13032308p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5849
-------------------------------------   ---- 
End-of-path arrival time (ps)           5849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell63         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q  macrocell63   1250   1250  13023963  RISE       1
\UART_1:BUART:txn\/main_1    macrocell62   4599   5849  13032308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell62         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13032547p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5609
-------------------------------------   ---- 
End-of-path arrival time (ps)           5609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  13025676  RISE       1
\UART_1:BUART:tx_state_1\/main_2               macrocell63     5419   5609  13032547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 13032547p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5609
-------------------------------------   ---- 
End-of-path arrival time (ps)           5609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  13025676  RISE       1
\UART_1:BUART:tx_bitclk\/main_2                macrocell66     5419   5609  13032547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13033046p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5110
-------------------------------------   ---- 
End-of-path arrival time (ps)           5110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell64   1250   1250  13024705  RISE       1
\UART_1:BUART:tx_state_2\/main_1  macrocell65   3860   5110  13033046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell65         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:txn\/main_2
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13033050p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5106
-------------------------------------   ---- 
End-of-path arrival time (ps)           5106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q  macrocell64   1250   1250  13024705  RISE       1
\UART_1:BUART:txn\/main_2    macrocell62   3856   5106  13033050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell62         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13033233p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4924
-------------------------------------   ---- 
End-of-path arrival time (ps)           4924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell65   1250   1250  13025965  RISE       1
\UART_1:BUART:tx_state_0\/main_4  macrocell64   3674   4924  13033233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13033234p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4922
-------------------------------------   ---- 
End-of-path arrival time (ps)           4922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell65   1250   1250  13025965  RISE       1
\UART_1:BUART:tx_state_1\/main_3  macrocell63   3672   4922  13033234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 13033234p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4922
-------------------------------------   ---- 
End-of-path arrival time (ps)           4922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q      macrocell65   1250   1250  13025965  RISE       1
\UART_1:BUART:tx_bitclk\/main_3  macrocell66   3672   4922  13033234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:txn\/q
Path End       : \UART_1:BUART:txn\/main_0
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13033277p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4880
-------------------------------------   ---- 
End-of-path arrival time (ps)           4880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell62         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:txn\/q       macrocell62   1250   1250  13033277  RISE       1
\UART_1:BUART:txn\/main_0  macrocell62   3630   4880  13033277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell62         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_2\/main_4
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13033439p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4718
-------------------------------------   ---- 
End-of-path arrival time (ps)           4718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  13033439  RISE       1
\UART_1:BUART:tx_state_2\/main_4               macrocell65     4528   4718  13033439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell65         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13033582p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  13025676  RISE       1
\UART_1:BUART:tx_state_0\/main_2               macrocell64     4385   4575  13033582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13033628p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4528
-------------------------------------   ---- 
End-of-path arrival time (ps)           4528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell63   1250   1250  13023963  RISE       1
\UART_1:BUART:tx_state_1\/main_0  macrocell63   3278   4528  13033628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 13033628p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4528
-------------------------------------   ---- 
End-of-path arrival time (ps)           4528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell63         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q      macrocell63   1250   1250  13023963  RISE       1
\UART_1:BUART:tx_bitclk\/main_0  macrocell66   3278   4528  13033628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:txn\/main_5
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13033987p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4170
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  13033439  RISE       1
\UART_1:BUART:txn\/main_5                      macrocell62     3980   4170  13033987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell62         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_1\/main_4
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13034068p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4088
-------------------------------------   ---- 
End-of-path arrival time (ps)           4088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  13033439  RISE       1
\UART_1:BUART:tx_state_1\/main_4               macrocell63     3898   4088  13034068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_1\/main_5
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13034104p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell66         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell66   1250   1250  13031684  RISE       1
\UART_1:BUART:tx_state_1\/main_5  macrocell63   2802   4052  13034104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_0\/main_5
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13034105p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell66         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell66   1250   1250  13031684  RISE       1
\UART_1:BUART:tx_state_0\/main_5  macrocell64   2802   4052  13034105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:txn\/main_4
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13034310p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q  macrocell65   1250   1250  13025965  RISE       1
\UART_1:BUART:txn\/main_4    macrocell62   2597   3847  13034310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell62         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13034311p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell65   1250   1250  13025965  RISE       1
\UART_1:BUART:tx_state_2\/main_3  macrocell65   2596   3846  13034311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell65         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13034325p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell64   1250   1250  13024705  RISE       1
\UART_1:BUART:tx_state_1\/main_1  macrocell63   2582   3832  13034325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 13034325p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q      macrocell64   1250   1250  13024705  RISE       1
\UART_1:BUART:tx_bitclk\/main_1  macrocell66   2582   3832  13034325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13034329p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3828
-------------------------------------   ---- 
End-of-path arrival time (ps)           3828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell64   1250   1250  13024705  RISE       1
\UART_1:BUART:tx_state_0\/main_1  macrocell64   2578   3828  13034329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13034433p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3724
-------------------------------------   ---- 
End-of-path arrival time (ps)           3724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  13025676  RISE       1
\UART_1:BUART:tx_state_2\/main_2               macrocell65     3534   3724  13034433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell65         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_1\/q
Path End       : \UART_PS3:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_PS3:BUART:sRX:RxBitCounter\/clock
Path slack     : 52064474p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13499
-------------------------------------   ----- 
End-of-path arrival time (ps)           13499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_1\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_1\/q            macrocell51   1250   1250  52064474  RISE       1
\UART_PS3:BUART:rx_counter_load\/main_0  macrocell19   6597   7847  52064474  RISE       1
\UART_PS3:BUART:rx_counter_load\/q       macrocell19   3350  11197  52064474  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/load   count7cell    2303  13499  52064474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_PS3:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_PS3:BUART:sRX:RxSts\/clock
Path slack     : 52067536p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15297
-------------------------------------   ----- 
End-of-path arrival time (ps)           15297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxShifter:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  52067536  RISE       1
\UART_PS3:BUART:rx_status_4\/main_1                 macrocell21     4370   7950  52067536  RISE       1
\UART_PS3:BUART:rx_status_4\/q                      macrocell21     3350  11300  52067536  RISE       1
\UART_PS3:BUART:sRX:RxSts\/status_4                 statusicell4    3997  15297  52067536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_1\/q
Path End       : \UART_PS3:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_PS3:BUART:sRX:RxShifter:u0\/clock
Path slack     : 52068555p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8769
-------------------------------------   ---- 
End-of-path arrival time (ps)           8769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_1\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_1\/q                macrocell51     1250   1250  52064474  RISE       1
\UART_PS3:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell7   7519   8769  52068555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxShifter:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_bitclk_enable\/q
Path End       : \UART_PS3:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_PS3:BUART:sRX:RxShifter:u0\/clock
Path slack     : 52071055p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6268
-------------------------------------   ---- 
End-of-path arrival time (ps)           6268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_bitclk_enable\/clock_0                  macrocell56         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_bitclk_enable\/q          macrocell56     1250   1250  52071055  RISE       1
\UART_PS3:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell7   5018   6268  52071055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxShifter:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_1\/q
Path End       : \UART_PS3:BUART:rx_state_3\/main_0
Capture Clock  : \UART_PS3:BUART:rx_state_3\/clock_0
Path slack     : 52071234p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8589
-------------------------------------   ---- 
End-of-path arrival time (ps)           8589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_1\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_1\/q       macrocell51   1250   1250  52064474  RISE       1
\UART_PS3:BUART:rx_state_3\/main_0  macrocell54   7339   8589  52071234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_1\/q
Path End       : \UART_PS3:BUART:rx_state_2\/main_0
Capture Clock  : \UART_PS3:BUART:rx_state_2\/clock_0
Path slack     : 52071234p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8589
-------------------------------------   ---- 
End-of-path arrival time (ps)           8589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_1\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_1\/q       macrocell51   1250   1250  52064474  RISE       1
\UART_PS3:BUART:rx_state_2\/main_0  macrocell55   7339   8589  52071234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_1\/q
Path End       : \UART_PS3:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_PS3:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 52071234p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8589
-------------------------------------   ---- 
End-of-path arrival time (ps)           8589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_1\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_1\/q               macrocell51   1250   1250  52064474  RISE       1
\UART_PS3:BUART:rx_state_stop1_reg\/main_0  macrocell57   7339   8589  52071234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_stop1_reg\/clock_0                macrocell57         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_1\/q
Path End       : \UART_PS3:BUART:rx_state_0\/main_0
Capture Clock  : \UART_PS3:BUART:rx_state_0\/clock_0
Path slack     : 52071977p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7847
-------------------------------------   ---- 
End-of-path arrival time (ps)           7847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_1\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_1\/q       macrocell51   1250   1250  52064474  RISE       1
\UART_PS3:BUART:rx_state_0\/main_0  macrocell52   6597   7847  52071977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_1\/q
Path End       : \UART_PS3:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_PS3:BUART:rx_load_fifo\/clock_0
Path slack     : 52071977p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7847
-------------------------------------   ---- 
End-of-path arrival time (ps)           7847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_1\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_1\/q         macrocell51   1250   1250  52064474  RISE       1
\UART_PS3:BUART:rx_load_fifo\/main_0  macrocell53   6597   7847  52071977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_load_fifo\/clock_0                      macrocell53         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_1\/q
Path End       : \UART_PS3:BUART:rx_status_3\/main_0
Capture Clock  : \UART_PS3:BUART:rx_status_3\/clock_0
Path slack     : 52071977p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7847
-------------------------------------   ---- 
End-of-path arrival time (ps)           7847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_1\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_1\/q        macrocell51   1250   1250  52064474  RISE       1
\UART_PS3:BUART:rx_status_3\/main_0  macrocell60   6597   7847  52071977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_status_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN4_0/q
Path End       : \UART_PS3:BUART:rx_state_0\/main_7
Capture Clock  : \UART_PS3:BUART:rx_state_0\/clock_0
Path slack     : 52072144p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7679
-------------------------------------   ---- 
End-of-path arrival time (ps)           7679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_0/clock_0                                           macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN4_0/q                          macrocell59   1250   1250  52069358  RISE       1
\UART_PS3:BUART:rx_state_0\/main_7  macrocell52   6429   7679  52072144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN4_0/q
Path End       : \UART_PS3:BUART:rx_status_3\/main_7
Capture Clock  : \UART_PS3:BUART:rx_status_3\/clock_0
Path slack     : 52072144p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7679
-------------------------------------   ---- 
End-of-path arrival time (ps)           7679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_0/clock_0                                           macrocell59         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN4_0/q                           macrocell59   1250   1250  52069358  RISE       1
\UART_PS3:BUART:rx_status_3\/main_7  macrocell60   6429   7679  52072144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_status_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_bitclk_enable\/q
Path End       : \UART_PS3:BUART:rx_state_3\/main_2
Capture Clock  : \UART_PS3:BUART:rx_state_3\/clock_0
Path slack     : 52072149p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7674
-------------------------------------   ---- 
End-of-path arrival time (ps)           7674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_bitclk_enable\/clock_0                  macrocell56         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_bitclk_enable\/q  macrocell56   1250   1250  52071055  RISE       1
\UART_PS3:BUART:rx_state_3\/main_2   macrocell54   6424   7674  52072149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_bitclk_enable\/q
Path End       : \UART_PS3:BUART:rx_state_2\/main_2
Capture Clock  : \UART_PS3:BUART:rx_state_2\/clock_0
Path slack     : 52072149p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7674
-------------------------------------   ---- 
End-of-path arrival time (ps)           7674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_bitclk_enable\/clock_0                  macrocell56         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_bitclk_enable\/q  macrocell56   1250   1250  52071055  RISE       1
\UART_PS3:BUART:rx_state_2\/main_2   macrocell55   6424   7674  52072149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_0\/q
Path End       : \UART_PS3:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_PS3:BUART:sRX:RxShifter:u0\/clock
Path slack     : 52072852p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4471
-------------------------------------   ---- 
End-of-path arrival time (ps)           4471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_0\/q                macrocell52     1250   1250  52068773  RISE       1
\UART_PS3:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell7   3221   4471  52072852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxShifter:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_bitclk_enable\/q
Path End       : \UART_PS3:BUART:rx_state_0\/main_2
Capture Clock  : \UART_PS3:BUART:rx_state_0\/clock_0
Path slack     : 52073039p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6784
-------------------------------------   ---- 
End-of-path arrival time (ps)           6784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_bitclk_enable\/clock_0                  macrocell56         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_bitclk_enable\/q  macrocell56   1250   1250  52071055  RISE       1
\UART_PS3:BUART:rx_state_0\/main_2   macrocell52   5534   6784  52073039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_bitclk_enable\/q
Path End       : \UART_PS3:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_PS3:BUART:rx_load_fifo\/clock_0
Path slack     : 52073039p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6784
-------------------------------------   ---- 
End-of-path arrival time (ps)           6784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_bitclk_enable\/clock_0                  macrocell56         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_bitclk_enable\/q   macrocell56   1250   1250  52071055  RISE       1
\UART_PS3:BUART:rx_load_fifo\/main_2  macrocell53   5534   6784  52073039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_load_fifo\/clock_0                      macrocell53         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_bitclk_enable\/q
Path End       : \UART_PS3:BUART:rx_status_3\/main_2
Capture Clock  : \UART_PS3:BUART:rx_status_3\/clock_0
Path slack     : 52073039p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6784
-------------------------------------   ---- 
End-of-path arrival time (ps)           6784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_bitclk_enable\/clock_0                  macrocell56         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_bitclk_enable\/q  macrocell56   1250   1250  52071055  RISE       1
\UART_PS3:BUART:rx_status_3\/main_2  macrocell60   5534   6784  52073039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_status_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PS3:BUART:rx_state_3\/main_5
Capture Clock  : \UART_PS3:BUART:rx_state_3\/clock_0
Path slack     : 52074645p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5179
-------------------------------------   ---- 
End-of-path arrival time (ps)           5179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  52074645  RISE       1
\UART_PS3:BUART:rx_state_3\/main_5         macrocell54   3239   5179  52074645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PS3:BUART:rx_state_2\/main_7
Capture Clock  : \UART_PS3:BUART:rx_state_2\/clock_0
Path slack     : 52074645p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5179
-------------------------------------   ---- 
End-of-path arrival time (ps)           5179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  52074645  RISE       1
\UART_PS3:BUART:rx_state_2\/main_7         macrocell55   3239   5179  52074645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PS3:BUART:rx_state_3\/main_7
Capture Clock  : \UART_PS3:BUART:rx_state_3\/clock_0
Path slack     : 52074652p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5172
-------------------------------------   ---- 
End-of-path arrival time (ps)           5172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  52074652  RISE       1
\UART_PS3:BUART:rx_state_3\/main_7         macrocell54   3232   5172  52074652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PS3:BUART:rx_state_2\/main_9
Capture Clock  : \UART_PS3:BUART:rx_state_2\/clock_0
Path slack     : 52074652p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5172
-------------------------------------   ---- 
End-of-path arrival time (ps)           5172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  52074652  RISE       1
\UART_PS3:BUART:rx_state_2\/main_9         macrocell55   3232   5172  52074652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PS3:BUART:rx_state_3\/main_6
Capture Clock  : \UART_PS3:BUART:rx_state_3\/clock_0
Path slack     : 52074652p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5171
-------------------------------------   ---- 
End-of-path arrival time (ps)           5171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  52074652  RISE       1
\UART_PS3:BUART:rx_state_3\/main_6         macrocell54   3231   5171  52074652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PS3:BUART:rx_state_2\/main_8
Capture Clock  : \UART_PS3:BUART:rx_state_2\/clock_0
Path slack     : 52074652p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5171
-------------------------------------   ---- 
End-of-path arrival time (ps)           5171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  52074652  RISE       1
\UART_PS3:BUART:rx_state_2\/main_8         macrocell55   3231   5171  52074652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN4_1/main_1
Capture Clock  : MODIN4_1/clock_0
Path slack     : 52074711p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5113
-------------------------------------   ---- 
End-of-path arrival time (ps)           5113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  52074711  RISE       1
MODIN4_1/main_1                            macrocell58   3173   5113  52074711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN4_0/main_1
Capture Clock  : MODIN4_0/clock_0
Path slack     : 52074711p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5113
-------------------------------------   ---- 
End-of-path arrival time (ps)           5113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  52074711  RISE       1
MODIN4_0/main_1                            macrocell59   3173   5113  52074711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_0/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN4_1/main_0
Capture Clock  : MODIN4_1/clock_0
Path slack     : 52074714p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5109
-------------------------------------   ---- 
End-of-path arrival time (ps)           5109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  52074714  RISE       1
MODIN4_1/main_0                            macrocell58   3169   5109  52074714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN4_0/main_0
Capture Clock  : MODIN4_0/clock_0
Path slack     : 52074714p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5109
-------------------------------------   ---- 
End-of-path arrival time (ps)           5109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  52074714  RISE       1
MODIN4_0/main_0                            macrocell59   3169   5109  52074714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_0/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_last\/q
Path End       : \UART_PS3:BUART:rx_state_2\/main_6
Capture Clock  : \UART_PS3:BUART:rx_state_2\/clock_0
Path slack     : 52074904p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4919
-------------------------------------   ---- 
End-of-path arrival time (ps)           4919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_last\/clock_0                           macrocell61         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_last\/q          macrocell61   1250   1250  52074904  RISE       1
\UART_PS3:BUART:rx_state_2\/main_6  macrocell55   3669   4919  52074904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN4_0/q
Path End       : MODIN4_1/main_4
Capture Clock  : MODIN4_1/clock_0
Path slack     : 52074977p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4846
-------------------------------------   ---- 
End-of-path arrival time (ps)           4846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_0/clock_0                                           macrocell59         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN4_0/q       macrocell59   1250   1250  52069358  RISE       1
MODIN4_1/main_4  macrocell58   3596   4846  52074977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN4_0/q
Path End       : MODIN4_0/main_3
Capture Clock  : MODIN4_0/clock_0
Path slack     : 52074977p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4846
-------------------------------------   ---- 
End-of-path arrival time (ps)           4846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_0/clock_0                                           macrocell59         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN4_0/q       macrocell59   1250   1250  52069358  RISE       1
MODIN4_0/main_3  macrocell59   3596   4846  52074977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_0/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN4_1/q
Path End       : \UART_PS3:BUART:rx_state_0\/main_6
Capture Clock  : \UART_PS3:BUART:rx_state_0\/clock_0
Path slack     : 52075155p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_1/clock_0                                           macrocell58         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN4_1/q                          macrocell58   1250   1250  52070311  RISE       1
\UART_PS3:BUART:rx_state_0\/main_6  macrocell52   3419   4669  52075155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN4_1/q
Path End       : \UART_PS3:BUART:rx_status_3\/main_6
Capture Clock  : \UART_PS3:BUART:rx_status_3\/clock_0
Path slack     : 52075155p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_1/clock_0                                           macrocell58         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN4_1/q                           macrocell58   1250   1250  52070311  RISE       1
\UART_PS3:BUART:rx_status_3\/main_6  macrocell60   3419   4669  52075155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_status_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_3\/q
Path End       : \UART_PS3:BUART:rx_state_0\/main_3
Capture Clock  : \UART_PS3:BUART:rx_state_0\/clock_0
Path slack     : 52075362p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4461
-------------------------------------   ---- 
End-of-path arrival time (ps)           4461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_3\/q       macrocell54   1250   1250  52067860  RISE       1
\UART_PS3:BUART:rx_state_0\/main_3  macrocell52   3211   4461  52075362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_3\/q
Path End       : \UART_PS3:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_PS3:BUART:rx_load_fifo\/clock_0
Path slack     : 52075362p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4461
-------------------------------------   ---- 
End-of-path arrival time (ps)           4461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_3\/q         macrocell54   1250   1250  52067860  RISE       1
\UART_PS3:BUART:rx_load_fifo\/main_3  macrocell53   3211   4461  52075362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_load_fifo\/clock_0                      macrocell53         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_3\/q
Path End       : \UART_PS3:BUART:rx_status_3\/main_3
Capture Clock  : \UART_PS3:BUART:rx_status_3\/clock_0
Path slack     : 52075362p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4461
-------------------------------------   ---- 
End-of-path arrival time (ps)           4461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_3\/q        macrocell54   1250   1250  52067860  RISE       1
\UART_PS3:BUART:rx_status_3\/main_3  macrocell60   3211   4461  52075362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_status_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_2\/q
Path End       : \UART_PS3:BUART:rx_state_0\/main_4
Capture Clock  : \UART_PS3:BUART:rx_state_0\/clock_0
Path slack     : 52075364p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4460
-------------------------------------   ---- 
End-of-path arrival time (ps)           4460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_2\/q       macrocell55   1250   1250  52067861  RISE       1
\UART_PS3:BUART:rx_state_0\/main_4  macrocell52   3210   4460  52075364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_2\/q
Path End       : \UART_PS3:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_PS3:BUART:rx_load_fifo\/clock_0
Path slack     : 52075364p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4460
-------------------------------------   ---- 
End-of-path arrival time (ps)           4460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_2\/q         macrocell55   1250   1250  52067861  RISE       1
\UART_PS3:BUART:rx_load_fifo\/main_4  macrocell53   3210   4460  52075364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_load_fifo\/clock_0                      macrocell53         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_2\/q
Path End       : \UART_PS3:BUART:rx_status_3\/main_4
Capture Clock  : \UART_PS3:BUART:rx_status_3\/clock_0
Path slack     : 52075364p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4460
-------------------------------------   ---- 
End-of-path arrival time (ps)           4460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_2\/q        macrocell55   1250   1250  52067861  RISE       1
\UART_PS3:BUART:rx_status_3\/main_4  macrocell60   3210   4460  52075364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_status_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_0\/q
Path End       : \UART_PS3:BUART:rx_state_3\/main_1
Capture Clock  : \UART_PS3:BUART:rx_state_3\/clock_0
Path slack     : 52075364p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4459
-------------------------------------   ---- 
End-of-path arrival time (ps)           4459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_0\/q       macrocell52   1250   1250  52068773  RISE       1
\UART_PS3:BUART:rx_state_3\/main_1  macrocell54   3209   4459  52075364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_0\/q
Path End       : \UART_PS3:BUART:rx_state_2\/main_1
Capture Clock  : \UART_PS3:BUART:rx_state_2\/clock_0
Path slack     : 52075364p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4459
-------------------------------------   ---- 
End-of-path arrival time (ps)           4459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_0\/q       macrocell52   1250   1250  52068773  RISE       1
\UART_PS3:BUART:rx_state_2\/main_1  macrocell55   3209   4459  52075364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_0\/q
Path End       : \UART_PS3:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_PS3:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 52075364p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4459
-------------------------------------   ---- 
End-of-path arrival time (ps)           4459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_0\/q               macrocell52   1250   1250  52068773  RISE       1
\UART_PS3:BUART:rx_state_stop1_reg\/main_1  macrocell57   3209   4459  52075364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_stop1_reg\/clock_0                macrocell57         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_PS3:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_PS3:BUART:rx_bitclk_enable\/clock_0
Path slack     : 52075557p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  52075557  RISE       1
\UART_PS3:BUART:rx_bitclk_enable\/main_2   macrocell56   2326   4266  52075557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_bitclk_enable\/clock_0                  macrocell56         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PS3:BUART:rx_state_0\/main_8
Capture Clock  : \UART_PS3:BUART:rx_state_0\/clock_0
Path slack     : 52075566p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  52074645  RISE       1
\UART_PS3:BUART:rx_state_0\/main_8         macrocell52   2318   4258  52075566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PS3:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_PS3:BUART:rx_load_fifo\/clock_0
Path slack     : 52075566p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  52074645  RISE       1
\UART_PS3:BUART:rx_load_fifo\/main_5       macrocell53   2318   4258  52075566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_load_fifo\/clock_0                      macrocell53         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PS3:BUART:rx_state_0\/main_10
Capture Clock  : \UART_PS3:BUART:rx_state_0\/clock_0
Path slack     : 52075569p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  52074652  RISE       1
\UART_PS3:BUART:rx_state_0\/main_10        macrocell52   2314   4254  52075569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PS3:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_PS3:BUART:rx_load_fifo\/clock_0
Path slack     : 52075569p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  52074652  RISE       1
\UART_PS3:BUART:rx_load_fifo\/main_7       macrocell53   2314   4254  52075569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_load_fifo\/clock_0                      macrocell53         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_PS3:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_PS3:BUART:rx_bitclk_enable\/clock_0
Path slack     : 52075569p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  52074711  RISE       1
\UART_PS3:BUART:rx_bitclk_enable\/main_1   macrocell56   2314   4254  52075569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_bitclk_enable\/clock_0                  macrocell56         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PS3:BUART:rx_state_0\/main_9
Capture Clock  : \UART_PS3:BUART:rx_state_0\/clock_0
Path slack     : 52075570p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  52074652  RISE       1
\UART_PS3:BUART:rx_state_0\/main_9         macrocell52   2313   4253  52075570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PS3:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_PS3:BUART:rx_load_fifo\/clock_0
Path slack     : 52075570p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  52074652  RISE       1
\UART_PS3:BUART:rx_load_fifo\/main_6       macrocell53   2313   4253  52075570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_load_fifo\/clock_0                      macrocell53         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_PS3:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_PS3:BUART:rx_bitclk_enable\/clock_0
Path slack     : 52075571p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  52074714  RISE       1
\UART_PS3:BUART:rx_bitclk_enable\/main_0   macrocell56   2312   4252  52075571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_bitclk_enable\/clock_0                  macrocell56         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN4_1/q
Path End       : MODIN4_1/main_3
Capture Clock  : MODIN4_1/clock_0
Path slack     : 52075931p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3893
-------------------------------------   ---- 
End-of-path arrival time (ps)           3893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_1/clock_0                                           macrocell58         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN4_1/q       macrocell58   1250   1250  52070311  RISE       1
MODIN4_1/main_3  macrocell58   2643   3893  52075931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_load_fifo\/q
Path End       : \UART_PS3:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_PS3:BUART:sRX:RxShifter:u0\/clock
Path slack     : 52076023p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3130
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_load_fifo\/clock_0                      macrocell53         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_load_fifo\/q            macrocell53     1250   1250  52070605  RISE       1
\UART_PS3:BUART:sRX:RxShifter:u0\/f0_load  datapathcell7   2930   4180  52076023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxShifter:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_0\/q
Path End       : \UART_PS3:BUART:rx_state_0\/main_1
Capture Clock  : \UART_PS3:BUART:rx_state_0\/clock_0
Path slack     : 52076275p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_0\/q       macrocell52   1250   1250  52068773  RISE       1
\UART_PS3:BUART:rx_state_0\/main_1  macrocell52   2298   3548  52076275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_0\/q
Path End       : \UART_PS3:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_PS3:BUART:rx_load_fifo\/clock_0
Path slack     : 52076275p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_0\/q         macrocell52   1250   1250  52068773  RISE       1
\UART_PS3:BUART:rx_load_fifo\/main_1  macrocell53   2298   3548  52076275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_load_fifo\/clock_0                      macrocell53         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_0\/q
Path End       : \UART_PS3:BUART:rx_status_3\/main_1
Capture Clock  : \UART_PS3:BUART:rx_status_3\/clock_0
Path slack     : 52076275p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_0\/q        macrocell52   1250   1250  52068773  RISE       1
\UART_PS3:BUART:rx_status_3\/main_1  macrocell60   2298   3548  52076275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_status_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_3\/q
Path End       : \UART_PS3:BUART:rx_state_3\/main_3
Capture Clock  : \UART_PS3:BUART:rx_state_3\/clock_0
Path slack     : 52076278p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_3\/q       macrocell54   1250   1250  52067860  RISE       1
\UART_PS3:BUART:rx_state_3\/main_3  macrocell54   2296   3546  52076278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_3\/q
Path End       : \UART_PS3:BUART:rx_state_2\/main_3
Capture Clock  : \UART_PS3:BUART:rx_state_2\/clock_0
Path slack     : 52076278p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_3\/q       macrocell54   1250   1250  52067860  RISE       1
\UART_PS3:BUART:rx_state_2\/main_3  macrocell55   2296   3546  52076278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_3\/q
Path End       : \UART_PS3:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_PS3:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 52076278p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_3\/q               macrocell54   1250   1250  52067860  RISE       1
\UART_PS3:BUART:rx_state_stop1_reg\/main_2  macrocell57   2296   3546  52076278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_stop1_reg\/clock_0                macrocell57         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_2\/q
Path End       : \UART_PS3:BUART:rx_state_3\/main_4
Capture Clock  : \UART_PS3:BUART:rx_state_3\/clock_0
Path slack     : 52076279p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_2\/q       macrocell55   1250   1250  52067861  RISE       1
\UART_PS3:BUART:rx_state_3\/main_4  macrocell54   2295   3545  52076279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_2\/q
Path End       : \UART_PS3:BUART:rx_state_2\/main_4
Capture Clock  : \UART_PS3:BUART:rx_state_2\/clock_0
Path slack     : 52076279p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_2\/q       macrocell55   1250   1250  52067861  RISE       1
\UART_PS3:BUART:rx_state_2\/main_4  macrocell55   2295   3545  52076279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_2\/q
Path End       : \UART_PS3:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_PS3:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 52076279p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_2\/q               macrocell55   1250   1250  52067861  RISE       1
\UART_PS3:BUART:rx_state_stop1_reg\/main_3  macrocell57   2295   3545  52076279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_stop1_reg\/clock_0                macrocell57         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_status_3\/q
Path End       : \UART_PS3:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_PS3:BUART:sRX:RxSts\/clock
Path slack     : 52076349p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6484
-------------------------------------   ---- 
End-of-path arrival time (ps)           6484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_status_3\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_status_3\/q       macrocell60    1250   1250  52076349  RISE       1
\UART_PS3:BUART:sRX:RxSts\/status_3  statusicell4   5234   6484  52076349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

